#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14ef4e200 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14ee2abe0 .scope module, "tb_multi_tpc_gemm" "tb_multi_tpc_gemm" 3 23;
 .timescale -9 -12;
P_0x14f054200 .param/l "ADDR_CTRL" 1 3 187, C4<000000000000>;
P_0x14f054240 .param/l "ADDR_STATUS" 1 3 188, C4<000000000100>;
P_0x14f054280 .param/l "ARRAY_SIZE" 0 3 26, +C4<00000000000000000000000000000100>;
P_0x14f0542c0 .param/l "A_BASE" 1 3 212, C4<0000000000000000000000000000000000000000>;
P_0x14f054300 .param/l "B_BASE" 1 3 213, C4<0000000000000000000000000001000000000000>;
P_0x14f054340 .param/l "CLK" 0 3 25, +C4<00000000000000000000000000001010>;
P_0x14f054380 .param/l "C_BASE" 1 3 214, C4<0000000000000000000000000010000000000000>;
P_0x14f0543c0 .param/l "DATA_WIDTH" 0 3 30, +C4<00000000000000000000000100000000>;
P_0x14f054400 .param/l "DMA_LOAD" 1 3 197, C4<00000001>;
P_0x14f054440 .param/l "DMA_STORE" 1 3 198, C4<00000010>;
P_0x14f054480 .param/l "MATRIX_SIZE" 0 3 28, +C4<00000000000000000000000000010000>;
P_0x14f0544c0 .param/l "NUM_TPCS" 0 3 31, +C4<00000000000000000000000000000100>;
P_0x14f054500 .param/l "OP_DMA" 1 3 193, C4<00000011>;
P_0x14f054540 .param/l "OP_HALT" 1 3 195, C4<11111111>;
P_0x14f054580 .param/l "OP_NOP" 1 3 190, C4<00000000>;
P_0x14f0545c0 .param/l "OP_SYNC" 1 3 194, C4<00000100>;
P_0x14f054600 .param/l "OP_TENSOR" 1 3 191, C4<00000001>;
P_0x14f054640 .param/l "OP_VECTOR" 1 3 192, C4<00000010>;
P_0x14f054680 .param/l "SYNC_ALL" 1 3 205, C4<11111111>;
P_0x14f0546c0 .param/l "SYNC_DMA" 1 3 204, C4<00000011>;
P_0x14f054700 .param/l "SYNC_MXU" 1 3 203, C4<00000001>;
P_0x14f054740 .param/l "TILES_PER_DIM" 0 3 29, +C4<00000000000000000000000000000100>;
P_0x14f054780 .param/l "TILE_BYTES" 1 3 215, +C4<00000000000000000000000000100000>;
P_0x14f0547c0 .param/l "TILE_SIZE" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x14f054800 .param/l "VOP_ADD" 1 3 199, C4<00000001>;
P_0x14f054840 .param/l "VOP_LOAD" 1 3 200, C4<00110000>;
P_0x14f054880 .param/l "VOP_STORE" 1 3 201, C4<00110001>;
v0x600001c79d40_0 .var "a_val", 7 0;
v0x600001c79dd0_0 .var "actual_val", 31 0;
v0x600001c79e60_0 .var "clk", 0 0;
v0x600001c79ef0_0 .var/i "errors", 31 0;
v0x600001c79f80_0 .var "expected_val", 31 0;
v0x600001c7a010_0 .var/i "i", 31 0;
v0x600001c7a0a0_0 .var/i "idx", 31 0;
v0x600001c7a130_0 .net "irq", 0 0, L_0x600000417100;  1 drivers
v0x600001c7a1c0_0 .var/i "j", 31 0;
v0x600001c7a250_0 .net "m_axi_araddr", 39 0, L_0x600000417790;  1 drivers
L_0x1500dbf08 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x600001c7a2e0_0 .net "m_axi_arburst", 1 0, L_0x1500dbf08;  1 drivers
v0x600001c7a370_0 .net "m_axi_arid", 3 0, L_0x600001e114a0;  1 drivers
v0x600001c7a400_0 .net "m_axi_arlen", 7 0, L_0x600000417800;  1 drivers
v0x600001c7a490_0 .net "m_axi_arready", 0 0, v0x600001d4b330_0;  1 drivers
L_0x1500dbec0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x600001c7a520_0 .net "m_axi_arsize", 2 0, L_0x1500dbec0;  1 drivers
v0x600001c7a5b0_0 .net "m_axi_arvalid", 0 0, L_0x600000417720;  1 drivers
v0x600001c7a640_0 .net "m_axi_awaddr", 39 0, L_0x600000417480;  1 drivers
L_0x1500dbd10 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x600001c7a6d0_0 .net "m_axi_awburst", 1 0, L_0x1500dbd10;  1 drivers
v0x600001c7a760_0 .net "m_axi_awid", 3 0, L_0x600001e10dc0;  1 drivers
v0x600001c7a7f0_0 .net "m_axi_awlen", 7 0, L_0x6000004174f0;  1 drivers
v0x600001c7a880_0 .net "m_axi_awready", 0 0, v0x600001d2c360_0;  1 drivers
L_0x1500dbcc8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x600001c7a910_0 .net "m_axi_awsize", 2 0, L_0x1500dbcc8;  1 drivers
v0x600001c7a9a0_0 .net "m_axi_awvalid", 0 0, L_0x600000417560;  1 drivers
v0x600001c7aa30_0 .net "m_axi_bid", 3 0, v0x600001d2c510_0;  1 drivers
v0x600001c7aac0_0 .net "m_axi_bready", 0 0, L_0x6000004176b0;  1 drivers
v0x600001c7ab50_0 .net "m_axi_bresp", 1 0, v0x600001d2c630_0;  1 drivers
v0x600001c7abe0_0 .net "m_axi_bvalid", 0 0, v0x600001d2c6c0_0;  1 drivers
v0x600001c7ac70_0 .net "m_axi_rdata", 255 0, v0x600001d2c750_0;  1 drivers
v0x600001c7ad00_0 .net "m_axi_rid", 3 0, v0x600001d2c7e0_0;  1 drivers
v0x600001c7ad90_0 .net "m_axi_rlast", 0 0, v0x600001d2c870_0;  1 drivers
v0x600001c7ae20_0 .net "m_axi_rready", 0 0, L_0x600000417870;  1 drivers
v0x600001c7aeb0_0 .net "m_axi_rresp", 1 0, v0x600001d2c990_0;  1 drivers
v0x600001c7af40_0 .net "m_axi_rvalid", 0 0, v0x600001d2ca20_0;  1 drivers
v0x600001c7afd0_0 .net "m_axi_wdata", 255 0, L_0x6000004175d0;  1 drivers
v0x600001c7b060_0 .net "m_axi_wlast", 0 0, L_0x600001e112c0;  1 drivers
v0x600001c7b0f0_0 .net "m_axi_wready", 0 0, v0x600001d2cbd0_0;  1 drivers
L_0x1500dbda0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600001c7b180_0 .net "m_axi_wstrb", 31 0, L_0x1500dbda0;  1 drivers
v0x600001c7b210_0 .net "m_axi_wvalid", 0 0, L_0x600000417640;  1 drivers
v0x600001c7b2a0_0 .var "rdata", 31 0;
v0x600001c7b330_0 .var "result", 255 0;
v0x600001c7b3c0_0 .var "rst_n", 0 0;
v0x600001c7b450_0 .var "s_axi_ctrl_araddr", 11 0;
v0x600001c7b4e0_0 .net "s_axi_ctrl_arready", 0 0, L_0x600000416ed0;  1 drivers
v0x600001c7b570_0 .var "s_axi_ctrl_arvalid", 0 0;
v0x600001c7b600_0 .var "s_axi_ctrl_awaddr", 11 0;
v0x600001c7b690_0 .net "s_axi_ctrl_awready", 0 0, L_0x600000416d80;  1 drivers
v0x600001c7b720_0 .var "s_axi_ctrl_awvalid", 0 0;
v0x600001c7b7b0_0 .var "s_axi_ctrl_bready", 0 0;
L_0x1500dbb60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c7b840_0 .net "s_axi_ctrl_bresp", 1 0, L_0x1500dbb60;  1 drivers
v0x600001c7b8d0_0 .net "s_axi_ctrl_bvalid", 0 0, L_0x600000416e60;  1 drivers
v0x600001c7b960_0 .net "s_axi_ctrl_rdata", 31 0, L_0x600000416f40;  1 drivers
v0x600001c7b9f0_0 .var "s_axi_ctrl_rready", 0 0;
L_0x1500dbba8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c7ba80_0 .net "s_axi_ctrl_rresp", 1 0, L_0x1500dbba8;  1 drivers
v0x600001c7bb10_0 .net "s_axi_ctrl_rvalid", 0 0, L_0x600000416fb0;  1 drivers
v0x600001c7bba0_0 .var "s_axi_ctrl_wdata", 31 0;
v0x600001c7bc30_0 .net "s_axi_ctrl_wready", 0 0, L_0x600000416df0;  1 drivers
v0x600001c7bcc0_0 .var "s_axi_ctrl_wstrb", 3 0;
v0x600001c7bd50_0 .var "s_axi_ctrl_wvalid", 0 0;
v0x600001c7bde0_0 .var "success", 0 0;
v0x600001c7be70_0 .var "tile_data", 255 0;
v0x600001c7bf00_0 .var/i "timeout", 31 0;
S_0x14f876b20 .scope module, "axi_mem" "axi_memory_model" 3 164, 4 16 0, S_0x14ee2abe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "s_axi_awid";
    .port_info 3 /INPUT 40 "s_axi_awaddr";
    .port_info 4 /INPUT 8 "s_axi_awlen";
    .port_info 5 /INPUT 3 "s_axi_awsize";
    .port_info 6 /INPUT 2 "s_axi_awburst";
    .port_info 7 /INPUT 1 "s_axi_awvalid";
    .port_info 8 /OUTPUT 1 "s_axi_awready";
    .port_info 9 /INPUT 256 "s_axi_wdata";
    .port_info 10 /INPUT 32 "s_axi_wstrb";
    .port_info 11 /INPUT 1 "s_axi_wlast";
    .port_info 12 /INPUT 1 "s_axi_wvalid";
    .port_info 13 /OUTPUT 1 "s_axi_wready";
    .port_info 14 /OUTPUT 4 "s_axi_bid";
    .port_info 15 /OUTPUT 2 "s_axi_bresp";
    .port_info 16 /OUTPUT 1 "s_axi_bvalid";
    .port_info 17 /INPUT 1 "s_axi_bready";
    .port_info 18 /INPUT 4 "s_axi_arid";
    .port_info 19 /INPUT 40 "s_axi_araddr";
    .port_info 20 /INPUT 8 "s_axi_arlen";
    .port_info 21 /INPUT 3 "s_axi_arsize";
    .port_info 22 /INPUT 2 "s_axi_arburst";
    .port_info 23 /INPUT 1 "s_axi_arvalid";
    .port_info 24 /OUTPUT 1 "s_axi_arready";
    .port_info 25 /OUTPUT 4 "s_axi_rid";
    .port_info 26 /OUTPUT 256 "s_axi_rdata";
    .port_info 27 /OUTPUT 2 "s_axi_rresp";
    .port_info 28 /OUTPUT 1 "s_axi_rlast";
    .port_info 29 /OUTPUT 1 "s_axi_rvalid";
    .port_info 30 /INPUT 1 "s_axi_rready";
P_0x14f03e400 .param/l "AXI_ADDR_WIDTH" 0 4 17, +C4<00000000000000000000000000101000>;
P_0x14f03e440 .param/l "AXI_DATA_WIDTH" 0 4 18, +C4<00000000000000000000000100000000>;
P_0x14f03e480 .param/l "AXI_ID_WIDTH" 0 4 19, +C4<00000000000000000000000000000100>;
P_0x14f03e4c0 .param/l "BURST_FIXED" 1 4 78, C4<00>;
P_0x14f03e500 .param/l "BURST_INCR" 1 4 79, C4<01>;
P_0x14f03e540 .param/l "BURST_WRAP" 1 4 80, C4<10>;
P_0x14f03e580 .param/l "BYTES_PER_WORD" 1 4 73, +C4<00000000000000000000000000100000>;
P_0x14f03e5c0 .param/l "MEM_ADDR_BITS" 1 4 75, +C4<00000000000000000000000000001111>;
P_0x14f03e600 .param/l "MEM_DEPTH" 1 4 74, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000>;
P_0x14f03e640 .param/l "MEM_SIZE_MB" 0 4 20, +C4<00000000000000000000000000000001>;
P_0x14f03e680 .param/l "READ_LATENCY" 0 4 21, +C4<00000000000000000000000000000010>;
P_0x14f03e6c0 .param/l "R_DATA" 1 4 109, C4<10>;
P_0x14f03e700 .param/l "R_DELAY" 1 4 108, C4<01>;
P_0x14f03e740 .param/l "R_IDLE" 1 4 107, C4<00>;
P_0x14f03e780 .param/l "WRITE_LATENCY" 0 4 22, +C4<00000000000000000000000000000001>;
P_0x14f03e7c0 .param/l "W_DATA" 1 4 91, C4<01>;
P_0x14f03e800 .param/l "W_IDLE" 1 4 90, C4<00>;
P_0x14f03e840 .param/l "W_RESP" 1 4 92, C4<10>;
v0x600001d2ba80_0 .net "clk", 0 0, v0x600001c79e60_0;  1 drivers
v0x600001d2bb10_0 .var/i "init_i", 31 0;
v0x600001d2bba0 .array "mem", 32767 0, 255 0;
v0x600001d2bc30_0 .var "r_addr", 39 0;
v0x600001d2bcc0_0 .var "r_burst", 1 0;
v0x600001d2bd50_0 .var "r_cnt", 7 0;
v0x600001d2bde0_0 .var "r_delay_cnt", 3 0;
v0x600001d2be70_0 .var "r_id", 3 0;
v0x600001d2bf00_0 .var "r_len", 7 0;
v0x600001d27f00_0 .net "r_mem_addr", 14 0, L_0x600001e119a0;  1 drivers
v0x600001d3d170_0 .var "r_size", 2 0;
v0x600001d3d0e0_0 .var "r_state", 1 0;
v0x600001d01950_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  1 drivers
v0x600001d018c0_0 .net "s_axi_araddr", 39 0, L_0x600000417790;  alias, 1 drivers
v0x600001d665b0_0 .net "s_axi_arburst", 1 0, L_0x1500dbf08;  alias, 1 drivers
v0x600001d66520_0 .net "s_axi_arid", 3 0, L_0x600001e114a0;  alias, 1 drivers
v0x600001d4b3c0_0 .net "s_axi_arlen", 7 0, L_0x600000417800;  alias, 1 drivers
v0x600001d4b330_0 .var "s_axi_arready", 0 0;
v0x600001d2c000_0 .net "s_axi_arsize", 2 0, L_0x1500dbec0;  alias, 1 drivers
v0x600001d2c090_0 .net "s_axi_arvalid", 0 0, L_0x600000417720;  alias, 1 drivers
v0x600001d2c120_0 .net "s_axi_awaddr", 39 0, L_0x600000417480;  alias, 1 drivers
v0x600001d2c1b0_0 .net "s_axi_awburst", 1 0, L_0x1500dbd10;  alias, 1 drivers
v0x600001d2c240_0 .net "s_axi_awid", 3 0, L_0x600001e10dc0;  alias, 1 drivers
v0x600001d2c2d0_0 .net "s_axi_awlen", 7 0, L_0x6000004174f0;  alias, 1 drivers
v0x600001d2c360_0 .var "s_axi_awready", 0 0;
v0x600001d2c3f0_0 .net "s_axi_awsize", 2 0, L_0x1500dbcc8;  alias, 1 drivers
v0x600001d2c480_0 .net "s_axi_awvalid", 0 0, L_0x600000417560;  alias, 1 drivers
v0x600001d2c510_0 .var "s_axi_bid", 3 0;
v0x600001d2c5a0_0 .net "s_axi_bready", 0 0, L_0x6000004176b0;  alias, 1 drivers
v0x600001d2c630_0 .var "s_axi_bresp", 1 0;
v0x600001d2c6c0_0 .var "s_axi_bvalid", 0 0;
v0x600001d2c750_0 .var "s_axi_rdata", 255 0;
v0x600001d2c7e0_0 .var "s_axi_rid", 3 0;
v0x600001d2c870_0 .var "s_axi_rlast", 0 0;
v0x600001d2c900_0 .net "s_axi_rready", 0 0, L_0x600000417870;  alias, 1 drivers
v0x600001d2c990_0 .var "s_axi_rresp", 1 0;
v0x600001d2ca20_0 .var "s_axi_rvalid", 0 0;
v0x600001d2cab0_0 .net "s_axi_wdata", 255 0, L_0x6000004175d0;  alias, 1 drivers
v0x600001d2cb40_0 .net "s_axi_wlast", 0 0, L_0x600001e112c0;  alias, 1 drivers
v0x600001d2cbd0_0 .var "s_axi_wready", 0 0;
v0x600001d2cc60_0 .net "s_axi_wstrb", 31 0, L_0x1500dbda0;  alias, 1 drivers
v0x600001d2ccf0_0 .net "s_axi_wvalid", 0 0, L_0x600000417640;  alias, 1 drivers
v0x600001d2cd80_0 .var "w_addr", 39 0;
v0x600001d2ce10_0 .var "w_burst", 1 0;
v0x600001d2cea0_0 .var "w_cnt", 7 0;
v0x600001d2cf30_0 .var "w_id", 3 0;
v0x600001d2cfc0_0 .var "w_len", 7 0;
v0x600001d2d050_0 .net "w_mem_addr", 14 0, L_0x600001e11900;  1 drivers
v0x600001d2d0e0_0 .var "w_size", 2 0;
v0x600001d2d170_0 .var "w_state", 1 0;
E_0x60000350a840 .event posedge, v0x600001d2ba80_0;
E_0x60000350a880/0 .event negedge, v0x600001d01950_0;
E_0x60000350a880/1 .event posedge, v0x600001d2ba80_0;
E_0x60000350a880 .event/or E_0x60000350a880/0, E_0x60000350a880/1;
L_0x600001e11900 .part v0x600001d2cd80_0, 5, 15;
L_0x600001e119a0 .part v0x600001d2bc30_0, 5, 15;
S_0x14efc9b90 .scope begin, "$unm_blk_219" "$unm_blk_219" 4 195, 4 195 0, S_0x14f876b20;
 .timescale -9 -12;
v0x600001d2b570_0 .var/i "i", 31 0;
S_0x14ef85750 .scope function.vec4.s40, "next_addr" "next_addr" 4 125, 4 125 0, S_0x14f876b20;
 .timescale -9 -12;
v0x600001d2b600_0 .var "addr", 39 0;
v0x600001d2b690_0 .var "burst", 1 0;
v0x600001d2b720_0 .var "cnt", 7 0;
v0x600001d2b7b0_0 .var "incr", 39 0;
v0x600001d2b840_0 .var "len", 7 0;
; Variable next_addr is vec4 return value of scope S_0x14ef85750
v0x600001d2b960_0 .var "size", 2 0;
v0x600001d2b9f0_0 .var "wrap_mask", 39 0;
TD_tb_multi_tpc_gemm.axi_mem.next_addr ;
    %pushi/vec4 1, 0, 40;
    %ix/getv 4, v0x600001d2b960_0;
    %shiftl 4;
    %store/vec4 v0x600001d2b7b0_0, 0, 40;
    %load/vec4 v0x600001d2b690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %load/vec4 v0x600001d2b600_0;
    %load/vec4 v0x600001d2b7b0_0;
    %add;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x600001d2b600_0;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x600001d2b600_0;
    %load/vec4 v0x600001d2b7b0_0;
    %add;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x600001d2b840_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %ix/getv 4, v0x600001d2b960_0;
    %shiftl 4;
    %subi 1, 0, 40;
    %store/vec4 v0x600001d2b9f0_0, 0, 40;
    %load/vec4 v0x600001d2b600_0;
    %load/vec4 v0x600001d2b9f0_0;
    %inv;
    %and;
    %load/vec4 v0x600001d2b600_0;
    %load/vec4 v0x600001d2b7b0_0;
    %add;
    %load/vec4 v0x600001d2b9f0_0;
    %and;
    %or;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %end;
S_0x14f856540 .scope task, "axi_read" "axi_read" 3 240, 3 240 0, S_0x14ee2abe0;
 .timescale -9 -12;
v0x600001d2d200_0 .var "addr", 11 0;
E_0x60000350a900 .event negedge, v0x600001d2ba80_0;
TD_tb_multi_tpc_gemm.axi_read ;
    %wait E_0x60000350a900;
    %load/vec4 v0x600001d2d200_0;
    %store/vec4 v0x600001c7b450_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001c7b570_0, 0, 1;
    %wait E_0x60000350a840;
T_1.5 ;
    %load/vec4 v0x600001c7b4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.6, 8;
    %wait E_0x60000350a840;
    %jmp T_1.5;
T_1.6 ;
    %wait E_0x60000350a900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c7b570_0, 0, 1;
T_1.7 ;
    %load/vec4 v0x600001c7bb10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.8, 8;
    %wait E_0x60000350a840;
    %jmp T_1.7;
T_1.8 ;
    %load/vec4 v0x600001c7b960_0;
    %store/vec4 v0x600001c7b2a0_0, 0, 32;
    %wait E_0x60000350a840;
    %end;
S_0x14f812100 .scope task, "axi_write" "axi_write" 3 223, 3 223 0, S_0x14ee2abe0;
 .timescale -9 -12;
v0x600001d2d290_0 .var "addr", 11 0;
v0x600001d2d320_0 .var "data", 31 0;
TD_tb_multi_tpc_gemm.axi_write ;
    %wait E_0x60000350a900;
    %load/vec4 v0x600001d2d290_0;
    %store/vec4 v0x600001c7b600_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001c7b720_0, 0, 1;
    %load/vec4 v0x600001d2d320_0;
    %store/vec4 v0x600001c7bba0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001c7bd50_0, 0, 1;
    %wait E_0x60000350a840;
T_2.9 ;
    %load/vec4 v0x600001c7b690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_2.11, 8;
    %load/vec4 v0x600001c7bc30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.11;
    %jmp/0xz T_2.10, 8;
    %wait E_0x60000350a840;
    %jmp T_2.9;
T_2.10 ;
    %wait E_0x60000350a900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c7b720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c7bd50_0, 0, 1;
T_2.12 ;
    %load/vec4 v0x600001c7b8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.13, 8;
    %wait E_0x60000350a840;
    %jmp T_2.12;
T_2.13 ;
    %wait E_0x60000350a840;
    %end;
S_0x14efdeb40 .scope module, "dut" "tensor_accelerator_top" 3 101, 5 12 0, S_0x14ee2abe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "s_axi_ctrl_awaddr";
    .port_info 3 /INPUT 1 "s_axi_ctrl_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_ctrl_awready";
    .port_info 5 /INPUT 32 "s_axi_ctrl_wdata";
    .port_info 6 /INPUT 4 "s_axi_ctrl_wstrb";
    .port_info 7 /INPUT 1 "s_axi_ctrl_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_ctrl_wready";
    .port_info 9 /OUTPUT 2 "s_axi_ctrl_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_ctrl_bvalid";
    .port_info 11 /INPUT 1 "s_axi_ctrl_bready";
    .port_info 12 /INPUT 12 "s_axi_ctrl_araddr";
    .port_info 13 /INPUT 1 "s_axi_ctrl_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_ctrl_arready";
    .port_info 15 /OUTPUT 32 "s_axi_ctrl_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_ctrl_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_ctrl_rvalid";
    .port_info 18 /INPUT 1 "s_axi_ctrl_rready";
    .port_info 19 /OUTPUT 4 "m_axi_awid";
    .port_info 20 /OUTPUT 40 "m_axi_awaddr";
    .port_info 21 /OUTPUT 8 "m_axi_awlen";
    .port_info 22 /OUTPUT 3 "m_axi_awsize";
    .port_info 23 /OUTPUT 2 "m_axi_awburst";
    .port_info 24 /OUTPUT 1 "m_axi_awvalid";
    .port_info 25 /INPUT 1 "m_axi_awready";
    .port_info 26 /OUTPUT 256 "m_axi_wdata";
    .port_info 27 /OUTPUT 32 "m_axi_wstrb";
    .port_info 28 /OUTPUT 1 "m_axi_wlast";
    .port_info 29 /OUTPUT 1 "m_axi_wvalid";
    .port_info 30 /INPUT 1 "m_axi_wready";
    .port_info 31 /INPUT 4 "m_axi_bid";
    .port_info 32 /INPUT 2 "m_axi_bresp";
    .port_info 33 /INPUT 1 "m_axi_bvalid";
    .port_info 34 /OUTPUT 1 "m_axi_bready";
    .port_info 35 /OUTPUT 4 "m_axi_arid";
    .port_info 36 /OUTPUT 40 "m_axi_araddr";
    .port_info 37 /OUTPUT 8 "m_axi_arlen";
    .port_info 38 /OUTPUT 3 "m_axi_arsize";
    .port_info 39 /OUTPUT 2 "m_axi_arburst";
    .port_info 40 /OUTPUT 1 "m_axi_arvalid";
    .port_info 41 /INPUT 1 "m_axi_arready";
    .port_info 42 /INPUT 4 "m_axi_rid";
    .port_info 43 /INPUT 256 "m_axi_rdata";
    .port_info 44 /INPUT 2 "m_axi_rresp";
    .port_info 45 /INPUT 1 "m_axi_rlast";
    .port_info 46 /INPUT 1 "m_axi_rvalid";
    .port_info 47 /OUTPUT 1 "m_axi_rready";
    .port_info 48 /OUTPUT 1 "irq";
P_0x14f044e00 .param/l "ACC_WIDTH" 0 5 21, +C4<00000000000000000000000000100000>;
P_0x14f044e40 .param/l "ARRAY_SIZE" 0 5 19, +C4<00000000000000000000000000000100>;
P_0x14f044e80 .param/l "AXI_ADDR_W" 0 5 34, +C4<00000000000000000000000000101000>;
P_0x14f044ec0 .param/l "AXI_DATA_W" 0 5 35, +C4<00000000000000000000000100000000>;
P_0x14f044f00 .param/l "AXI_ID_W" 0 5 36, +C4<00000000000000000000000000000100>;
P_0x14f044f40 .param/l "CTRL_ADDR_W" 0 5 39, +C4<00000000000000000000000000001100>;
P_0x14f044f80 .param/l "CTRL_DATA_W" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x14f044fc0 .param/l "DATA_WIDTH" 0 5 20, +C4<00000000000000000000000000001000>;
P_0x14f045000 .param/l "GRID_X" 0 5 14, +C4<00000000000000000000000000000010>;
P_0x14f045040 .param/l "GRID_Y" 0 5 15, +C4<00000000000000000000000000000010>;
P_0x14f045080 .param/l "NUM_TPCS" 0 5 16, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x14f0450c0 .param/l "SRAM_ADDR_W" 0 5 31, +C4<00000000000000000000000000010100>;
P_0x14f045100 .param/l "SRAM_BANKS" 0 5 28, +C4<00000000000000000000000000000100>;
P_0x14f045140 .param/l "SRAM_DEPTH" 0 5 29, +C4<00000000000000000000000100000000>;
P_0x14f045180 .param/l "SRAM_WIDTH" 0 5 30, +C4<00000000000000000000000100000000>;
P_0x14f0451c0 .param/l "VPU_DATA_W" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x14f045200 .param/l "VPU_LANES" 0 5 24, +C4<00000000000000000000000000010000>;
v0x600001dd4240_0 .array/port v0x600001dd4240, 0;
L_0x600000417170 .functor BUFZ 20, v0x600001dd4240_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x600001dd4240_1 .array/port v0x600001dd4240, 1;
L_0x6000004171e0 .functor BUFZ 20, v0x600001dd4240_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x600001dd4240_2 .array/port v0x600001dd4240, 2;
L_0x600000417250 .functor BUFZ 20, v0x600001dd4240_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x600001dd4240_3 .array/port v0x600001dd4240, 3;
L_0x6000004172c0 .functor BUFZ 20, v0x600001dd4240_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000417330 .functor BUFZ 4, L_0x600001e6e300, C4<0000>, C4<0000>, C4<0000>;
L_0x6000004173a0 .functor BUFZ 4, L_0x600001e6dea0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000417410 .functor OR 4, L_0x600000417330, L_0x6000004173a0, C4<0000>, C4<0000>;
L_0x600000417480 .functor BUFZ 40, L_0x600001e10e60, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000004174f0 .functor BUFZ 8, L_0x600001e10fa0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000417560 .functor AND 1, v0x600001c74f30_0, L_0x600001e110e0, C4<1>, C4<1>;
L_0x6000004175d0 .functor BUFZ 256, L_0x600001e11180, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000417640 .functor AND 1, v0x600001c74f30_0, L_0x600001e11360, C4<1>, C4<1>;
L_0x6000004176b0 .functor AND 1, v0x600001c74f30_0, L_0x600001e11400, C4<1>, C4<1>;
L_0x600000417790 .functor BUFZ 40, L_0x600001e11540, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000417800 .functor BUFZ 8, L_0x600001e11680, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000417720 .functor AND 1, v0x600001c74f30_0, L_0x600001e117c0, C4<1>, C4<1>;
L_0x600000417870 .functor AND 1, v0x600001c74f30_0, L_0x600001e11860, C4<1>, C4<1>;
L_0x1500dbbf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c741b0_0 .net *"_ivl_226", 1 0, L_0x1500dbbf0;  1 drivers
v0x600001c74240_0 .net *"_ivl_227", 39 0, L_0x600001e10e60;  1 drivers
v0x600001c742d0_0 .net *"_ivl_229", 3 0, L_0x600001e10f00;  1 drivers
L_0x1500dbc38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c74360_0 .net *"_ivl_232", 1 0, L_0x1500dbc38;  1 drivers
v0x600001c743f0_0 .net *"_ivl_235", 7 0, L_0x600001e10fa0;  1 drivers
v0x600001c74480_0 .net *"_ivl_237", 3 0, L_0x600001e11040;  1 drivers
L_0x1500dbc80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c74510_0 .net *"_ivl_240", 1 0, L_0x1500dbc80;  1 drivers
v0x600001c745a0_0 .net *"_ivl_248", 0 0, L_0x600001e110e0;  1 drivers
v0x600001c74630_0 .net *"_ivl_251", 255 0, L_0x600001e11180;  1 drivers
v0x600001c746c0_0 .net *"_ivl_253", 3 0, L_0x600001e11220;  1 drivers
L_0x1500dbd58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c74750_0 .net *"_ivl_256", 1 0, L_0x1500dbd58;  1 drivers
v0x600001c747e0_0 .net *"_ivl_264", 0 0, L_0x600001e11360;  1 drivers
v0x600001c74870_0 .net *"_ivl_268", 0 0, L_0x600001e11400;  1 drivers
L_0x1500dbde8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c74900_0 .net *"_ivl_274", 1 0, L_0x1500dbde8;  1 drivers
v0x600001c74990_0 .net *"_ivl_275", 39 0, L_0x600001e11540;  1 drivers
v0x600001c74a20_0 .net *"_ivl_277", 3 0, L_0x600001e115e0;  1 drivers
L_0x1500dbe30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c74ab0_0 .net *"_ivl_280", 1 0, L_0x1500dbe30;  1 drivers
v0x600001c74b40_0 .net *"_ivl_283", 7 0, L_0x600001e11680;  1 drivers
v0x600001c74bd0_0 .net *"_ivl_285", 3 0, L_0x600001e11720;  1 drivers
L_0x1500dbe78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c74c60_0 .net *"_ivl_288", 1 0, L_0x1500dbe78;  1 drivers
v0x600001c74cf0_0 .net *"_ivl_296", 0 0, L_0x600001e117c0;  1 drivers
v0x600001c74d80_0 .net *"_ivl_300", 0 0, L_0x600001e11860;  1 drivers
v0x600001c74e10_0 .var "active_tpc", 1 0;
v0x600001c74ea0_0 .net "any_pending", 0 0, L_0x600001e10d20;  1 drivers
v0x600001c74f30_0 .var "axi_transaction_active", 0 0;
v0x600001c74fc0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c75050_0 .net "global_sync", 0 0, L_0x600000417020;  1 drivers
v0x600001c750e0_0 .net "irq", 0 0, L_0x600000417100;  alias, 1 drivers
v0x600001c75170_0 .net "m_axi_araddr", 39 0, L_0x600000417790;  alias, 1 drivers
v0x600001c75200_0 .net "m_axi_arburst", 1 0, L_0x1500dbf08;  alias, 1 drivers
v0x600001c75290_0 .net "m_axi_arid", 3 0, L_0x600001e114a0;  alias, 1 drivers
v0x600001c75320_0 .net "m_axi_arlen", 7 0, L_0x600000417800;  alias, 1 drivers
v0x600001c753b0_0 .net "m_axi_arready", 0 0, v0x600001d4b330_0;  alias, 1 drivers
v0x600001c75440_0 .net "m_axi_arsize", 2 0, L_0x1500dbec0;  alias, 1 drivers
v0x600001c754d0_0 .net "m_axi_arvalid", 0 0, L_0x600000417720;  alias, 1 drivers
v0x600001c75560_0 .net "m_axi_awaddr", 39 0, L_0x600000417480;  alias, 1 drivers
v0x600001c755f0_0 .net "m_axi_awburst", 1 0, L_0x1500dbd10;  alias, 1 drivers
v0x600001c75680_0 .net "m_axi_awid", 3 0, L_0x600001e10dc0;  alias, 1 drivers
v0x600001c75710_0 .net "m_axi_awlen", 7 0, L_0x6000004174f0;  alias, 1 drivers
v0x600001c757a0_0 .net "m_axi_awready", 0 0, v0x600001d2c360_0;  alias, 1 drivers
v0x600001c75830_0 .net "m_axi_awsize", 2 0, L_0x1500dbcc8;  alias, 1 drivers
v0x600001c758c0_0 .net "m_axi_awvalid", 0 0, L_0x600000417560;  alias, 1 drivers
v0x600001c75950_0 .net "m_axi_bid", 3 0, v0x600001d2c510_0;  alias, 1 drivers
v0x600001c759e0_0 .net "m_axi_bready", 0 0, L_0x6000004176b0;  alias, 1 drivers
v0x600001c75a70_0 .net "m_axi_bresp", 1 0, v0x600001d2c630_0;  alias, 1 drivers
v0x600001c75b00_0 .net "m_axi_bvalid", 0 0, v0x600001d2c6c0_0;  alias, 1 drivers
v0x600001c75b90_0 .net "m_axi_rdata", 255 0, v0x600001d2c750_0;  alias, 1 drivers
v0x600001c75c20_0 .net "m_axi_rid", 3 0, v0x600001d2c7e0_0;  alias, 1 drivers
v0x600001c75cb0_0 .net "m_axi_rlast", 0 0, v0x600001d2c870_0;  alias, 1 drivers
v0x600001c75d40_0 .net "m_axi_rready", 0 0, L_0x600000417870;  alias, 1 drivers
v0x600001c75dd0_0 .net "m_axi_rresp", 1 0, v0x600001d2c990_0;  alias, 1 drivers
v0x600001c75e60_0 .net "m_axi_rvalid", 0 0, v0x600001d2ca20_0;  alias, 1 drivers
v0x600001c75ef0_0 .net "m_axi_wdata", 255 0, L_0x6000004175d0;  alias, 1 drivers
v0x600001c75f80_0 .net "m_axi_wlast", 0 0, L_0x600001e112c0;  alias, 1 drivers
v0x600001c76010_0 .net "m_axi_wready", 0 0, v0x600001d2cbd0_0;  alias, 1 drivers
v0x600001c760a0_0 .net "m_axi_wstrb", 31 0, L_0x1500dbda0;  alias, 1 drivers
v0x600001c76130_0 .net "m_axi_wvalid", 0 0, L_0x600000417640;  alias, 1 drivers
v0x600001c761c0_0 .var "next_tpc", 1 0;
L_0x1500d2b18 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c76250 .array "noc_rx_addr", 3 0;
v0x600001c76250_0 .net v0x600001c76250 0, 19 0, L_0x1500d2b18; 1 drivers
L_0x1500d56f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c76250_1 .net v0x600001c76250 1, 19 0, L_0x1500d56f8; 1 drivers
L_0x1500d82d8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c76250_2 .net v0x600001c76250 2, 19 0, L_0x1500d82d8; 1 drivers
L_0x1500daeb8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c76250_3 .net v0x600001c76250 3, 19 0, L_0x1500daeb8; 1 drivers
L_0x1500d2ad0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c762e0 .array "noc_rx_data", 3 0;
v0x600001c762e0_0 .net v0x600001c762e0 0, 255 0, L_0x1500d2ad0; 1 drivers
L_0x1500d56b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c762e0_1 .net v0x600001c762e0 1, 255 0, L_0x1500d56b0; 1 drivers
L_0x1500d8290 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c762e0_2 .net v0x600001c762e0 2, 255 0, L_0x1500d8290; 1 drivers
L_0x1500dae70 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c762e0_3 .net v0x600001c762e0 3, 255 0, L_0x1500dae70; 1 drivers
v0x600001c76370_0 .net "noc_rx_is_instr", 3 0, L_0x600001e6e6c0;  1 drivers
v0x600001c76400_0 .net "noc_rx_ready", 3 0, L_0x600001e6dd60;  1 drivers
v0x600001c76490_0 .net "noc_rx_valid", 3 0, L_0x600001e6e620;  1 drivers
v0x600001c76520_0 .net "pending", 3 0, L_0x600000417410;  1 drivers
v0x600001c765b0_0 .net "pending_read", 3 0, L_0x600000417330;  1 drivers
v0x600001c76640_0 .net "pending_write", 3 0, L_0x6000004173a0;  1 drivers
v0x600001c766d0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c76760_0 .net "s_axi_ctrl_araddr", 11 0, v0x600001c7b450_0;  1 drivers
v0x600001c767f0_0 .net "s_axi_ctrl_arready", 0 0, L_0x600000416ed0;  alias, 1 drivers
v0x600001c76880_0 .net "s_axi_ctrl_arvalid", 0 0, v0x600001c7b570_0;  1 drivers
v0x600001c76910_0 .net "s_axi_ctrl_awaddr", 11 0, v0x600001c7b600_0;  1 drivers
v0x600001c769a0_0 .net "s_axi_ctrl_awready", 0 0, L_0x600000416d80;  alias, 1 drivers
v0x600001c76a30_0 .net "s_axi_ctrl_awvalid", 0 0, v0x600001c7b720_0;  1 drivers
v0x600001c76ac0_0 .net "s_axi_ctrl_bready", 0 0, v0x600001c7b7b0_0;  1 drivers
v0x600001c76b50_0 .net "s_axi_ctrl_bresp", 1 0, L_0x1500dbb60;  alias, 1 drivers
v0x600001c76be0_0 .net "s_axi_ctrl_bvalid", 0 0, L_0x600000416e60;  alias, 1 drivers
v0x600001c76c70_0 .net "s_axi_ctrl_rdata", 31 0, L_0x600000416f40;  alias, 1 drivers
v0x600001c76d00_0 .net "s_axi_ctrl_rready", 0 0, v0x600001c7b9f0_0;  1 drivers
v0x600001c76d90_0 .net "s_axi_ctrl_rresp", 1 0, L_0x1500dbba8;  alias, 1 drivers
v0x600001c76e20_0 .net "s_axi_ctrl_rvalid", 0 0, L_0x600000416fb0;  alias, 1 drivers
v0x600001c76eb0_0 .net "s_axi_ctrl_wdata", 31 0, v0x600001c7bba0_0;  1 drivers
v0x600001c76f40_0 .net "s_axi_ctrl_wready", 0 0, L_0x600000416df0;  alias, 1 drivers
v0x600001c76fd0_0 .net "s_axi_ctrl_wstrb", 3 0, v0x600001c7bcc0_0;  1 drivers
v0x600001c77060_0 .net "s_axi_ctrl_wvalid", 0 0, v0x600001c7bd50_0;  1 drivers
v0x600001c770f0_0 .net "sync_grant", 3 0, L_0x600001e10960;  1 drivers
v0x600001c77180_0 .net "sync_request", 3 0, L_0x600001e6db80;  1 drivers
v0x600001c77210 .array "tpc_axi_araddr", 3 0;
v0x600001c77210_0 .net v0x600001c77210 0, 39 0, L_0x6000004673a0; 1 drivers
v0x600001c77210_1 .net v0x600001c77210 1, 39 0, L_0x600000449420; 1 drivers
v0x600001c77210_2 .net v0x600001c77210 2, 39 0, L_0x60000046f5d0; 1 drivers
v0x600001c77210_3 .net v0x600001c77210 3, 39 0, L_0x600000414850; 1 drivers
v0x600001c772a0 .array "tpc_axi_arlen", 3 0;
v0x600001c772a0_0 .net v0x600001c772a0 0, 7 0, L_0x600000467410; 1 drivers
v0x600001c772a0_1 .net v0x600001c772a0 1, 7 0, L_0x600000448f50; 1 drivers
v0x600001c772a0_2 .net v0x600001c772a0 2, 7 0, L_0x60000046f640; 1 drivers
v0x600001c772a0_3 .net v0x600001c772a0 3, 7 0, L_0x6000004148c0; 1 drivers
v0x600001c77330_0 .net "tpc_axi_arready", 3 0, L_0x600001e10000;  1 drivers
v0x600001c773c0_0 .net "tpc_axi_arvalid", 3 0, L_0x600001e6e300;  1 drivers
v0x600001c77450 .array "tpc_axi_awaddr", 3 0;
v0x600001c77450_0 .net v0x600001c77450 0, 39 0, L_0x6000004650a0; 1 drivers
v0x600001c77450_1 .net v0x600001c77450 1, 39 0, L_0x6000004499d0; 1 drivers
v0x600001c77450_2 .net v0x600001c77450 2, 39 0, L_0x60000046f330; 1 drivers
v0x600001c77450_3 .net v0x600001c77450 3, 39 0, L_0x6000004145b0; 1 drivers
v0x600001c774e0 .array "tpc_axi_awlen", 3 0;
v0x600001c774e0_0 .net v0x600001c774e0 0, 7 0, L_0x600000464d20; 1 drivers
v0x600001c774e0_1 .net v0x600001c774e0 1, 7 0, L_0x6000004491f0; 1 drivers
v0x600001c774e0_2 .net v0x600001c774e0 2, 7 0, L_0x60000046f3a0; 1 drivers
v0x600001c774e0_3 .net v0x600001c774e0 3, 7 0, L_0x600000414620; 1 drivers
v0x600001c77570_0 .net "tpc_axi_awready", 3 0, L_0x600001e6fa20;  1 drivers
v0x600001c77600_0 .net "tpc_axi_awvalid", 3 0, L_0x600001e6dea0;  1 drivers
v0x600001c77690_0 .net "tpc_axi_bready", 3 0, L_0x600001e6e260;  1 drivers
v0x600001c77720 .array "tpc_axi_bresp", 3 0;
v0x600001c77720_0 .net v0x600001c77720 0, 1 0, L_0x600000414e70; 1 drivers
v0x600001c77720_1 .net v0x600001c77720 1, 1 0, L_0x600000415490; 1 drivers
v0x600001c77720_2 .net v0x600001c77720 2, 1 0, L_0x600000415ab0; 1 drivers
v0x600001c77720_3 .net v0x600001c77720 3, 1 0, L_0x6000004160d0; 1 drivers
v0x600001c777b0_0 .net "tpc_axi_bvalid", 3 0, L_0x600001e6fde0;  1 drivers
v0x600001c77840 .array "tpc_axi_rdata", 3 0;
v0x600001c77840_0 .net v0x600001c77840 0, 255 0, L_0x6000004150a0; 1 drivers
v0x600001c77840_1 .net v0x600001c77840 1, 255 0, L_0x6000004156c0; 1 drivers
v0x600001c77840_2 .net v0x600001c77840 2, 255 0, L_0x600000415ce0; 1 drivers
v0x600001c77840_3 .net v0x600001c77840 3, 255 0, L_0x600000416300; 1 drivers
v0x600001c778d0_0 .net "tpc_axi_rlast", 3 0, L_0x600001e101e0;  1 drivers
v0x600001c77960_0 .net "tpc_axi_rready", 3 0, L_0x600001e6e580;  1 drivers
v0x600001c779f0_0 .net "tpc_axi_rvalid", 3 0, L_0x600001e10280;  1 drivers
v0x600001c77a80 .array "tpc_axi_wdata", 3 0;
v0x600001c77a80_0 .net v0x600001c77a80 0, 255 0, L_0x600000464c40; 1 drivers
v0x600001c77a80_1 .net v0x600001c77a80 1, 255 0, L_0x6000004492d0; 1 drivers
v0x600001c77a80_2 .net v0x600001c77a80 2, 255 0, L_0x60000046f480; 1 drivers
v0x600001c77a80_3 .net v0x600001c77a80 3, 255 0, L_0x600000414700; 1 drivers
v0x600001c77b10_0 .net "tpc_axi_wlast", 3 0, L_0x600001e6dfe0;  1 drivers
v0x600001c77ba0_0 .net "tpc_axi_wready", 3 0, L_0x600001e6fc00;  1 drivers
v0x600001c77c30_0 .net "tpc_axi_wvalid", 3 0, L_0x600001e6e080;  1 drivers
v0x600001c77cc0_0 .net "tpc_busy", 3 0, L_0x600001e6d9a0;  1 drivers
v0x600001c77d50_0 .net "tpc_done", 3 0, L_0x600001e6da40;  1 drivers
v0x600001c77de0_0 .net "tpc_error", 3 0, L_0x600001e6dae0;  1 drivers
v0x600001c77e70_0 .net "tpc_start", 3 0, L_0x600001e10820;  1 drivers
v0x600001c77f00 .array "tpc_start_pc", 3 0;
v0x600001c77f00_0 .net v0x600001c77f00 0, 19 0, L_0x600000417170; 1 drivers
v0x600001c77f00_1 .net v0x600001c77f00 1, 19 0, L_0x6000004171e0; 1 drivers
v0x600001c77f00_2 .net v0x600001c77f00 2, 19 0, L_0x600000417250; 1 drivers
v0x600001c77f00_3 .net v0x600001c77f00 3, 19 0, L_0x6000004172c0; 1 drivers
E_0x60000350adc0 .event anyedge, v0x600001c76520_0;
L_0x600001e5d0e0 .part L_0x600001e10820, 0, 1;
L_0x600001e5cf00 .part L_0x600001e10960, 0, 1;
L_0x600001e5cfa0 .part L_0x600001e6e620, 0, 1;
L_0x600001e5cdc0 .part L_0x600001e6e6c0, 0, 1;
L_0x600001e5ce60 .part L_0x600001e6fa20, 0, 1;
L_0x600001e5cc80 .part L_0x600001e6fc00, 0, 1;
L_0x600001e5cd20 .part L_0x600001e6fde0, 0, 1;
L_0x600001e5cb40 .part L_0x600001e10000, 0, 1;
L_0x600001e5cbe0 .part L_0x600001e101e0, 0, 1;
L_0x600001e5ca00 .part L_0x600001e10280, 0, 1;
L_0x600001e71400 .part L_0x600001e10820, 1, 1;
L_0x600001e714a0 .part L_0x600001e10960, 1, 1;
L_0x600001e71540 .part L_0x600001e6e620, 1, 1;
L_0x600001e715e0 .part L_0x600001e6e6c0, 1, 1;
L_0x600001e71680 .part L_0x600001e6fa20, 1, 1;
L_0x600001e71720 .part L_0x600001e6fc00, 1, 1;
L_0x600001e717c0 .part L_0x600001e6fde0, 1, 1;
L_0x600001e71860 .part L_0x600001e10000, 1, 1;
L_0x600001e71900 .part L_0x600001e101e0, 1, 1;
L_0x600001e71a40 .part L_0x600001e10280, 1, 1;
L_0x600001e7f700 .part L_0x600001e10820, 2, 1;
L_0x600001e7f7a0 .part L_0x600001e10960, 2, 1;
L_0x600001e7f840 .part L_0x600001e6e620, 2, 1;
L_0x600001e7f8e0 .part L_0x600001e6e6c0, 2, 1;
L_0x600001e7f980 .part L_0x600001e6fa20, 2, 1;
L_0x600001e7fa20 .part L_0x600001e6fc00, 2, 1;
L_0x600001e7fac0 .part L_0x600001e6fde0, 2, 1;
L_0x600001e7fb60 .part L_0x600001e10000, 2, 1;
L_0x600001e7fc00 .part L_0x600001e101e0, 2, 1;
L_0x600001e7fca0 .part L_0x600001e10280, 2, 1;
L_0x600001e6d900 .part L_0x600001e10820, 3, 1;
L_0x600001e6d9a0 .concat8 [ 1 1 1 1], L_0x600000468620, L_0x60000047d880, L_0x600000470310, L_0x6000004631e0;
L_0x600001e6da40 .concat8 [ 1 1 1 1], v0x600001dd8240_0, v0x600001de01b0_0, v0x600001d88120_0, v0x600001c50090_0;
L_0x600001e6dae0 .concat8 [ 1 1 1 1], v0x600001dd8360_0, v0x600001de02d0_0, v0x600001d88240_0, v0x600001c501b0_0;
L_0x600001e6db80 .concat8 [ 1 1 1 1], v0x600001dd95f0_0, v0x600001de1560_0, v0x600001d894d0_0, v0x600001c51440_0;
L_0x600001e6dc20 .part L_0x600001e10960, 3, 1;
L_0x600001e6dcc0 .part L_0x600001e6e620, 3, 1;
L_0x600001e6dd60 .concat8 [ 1 1 1 1], L_0x600001e5d220, L_0x600001e712c0, L_0x600001e7f5c0, L_0x600001e6d7c0;
L_0x600001e6de00 .part L_0x600001e6e6c0, 3, 1;
L_0x600001e6dea0 .concat8 [ 1 1 1 1], v0x600001dd4bd0_0, v0x600001dfcb40_0, v0x600001d84ab0_0, v0x600001daca20_0;
L_0x600001e6df40 .part L_0x600001e6fa20, 3, 1;
L_0x600001e6dfe0 .concat8 [ 1 1 1 1], v0x600001dd5290_0, v0x600001dfd200_0, v0x600001d85170_0, v0x600001dad0e0_0;
L_0x600001e6e080 .concat8 [ 1 1 1 1], v0x600001dd5440_0, v0x600001dfd3b0_0, v0x600001d85320_0, v0x600001dad290_0;
L_0x600001e6e120 .part L_0x600001e6fc00, 3, 1;
L_0x600001e6e1c0 .part L_0x600001e6fde0, 3, 1;
L_0x1500d2968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1500d5548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1500d8128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1500dad08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600001e6e260 .concat8 [ 1 1 1 1], L_0x1500d2968, L_0x1500d5548, L_0x1500d8128, L_0x1500dad08;
L_0x600001e6e300 .concat8 [ 1 1 1 1], v0x600001dd47e0_0, v0x600001dfc750_0, v0x600001d846c0_0, v0x600001dac630_0;
L_0x600001e6e3a0 .part L_0x600001e10000, 3, 1;
L_0x600001e6e440 .part L_0x600001e101e0, 3, 1;
L_0x600001e6e4e0 .part L_0x600001e10280, 3, 1;
L_0x600001e6e580 .concat8 [ 1 1 1 1], v0x600001dd4fc0_0, v0x600001dfcf30_0, v0x600001d84ea0_0, v0x600001dace10_0;
L_0x1500d2b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1500d5740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1500d8320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1500daf00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001e6e620 .concat8 [ 1 1 1 1], L_0x1500d2b60, L_0x1500d5740, L_0x1500d8320, L_0x1500daf00;
L_0x1500d2ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1500d5788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1500d8368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1500daf48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001e6e6c0 .concat8 [ 1 1 1 1], L_0x1500d2ba8, L_0x1500d5788, L_0x1500d8368, L_0x1500daf48;
L_0x600001e6fa20 .concat8 [ 1 1 1 1], L_0x600000414d20, L_0x600000415340, L_0x600000415960, L_0x600000415f80;
L_0x600001e6fc00 .concat8 [ 1 1 1 1], L_0x600000414e00, L_0x600000415420, L_0x600000415a40, L_0x600000416060;
L_0x600001e6fde0 .concat8 [ 1 1 1 1], L_0x600000414f50, L_0x600000415570, L_0x600000415b90, L_0x6000004161b0;
L_0x600001e10000 .concat8 [ 1 1 1 1], L_0x600000415030, L_0x600000415650, L_0x600000415c70, L_0x600000416290;
L_0x600001e101e0 .concat8 [ 1 1 1 1], L_0x600000415110, L_0x600000415730, L_0x600000415d50, L_0x600000416370;
L_0x600001e10280 .concat8 [ 1 1 1 1], L_0x6000004151f0, L_0x600000415810, L_0x600000415e30, L_0x600000416450;
L_0x600001e10d20 .reduce/or L_0x600000417410;
L_0x600001e10dc0 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500dbbf0;
L_0x600001e10e60 .array/port v0x600001c77450, L_0x600001e10f00;
L_0x600001e10f00 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500dbc38;
L_0x600001e10fa0 .array/port v0x600001c774e0, L_0x600001e11040;
L_0x600001e11040 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500dbc80;
L_0x600001e110e0 .part/v L_0x600001e6dea0, v0x600001c74e10_0, 1;
L_0x600001e11180 .array/port v0x600001c77a80, L_0x600001e11220;
L_0x600001e11220 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500dbd58;
L_0x600001e112c0 .part/v L_0x600001e6dfe0, v0x600001c74e10_0, 1;
L_0x600001e11360 .part/v L_0x600001e6e080, v0x600001c74e10_0, 1;
L_0x600001e11400 .part/v L_0x600001e6e260, v0x600001c74e10_0, 1;
L_0x600001e114a0 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500dbde8;
L_0x600001e11540 .array/port v0x600001c77210, L_0x600001e115e0;
L_0x600001e115e0 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500dbe30;
L_0x600001e11680 .array/port v0x600001c772a0, L_0x600001e11720;
L_0x600001e11720 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500dbe78;
L_0x600001e117c0 .part/v L_0x600001e6e300, v0x600001c74e10_0, 1;
L_0x600001e11860 .part/v L_0x600001e6e580, v0x600001c74e10_0, 1;
S_0x14efff8f0 .scope generate, "axi_demux_gen[0]" "axi_demux_gen[0]" 5 356, 5 356 0, S_0x14efdeb40;
 .timescale -9 -12;
P_0x60000350ae00 .param/l "t" 1 5 356, +C4<00>;
L_0x600000414cb0 .functor AND 1, L_0x600001e6e800, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000414d20 .functor AND 1, L_0x600000414cb0, v0x600001d2c360_0, C4<1>, C4<1>;
L_0x600000414d90 .functor AND 1, L_0x600001e6e940, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000414e00 .functor AND 1, L_0x600000414d90, v0x600001d2cbd0_0, C4<1>, C4<1>;
L_0x600000414e70 .functor BUFZ 2, v0x600001d2c630_0, C4<00>, C4<00>, C4<00>;
L_0x600000414ee0 .functor AND 1, L_0x600001e6ea80, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000414f50 .functor AND 1, L_0x600000414ee0, v0x600001d2c6c0_0, C4<1>, C4<1>;
L_0x600000414fc0 .functor AND 1, L_0x600001e6ebc0, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000415030 .functor AND 1, L_0x600000414fc0, v0x600001d4b330_0, C4<1>, C4<1>;
L_0x6000004150a0 .functor BUFZ 256, v0x600001d2c750_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000415110 .functor BUFZ 1, v0x600001d2c870_0, C4<0>, C4<0>, C4<0>;
L_0x600000415180 .functor AND 1, L_0x600001e6ed00, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x6000004151f0 .functor AND 1, L_0x600000415180, v0x600001d2ca20_0, C4<1>, C4<1>;
v0x600001d2d3b0_0 .net *"_ivl_0", 2 0, L_0x600001e6e760;  1 drivers
v0x600001d2d440_0 .net *"_ivl_11", 0 0, L_0x600000414d20;  1 drivers
v0x600001d2d4d0_0 .net *"_ivl_12", 2 0, L_0x600001e6e8a0;  1 drivers
L_0x1500db020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001d2d560_0 .net *"_ivl_15", 0 0, L_0x1500db020;  1 drivers
L_0x1500db068 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d2d5f0_0 .net/2u *"_ivl_16", 2 0, L_0x1500db068;  1 drivers
v0x600001d2d680_0 .net *"_ivl_18", 0 0, L_0x600001e6e940;  1 drivers
v0x600001d2d710_0 .net *"_ivl_21", 0 0, L_0x600000414d90;  1 drivers
v0x600001d2d7a0_0 .net *"_ivl_23", 0 0, L_0x600000414e00;  1 drivers
v0x600001d2d830_0 .net *"_ivl_27", 2 0, L_0x600001e6e9e0;  1 drivers
L_0x1500daf90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001d2d8c0_0 .net *"_ivl_3", 0 0, L_0x1500daf90;  1 drivers
L_0x1500db0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001d2d950_0 .net *"_ivl_30", 0 0, L_0x1500db0b0;  1 drivers
L_0x1500db0f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d2d9e0_0 .net/2u *"_ivl_31", 2 0, L_0x1500db0f8;  1 drivers
v0x600001d2da70_0 .net *"_ivl_33", 0 0, L_0x600001e6ea80;  1 drivers
v0x600001d2db00_0 .net *"_ivl_36", 0 0, L_0x600000414ee0;  1 drivers
v0x600001d2db90_0 .net *"_ivl_38", 0 0, L_0x600000414f50;  1 drivers
v0x600001d2dc20_0 .net *"_ivl_39", 2 0, L_0x600001e6eb20;  1 drivers
L_0x1500dafd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d2dcb0_0 .net/2u *"_ivl_4", 2 0, L_0x1500dafd8;  1 drivers
L_0x1500db140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001d2dd40_0 .net *"_ivl_42", 0 0, L_0x1500db140;  1 drivers
L_0x1500db188 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d2ddd0_0 .net/2u *"_ivl_43", 2 0, L_0x1500db188;  1 drivers
v0x600001d2de60_0 .net *"_ivl_45", 0 0, L_0x600001e6ebc0;  1 drivers
v0x600001d2def0_0 .net *"_ivl_48", 0 0, L_0x600000414fc0;  1 drivers
v0x600001d2df80_0 .net *"_ivl_50", 0 0, L_0x600000415030;  1 drivers
v0x600001d2e010_0 .net *"_ivl_55", 0 0, L_0x600000415110;  1 drivers
v0x600001d2e0a0_0 .net *"_ivl_56", 2 0, L_0x600001e6ec60;  1 drivers
L_0x1500db1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001d2e130_0 .net *"_ivl_59", 0 0, L_0x1500db1d0;  1 drivers
v0x600001d2e1c0_0 .net *"_ivl_6", 0 0, L_0x600001e6e800;  1 drivers
L_0x1500db218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d2e250_0 .net/2u *"_ivl_60", 2 0, L_0x1500db218;  1 drivers
v0x600001d2e2e0_0 .net *"_ivl_62", 0 0, L_0x600001e6ed00;  1 drivers
v0x600001d2e370_0 .net *"_ivl_65", 0 0, L_0x600000415180;  1 drivers
v0x600001d2e400_0 .net *"_ivl_67", 0 0, L_0x6000004151f0;  1 drivers
v0x600001d2e490_0 .net *"_ivl_9", 0 0, L_0x600000414cb0;  1 drivers
L_0x600001e6e760 .concat [ 2 1 0 0], v0x600001c74e10_0, L_0x1500daf90;
L_0x600001e6e800 .cmp/eq 3, L_0x600001e6e760, L_0x1500dafd8;
L_0x600001e6e8a0 .concat [ 2 1 0 0], v0x600001c74e10_0, L_0x1500db020;
L_0x600001e6e940 .cmp/eq 3, L_0x600001e6e8a0, L_0x1500db068;
L_0x600001e6e9e0 .concat [ 2 1 0 0], v0x600001c74e10_0, L_0x1500db0b0;
L_0x600001e6ea80 .cmp/eq 3, L_0x600001e6e9e0, L_0x1500db0f8;
L_0x600001e6eb20 .concat [ 2 1 0 0], v0x600001c74e10_0, L_0x1500db140;
L_0x600001e6ebc0 .cmp/eq 3, L_0x600001e6eb20, L_0x1500db188;
L_0x600001e6ec60 .concat [ 2 1 0 0], v0x600001c74e10_0, L_0x1500db1d0;
L_0x600001e6ed00 .cmp/eq 3, L_0x600001e6ec60, L_0x1500db218;
S_0x14effd2a0 .scope generate, "axi_demux_gen[1]" "axi_demux_gen[1]" 5 356, 5 356 0, S_0x14efdeb40;
 .timescale -9 -12;
P_0x60000350ae80 .param/l "t" 1 5 356, +C4<01>;
L_0x6000004152d0 .functor AND 1, L_0x600001e6ee40, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000415340 .functor AND 1, L_0x6000004152d0, v0x600001d2c360_0, C4<1>, C4<1>;
L_0x6000004153b0 .functor AND 1, L_0x600001e6ef80, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000415420 .functor AND 1, L_0x6000004153b0, v0x600001d2cbd0_0, C4<1>, C4<1>;
L_0x600000415490 .functor BUFZ 2, v0x600001d2c630_0, C4<00>, C4<00>, C4<00>;
L_0x600000415500 .functor AND 1, L_0x600001e6f0c0, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000415570 .functor AND 1, L_0x600000415500, v0x600001d2c6c0_0, C4<1>, C4<1>;
L_0x6000004155e0 .functor AND 1, L_0x600001e6f200, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000415650 .functor AND 1, L_0x6000004155e0, v0x600001d4b330_0, C4<1>, C4<1>;
L_0x6000004156c0 .functor BUFZ 256, v0x600001d2c750_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000415730 .functor BUFZ 1, v0x600001d2c870_0, C4<0>, C4<0>, C4<0>;
L_0x6000004157a0 .functor AND 1, L_0x600001e6f340, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000415810 .functor AND 1, L_0x6000004157a0, v0x600001d2ca20_0, C4<1>, C4<1>;
v0x600001d2e520_0 .net *"_ivl_0", 2 0, L_0x600001e6eda0;  1 drivers
v0x600001d2e5b0_0 .net *"_ivl_11", 0 0, L_0x600000415340;  1 drivers
v0x600001d2e640_0 .net *"_ivl_12", 2 0, L_0x600001e6eee0;  1 drivers
L_0x1500db2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001d2e6d0_0 .net *"_ivl_15", 0 0, L_0x1500db2f0;  1 drivers
L_0x1500db338 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001d2e760_0 .net/2u *"_ivl_16", 2 0, L_0x1500db338;  1 drivers
v0x600001d2e7f0_0 .net *"_ivl_18", 0 0, L_0x600001e6ef80;  1 drivers
v0x600001d2e880_0 .net *"_ivl_21", 0 0, L_0x6000004153b0;  1 drivers
v0x600001d2e910_0 .net *"_ivl_23", 0 0, L_0x600000415420;  1 drivers
v0x600001d2e9a0_0 .net *"_ivl_27", 2 0, L_0x600001e6f020;  1 drivers
L_0x1500db260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001d2ea30_0 .net *"_ivl_3", 0 0, L_0x1500db260;  1 drivers
L_0x1500db380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001d2eac0_0 .net *"_ivl_30", 0 0, L_0x1500db380;  1 drivers
L_0x1500db3c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001d2eb50_0 .net/2u *"_ivl_31", 2 0, L_0x1500db3c8;  1 drivers
v0x600001d2ebe0_0 .net *"_ivl_33", 0 0, L_0x600001e6f0c0;  1 drivers
v0x600001d2ec70_0 .net *"_ivl_36", 0 0, L_0x600000415500;  1 drivers
v0x600001d2ed00_0 .net *"_ivl_38", 0 0, L_0x600000415570;  1 drivers
v0x600001d2ed90_0 .net *"_ivl_39", 2 0, L_0x600001e6f160;  1 drivers
L_0x1500db2a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001d2ee20_0 .net/2u *"_ivl_4", 2 0, L_0x1500db2a8;  1 drivers
L_0x1500db410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001d2eeb0_0 .net *"_ivl_42", 0 0, L_0x1500db410;  1 drivers
L_0x1500db458 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001d2ef40_0 .net/2u *"_ivl_43", 2 0, L_0x1500db458;  1 drivers
v0x600001d2efd0_0 .net *"_ivl_45", 0 0, L_0x600001e6f200;  1 drivers
v0x600001d2f060_0 .net *"_ivl_48", 0 0, L_0x6000004155e0;  1 drivers
v0x600001d2f0f0_0 .net *"_ivl_50", 0 0, L_0x600000415650;  1 drivers
v0x600001d2f180_0 .net *"_ivl_55", 0 0, L_0x600000415730;  1 drivers
v0x600001d2f210_0 .net *"_ivl_56", 2 0, L_0x600001e6f2a0;  1 drivers
L_0x1500db4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001d2f2a0_0 .net *"_ivl_59", 0 0, L_0x1500db4a0;  1 drivers
v0x600001d2f330_0 .net *"_ivl_6", 0 0, L_0x600001e6ee40;  1 drivers
L_0x1500db4e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001d2f3c0_0 .net/2u *"_ivl_60", 2 0, L_0x1500db4e8;  1 drivers
v0x600001d2f450_0 .net *"_ivl_62", 0 0, L_0x600001e6f340;  1 drivers
v0x600001d2f4e0_0 .net *"_ivl_65", 0 0, L_0x6000004157a0;  1 drivers
v0x600001d2f570_0 .net *"_ivl_67", 0 0, L_0x600000415810;  1 drivers
v0x600001d2f600_0 .net *"_ivl_9", 0 0, L_0x6000004152d0;  1 drivers
L_0x600001e6eda0 .concat [ 2 1 0 0], v0x600001c74e10_0, L_0x1500db260;
L_0x600001e6ee40 .cmp/eq 3, L_0x600001e6eda0, L_0x1500db2a8;
L_0x600001e6eee0 .concat [ 2 1 0 0], v0x600001c74e10_0, L_0x1500db2f0;
L_0x600001e6ef80 .cmp/eq 3, L_0x600001e6eee0, L_0x1500db338;
L_0x600001e6f020 .concat [ 2 1 0 0], v0x600001c74e10_0, L_0x1500db380;
L_0x600001e6f0c0 .cmp/eq 3, L_0x600001e6f020, L_0x1500db3c8;
L_0x600001e6f160 .concat [ 2 1 0 0], v0x600001c74e10_0, L_0x1500db410;
L_0x600001e6f200 .cmp/eq 3, L_0x600001e6f160, L_0x1500db458;
L_0x600001e6f2a0 .concat [ 2 1 0 0], v0x600001c74e10_0, L_0x1500db4a0;
L_0x600001e6f340 .cmp/eq 3, L_0x600001e6f2a0, L_0x1500db4e8;
S_0x14effac50 .scope generate, "axi_demux_gen[2]" "axi_demux_gen[2]" 5 356, 5 356 0, S_0x14efdeb40;
 .timescale -9 -12;
P_0x60000350af00 .param/l "t" 1 5 356, +C4<010>;
L_0x6000004158f0 .functor AND 1, L_0x600001e6f480, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000415960 .functor AND 1, L_0x6000004158f0, v0x600001d2c360_0, C4<1>, C4<1>;
L_0x6000004159d0 .functor AND 1, L_0x600001e6f5c0, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000415a40 .functor AND 1, L_0x6000004159d0, v0x600001d2cbd0_0, C4<1>, C4<1>;
L_0x600000415ab0 .functor BUFZ 2, v0x600001d2c630_0, C4<00>, C4<00>, C4<00>;
L_0x600000415b20 .functor AND 1, L_0x600001e6f700, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000415b90 .functor AND 1, L_0x600000415b20, v0x600001d2c6c0_0, C4<1>, C4<1>;
L_0x600000415c00 .functor AND 1, L_0x600001e6f840, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000415c70 .functor AND 1, L_0x600000415c00, v0x600001d4b330_0, C4<1>, C4<1>;
L_0x600000415ce0 .functor BUFZ 256, v0x600001d2c750_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000415d50 .functor BUFZ 1, v0x600001d2c870_0, C4<0>, C4<0>, C4<0>;
L_0x600000415dc0 .functor AND 1, L_0x600001e6f980, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000415e30 .functor AND 1, L_0x600000415dc0, v0x600001d2ca20_0, C4<1>, C4<1>;
v0x600001d2f690_0 .net *"_ivl_0", 3 0, L_0x600001e6f3e0;  1 drivers
v0x600001d2f720_0 .net *"_ivl_11", 0 0, L_0x600000415960;  1 drivers
v0x600001d2f7b0_0 .net *"_ivl_12", 3 0, L_0x600001e6f520;  1 drivers
L_0x1500db5c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001d2f840_0 .net *"_ivl_15", 1 0, L_0x1500db5c0;  1 drivers
L_0x1500db608 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001d2f8d0_0 .net/2u *"_ivl_16", 3 0, L_0x1500db608;  1 drivers
v0x600001d2f960_0 .net *"_ivl_18", 0 0, L_0x600001e6f5c0;  1 drivers
v0x600001d2f9f0_0 .net *"_ivl_21", 0 0, L_0x6000004159d0;  1 drivers
v0x600001d2fa80_0 .net *"_ivl_23", 0 0, L_0x600000415a40;  1 drivers
v0x600001d2fb10_0 .net *"_ivl_27", 3 0, L_0x600001e6f660;  1 drivers
L_0x1500db530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001d2fba0_0 .net *"_ivl_3", 1 0, L_0x1500db530;  1 drivers
L_0x1500db650 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001d2fc30_0 .net *"_ivl_30", 1 0, L_0x1500db650;  1 drivers
L_0x1500db698 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001d2fcc0_0 .net/2u *"_ivl_31", 3 0, L_0x1500db698;  1 drivers
v0x600001d2fd50_0 .net *"_ivl_33", 0 0, L_0x600001e6f700;  1 drivers
v0x600001d2fde0_0 .net *"_ivl_36", 0 0, L_0x600000415b20;  1 drivers
v0x600001d2fe70_0 .net *"_ivl_38", 0 0, L_0x600000415b90;  1 drivers
v0x600001d2ff00_0 .net *"_ivl_39", 3 0, L_0x600001e6f7a0;  1 drivers
L_0x1500db578 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001dd0000_0 .net/2u *"_ivl_4", 3 0, L_0x1500db578;  1 drivers
L_0x1500db6e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dd0090_0 .net *"_ivl_42", 1 0, L_0x1500db6e0;  1 drivers
L_0x1500db728 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001dd0120_0 .net/2u *"_ivl_43", 3 0, L_0x1500db728;  1 drivers
v0x600001dd01b0_0 .net *"_ivl_45", 0 0, L_0x600001e6f840;  1 drivers
v0x600001dd0240_0 .net *"_ivl_48", 0 0, L_0x600000415c00;  1 drivers
v0x600001dd02d0_0 .net *"_ivl_50", 0 0, L_0x600000415c70;  1 drivers
v0x600001dd0360_0 .net *"_ivl_55", 0 0, L_0x600000415d50;  1 drivers
v0x600001dd03f0_0 .net *"_ivl_56", 3 0, L_0x600001e6f8e0;  1 drivers
L_0x1500db770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dd0480_0 .net *"_ivl_59", 1 0, L_0x1500db770;  1 drivers
v0x600001dd0510_0 .net *"_ivl_6", 0 0, L_0x600001e6f480;  1 drivers
L_0x1500db7b8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001dd05a0_0 .net/2u *"_ivl_60", 3 0, L_0x1500db7b8;  1 drivers
v0x600001dd0630_0 .net *"_ivl_62", 0 0, L_0x600001e6f980;  1 drivers
v0x600001dd06c0_0 .net *"_ivl_65", 0 0, L_0x600000415dc0;  1 drivers
v0x600001dd0750_0 .net *"_ivl_67", 0 0, L_0x600000415e30;  1 drivers
v0x600001dd07e0_0 .net *"_ivl_9", 0 0, L_0x6000004158f0;  1 drivers
L_0x600001e6f3e0 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500db530;
L_0x600001e6f480 .cmp/eq 4, L_0x600001e6f3e0, L_0x1500db578;
L_0x600001e6f520 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500db5c0;
L_0x600001e6f5c0 .cmp/eq 4, L_0x600001e6f520, L_0x1500db608;
L_0x600001e6f660 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500db650;
L_0x600001e6f700 .cmp/eq 4, L_0x600001e6f660, L_0x1500db698;
L_0x600001e6f7a0 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500db6e0;
L_0x600001e6f840 .cmp/eq 4, L_0x600001e6f7a0, L_0x1500db728;
L_0x600001e6f8e0 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500db770;
L_0x600001e6f980 .cmp/eq 4, L_0x600001e6f8e0, L_0x1500db7b8;
S_0x14eff8600 .scope generate, "axi_demux_gen[3]" "axi_demux_gen[3]" 5 356, 5 356 0, S_0x14efdeb40;
 .timescale -9 -12;
P_0x60000350af80 .param/l "t" 1 5 356, +C4<011>;
L_0x600000415f10 .functor AND 1, L_0x600001e6fb60, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000415f80 .functor AND 1, L_0x600000415f10, v0x600001d2c360_0, C4<1>, C4<1>;
L_0x600000415ff0 .functor AND 1, L_0x600001e6fd40, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000416060 .functor AND 1, L_0x600000415ff0, v0x600001d2cbd0_0, C4<1>, C4<1>;
L_0x6000004160d0 .functor BUFZ 2, v0x600001d2c630_0, C4<00>, C4<00>, C4<00>;
L_0x600000416140 .functor AND 1, L_0x600001e6ff20, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x6000004161b0 .functor AND 1, L_0x600000416140, v0x600001d2c6c0_0, C4<1>, C4<1>;
L_0x600000416220 .functor AND 1, L_0x600001e10140, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000416290 .functor AND 1, L_0x600000416220, v0x600001d4b330_0, C4<1>, C4<1>;
L_0x600000416300 .functor BUFZ 256, v0x600001d2c750_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000416370 .functor BUFZ 1, v0x600001d2c870_0, C4<0>, C4<0>, C4<0>;
L_0x6000004163e0 .functor AND 1, L_0x600001e103c0, v0x600001c74f30_0, C4<1>, C4<1>;
L_0x600000416450 .functor AND 1, L_0x6000004163e0, v0x600001d2ca20_0, C4<1>, C4<1>;
v0x600001dd0870_0 .net *"_ivl_0", 3 0, L_0x600001e6fac0;  1 drivers
v0x600001dd0900_0 .net *"_ivl_11", 0 0, L_0x600000415f80;  1 drivers
v0x600001dd0990_0 .net *"_ivl_12", 3 0, L_0x600001e6fca0;  1 drivers
L_0x1500db890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dd0a20_0 .net *"_ivl_15", 1 0, L_0x1500db890;  1 drivers
L_0x1500db8d8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001dd0ab0_0 .net/2u *"_ivl_16", 3 0, L_0x1500db8d8;  1 drivers
v0x600001dd0b40_0 .net *"_ivl_18", 0 0, L_0x600001e6fd40;  1 drivers
v0x600001dd0bd0_0 .net *"_ivl_21", 0 0, L_0x600000415ff0;  1 drivers
v0x600001dd0c60_0 .net *"_ivl_23", 0 0, L_0x600000416060;  1 drivers
v0x600001dd0cf0_0 .net *"_ivl_27", 3 0, L_0x600001e6fe80;  1 drivers
L_0x1500db800 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dd0d80_0 .net *"_ivl_3", 1 0, L_0x1500db800;  1 drivers
L_0x1500db920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dd0e10_0 .net *"_ivl_30", 1 0, L_0x1500db920;  1 drivers
L_0x1500db968 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001dd0ea0_0 .net/2u *"_ivl_31", 3 0, L_0x1500db968;  1 drivers
v0x600001dd0f30_0 .net *"_ivl_33", 0 0, L_0x600001e6ff20;  1 drivers
v0x600001dd0fc0_0 .net *"_ivl_36", 0 0, L_0x600000416140;  1 drivers
v0x600001dd1050_0 .net *"_ivl_38", 0 0, L_0x6000004161b0;  1 drivers
v0x600001dd10e0_0 .net *"_ivl_39", 3 0, L_0x600001e100a0;  1 drivers
L_0x1500db848 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001dd1170_0 .net/2u *"_ivl_4", 3 0, L_0x1500db848;  1 drivers
L_0x1500db9b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dd1200_0 .net *"_ivl_42", 1 0, L_0x1500db9b0;  1 drivers
L_0x1500db9f8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001dd1290_0 .net/2u *"_ivl_43", 3 0, L_0x1500db9f8;  1 drivers
v0x600001dd1320_0 .net *"_ivl_45", 0 0, L_0x600001e10140;  1 drivers
v0x600001dd13b0_0 .net *"_ivl_48", 0 0, L_0x600000416220;  1 drivers
v0x600001dd1440_0 .net *"_ivl_50", 0 0, L_0x600000416290;  1 drivers
v0x600001dd14d0_0 .net *"_ivl_55", 0 0, L_0x600000416370;  1 drivers
v0x600001dd1560_0 .net *"_ivl_56", 3 0, L_0x600001e10320;  1 drivers
L_0x1500dba40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dd15f0_0 .net *"_ivl_59", 1 0, L_0x1500dba40;  1 drivers
v0x600001dd1680_0 .net *"_ivl_6", 0 0, L_0x600001e6fb60;  1 drivers
L_0x1500dba88 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001dd1710_0 .net/2u *"_ivl_60", 3 0, L_0x1500dba88;  1 drivers
v0x600001dd17a0_0 .net *"_ivl_62", 0 0, L_0x600001e103c0;  1 drivers
v0x600001dd1830_0 .net *"_ivl_65", 0 0, L_0x6000004163e0;  1 drivers
v0x600001dd18c0_0 .net *"_ivl_67", 0 0, L_0x600000416450;  1 drivers
v0x600001dd1950_0 .net *"_ivl_9", 0 0, L_0x600000415f10;  1 drivers
L_0x600001e6fac0 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500db800;
L_0x600001e6fb60 .cmp/eq 4, L_0x600001e6fac0, L_0x1500db848;
L_0x600001e6fca0 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500db890;
L_0x600001e6fd40 .cmp/eq 4, L_0x600001e6fca0, L_0x1500db8d8;
L_0x600001e6fe80 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500db920;
L_0x600001e6ff20 .cmp/eq 4, L_0x600001e6fe80, L_0x1500db968;
L_0x600001e100a0 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500db9b0;
L_0x600001e10140 .cmp/eq 4, L_0x600001e100a0, L_0x1500db9f8;
L_0x600001e10320 .concat [ 2 2 0 0], v0x600001c74e10_0, L_0x1500dba40;
L_0x600001e103c0 .cmp/eq 4, L_0x600001e10320, L_0x1500dba88;
S_0x14eff5fb0 .scope module, "gcp_inst" "global_cmd_processor" 5 167, 6 13 0, S_0x14efdeb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "s_axi_awaddr";
    .port_info 3 /INPUT 1 "s_axi_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_awready";
    .port_info 5 /INPUT 32 "s_axi_wdata";
    .port_info 6 /INPUT 4 "s_axi_wstrb";
    .port_info 7 /INPUT 1 "s_axi_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_wready";
    .port_info 9 /OUTPUT 2 "s_axi_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_bvalid";
    .port_info 11 /INPUT 1 "s_axi_bready";
    .port_info 12 /INPUT 12 "s_axi_araddr";
    .port_info 13 /INPUT 1 "s_axi_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_arready";
    .port_info 15 /OUTPUT 32 "s_axi_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_rvalid";
    .port_info 18 /INPUT 1 "s_axi_rready";
    .port_info 19 /OUTPUT 4 "tpc_start";
    .port_info 20 /OUTPUT 80 "tpc_start_pc";
    .port_info 21 /INPUT 4 "tpc_busy";
    .port_info 22 /INPUT 4 "tpc_done";
    .port_info 23 /INPUT 4 "tpc_error";
    .port_info 24 /OUTPUT 1 "global_sync_out";
    .port_info 25 /INPUT 4 "sync_request";
    .port_info 26 /OUTPUT 4 "sync_grant";
    .port_info 27 /OUTPUT 1 "irq";
P_0x14efd06e0 .param/l "ADDR_CTRL" 1 6 97, C4<000000000000>;
P_0x14efd0720 .param/l "ADDR_IRQ_EN" 1 6 99, C4<000000001000>;
P_0x14efd0760 .param/l "ADDR_IRQ_STATUS" 1 6 100, C4<000000001100>;
P_0x14efd07a0 .param/l "ADDR_STATUS" 1 6 98, C4<000000000100>;
P_0x14efd07e0 .param/l "ADDR_TPC_BASE" 1 6 101, C4<000100000000>;
P_0x14efd0820 .param/l "ADDR_TPC_STRIDE" 1 6 102, C4<000000010000>;
P_0x14efd0860 .param/l "AXI_ADDR_W" 0 6 16, +C4<00000000000000000000000000001100>;
P_0x14efd08a0 .param/l "AXI_DATA_W" 0 6 17, +C4<00000000000000000000000000100000>;
P_0x14efd08e0 .param/l "AXI_IDLE" 1 6 115, C4<000>;
P_0x14efd0920 .param/l "AXI_READ_DATA" 1 6 117, C4<010>;
P_0x14efd0960 .param/l "AXI_WRITE_RESP" 1 6 116, C4<001>;
P_0x14efd09a0 .param/l "NUM_TPCS" 0 6 14, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x14efd09e0 .param/l "SRAM_ADDR_W" 0 6 15, +C4<00000000000000000000000000010100>;
L_0x600000416a70 .functor NOT 4, L_0x600001e10aa0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000416ae0 .functor OR 4, v0x600001dd4090_0, L_0x600000416a70, C4<0000>, C4<0000>;
L_0x1500dbad0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x600000416b50 .functor OR 4, L_0x600000416ae0, L_0x1500dbad0, C4<0000>, C4<0000>;
L_0x600000416c30 .functor NOT 4, L_0x600001e10be0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000416ca0 .functor OR 4, L_0x600001e6db80, L_0x600000416c30, C4<0000>, C4<0000>;
L_0x1500dbb18 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x600000416d10 .functor OR 4, L_0x600000416ca0, L_0x1500dbb18, C4<0000>, C4<0000>;
L_0x600000416d80 .functor BUFZ 1, v0x600001dd34e0_0, C4<0>, C4<0>, C4<0>;
L_0x600000416df0 .functor BUFZ 1, v0x600001dd3c30_0, C4<0>, C4<0>, C4<0>;
L_0x600000416e60 .functor BUFZ 1, v0x600001dd37b0_0, C4<0>, C4<0>, C4<0>;
L_0x600000416ed0 .functor BUFZ 1, v0x600001dd32a0_0, C4<0>, C4<0>, C4<0>;
L_0x600000416f40 .functor BUFZ 32, v0x600001dd2be0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600000416fb0 .functor BUFZ 1, v0x600001dd3a80_0, C4<0>, C4<0>, C4<0>;
L_0x600000417020 .functor BUFZ 1, v0x600001dd2d00_0, C4<0>, C4<0>, C4<0>;
L_0x600000417100 .functor BUFZ 1, v0x600001dd3060_0, C4<0>, C4<0>, C4<0>;
v0x600001dd2490_0 .net *"_ivl_27", 3 0, L_0x600001e10aa0;  1 drivers
v0x600001dd2520_0 .net *"_ivl_28", 3 0, L_0x600000416a70;  1 drivers
v0x600001dd25b0_0 .net *"_ivl_30", 3 0, L_0x600000416ae0;  1 drivers
v0x600001dd2640_0 .net/2u *"_ivl_32", 3 0, L_0x1500dbad0;  1 drivers
v0x600001dd26d0_0 .net *"_ivl_34", 3 0, L_0x600000416b50;  1 drivers
v0x600001dd2760_0 .net *"_ivl_39", 3 0, L_0x600001e10be0;  1 drivers
v0x600001dd27f0_0 .net *"_ivl_40", 3 0, L_0x600000416c30;  1 drivers
v0x600001dd2880_0 .net *"_ivl_42", 3 0, L_0x600000416ca0;  1 drivers
v0x600001dd2910_0 .net/2u *"_ivl_44", 3 0, L_0x1500dbb18;  1 drivers
v0x600001dd29a0_0 .net *"_ivl_46", 3 0, L_0x600000416d10;  1 drivers
v0x600001dd2a30_0 .net "all_enabled_done", 0 0, L_0x600001e10b40;  1 drivers
v0x600001dd2ac0_0 .net "all_sync_requested", 0 0, L_0x600001e10c80;  1 drivers
v0x600001dd2b50_0 .var "axi_addr_reg", 11 0;
v0x600001dd2be0_0 .var "axi_rdata_reg", 31 0;
v0x600001dd2c70_0 .var "axi_state", 2 0;
v0x600001dd2d00_0 .var "barrier_active", 0 0;
v0x600001dd2d90_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dd2e20_0 .var "global_start_pulse", 0 0;
v0x600001dd2eb0_0 .net "global_sync_out", 0 0, L_0x600000417020;  alias, 1 drivers
v0x600001dd2f40_0 .net "irq", 0 0, L_0x600000417100;  alias, 1 drivers
v0x600001dd2fd0_0 .var "irq_enable", 0 0;
v0x600001dd3060_0 .var "irq_status", 0 0;
v0x600001dd30f0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dd3180_0 .net "s_axi_araddr", 11 0, v0x600001c7b450_0;  alias, 1 drivers
v0x600001dd3210_0 .net "s_axi_arready", 0 0, L_0x600000416ed0;  alias, 1 drivers
v0x600001dd32a0_0 .var "s_axi_arready_reg", 0 0;
v0x600001dd3330_0 .net "s_axi_arvalid", 0 0, v0x600001c7b570_0;  alias, 1 drivers
v0x600001dd33c0_0 .net "s_axi_awaddr", 11 0, v0x600001c7b600_0;  alias, 1 drivers
v0x600001dd3450_0 .net "s_axi_awready", 0 0, L_0x600000416d80;  alias, 1 drivers
v0x600001dd34e0_0 .var "s_axi_awready_reg", 0 0;
v0x600001dd3570_0 .net "s_axi_awvalid", 0 0, v0x600001c7b720_0;  alias, 1 drivers
v0x600001dd3600_0 .net "s_axi_bready", 0 0, v0x600001c7b7b0_0;  alias, 1 drivers
v0x600001dd3690_0 .net "s_axi_bresp", 1 0, L_0x1500dbb60;  alias, 1 drivers
v0x600001dd3720_0 .net "s_axi_bvalid", 0 0, L_0x600000416e60;  alias, 1 drivers
v0x600001dd37b0_0 .var "s_axi_bvalid_reg", 0 0;
v0x600001dd3840_0 .net "s_axi_rdata", 31 0, L_0x600000416f40;  alias, 1 drivers
v0x600001dd38d0_0 .net "s_axi_rready", 0 0, v0x600001c7b9f0_0;  alias, 1 drivers
v0x600001dd3960_0 .net "s_axi_rresp", 1 0, L_0x1500dbba8;  alias, 1 drivers
v0x600001dd39f0_0 .net "s_axi_rvalid", 0 0, L_0x600000416fb0;  alias, 1 drivers
v0x600001dd3a80_0 .var "s_axi_rvalid_reg", 0 0;
v0x600001dd3b10_0 .net "s_axi_wdata", 31 0, v0x600001c7bba0_0;  alias, 1 drivers
v0x600001dd3ba0_0 .net "s_axi_wready", 0 0, L_0x600000416df0;  alias, 1 drivers
v0x600001dd3c30_0 .var "s_axi_wready_reg", 0 0;
v0x600001dd3cc0_0 .net "s_axi_wstrb", 3 0, v0x600001c7bcc0_0;  alias, 1 drivers
v0x600001dd3d50_0 .net "s_axi_wvalid", 0 0, v0x600001c7bd50_0;  alias, 1 drivers
v0x600001dd3de0_0 .net "sync_grant", 3 0, L_0x600001e10960;  alias, 1 drivers
v0x600001dd3e70_0 .net "sync_request", 3 0, L_0x600001e6db80;  alias, 1 drivers
v0x600001dd3f00_0 .net "tpc_busy", 3 0, L_0x600001e6d9a0;  alias, 1 drivers
v0x600001dd4000_0 .net "tpc_done", 3 0, L_0x600001e6da40;  alias, 1 drivers
v0x600001dd4090_0 .var "tpc_done_latch", 3 0;
v0x600001dd4120_0 .var "tpc_enable", 7 0;
v0x600001dd41b0_0 .net "tpc_error", 3 0, L_0x600001e6dae0;  alias, 1 drivers
v0x600001dd4240 .array "tpc_pc", 3 0, 19 0;
v0x600001dd42d0_0 .net "tpc_start", 3 0, L_0x600001e10820;  alias, 1 drivers
v0x600001dd4360 .array "tpc_start_pc", 3 0;
v0x600001dd4360_0 .net v0x600001dd4360 0, 19 0, v0x600001dd4240_0; 1 drivers
v0x600001dd4360_1 .net v0x600001dd4360 1, 19 0, v0x600001dd4240_1; 1 drivers
v0x600001dd4360_2 .net v0x600001dd4360 2, 19 0, v0x600001dd4240_2; 1 drivers
v0x600001dd4360_3 .net v0x600001dd4360 3, 19 0, v0x600001dd4240_3; 1 drivers
L_0x600001e10460 .part v0x600001dd4120_0, 0, 1;
L_0x600001e10500 .part L_0x600001e6db80, 0, 1;
L_0x600001e105a0 .part v0x600001dd4120_0, 1, 1;
L_0x600001e10640 .part L_0x600001e6db80, 1, 1;
L_0x600001e106e0 .part v0x600001dd4120_0, 2, 1;
L_0x600001e10780 .part L_0x600001e6db80, 2, 1;
L_0x600001e10820 .concat8 [ 1 1 1 1], L_0x600000416530, L_0x600000416680, L_0x6000004167d0, L_0x600000416920;
L_0x600001e108c0 .part v0x600001dd4120_0, 3, 1;
L_0x600001e10960 .concat8 [ 1 1 1 1], L_0x600000416610, L_0x600000416760, L_0x6000004168b0, L_0x600000416a00;
L_0x600001e10a00 .part L_0x600001e6db80, 3, 1;
L_0x600001e10aa0 .part v0x600001dd4120_0, 0, 4;
L_0x600001e10b40 .reduce/and L_0x600000416b50;
L_0x600001e10be0 .part v0x600001dd4120_0, 0, 4;
L_0x600001e10c80 .reduce/and L_0x600000416d10;
S_0x14eff3960 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 172, 6 172 0, S_0x14eff5fb0;
 .timescale 0 0;
v0x600001dd19e0_0 .var/i "i", 31 0;
S_0x14eff1310 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 6 216, 6 216 0, S_0x14eff5fb0;
 .timescale 0 0;
v0x600001dd1a70_0 .var/i "i", 31 0;
S_0x14efeecc0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 6 254, 6 254 0, S_0x14eff5fb0;
 .timescale 0 0;
v0x600001dd1b00_0 .var/i "i", 31 0;
S_0x14efec670 .scope generate, "tpc_ctrl_gen[0]" "tpc_ctrl_gen[0]" 6 330, 6 330 0, S_0x14eff5fb0;
 .timescale 0 0;
P_0x60000350b3c0 .param/l "t" 1 6 330, +C4<00>;
L_0x600000416530 .functor AND 1, v0x600001dd2e20_0, L_0x600001e10460, C4<1>, C4<1>;
L_0x600000416610 .functor AND 1, v0x600001dd2d00_0, L_0x600001e10500, C4<1>, C4<1>;
v0x600001dd1b90_0 .net *"_ivl_0", 0 0, L_0x600001e10460;  1 drivers
v0x600001dd1c20_0 .net *"_ivl_2", 0 0, L_0x600000416530;  1 drivers
v0x600001dd1cb0_0 .net *"_ivl_7", 0 0, L_0x600001e10500;  1 drivers
v0x600001dd1d40_0 .net *"_ivl_9", 0 0, L_0x600000416610;  1 drivers
S_0x14efea020 .scope generate, "tpc_ctrl_gen[1]" "tpc_ctrl_gen[1]" 6 330, 6 330 0, S_0x14eff5fb0;
 .timescale 0 0;
P_0x60000350b480 .param/l "t" 1 6 330, +C4<01>;
L_0x600000416680 .functor AND 1, v0x600001dd2e20_0, L_0x600001e105a0, C4<1>, C4<1>;
L_0x600000416760 .functor AND 1, v0x600001dd2d00_0, L_0x600001e10640, C4<1>, C4<1>;
v0x600001dd1dd0_0 .net *"_ivl_0", 0 0, L_0x600001e105a0;  1 drivers
v0x600001dd1e60_0 .net *"_ivl_2", 0 0, L_0x600000416680;  1 drivers
v0x600001dd1ef0_0 .net *"_ivl_7", 0 0, L_0x600001e10640;  1 drivers
v0x600001dd1f80_0 .net *"_ivl_9", 0 0, L_0x600000416760;  1 drivers
S_0x14efe79d0 .scope generate, "tpc_ctrl_gen[2]" "tpc_ctrl_gen[2]" 6 330, 6 330 0, S_0x14eff5fb0;
 .timescale 0 0;
P_0x60000350b500 .param/l "t" 1 6 330, +C4<010>;
L_0x6000004167d0 .functor AND 1, v0x600001dd2e20_0, L_0x600001e106e0, C4<1>, C4<1>;
L_0x6000004168b0 .functor AND 1, v0x600001dd2d00_0, L_0x600001e10780, C4<1>, C4<1>;
v0x600001dd2010_0 .net *"_ivl_0", 0 0, L_0x600001e106e0;  1 drivers
v0x600001dd20a0_0 .net *"_ivl_2", 0 0, L_0x6000004167d0;  1 drivers
v0x600001dd2130_0 .net *"_ivl_7", 0 0, L_0x600001e10780;  1 drivers
v0x600001dd21c0_0 .net *"_ivl_9", 0 0, L_0x6000004168b0;  1 drivers
S_0x14efe5380 .scope generate, "tpc_ctrl_gen[3]" "tpc_ctrl_gen[3]" 6 330, 6 330 0, S_0x14eff5fb0;
 .timescale 0 0;
P_0x60000350b580 .param/l "t" 1 6 330, +C4<011>;
L_0x600000416920 .functor AND 1, v0x600001dd2e20_0, L_0x600001e108c0, C4<1>, C4<1>;
L_0x600000416a00 .functor AND 1, v0x600001dd2d00_0, L_0x600001e10a00, C4<1>, C4<1>;
v0x600001dd2250_0 .net *"_ivl_0", 0 0, L_0x600001e108c0;  1 drivers
v0x600001dd22e0_0 .net *"_ivl_2", 0 0, L_0x600000416920;  1 drivers
v0x600001dd2370_0 .net *"_ivl_7", 0 0, L_0x600001e10a00;  1 drivers
v0x600001dd2400_0 .net *"_ivl_9", 0 0, L_0x600000416a00;  1 drivers
S_0x14efe06e0 .scope generate, "tpc_gen[0]" "tpc_gen[0]" 5 212, 5 212 0, S_0x14efdeb40;
 .timescale -9 -12;
P_0x60000350b600 .param/l "t" 1 5 212, +C4<00>;
v0x600001dfc240_0 .net/2u *"_ivl_28", 0 0, L_0x1500d2b60;  1 drivers
v0x600001dfc2d0_0 .net/2u *"_ivl_30", 0 0, L_0x1500d2ba8;  1 drivers
S_0x14ef9ab40 .scope module, "tpc_inst" "tensor_processing_cluster" 5 226, 7 15 0, S_0x14efe06e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x14f055000 .param/l "ACC_WIDTH" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x14f055040 .param/l "ARRAY_SIZE" 0 7 17, +C4<00000000000000000000000000000100>;
P_0x14f055080 .param/l "DATA_WIDTH" 0 7 18, +C4<00000000000000000000000000001000>;
P_0x14f0550c0 .param/l "EXT_ADDR_W" 0 7 32, +C4<00000000000000000000000000101000>;
P_0x14f055100 .param/l "EXT_DATA_W" 0 7 33, +C4<00000000000000000000000100000000>;
P_0x14f055140 .param/l "MXU_COMPUTE" 1 7 250, C4<010>;
P_0x14f055180 .param/l "MXU_DONE" 1 7 252, C4<100>;
P_0x14f0551c0 .param/l "MXU_DRAIN" 1 7 251, C4<011>;
P_0x14f055200 .param/l "MXU_IDLE" 1 7 248, C4<000>;
P_0x14f055240 .param/l "MXU_LOAD_W" 1 7 249, C4<001>;
P_0x14f055280 .param/l "SRAM_ADDR_W" 0 7 29, +C4<00000000000000000000000000010100>;
P_0x14f0552c0 .param/l "SRAM_BANKS" 0 7 26, +C4<00000000000000000000000000000100>;
P_0x14f055300 .param/l "SRAM_DEPTH" 0 7 27, +C4<00000000000000000000000100000000>;
P_0x14f055340 .param/l "SRAM_WIDTH" 0 7 28, +C4<00000000000000000000000100000000>;
P_0x14f055380 .param/l "TPC_ID" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x14f0553c0 .param/l "VPU_DATA_W" 0 7 23, +C4<00000000000000000000000000010000>;
P_0x14f055400 .param/l "VPU_LANES" 0 7 22, +C4<00000000000000000000000000010000>;
L_0x6000004680e0 .functor BUFZ 1, v0x600001df9950_0, C4<0>, C4<0>, C4<0>;
L_0x600000464620 .functor OR 1, L_0x600001e58be0, L_0x600001e58b40, C4<0>, C4<0>;
L_0x600000464690 .functor AND 1, L_0x600000464770, L_0x600000464620, C4<1>, C4<1>;
L_0x600000464540 .functor BUFZ 1, v0x600001dfa9a0_0, C4<0>, C4<0>, C4<0>;
L_0x6000004645b0 .functor BUFZ 1, v0x600001dfa490_0, C4<0>, C4<0>, C4<0>;
L_0x60000047ef40 .functor AND 1, L_0x600001e5cfa0, L_0x600001e5d220, C4<1>, C4<1>;
L_0x60000047eae0 .functor AND 1, L_0x60000047ef40, L_0x600001e5d040, C4<1>, C4<1>;
v0x600001df78d0_0 .net *"_ivl_24", 19 0, L_0x600001e5b480;  1 drivers
L_0x1500d2530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001df7960_0 .net *"_ivl_27", 3 0, L_0x1500d2530;  1 drivers
v0x600001df79f0_0 .net *"_ivl_28", 19 0, L_0x600001e5b2a0;  1 drivers
L_0x1500d2578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001df7a80_0 .net *"_ivl_31", 14 0, L_0x1500d2578;  1 drivers
L_0x1500d25c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001df7b10_0 .net/2u *"_ivl_34", 2 0, L_0x1500d25c0;  1 drivers
v0x600001df7ba0_0 .net *"_ivl_38", 19 0, L_0x600001e5b0c0;  1 drivers
L_0x1500d2608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001df7c30_0 .net *"_ivl_41", 3 0, L_0x1500d2608;  1 drivers
v0x600001df7cc0_0 .net *"_ivl_42", 19 0, L_0x600001e59360;  1 drivers
L_0x1500d2650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001df7d50_0 .net *"_ivl_45", 3 0, L_0x1500d2650;  1 drivers
L_0x1500d2698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001df7de0_0 .net/2u *"_ivl_48", 2 0, L_0x1500d2698;  1 drivers
v0x600001df7e70_0 .net *"_ivl_52", 19 0, L_0x600001e58f00;  1 drivers
L_0x1500d26e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001df7f00_0 .net *"_ivl_55", 3 0, L_0x1500d26e0;  1 drivers
v0x600001df8000_0 .net *"_ivl_56", 19 0, L_0x600001e58d20;  1 drivers
L_0x1500d2728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001df8090_0 .net *"_ivl_59", 3 0, L_0x1500d2728;  1 drivers
L_0x1500d2770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001df8120_0 .net *"_ivl_63", 127 0, L_0x1500d2770;  1 drivers
v0x600001df81b0_0 .net *"_ivl_65", 127 0, L_0x600001e58c80;  1 drivers
L_0x1500d27b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001df8240_0 .net/2u *"_ivl_68", 2 0, L_0x1500d27b8;  1 drivers
v0x600001df82d0_0 .net *"_ivl_70", 0 0, L_0x600001e58be0;  1 drivers
L_0x1500d2800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001df8360_0 .net/2u *"_ivl_72", 2 0, L_0x1500d2800;  1 drivers
v0x600001df83f0_0 .net *"_ivl_74", 0 0, L_0x600001e58b40;  1 drivers
v0x600001df8480_0 .net *"_ivl_77", 0 0, L_0x600000464620;  1 drivers
v0x600001df8510_0 .net *"_ivl_87", 0 0, L_0x60000047ef40;  1 drivers
v0x600001df85a0_0 .net *"_ivl_89", 0 0, L_0x600001e5d040;  1 drivers
v0x600001df8630_0 .var "act_data_d", 31 0;
v0x600001df86c0_0 .var "act_valid_d", 0 0;
v0x600001df8750_0 .var "act_valid_d2", 0 0;
v0x600001df87e0_0 .net "axi_araddr", 39 0, L_0x6000004673a0;  alias, 1 drivers
v0x600001df8870_0 .net "axi_arlen", 7 0, L_0x600000467410;  alias, 1 drivers
v0x600001df8900_0 .net "axi_arready", 0 0, L_0x600001e5cb40;  1 drivers
v0x600001df8990_0 .net "axi_arvalid", 0 0, v0x600001dd47e0_0;  1 drivers
v0x600001df8a20_0 .net "axi_awaddr", 39 0, L_0x6000004650a0;  alias, 1 drivers
v0x600001df8ab0_0 .net "axi_awlen", 7 0, L_0x600000464d20;  alias, 1 drivers
v0x600001df8b40_0 .net "axi_awready", 0 0, L_0x600001e5ce60;  1 drivers
v0x600001df8bd0_0 .net "axi_awvalid", 0 0, v0x600001dd4bd0_0;  1 drivers
v0x600001df8c60_0 .net "axi_bready", 0 0, L_0x1500d2968;  1 drivers
v0x600001df8cf0_0 .net "axi_bresp", 1 0, L_0x600000414e70;  alias, 1 drivers
v0x600001df8d80_0 .net "axi_bvalid", 0 0, L_0x600001e5cd20;  1 drivers
v0x600001df8e10_0 .net "axi_rdata", 255 0, L_0x6000004150a0;  alias, 1 drivers
v0x600001df8ea0_0 .net "axi_rlast", 0 0, L_0x600001e5cbe0;  1 drivers
v0x600001df8f30_0 .net "axi_rready", 0 0, v0x600001dd4fc0_0;  1 drivers
v0x600001df8fc0_0 .net "axi_rvalid", 0 0, L_0x600001e5ca00;  1 drivers
v0x600001df9050_0 .net "axi_wdata", 255 0, L_0x600000464c40;  alias, 1 drivers
v0x600001df90e0_0 .net "axi_wlast", 0 0, v0x600001dd5290_0;  1 drivers
v0x600001df9170_0 .net "axi_wready", 0 0, L_0x600001e5cc80;  1 drivers
v0x600001df9200_0 .net "axi_wvalid", 0 0, v0x600001dd5440_0;  1 drivers
v0x600001df9290_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001df9320_0 .net "dma_lcp_done", 0 0, L_0x600000464230;  1 drivers
v0x600001df93b0_0 .net "dma_lcp_ready", 0 0, L_0x600001e5e260;  1 drivers
v0x600001df9440_0 .net "dma_sram_addr", 19 0, v0x600001dd6370_0;  1 drivers
v0x600001df94d0_0 .net "dma_sram_rdata", 255 0, L_0x60000047f3a0;  1 drivers
v0x600001df9560_0 .net "dma_sram_re", 0 0, L_0x600000464070;  1 drivers
v0x600001df95f0_0 .net "dma_sram_ready", 0 0, L_0x600001e5d180;  1 drivers
v0x600001df9680_0 .net "dma_sram_wdata", 255 0, L_0x600000464150;  1 drivers
v0x600001df9710_0 .net "dma_sram_we", 0 0, L_0x600000464000;  1 drivers
v0x600001df97a0_0 .net "global_sync_in", 0 0, L_0x600000417020;  alias, 1 drivers
v0x600001df9830 .array "instr_mem", 4095 0, 127 0;
v0x600001df98c0_0 .var "instr_rdata_reg", 127 0;
v0x600001df9950_0 .var "instr_valid_reg", 0 0;
v0x600001df99e0_0 .net "lcp_dma_cmd", 127 0, v0x600001dd7e70_0;  1 drivers
v0x600001df9a70_0 .net "lcp_dma_valid", 0 0, L_0x600000468540;  1 drivers
v0x600001df9b00_0 .net "lcp_imem_addr", 19 0, L_0x600000468230;  1 drivers
v0x600001df9b90_0 .net "lcp_imem_data", 127 0, v0x600001df98c0_0;  1 drivers
v0x600001df9c20_0 .net "lcp_imem_re", 0 0, L_0x6000004682a0;  1 drivers
v0x600001df9cb0_0 .net "lcp_imem_valid", 0 0, L_0x6000004680e0;  1 drivers
v0x600001df9d40_0 .net "lcp_mxu_cmd", 127 0, v0x600001dd8bd0_0;  1 drivers
v0x600001df9dd0_0 .net "lcp_mxu_valid", 0 0, L_0x600000468380;  1 drivers
v0x600001df9e60_0 .net "lcp_vpu_cmd", 127 0, v0x600001dd97a0_0;  1 drivers
v0x600001df9ef0_0 .net "lcp_vpu_valid", 0 0, L_0x600000468460;  1 drivers
v0x600001df9f80_0 .net "mxu_a_addr", 19 0, L_0x600001e59400;  1 drivers
v0x600001dfa010_0 .net "mxu_a_rdata", 255 0, L_0x60000047fc60;  1 drivers
v0x600001dfa0a0_0 .net "mxu_a_re", 0 0, L_0x600001e58e60;  1 drivers
v0x600001dfa130_0 .net "mxu_a_ready", 0 0, L_0x600001e5d2c0;  1 drivers
v0x600001dfa1c0_0 .net "mxu_cfg_k", 15 0, L_0x600001e45cc0;  1 drivers
v0x600001dfa250_0 .net "mxu_cfg_m", 15 0, L_0x600001e45b80;  1 drivers
v0x600001dfa2e0_0 .net "mxu_cfg_n", 15 0, L_0x600001e45c20;  1 drivers
v0x600001dfa370_0 .var "mxu_col_cnt", 4 0;
v0x600001dfa400_0 .var "mxu_cycle_cnt", 15 0;
v0x600001dfa490_0 .var "mxu_done_reg", 0 0;
v0x600001dfa520_0 .net "mxu_dst_addr", 15 0, L_0x600001e459a0;  1 drivers
v0x600001dfa5b0_0 .net "mxu_lcp_done", 0 0, L_0x6000004645b0;  1 drivers
v0x600001dfa640_0 .net "mxu_lcp_ready", 0 0, L_0x600000464540;  1 drivers
v0x600001dfa6d0_0 .net "mxu_o_addr", 19 0, L_0x600001e58dc0;  1 drivers
v0x600001dfa760_0 .net "mxu_o_ready", 0 0, L_0x600001e5d360;  1 drivers
v0x600001dfa7f0_0 .net "mxu_o_wdata", 255 0, L_0x600001e58aa0;  1 drivers
v0x600001dfa880_0 .net "mxu_o_we", 0 0, L_0x600000464690;  1 drivers
v0x600001dfa910_0 .var "mxu_out_cnt", 15 0;
v0x600001dfa9a0_0 .var "mxu_ready_reg", 0 0;
v0x600001dfaa30_0 .net "mxu_src0_addr", 15 0, L_0x600001e45a40;  1 drivers
v0x600001dfaac0_0 .net "mxu_src1_addr", 15 0, L_0x600001e45ae0;  1 drivers
v0x600001dfab50_0 .var "mxu_start_array", 0 0;
v0x600001dfabe0_0 .var "mxu_start_array_d", 0 0;
v0x600001dfac70_0 .var "mxu_state", 2 0;
v0x600001dfad00_0 .net "mxu_subop", 7 0, L_0x600001e45900;  1 drivers
v0x600001dfad90_0 .net "mxu_w_addr", 19 0, L_0x600001e5b200;  1 drivers
v0x600001dfae20_0 .net "mxu_w_rdata", 255 0, v0x600001df4ea0_0;  1 drivers
v0x600001dfaeb0_0 .net "mxu_w_re", 0 0, L_0x600001e5b160;  1 drivers
v0x600001dfaf40_0 .net "mxu_w_ready", 0 0, L_0x600001e5d400;  1 drivers
v0x600001dfafd0_0 .net "noc_data_write", 0 0, L_0x60000047eae0;  1 drivers
v0x600001dfb060_0 .net "noc_rx_addr", 19 0, L_0x1500d2b18;  alias, 1 drivers
v0x600001dfb0f0_0 .net "noc_rx_data", 255 0, L_0x1500d2ad0;  alias, 1 drivers
v0x600001dfb180_0 .net "noc_rx_is_instr", 0 0, L_0x600001e5cdc0;  1 drivers
v0x600001dfb210_0 .net "noc_rx_ready", 0 0, L_0x600001e5d220;  1 drivers
v0x600001dfb2a0_0 .net "noc_rx_valid", 0 0, L_0x600001e5cfa0;  1 drivers
L_0x1500d29f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dfb330_0 .net "noc_tx_addr", 19 0, L_0x1500d29f8;  1 drivers
L_0x1500d29b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dfb3c0_0 .net "noc_tx_data", 255 0, L_0x1500d29b0;  1 drivers
L_0x1500d2a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001dfb450_0 .net "noc_tx_ready", 0 0, L_0x1500d2a88;  1 drivers
L_0x1500d2a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001dfb4e0_0 .net "noc_tx_valid", 0 0, L_0x1500d2a40;  1 drivers
v0x600001dfb570_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dfb600_0 .net "sync_grant", 0 0, L_0x600001e5cf00;  1 drivers
v0x600001dfb690_0 .net "sync_request", 0 0, v0x600001dd95f0_0;  1 drivers
v0x600001dfb720_0 .net "systolic_busy", 0 0, L_0x600000464850;  1 drivers
v0x600001dfb7b0_0 .net "systolic_done", 0 0, L_0x600001e59a40;  1 drivers
v0x600001dfb840_0 .net "systolic_result", 127 0, L_0x600001e5a300;  1 drivers
v0x600001dfb8d0_0 .net "systolic_result_valid", 0 0, L_0x600000464770;  1 drivers
v0x600001dfb960_0 .net "tpc_busy", 0 0, L_0x600000468620;  1 drivers
v0x600001dfb9f0_0 .net "tpc_done", 0 0, v0x600001dd8240_0;  1 drivers
v0x600001dfba80_0 .net "tpc_error", 0 0, v0x600001dd8360_0;  1 drivers
v0x600001dfbb10_0 .net "tpc_start", 0 0, L_0x600001e5d0e0;  1 drivers
v0x600001dfbba0_0 .net "tpc_start_pc", 19 0, L_0x600000417170;  alias, 1 drivers
v0x600001dfbc30_0 .net "vpu_lcp_done", 0 0, L_0x600000464380;  1 drivers
v0x600001dfbcc0_0 .net "vpu_lcp_ready", 0 0, L_0x600001e5e800;  1 drivers
v0x600001dfbd50_0 .net "vpu_sram_addr", 19 0, v0x600001df6c70_0;  1 drivers
v0x600001dfbde0_0 .net "vpu_sram_rdata", 255 0, L_0x60000047f800;  1 drivers
v0x600001dfbe70_0 .net "vpu_sram_re", 0 0, L_0x6000004641c0;  1 drivers
v0x600001dfbf00_0 .net "vpu_sram_ready", 0 0, L_0x600001e5d4a0;  1 drivers
v0x600001dfc000_0 .net "vpu_sram_wdata", 255 0, L_0x6000004642a0;  1 drivers
v0x600001dfc090_0 .net "vpu_sram_we", 0 0, L_0x600000464310;  1 drivers
v0x600001dfc120_0 .var "weight_load_col_d", 1 0;
v0x600001dfc1b0_0 .var "weight_load_en_d", 0 0;
L_0x600001e45900 .part v0x600001dd8bd0_0, 112, 8;
L_0x600001e459a0 .part v0x600001dd8bd0_0, 96, 16;
L_0x600001e45a40 .part v0x600001dd8bd0_0, 80, 16;
L_0x600001e45ae0 .part v0x600001dd8bd0_0, 64, 16;
L_0x600001e45b80 .part v0x600001dd8bd0_0, 48, 16;
L_0x600001e45c20 .part v0x600001dd8bd0_0, 32, 16;
L_0x600001e45cc0 .part v0x600001dd8bd0_0, 16, 16;
L_0x600001e59720 .part v0x600001df4ea0_0, 0, 32;
L_0x600001e5b480 .concat [ 16 4 0 0], L_0x600001e45ae0, L_0x1500d2530;
L_0x600001e5b2a0 .concat [ 5 15 0 0], v0x600001dfa370_0, L_0x1500d2578;
L_0x600001e5b200 .arith/sum 20, L_0x600001e5b480, L_0x600001e5b2a0;
L_0x600001e5b160 .cmp/eq 3, v0x600001dfac70_0, L_0x1500d25c0;
L_0x600001e5b0c0 .concat [ 16 4 0 0], L_0x600001e45a40, L_0x1500d2608;
L_0x600001e59360 .concat [ 16 4 0 0], v0x600001dfa400_0, L_0x1500d2650;
L_0x600001e59400 .arith/sum 20, L_0x600001e5b0c0, L_0x600001e59360;
L_0x600001e58e60 .cmp/eq 3, v0x600001dfac70_0, L_0x1500d2698;
L_0x600001e58f00 .concat [ 16 4 0 0], L_0x600001e459a0, L_0x1500d26e0;
L_0x600001e58d20 .concat [ 16 4 0 0], v0x600001dfa910_0, L_0x1500d2728;
L_0x600001e58dc0 .arith/sum 20, L_0x600001e58f00, L_0x600001e58d20;
L_0x600001e58c80 .part L_0x600001e5a300, 0, 128;
L_0x600001e58aa0 .concat [ 128 128 0 0], L_0x600001e58c80, L_0x1500d2770;
L_0x600001e58be0 .cmp/eq 3, v0x600001dfac70_0, L_0x1500d27b8;
L_0x600001e58b40 .cmp/eq 3, v0x600001dfac70_0, L_0x1500d2800;
L_0x600001e5d220 .reduce/nor L_0x600000468620;
L_0x600001e5d040 .reduce/nor L_0x600001e5cdc0;
S_0x14efc49a0 .scope module, "dma_inst" "dma_engine" 7 431, 8 14 0, S_0x14ef9ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14f039000 .param/l "BYTES_PER_WORD" 1 8 101, +C4<00000000000000000000000000100000>;
P_0x14f039040 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000100000000>;
P_0x14f039080 .param/l "DMA_LOAD" 1 8 98, C4<00000001>;
P_0x14f0390c0 .param/l "DMA_STORE" 1 8 99, C4<00000010>;
P_0x14f039100 .param/l "EXT_ADDR_W" 0 8 15, +C4<00000000000000000000000000101000>;
P_0x14f039140 .param/l "INT_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x14f039180 .param/l "MAX_BURST" 0 8 18, +C4<00000000000000000000000000010000>;
P_0x14f0391c0 .param/l "S_DECODE" 1 8 108, C4<0001>;
P_0x14f039200 .param/l "S_DONE" 1 8 123, C4<1100>;
P_0x14f039240 .param/l "S_IDLE" 1 8 107, C4<0000>;
P_0x14f039280 .param/l "S_LOAD_ADDR" 1 8 110, C4<0010>;
P_0x14f0392c0 .param/l "S_LOAD_DATA" 1 8 111, C4<0011>;
P_0x14f039300 .param/l "S_LOAD_WRITE" 1 8 112, C4<0100>;
P_0x14f039340 .param/l "S_NEXT_COL" 1 8 121, C4<1010>;
P_0x14f039380 .param/l "S_NEXT_ROW" 1 8 122, C4<1011>;
P_0x14f0393c0 .param/l "S_STORE_ADDR" 1 8 117, C4<0111>;
P_0x14f039400 .param/l "S_STORE_CAP" 1 8 116, C4<1101>;
P_0x14f039440 .param/l "S_STORE_DATA" 1 8 118, C4<1000>;
P_0x14f039480 .param/l "S_STORE_REQ" 1 8 114, C4<0101>;
P_0x14f0394c0 .param/l "S_STORE_RESP" 1 8 119, C4<1001>;
P_0x14f039500 .param/l "S_STORE_WAIT" 1 8 115, C4<0110>;
L_0x600000464230 .functor BUFZ 1, v0x600001dd5a70_0, C4<0>, C4<0>, C4<0>;
L_0x600000464150 .functor BUFZ 256, v0x600001dd66d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000464000 .functor BUFZ 1, v0x600001dd67f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000464070 .functor BUFZ 1, v0x600001dd6520_0, C4<0>, C4<0>, C4<0>;
L_0x6000004650a0 .functor BUFZ 40, v0x600001dd4900_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000464d20 .functor BUFZ 8, v0x600001dd4a20_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000464c40 .functor BUFZ 256, v0x600001dd5170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000004673a0 .functor BUFZ 40, v0x600001dd4510_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000467410 .functor BUFZ 8, v0x600001dd4630_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1500d2920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001dd43f0_0 .net/2u *"_ivl_14", 3 0, L_0x1500d2920;  1 drivers
v0x600001dd4480_0 .net "axi_araddr", 39 0, L_0x6000004673a0;  alias, 1 drivers
v0x600001dd4510_0 .var "axi_araddr_reg", 39 0;
v0x600001dd45a0_0 .net "axi_arlen", 7 0, L_0x600000467410;  alias, 1 drivers
v0x600001dd4630_0 .var "axi_arlen_reg", 7 0;
v0x600001dd46c0_0 .net "axi_arready", 0 0, L_0x600001e5cb40;  alias, 1 drivers
v0x600001dd4750_0 .net "axi_arvalid", 0 0, v0x600001dd47e0_0;  alias, 1 drivers
v0x600001dd47e0_0 .var "axi_arvalid_reg", 0 0;
v0x600001dd4870_0 .net "axi_awaddr", 39 0, L_0x6000004650a0;  alias, 1 drivers
v0x600001dd4900_0 .var "axi_awaddr_reg", 39 0;
v0x600001dd4990_0 .net "axi_awlen", 7 0, L_0x600000464d20;  alias, 1 drivers
v0x600001dd4a20_0 .var "axi_awlen_reg", 7 0;
v0x600001dd4ab0_0 .net "axi_awready", 0 0, L_0x600001e5ce60;  alias, 1 drivers
v0x600001dd4b40_0 .net "axi_awvalid", 0 0, v0x600001dd4bd0_0;  alias, 1 drivers
v0x600001dd4bd0_0 .var "axi_awvalid_reg", 0 0;
v0x600001dd4c60_0 .net "axi_bready", 0 0, L_0x1500d2968;  alias, 1 drivers
v0x600001dd4cf0_0 .net "axi_bresp", 1 0, L_0x600000414e70;  alias, 1 drivers
v0x600001dd4d80_0 .net "axi_bvalid", 0 0, L_0x600001e5cd20;  alias, 1 drivers
v0x600001dd4e10_0 .net "axi_rdata", 255 0, L_0x6000004150a0;  alias, 1 drivers
v0x600001dd4ea0_0 .net "axi_rlast", 0 0, L_0x600001e5cbe0;  alias, 1 drivers
v0x600001dd4f30_0 .net "axi_rready", 0 0, v0x600001dd4fc0_0;  alias, 1 drivers
v0x600001dd4fc0_0 .var "axi_rready_reg", 0 0;
v0x600001dd5050_0 .net "axi_rvalid", 0 0, L_0x600001e5ca00;  alias, 1 drivers
v0x600001dd50e0_0 .net "axi_wdata", 255 0, L_0x600000464c40;  alias, 1 drivers
v0x600001dd5170_0 .var "axi_wdata_reg", 255 0;
v0x600001dd5200_0 .net "axi_wlast", 0 0, v0x600001dd5290_0;  alias, 1 drivers
v0x600001dd5290_0 .var "axi_wlast_reg", 0 0;
v0x600001dd5320_0 .net "axi_wready", 0 0, L_0x600001e5cc80;  alias, 1 drivers
v0x600001dd53b0_0 .net "axi_wvalid", 0 0, v0x600001dd5440_0;  alias, 1 drivers
v0x600001dd5440_0 .var "axi_wvalid_reg", 0 0;
v0x600001dd54d0_0 .net "cfg_cols", 11 0, L_0x600001e5e580;  1 drivers
v0x600001dd5560_0 .net "cfg_rows", 11 0, L_0x600001e5e4e0;  1 drivers
v0x600001dd55f0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dd5680_0 .net "cmd", 127 0, v0x600001dd7e70_0;  alias, 1 drivers
v0x600001dd5710_0 .net "cmd_done", 0 0, L_0x600000464230;  alias, 1 drivers
v0x600001dd57a0_0 .net "cmd_ready", 0 0, L_0x600001e5e260;  alias, 1 drivers
v0x600001dd5830_0 .net "cmd_valid", 0 0, L_0x600000468540;  alias, 1 drivers
v0x600001dd58c0_0 .var "col_count", 11 0;
v0x600001dd5950_0 .var "cols_cfg", 11 0;
v0x600001dd59e0_0 .var "data_buf", 255 0;
v0x600001dd5a70_0 .var "done_reg", 0 0;
v0x600001dd5b00_0 .net "ext_addr", 39 0, L_0x600001e5e8a0;  1 drivers
v0x600001dd5b90_0 .var "ext_base", 39 0;
v0x600001dd5c20_0 .var "ext_ptr", 39 0;
v0x600001dd5cb0_0 .net "ext_stride", 11 0, L_0x600001e5e3a0;  1 drivers
v0x600001dd5d40_0 .var "ext_stride_cfg", 11 0;
v0x600001dd5dd0_0 .net "int_addr", 19 0, L_0x600001e5e9e0;  1 drivers
v0x600001dd5e60_0 .var "int_base", 19 0;
v0x600001dd5ef0_0 .var "int_ptr", 19 0;
v0x600001dd5f80_0 .net "int_stride", 11 0, L_0x600001e5e440;  1 drivers
v0x600001dd6010_0 .var "int_stride_cfg", 11 0;
v0x600001dd60a0_0 .var "op_type", 7 0;
v0x600001dd6130_0 .var "row_count", 11 0;
v0x600001dd61c0_0 .var "rows_cfg", 11 0;
v0x600001dd6250_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dd62e0_0 .net "sram_addr", 19 0, v0x600001dd6370_0;  alias, 1 drivers
v0x600001dd6370_0 .var "sram_addr_reg", 19 0;
v0x600001dd6400_0 .net "sram_rdata", 255 0, L_0x60000047f3a0;  alias, 1 drivers
v0x600001dd6490_0 .net "sram_re", 0 0, L_0x600000464070;  alias, 1 drivers
v0x600001dd6520_0 .var "sram_re_reg", 0 0;
v0x600001dd65b0_0 .net "sram_ready", 0 0, L_0x600001e5d180;  alias, 1 drivers
v0x600001dd6640_0 .net "sram_wdata", 255 0, L_0x600000464150;  alias, 1 drivers
v0x600001dd66d0_0 .var "sram_wdata_reg", 255 0;
v0x600001dd6760_0 .net "sram_we", 0 0, L_0x600000464000;  alias, 1 drivers
v0x600001dd67f0_0 .var "sram_we_reg", 0 0;
v0x600001dd6880_0 .var "state", 3 0;
v0x600001dd6910_0 .net "subop", 7 0, L_0x600001e5eb20;  1 drivers
L_0x600001e5eb20 .part v0x600001dd7e70_0, 112, 8;
L_0x600001e5e8a0 .part v0x600001dd7e70_0, 72, 40;
L_0x600001e5e9e0 .part v0x600001dd7e70_0, 52, 20;
L_0x600001e5e4e0 .part v0x600001dd7e70_0, 40, 12;
L_0x600001e5e580 .part v0x600001dd7e70_0, 28, 12;
L_0x600001e5e3a0 .part v0x600001dd7e70_0, 16, 12;
L_0x600001e5e440 .part v0x600001dd7e70_0, 4, 12;
L_0x600001e5e260 .cmp/eq 4, v0x600001dd6880_0, L_0x1500d2920;
S_0x14ef9a700 .scope module, "lcp_inst" "local_cmd_processor" 7 193, 9 12 0, S_0x14ef9ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14f039600 .param/l "INSTR_DEPTH" 0 9 14, +C4<00000000000000000001000000000000>;
P_0x14f039640 .param/l "INSTR_WIDTH" 0 9 13, +C4<00000000000000000000000010000000>;
P_0x14f039680 .param/l "MAX_LOOP_NEST" 0 9 15, +C4<00000000000000000000000000000100>;
P_0x14f0396c0 .param/l "OP_BARRIER" 1 9 87, C4<00000111>;
P_0x14f039700 .param/l "OP_DMA" 1 9 83, C4<00000011>;
P_0x14f039740 .param/l "OP_ENDLOOP" 1 9 86, C4<00000110>;
P_0x14f039780 .param/l "OP_HALT" 1 9 88, C4<11111111>;
P_0x14f0397c0 .param/l "OP_LOOP" 1 9 85, C4<00000101>;
P_0x14f039800 .param/l "OP_NOP" 1 9 80, C4<00000000>;
P_0x14f039840 .param/l "OP_SYNC" 1 9 84, C4<00000100>;
P_0x14f039880 .param/l "OP_TENSOR" 1 9 81, C4<00000001>;
P_0x14f0398c0 .param/l "OP_VECTOR" 1 9 82, C4<00000010>;
P_0x14f039900 .param/l "SRAM_ADDR_W" 0 9 16, +C4<00000000000000000000000000010100>;
P_0x14f039940 .param/l "SYNC_ALL" 1 9 94, C4<11111111>;
P_0x14f039980 .param/l "SYNC_DMA" 1 9 93, C4<00000011>;
P_0x14f0399c0 .param/l "SYNC_MXU" 1 9 91, C4<00000001>;
P_0x14f039a00 .param/l "SYNC_VPU" 1 9 92, C4<00000010>;
P_0x14f039a40 .param/l "S_BARRIER" 1 9 107, C4<0111>;
P_0x14f039a80 .param/l "S_CHECK_DEP" 1 9 104, C4<0100>;
P_0x14f039ac0 .param/l "S_DECODE" 1 9 103, C4<0011>;
P_0x14f039b00 .param/l "S_ERROR" 1 9 109, C4<1001>;
P_0x14f039b40 .param/l "S_FETCH" 1 9 101, C4<0001>;
P_0x14f039b80 .param/l "S_FETCH_WAIT" 1 9 102, C4<0010>;
P_0x14f039bc0 .param/l "S_HALTED" 1 9 108, C4<1000>;
P_0x14f039c00 .param/l "S_IDLE" 1 9 100, C4<0000>;
P_0x14f039c40 .param/l "S_ISSUE" 1 9 105, C4<0101>;
P_0x14f039c80 .param/l "S_WAIT_SYNC" 1 9 106, C4<0110>;
L_0x600000468150 .functor AND 1, L_0x600001e448c0, L_0x600001e44a00, C4<1>, C4<1>;
L_0x6000004681c0 .functor AND 1, L_0x600000468150, L_0x600001e44b40, C4<1>, C4<1>;
L_0x600000468230 .functor BUFZ 20, v0x600001dd8510_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000004682a0 .functor BUFZ 1, v0x600001dd86c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000468380 .functor BUFZ 1, v0x600001dd8e10_0, C4<0>, C4<0>, C4<0>;
L_0x600000468460 .functor BUFZ 1, v0x600001dd99e0_0, C4<0>, C4<0>, C4<0>;
L_0x600000468540 .functor BUFZ 1, v0x600001dd8120_0, C4<0>, C4<0>, C4<0>;
L_0x6000004685b0 .functor AND 1, L_0x600001e45680, L_0x600001e45720, C4<1>, C4<1>;
L_0x600000468620 .functor AND 1, L_0x6000004685b0, L_0x600001e457c0, C4<1>, C4<1>;
L_0x1500d0010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dd6a30_0 .net *"_ivl_11", 23 0, L_0x1500d0010;  1 drivers
L_0x1500d0058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dd6ac0_0 .net/2u *"_ivl_12", 31 0, L_0x1500d0058;  1 drivers
v0x600001dd6b50_0 .net *"_ivl_14", 0 0, L_0x600001e448c0;  1 drivers
v0x600001dd6be0_0 .net *"_ivl_16", 31 0, L_0x600001e44960;  1 drivers
L_0x1500d00a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dd6c70_0 .net *"_ivl_19", 23 0, L_0x1500d00a0;  1 drivers
L_0x1500d00e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dd6d00_0 .net/2u *"_ivl_20", 31 0, L_0x1500d00e8;  1 drivers
v0x600001dd6d90_0 .net *"_ivl_22", 0 0, L_0x600001e44a00;  1 drivers
v0x600001dd6e20_0 .net *"_ivl_25", 0 0, L_0x600000468150;  1 drivers
v0x600001dd6eb0_0 .net *"_ivl_26", 31 0, L_0x600001e44aa0;  1 drivers
L_0x1500d0130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dd6f40_0 .net *"_ivl_29", 23 0, L_0x1500d0130;  1 drivers
L_0x1500d0178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dd6fd0_0 .net/2u *"_ivl_30", 31 0, L_0x1500d0178;  1 drivers
v0x600001dd7060_0 .net *"_ivl_32", 0 0, L_0x600001e44b40;  1 drivers
v0x600001dd70f0_0 .net *"_ivl_36", 31 0, L_0x600001e44fa0;  1 drivers
L_0x1500d01c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dd7180_0 .net *"_ivl_39", 23 0, L_0x1500d01c0;  1 drivers
L_0x1500d0208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dd7210_0 .net/2u *"_ivl_40", 31 0, L_0x1500d0208;  1 drivers
v0x600001dd72a0_0 .net *"_ivl_44", 31 0, L_0x600001e45400;  1 drivers
L_0x1500d0250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dd7330_0 .net *"_ivl_47", 23 0, L_0x1500d0250;  1 drivers
L_0x1500d0298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dd73c0_0 .net/2u *"_ivl_48", 31 0, L_0x1500d0298;  1 drivers
v0x600001dd7450_0 .net *"_ivl_52", 31 0, L_0x600001e45540;  1 drivers
L_0x1500d02e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dd74e0_0 .net *"_ivl_55", 23 0, L_0x1500d02e0;  1 drivers
L_0x1500d0328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dd7570_0 .net/2u *"_ivl_56", 31 0, L_0x1500d0328;  1 drivers
L_0x1500d0370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001dd7600_0 .net/2u *"_ivl_76", 3 0, L_0x1500d0370;  1 drivers
v0x600001dd7690_0 .net *"_ivl_78", 0 0, L_0x600001e45680;  1 drivers
v0x600001dd7720_0 .net *"_ivl_8", 31 0, L_0x600001e44820;  1 drivers
L_0x1500d03b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001dd77b0_0 .net/2u *"_ivl_80", 3 0, L_0x1500d03b8;  1 drivers
v0x600001dd7840_0 .net *"_ivl_82", 0 0, L_0x600001e45720;  1 drivers
v0x600001dd78d0_0 .net *"_ivl_85", 0 0, L_0x6000004685b0;  1 drivers
L_0x1500d0400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001dd7960_0 .net/2u *"_ivl_86", 3 0, L_0x1500d0400;  1 drivers
v0x600001dd79f0_0 .net *"_ivl_88", 0 0, L_0x600001e457c0;  1 drivers
v0x600001dd7a80_0 .net "all_done", 0 0, L_0x6000004681c0;  1 drivers
v0x600001dd7b10_0 .net "busy", 0 0, L_0x600000468620;  alias, 1 drivers
v0x600001dd7ba0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dd7c30_0 .var "decoded_opcode", 7 0;
v0x600001dd7cc0_0 .var "decoded_subop", 7 0;
v0x600001dd7d50_0 .net "dma_clear", 0 0, L_0x600001e455e0;  1 drivers
v0x600001dd7de0_0 .net "dma_cmd", 127 0, v0x600001dd7e70_0;  alias, 1 drivers
v0x600001dd7e70_0 .var "dma_cmd_reg", 127 0;
v0x600001dd7f00_0 .net "dma_done", 0 0, L_0x600000464230;  alias, 1 drivers
v0x600001dd8000_0 .net "dma_ready", 0 0, L_0x600001e5e260;  alias, 1 drivers
v0x600001dd8090_0 .net "dma_valid", 0 0, L_0x600000468540;  alias, 1 drivers
v0x600001dd8120_0 .var "dma_valid_reg", 0 0;
v0x600001dd81b0_0 .net "done", 0 0, v0x600001dd8240_0;  alias, 1 drivers
v0x600001dd8240_0 .var "done_reg", 0 0;
v0x600001dd82d0_0 .net "error", 0 0, v0x600001dd8360_0;  alias, 1 drivers
v0x600001dd8360_0 .var "error_reg", 0 0;
v0x600001dd83f0_0 .net "global_sync_in", 0 0, L_0x600000417020;  alias, 1 drivers
v0x600001dd8480_0 .net "imem_addr", 19 0, L_0x600000468230;  alias, 1 drivers
v0x600001dd8510_0 .var "imem_addr_reg", 19 0;
v0x600001dd85a0_0 .net "imem_data", 127 0, v0x600001df98c0_0;  alias, 1 drivers
v0x600001dd8630_0 .net "imem_re", 0 0, L_0x6000004682a0;  alias, 1 drivers
v0x600001dd86c0_0 .var "imem_re_reg", 0 0;
v0x600001dd8750_0 .net "imem_valid", 0 0, L_0x6000004680e0;  alias, 1 drivers
v0x600001dd87e0_0 .var "instr_reg", 127 0;
v0x600001dd8870_0 .net "loop_count", 15 0, L_0x600001e440a0;  1 drivers
v0x600001dd8900 .array "loop_counter", 3 0, 15 0;
v0x600001dd8990_0 .var "loop_sp", 1 0;
v0x600001dd8a20 .array "loop_start_addr", 3 0, 19 0;
v0x600001dd8ab0_0 .net "mxu_clear", 0 0, L_0x600001e450e0;  1 drivers
v0x600001dd8b40_0 .net "mxu_cmd", 127 0, v0x600001dd8bd0_0;  alias, 1 drivers
v0x600001dd8bd0_0 .var "mxu_cmd_reg", 127 0;
v0x600001dd8c60_0 .net "mxu_done", 0 0, L_0x6000004645b0;  alias, 1 drivers
v0x600001dd8cf0_0 .net "mxu_ready", 0 0, L_0x600000464540;  alias, 1 drivers
v0x600001dd8d80_0 .net "mxu_valid", 0 0, L_0x600000468380;  alias, 1 drivers
v0x600001dd8e10_0 .var "mxu_valid_reg", 0 0;
v0x600001dd8ea0_0 .net "opcode", 7 0, L_0x600001e44780;  1 drivers
v0x600001dd8f30_0 .var "pc", 19 0;
v0x600001dd8fc0_0 .var "pending_dma", 7 0;
v0x600001dd9050_0 .var "pending_mxu", 7 0;
v0x600001dd90e0_0 .var "pending_vpu", 7 0;
v0x600001dd9170_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dd9200_0 .net "start", 0 0, L_0x600001e5d0e0;  alias, 1 drivers
v0x600001dd9290_0 .net "start_pc", 19 0, L_0x600000417170;  alias, 1 drivers
v0x600001dd9320_0 .var "state", 3 0;
v0x600001dd93b0_0 .net "subop", 7 0, L_0x600001e44280;  1 drivers
v0x600001dd9440_0 .net "sync_grant", 0 0, L_0x600001e5cf00;  alias, 1 drivers
v0x600001dd94d0_0 .net "sync_mask", 7 0, L_0x600001e44000;  1 drivers
v0x600001dd9560_0 .net "sync_request", 0 0, v0x600001dd95f0_0;  alias, 1 drivers
v0x600001dd95f0_0 .var "sync_request_reg", 0 0;
v0x600001dd9680_0 .net "vpu_clear", 0 0, L_0x600001e454a0;  1 drivers
v0x600001dd9710_0 .net "vpu_cmd", 127 0, v0x600001dd97a0_0;  alias, 1 drivers
v0x600001dd97a0_0 .var "vpu_cmd_reg", 127 0;
v0x600001dd9830_0 .net "vpu_done", 0 0, L_0x600000464380;  alias, 1 drivers
v0x600001dd98c0_0 .net "vpu_ready", 0 0, L_0x600001e5e800;  alias, 1 drivers
v0x600001dd9950_0 .net "vpu_valid", 0 0, L_0x600000468460;  alias, 1 drivers
v0x600001dd99e0_0 .var "vpu_valid_reg", 0 0;
L_0x600001e44780 .part v0x600001df98c0_0, 120, 8;
L_0x600001e44280 .part v0x600001df98c0_0, 112, 8;
L_0x600001e440a0 .part v0x600001df98c0_0, 32, 16;
L_0x600001e44000 .part v0x600001df98c0_0, 104, 8;
L_0x600001e44820 .concat [ 8 24 0 0], v0x600001dd9050_0, L_0x1500d0010;
L_0x600001e448c0 .cmp/eq 32, L_0x600001e44820, L_0x1500d0058;
L_0x600001e44960 .concat [ 8 24 0 0], v0x600001dd90e0_0, L_0x1500d00a0;
L_0x600001e44a00 .cmp/eq 32, L_0x600001e44960, L_0x1500d00e8;
L_0x600001e44aa0 .concat [ 8 24 0 0], v0x600001dd8fc0_0, L_0x1500d0130;
L_0x600001e44b40 .cmp/eq 32, L_0x600001e44aa0, L_0x1500d0178;
L_0x600001e44fa0 .concat [ 8 24 0 0], v0x600001dd9050_0, L_0x1500d01c0;
L_0x600001e450e0 .cmp/eq 32, L_0x600001e44fa0, L_0x1500d0208;
L_0x600001e45400 .concat [ 8 24 0 0], v0x600001dd90e0_0, L_0x1500d0250;
L_0x600001e454a0 .cmp/eq 32, L_0x600001e45400, L_0x1500d0298;
L_0x600001e45540 .concat [ 8 24 0 0], v0x600001dd8fc0_0, L_0x1500d02e0;
L_0x600001e455e0 .cmp/eq 32, L_0x600001e45540, L_0x1500d0328;
L_0x600001e45680 .cmp/ne 4, v0x600001dd9320_0, L_0x1500d0370;
L_0x600001e45720 .cmp/ne 4, v0x600001dd9320_0, L_0x1500d03b8;
L_0x600001e457c0 .cmp/ne 4, v0x600001dd9320_0, L_0x1500d0400;
S_0x14ef9a2c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 212, 9 212 0, S_0x14ef9a700;
 .timescale 0 0;
v0x600001dd69a0_0 .var/i "i", 31 0;
S_0x14efc0150 .scope module, "mxu_array" "systolic_array" 7 296, 10 13 0, S_0x14ef9ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14efbdb00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x14efbdb40 .param/l "ARRAY_SIZE" 0 10 14, +C4<00000000000000000000000000000100>;
P_0x14efbdb80 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
P_0x14efbdbc0 .param/l "S_COMPUTE" 1 10 51, C4<010>;
P_0x14efbdc00 .param/l "S_DONE" 1 10 53, C4<100>;
P_0x14efbdc40 .param/l "S_DRAIN" 1 10 52, C4<011>;
P_0x14efbdc80 .param/l "S_IDLE" 1 10 49, C4<000>;
P_0x14efbdcc0 .param/l "S_LOAD" 1 10 50, C4<001>;
L_0x6000004653b0 .functor OR 1, L_0x600001e59e00, L_0x600001e59ea0, C4<0>, C4<0>;
L_0x600000464af0 .functor AND 1, L_0x600001e59cc0, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x6000004648c0 .functor AND 1, L_0x600000464af0, L_0x600001e59d60, C4<1>, C4<1>;
L_0x600000464930 .functor OR 1, L_0x6000004653b0, L_0x6000004648c0, C4<0>, C4<0>;
L_0x6000004647e0 .functor BUFZ 1, L_0x600000464930, C4<0>, C4<0>, C4<0>;
L_0x600000464850 .functor AND 1, L_0x600001e59b80, L_0x600001e59c20, C4<1>, C4<1>;
L_0x600000464700 .functor AND 1, L_0x600001e59900, L_0x600001e599a0, C4<1>, C4<1>;
L_0x600000464770 .functor AND 1, L_0x600000464700, L_0x600001e59680, C4<1>, C4<1>;
v0x600001df02d0_0 .net *"_ivl_101", 0 0, L_0x600001e59680;  1 drivers
L_0x1500d2188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001df0360_0 .net/2u *"_ivl_37", 2 0, L_0x1500d2188;  1 drivers
v0x600001df03f0_0 .net *"_ivl_39", 0 0, L_0x600001e59e00;  1 drivers
L_0x1500d21d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001df0480_0 .net/2u *"_ivl_41", 2 0, L_0x1500d21d0;  1 drivers
v0x600001df0510_0 .net *"_ivl_43", 0 0, L_0x600001e59ea0;  1 drivers
v0x600001df05a0_0 .net *"_ivl_46", 0 0, L_0x6000004653b0;  1 drivers
L_0x1500d2218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001df0630_0 .net/2u *"_ivl_47", 2 0, L_0x1500d2218;  1 drivers
v0x600001df06c0_0 .net *"_ivl_49", 0 0, L_0x600001e59cc0;  1 drivers
v0x600001df0750_0 .net *"_ivl_52", 0 0, L_0x600000464af0;  1 drivers
v0x600001df07e0_0 .net *"_ivl_54", 0 0, L_0x600001e59d60;  1 drivers
v0x600001df0870_0 .net *"_ivl_56", 0 0, L_0x6000004648c0;  1 drivers
L_0x1500d2260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001df0900_0 .net/2u *"_ivl_61", 2 0, L_0x1500d2260;  1 drivers
v0x600001df0990_0 .net *"_ivl_63", 0 0, L_0x600001e59b80;  1 drivers
L_0x1500d22a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001df0a20_0 .net/2u *"_ivl_65", 2 0, L_0x1500d22a8;  1 drivers
v0x600001df0ab0_0 .net *"_ivl_67", 0 0, L_0x600001e59c20;  1 drivers
L_0x1500d22f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001df0b40_0 .net/2u *"_ivl_71", 2 0, L_0x1500d22f0;  1 drivers
L_0x1500d2338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001df0bd0_0 .net/2u *"_ivl_75", 2 0, L_0x1500d2338;  1 drivers
L_0x1500d23c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001df0c60_0 .net/2u *"_ivl_81", 2 0, L_0x1500d23c8;  1 drivers
v0x600001df0cf0_0 .net *"_ivl_83", 0 0, L_0x600001e59900;  1 drivers
v0x600001df0d80_0 .net *"_ivl_85", 0 0, L_0x600001e599a0;  1 drivers
v0x600001df0e10_0 .net *"_ivl_88", 0 0, L_0x600000464700;  1 drivers
v0x600001df0ea0_0 .net *"_ivl_89", 31 0, L_0x600001e597c0;  1 drivers
L_0x1500d2410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001df0f30_0 .net *"_ivl_92", 15 0, L_0x1500d2410;  1 drivers
L_0x1500dbf50 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001df0fc0_0 .net *"_ivl_93", 31 0, L_0x1500dbf50;  1 drivers
L_0x1500d2458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001df1050_0 .net/2u *"_ivl_97", 31 0, L_0x1500d2458;  1 drivers
v0x600001df10e0_0 .net *"_ivl_99", 31 0, L_0x600001e59860;  1 drivers
v0x600001df1170_0 .net "act_data", 31 0, v0x600001df8630_0;  1 drivers
v0x600001df1200 .array "act_h", 19 0;
v0x600001df1200_0 .net v0x600001df1200 0, 7 0, L_0x6000004689a0; 1 drivers
v0x600001df1200_1 .net v0x600001df1200 1, 7 0, v0x600001ddab50_0; 1 drivers
v0x600001df1200_2 .net v0x600001df1200 2, 7 0, v0x600001ddc120_0; 1 drivers
v0x600001df1200_3 .net v0x600001df1200 3, 7 0, v0x600001ddd680_0; 1 drivers
v0x600001df1200_4 .net v0x600001df1200 4, 7 0, v0x600001ddebe0_0; 1 drivers
v0x600001df1200_5 .net v0x600001df1200 5, 7 0, L_0x600000468a10; 1 drivers
v0x600001df1200_6 .net v0x600001df1200 6, 7 0, v0x600001dc01b0_0; 1 drivers
v0x600001df1200_7 .net v0x600001df1200 7, 7 0, v0x600001dc1710_0; 1 drivers
v0x600001df1200_8 .net v0x600001df1200 8, 7 0, v0x600001dc2c70_0; 1 drivers
v0x600001df1200_9 .net v0x600001df1200 9, 7 0, v0x600001dc4240_0; 1 drivers
v0x600001df1200_10 .net v0x600001df1200 10, 7 0, L_0x600000468a80; 1 drivers
v0x600001df1200_11 .net v0x600001df1200 11, 7 0, v0x600001dc57a0_0; 1 drivers
v0x600001df1200_12 .net v0x600001df1200 12, 7 0, v0x600001dc6d00_0; 1 drivers
v0x600001df1200_13 .net v0x600001df1200 13, 7 0, v0x600001dc82d0_0; 1 drivers
v0x600001df1200_14 .net v0x600001df1200 14, 7 0, v0x600001dc9830_0; 1 drivers
v0x600001df1200_15 .net v0x600001df1200 15, 7 0, L_0x600000468af0; 1 drivers
v0x600001df1200_16 .net v0x600001df1200 16, 7 0, v0x600001dcad90_0; 1 drivers
v0x600001df1200_17 .net v0x600001df1200 17, 7 0, v0x600001dcc360_0; 1 drivers
v0x600001df1200_18 .net v0x600001df1200 18, 7 0, v0x600001dcd8c0_0; 1 drivers
v0x600001df1200_19 .net v0x600001df1200 19, 7 0, v0x600001dcee20_0; 1 drivers
v0x600001df1290_0 .net "act_ready", 0 0, L_0x600001e59ae0;  1 drivers
v0x600001df1320_0 .net "act_valid", 0 0, v0x600001df8750_0;  1 drivers
v0x600001df13b0_0 .net "busy", 0 0, L_0x600000464850;  alias, 1 drivers
v0x600001df1440_0 .net "cfg_k_tiles", 15 0, L_0x600001e45cc0;  alias, 1 drivers
L_0x1500d24a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001df14d0_0 .net "clear_acc", 0 0, L_0x1500d24a0;  1 drivers
v0x600001df1560_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001df15f0_0 .var "cycle_count", 15 0;
v0x600001df1680_0 .var "cycle_count_next", 15 0;
v0x600001dd9a70_5 .array/port v0x600001dd9a70, 5;
v0x600001df1710 .array "deskew_output", 3 0;
v0x600001df1710_0 .net v0x600001df1710 0, 31 0, v0x600001dd9a70_5; 1 drivers
v0x600001dd9b90_3 .array/port v0x600001dd9b90, 3;
v0x600001df1710_1 .net v0x600001df1710 1, 31 0, v0x600001dd9b90_3; 1 drivers
v0x600001dd9cb0_1 .array/port v0x600001dd9cb0, 1;
v0x600001df1710_2 .net v0x600001df1710 2, 31 0, v0x600001dd9cb0_1; 1 drivers
v0x600001df1710_3 .net v0x600001df1710 3, 31 0, L_0x60000046bf70; 1 drivers
v0x600001df17a0_0 .net "done", 0 0, L_0x600001e59a40;  alias, 1 drivers
L_0x1500d2380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001df1830_0 .net "drain_delay", 15 0, L_0x1500d2380;  1 drivers
v0x600001df18c0_0 .net "pe_enable", 0 0, L_0x600000464930;  1 drivers
v0x600001df1950 .array "psum_bottom", 3 0;
v0x600001df1950_0 .net v0x600001df1950 0, 31 0, L_0x60000046bc60; 1 drivers
v0x600001df1950_1 .net v0x600001df1950 1, 31 0, L_0x60000046bd40; 1 drivers
v0x600001df1950_2 .net v0x600001df1950 2, 31 0, L_0x60000046be20; 1 drivers
v0x600001df1950_3 .net v0x600001df1950 3, 31 0, L_0x60000046bf00; 1 drivers
L_0x1500d0568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001df19e0 .array "psum_v", 19 0;
v0x600001df19e0_0 .net v0x600001df19e0 0, 31 0, L_0x1500d0568; 1 drivers
L_0x1500d05b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001df19e0_1 .net v0x600001df19e0 1, 31 0, L_0x1500d05b0; 1 drivers
L_0x1500d05f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001df19e0_2 .net v0x600001df19e0 2, 31 0, L_0x1500d05f8; 1 drivers
L_0x1500d0640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001df19e0_3 .net v0x600001df19e0 3, 31 0, L_0x1500d0640; 1 drivers
v0x600001df19e0_4 .net v0x600001df19e0 4, 31 0, v0x600001ddb060_0; 1 drivers
v0x600001df19e0_5 .net v0x600001df19e0 5, 31 0, v0x600001ddc630_0; 1 drivers
v0x600001df19e0_6 .net v0x600001df19e0 6, 31 0, v0x600001dddb90_0; 1 drivers
v0x600001df19e0_7 .net v0x600001df19e0 7, 31 0, v0x600001ddf0f0_0; 1 drivers
v0x600001df19e0_8 .net v0x600001df19e0 8, 31 0, v0x600001dc06c0_0; 1 drivers
v0x600001df19e0_9 .net v0x600001df19e0 9, 31 0, v0x600001dc1c20_0; 1 drivers
v0x600001df19e0_10 .net v0x600001df19e0 10, 31 0, v0x600001dc3180_0; 1 drivers
v0x600001df19e0_11 .net v0x600001df19e0 11, 31 0, v0x600001dc4750_0; 1 drivers
v0x600001df19e0_12 .net v0x600001df19e0 12, 31 0, v0x600001dc5cb0_0; 1 drivers
v0x600001df19e0_13 .net v0x600001df19e0 13, 31 0, v0x600001dc7210_0; 1 drivers
v0x600001df19e0_14 .net v0x600001df19e0 14, 31 0, v0x600001dc87e0_0; 1 drivers
v0x600001df19e0_15 .net v0x600001df19e0 15, 31 0, v0x600001dc9d40_0; 1 drivers
v0x600001df19e0_16 .net v0x600001df19e0 16, 31 0, v0x600001dcb2a0_0; 1 drivers
v0x600001df19e0_17 .net v0x600001df19e0 17, 31 0, v0x600001dcc870_0; 1 drivers
v0x600001df19e0_18 .net v0x600001df19e0 18, 31 0, v0x600001dcddd0_0; 1 drivers
v0x600001df19e0_19 .net v0x600001df19e0 19, 31 0, v0x600001dcf330_0; 1 drivers
v0x600001df1a70_0 .net "result_data", 127 0, L_0x600001e5a300;  alias, 1 drivers
L_0x1500d24e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001df1b00_0 .net "result_ready", 0 0, L_0x1500d24e8;  1 drivers
v0x600001df1b90_0 .net "result_valid", 0 0, L_0x600000464770;  alias, 1 drivers
v0x600001df1c20_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001df1cb0_0 .net "skew_enable", 0 0, L_0x6000004647e0;  1 drivers
v0x600001df1d40 .array "skew_input", 3 0;
v0x600001df1d40_0 .net v0x600001df1d40 0, 7 0, L_0x600001e45e00; 1 drivers
v0x600001df1d40_1 .net v0x600001df1d40 1, 7 0, L_0x600001e45f40; 1 drivers
v0x600001df1d40_2 .net v0x600001df1d40 2, 7 0, L_0x600001e46080; 1 drivers
v0x600001df1d40_3 .net v0x600001df1d40 3, 7 0, L_0x600001e461c0; 1 drivers
v0x600001df1dd0 .array "skew_output", 3 0;
v0x600001df1dd0_0 .net v0x600001df1dd0 0, 7 0, v0x600001dd9dd0_0; 1 drivers
v0x600001df1dd0_1 .net v0x600001df1dd0 1, 7 0, v0x600001dda0a0_0; 1 drivers
v0x600001df1dd0_2 .net v0x600001df1dd0 2, 7 0, v0x600001dda370_0; 1 drivers
v0x600001df1dd0_3 .net v0x600001df1dd0 3, 7 0, v0x600001dda640_0; 1 drivers
v0x600001df1e60_0 .net "start", 0 0, v0x600001dfabe0_0;  1 drivers
v0x600001df1ef0_0 .var "state", 2 0;
v0x600001df1f80_0 .var "state_next", 2 0;
v0x600001df2010_0 .net "weight_load_col", 1 0, v0x600001dfc120_0;  1 drivers
v0x600001df20a0_0 .net "weight_load_data", 31 0, L_0x600001e59720;  1 drivers
v0x600001df2130_0 .net "weight_load_en", 0 0, v0x600001dfc1b0_0;  1 drivers
E_0x60000350c840/0 .event anyedge, v0x600001df1ef0_0, v0x600001df15f0_0, v0x600001df1e60_0, v0x600001df2130_0;
E_0x60000350c840/1 .event anyedge, v0x600001df1440_0, v0x600001df1830_0;
E_0x60000350c840 .event/or E_0x60000350c840/0, E_0x60000350c840/1;
L_0x600001e45d60 .part v0x600001df8630_0, 0, 8;
L_0x1500d0448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e45e00 .functor MUXZ 8, L_0x1500d0448, L_0x600001e45d60, v0x600001df8750_0, C4<>;
L_0x600001e45ea0 .part v0x600001df8630_0, 8, 8;
L_0x1500d0490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e45f40 .functor MUXZ 8, L_0x1500d0490, L_0x600001e45ea0, v0x600001df8750_0, C4<>;
L_0x600001e45fe0 .part v0x600001df8630_0, 16, 8;
L_0x1500d04d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e46080 .functor MUXZ 8, L_0x1500d04d8, L_0x600001e45fe0, v0x600001df8750_0, C4<>;
L_0x600001e46120 .part v0x600001df8630_0, 24, 8;
L_0x1500d0520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e461c0 .functor MUXZ 8, L_0x1500d0520, L_0x600001e46120, v0x600001df8750_0, C4<>;
L_0x600001e463a0 .part L_0x600001e59720, 0, 8;
L_0x600001e46bc0 .part L_0x600001e59720, 0, 8;
L_0x600001e473e0 .part L_0x600001e59720, 0, 8;
L_0x600001e47c00 .part L_0x600001e59720, 0, 8;
L_0x600001e53ac0 .part L_0x600001e59720, 8, 8;
L_0x600001e533e0 .part L_0x600001e59720, 8, 8;
L_0x600001e521c0 .part L_0x600001e59720, 8, 8;
L_0x600001e57d40 .part L_0x600001e59720, 8, 8;
L_0x600001e57520 .part L_0x600001e59720, 16, 8;
L_0x600001e55cc0 .part L_0x600001e59720, 16, 8;
L_0x600001e55c20 .part L_0x600001e59720, 16, 8;
L_0x600001e55040 .part L_0x600001e59720, 16, 8;
L_0x600001e545a0 .part L_0x600001e59720, 24, 8;
L_0x600001e54aa0 .part L_0x600001e59720, 24, 8;
L_0x600001e5b5c0 .part L_0x600001e59720, 24, 8;
L_0x600001e5a260 .part L_0x600001e59720, 24, 8;
L_0x600001e5a300 .concat8 [ 32 32 32 32], L_0x600000467db0, L_0x600000465260, L_0x6000004652d0, L_0x600000465340;
L_0x600001e59e00 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d2188;
L_0x600001e59ea0 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d21d0;
L_0x600001e59cc0 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d2218;
L_0x600001e59d60 .reduce/nor v0x600001dfc1b0_0;
L_0x600001e59b80 .cmp/ne 3, v0x600001df1ef0_0, L_0x1500d2260;
L_0x600001e59c20 .cmp/ne 3, v0x600001df1ef0_0, L_0x1500d22a8;
L_0x600001e59a40 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d22f0;
L_0x600001e59ae0 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d2338;
L_0x600001e59900 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d23c8;
L_0x600001e599a0 .cmp/ge 16, v0x600001df15f0_0, L_0x1500d2380;
L_0x600001e597c0 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d2410;
L_0x600001e59860 .arith/sum 32, L_0x1500dbf50, L_0x1500d2458;
L_0x600001e59680 .cmp/gt 32, L_0x600001e59860, L_0x600001e597c0;
S_0x14efb8e60 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 10 248, 10 248 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000013be80 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000110>;
P_0x60000013bec0 .param/l "col" 1 10 248, +C4<00>;
L_0x60000046bc60 .functor BUFZ 32, v0x600001dcb2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efb6810 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x14efb8e60;
 .timescale 0 0;
v0x600001dd9a70 .array "delay_stages", 5 0, 31 0;
v0x600001dd9b00_0 .var/i "i", 31 0;
S_0x14efb41c0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 10 248, 10 248 0, S_0x14efc0150;
 .timescale 0 0;
P_0x600000137f80 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000100>;
P_0x600000137fc0 .param/l "col" 1 10 248, +C4<01>;
L_0x60000046bd40 .functor BUFZ 32, v0x600001dcc870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efb1b70 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x14efb41c0;
 .timescale 0 0;
v0x600001dd9b90 .array "delay_stages", 3 0, 31 0;
v0x600001dd9c20_0 .var/i "i", 31 0;
S_0x14efaf520 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 10 248, 10 248 0, S_0x14efc0150;
 .timescale 0 0;
P_0x600000150680 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000010>;
P_0x6000001506c0 .param/l "col" 1 10 248, +C4<010>;
L_0x60000046be20 .functor BUFZ 32, v0x600001dcddd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efaced0 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x14efaf520;
 .timescale 0 0;
v0x600001dd9cb0 .array "delay_stages", 1 0, 31 0;
v0x600001dd9d40_0 .var/i "i", 31 0;
S_0x14efaa880 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 10 248, 10 248 0, S_0x14efc0150;
 .timescale 0 0;
P_0x600000150400 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000000>;
P_0x600000150440 .param/l "col" 1 10 248, +C4<011>;
L_0x60000046bf00 .functor BUFZ 32, v0x600001dcf330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efa8230 .scope generate, "col_no_delay" "col_no_delay" 10 253, 10 253 0, S_0x14efaa880;
 .timescale 0 0;
L_0x60000046bf70 .functor BUFZ 32, L_0x60000046bf00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efa5be0 .scope generate, "gen_skew[0]" "gen_skew[0]" 10 142, 10 142 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350cac0 .param/l "row" 1 10 142, +C4<00>;
v0x600001dd9e60_0 .net *"_ivl_1", 7 0, L_0x600001e45d60;  1 drivers
v0x600001dd9ef0_0 .net/2u *"_ivl_2", 7 0, L_0x1500d0448;  1 drivers
S_0x14efa3590 .scope generate, "row0_skew" "row0_skew" 10 146, 10 146 0, S_0x14efa5be0;
 .timescale 0 0;
v0x600001dd9dd0_0 .var "out_reg", 7 0;
S_0x14efa0f40 .scope generate, "gen_skew[1]" "gen_skew[1]" 10 142, 10 142 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350cb40 .param/l "row" 1 10 142, +C4<01>;
v0x600001dda130_0 .net *"_ivl_1", 7 0, L_0x600001e45ea0;  1 drivers
v0x600001dda1c0_0 .net/2u *"_ivl_2", 7 0, L_0x1500d0490;  1 drivers
S_0x14ef9e8f0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x14efa0f40;
 .timescale 0 0;
v0x600001dd9f80 .array "delay_stages", 0 0, 7 0;
v0x600001dda010_0 .var/i "i", 31 0;
v0x600001dda0a0_0 .var "out_reg", 7 0;
S_0x14ef9c2a0 .scope generate, "gen_skew[2]" "gen_skew[2]" 10 142, 10 142 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350cbc0 .param/l "row" 1 10 142, +C4<010>;
v0x600001dda400_0 .net *"_ivl_1", 7 0, L_0x600001e45fe0;  1 drivers
v0x600001dda490_0 .net/2u *"_ivl_2", 7 0, L_0x1500d04d8;  1 drivers
S_0x14ef56700 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x14ef9c2a0;
 .timescale 0 0;
v0x600001dda250 .array "delay_stages", 1 0, 7 0;
v0x600001dda2e0_0 .var/i "i", 31 0;
v0x600001dda370_0 .var "out_reg", 7 0;
S_0x14ef80560 .scope generate, "gen_skew[3]" "gen_skew[3]" 10 142, 10 142 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350cc40 .param/l "row" 1 10 142, +C4<011>;
v0x600001dda6d0_0 .net *"_ivl_1", 7 0, L_0x600001e46120;  1 drivers
v0x600001dda760_0 .net/2u *"_ivl_2", 7 0, L_0x1500d0520;  1 drivers
S_0x14ef562c0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x14ef80560;
 .timescale 0 0;
v0x600001dda520 .array "delay_stages", 2 0, 7 0;
v0x600001dda5b0_0 .var/i "i", 31 0;
v0x600001dda640_0 .var "out_reg", 7 0;
S_0x14ef55e80 .scope generate, "pe_row[0]" "pe_row[0]" 10 213, 10 213 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350ca80 .param/l "row" 1 10 213, +C4<00>;
S_0x14ef7bd10 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14ef55e80;
 .timescale 0 0;
P_0x60000350cd00 .param/l "col" 1 10 214, +C4<00>;
L_0x600000468b60 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e46300, C4<1>, C4<1>;
L_0x600000468bd0 .functor AND 1, L_0x600001e464e0, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x600000468c40 .functor OR 1, L_0x600001e46440, L_0x600000468bd0, C4<0>, C4<0>;
L_0x600000468cb0 .functor AND 1, L_0x1500d24a0, L_0x600000468c40, C4<1>, C4<1>;
L_0x600000468d20 .functor AND 1, L_0x600000468cb0, L_0x600001e46620, C4<1>, C4<1>;
v0x600001ddb330_0 .net *"_ivl_0", 2 0, L_0x600001e46260;  1 drivers
L_0x1500d0718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ddb3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d0718;  1 drivers
v0x600001ddb450_0 .net *"_ivl_13", 0 0, L_0x600001e46440;  1 drivers
L_0x1500d0760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ddb4e0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d0760;  1 drivers
v0x600001ddb570_0 .net *"_ivl_17", 0 0, L_0x600001e464e0;  1 drivers
v0x600001ddb600_0 .net *"_ivl_20", 0 0, L_0x600000468bd0;  1 drivers
v0x600001ddb690_0 .net *"_ivl_22", 0 0, L_0x600000468c40;  1 drivers
v0x600001ddb720_0 .net *"_ivl_24", 0 0, L_0x600000468cb0;  1 drivers
v0x600001ddb7b0_0 .net *"_ivl_25", 31 0, L_0x600001e46580;  1 drivers
L_0x1500d07a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ddb840_0 .net *"_ivl_28", 15 0, L_0x1500d07a8;  1 drivers
L_0x1500d07f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ddb8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d07f0;  1 drivers
L_0x1500d0688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ddb960_0 .net *"_ivl_3", 0 0, L_0x1500d0688;  1 drivers
v0x600001ddb9f0_0 .net *"_ivl_31", 0 0, L_0x600001e46620;  1 drivers
L_0x1500d06d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ddba80_0 .net/2u *"_ivl_4", 2 0, L_0x1500d06d0;  1 drivers
v0x600001ddbb10_0 .net *"_ivl_6", 0 0, L_0x600001e46300;  1 drivers
v0x600001ddbba0_0 .net "do_clear", 0 0, L_0x600000468d20;  1 drivers
v0x600001ddbc30_0 .net "load_weight", 0 0, L_0x600000468b60;  1 drivers
v0x600001ddbcc0_0 .net "weight_in", 7 0, L_0x600001e463a0;  1 drivers
L_0x600001e46260 .concat [ 2 1 0 0], v0x600001dfc120_0, L_0x1500d0688;
L_0x600001e46300 .cmp/eq 3, L_0x600001e46260, L_0x1500d06d0;
L_0x600001e46440 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d0718;
L_0x600001e464e0 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d0760;
L_0x600001e46580 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d07a8;
L_0x600001e46620 .cmp/eq 32, L_0x600001e46580, L_0x1500d07f0;
S_0x14ef796c0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef7bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c080 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c0c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dda7f0_0 .net *"_ivl_11", 0 0, L_0x600001e468a0;  1 drivers
v0x600001dda880_0 .net *"_ivl_12", 15 0, L_0x600001e46940;  1 drivers
v0x600001dda910_0 .net/s *"_ivl_4", 15 0, L_0x600001e466c0;  1 drivers
v0x600001dda9a0_0 .net/s *"_ivl_6", 15 0, L_0x600001e46760;  1 drivers
v0x600001ddaa30_0 .net/s "a_signed", 7 0, v0x600001ddabe0_0;  1 drivers
v0x600001ddaac0_0 .net "act_in", 7 0, L_0x6000004689a0;  alias, 1 drivers
v0x600001ddab50_0 .var "act_out", 7 0;
v0x600001ddabe0_0 .var "act_reg", 7 0;
v0x600001ddac70_0 .net "clear_acc", 0 0, L_0x600000468d20;  alias, 1 drivers
v0x600001ddad00_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001ddad90_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001ddae20_0 .net "load_weight", 0 0, L_0x600000468b60;  alias, 1 drivers
v0x600001ddaeb0_0 .net/s "product", 15 0, L_0x600001e46800;  1 drivers
v0x600001ddaf40_0 .net/s "product_ext", 31 0, L_0x600001e469e0;  1 drivers
v0x600001ddafd0_0 .net "psum_in", 31 0, L_0x1500d0568;  alias, 1 drivers
v0x600001ddb060_0 .var "psum_out", 31 0;
v0x600001ddb0f0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001ddb180_0 .net/s "w_signed", 7 0, v0x600001ddb2a0_0;  1 drivers
v0x600001ddb210_0 .net "weight_in", 7 0, L_0x600001e463a0;  alias, 1 drivers
v0x600001ddb2a0_0 .var "weight_reg", 7 0;
L_0x600001e466c0 .extend/s 16, v0x600001ddabe0_0;
L_0x600001e46760 .extend/s 16, v0x600001ddb2a0_0;
L_0x600001e46800 .arith/mult 16, L_0x600001e466c0, L_0x600001e46760;
L_0x600001e468a0 .part L_0x600001e46800, 15, 1;
LS_0x600001e46940_0_0 .concat [ 1 1 1 1], L_0x600001e468a0, L_0x600001e468a0, L_0x600001e468a0, L_0x600001e468a0;
LS_0x600001e46940_0_4 .concat [ 1 1 1 1], L_0x600001e468a0, L_0x600001e468a0, L_0x600001e468a0, L_0x600001e468a0;
LS_0x600001e46940_0_8 .concat [ 1 1 1 1], L_0x600001e468a0, L_0x600001e468a0, L_0x600001e468a0, L_0x600001e468a0;
LS_0x600001e46940_0_12 .concat [ 1 1 1 1], L_0x600001e468a0, L_0x600001e468a0, L_0x600001e468a0, L_0x600001e468a0;
L_0x600001e46940 .concat [ 4 4 4 4], LS_0x600001e46940_0_0, LS_0x600001e46940_0_4, LS_0x600001e46940_0_8, LS_0x600001e46940_0_12;
L_0x600001e469e0 .concat [ 16 16 0 0], L_0x600001e46800, L_0x600001e46940;
S_0x14ef77070 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14ef55e80;
 .timescale 0 0;
P_0x60000350ce00 .param/l "col" 1 10 214, +C4<01>;
L_0x600000468e70 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e46b20, C4<1>, C4<1>;
L_0x600000468ee0 .functor AND 1, L_0x600001e46d00, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x600000468f50 .functor OR 1, L_0x600001e46c60, L_0x600000468ee0, C4<0>, C4<0>;
L_0x600000468fc0 .functor AND 1, L_0x1500d24a0, L_0x600000468f50, C4<1>, C4<1>;
L_0x600000469030 .functor AND 1, L_0x600000468fc0, L_0x600001e46e40, C4<1>, C4<1>;
v0x600001ddc900_0 .net *"_ivl_0", 2 0, L_0x600001e46a80;  1 drivers
L_0x1500d08c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ddc990_0 .net/2u *"_ivl_11", 2 0, L_0x1500d08c8;  1 drivers
v0x600001ddca20_0 .net *"_ivl_13", 0 0, L_0x600001e46c60;  1 drivers
L_0x1500d0910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ddcab0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d0910;  1 drivers
v0x600001ddcb40_0 .net *"_ivl_17", 0 0, L_0x600001e46d00;  1 drivers
v0x600001ddcbd0_0 .net *"_ivl_20", 0 0, L_0x600000468ee0;  1 drivers
v0x600001ddcc60_0 .net *"_ivl_22", 0 0, L_0x600000468f50;  1 drivers
v0x600001ddccf0_0 .net *"_ivl_24", 0 0, L_0x600000468fc0;  1 drivers
v0x600001ddcd80_0 .net *"_ivl_25", 31 0, L_0x600001e46da0;  1 drivers
L_0x1500d0958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ddce10_0 .net *"_ivl_28", 15 0, L_0x1500d0958;  1 drivers
L_0x1500d09a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ddcea0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d09a0;  1 drivers
L_0x1500d0838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ddcf30_0 .net *"_ivl_3", 0 0, L_0x1500d0838;  1 drivers
v0x600001ddcfc0_0 .net *"_ivl_31", 0 0, L_0x600001e46e40;  1 drivers
L_0x1500d0880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001ddd050_0 .net/2u *"_ivl_4", 2 0, L_0x1500d0880;  1 drivers
v0x600001ddd0e0_0 .net *"_ivl_6", 0 0, L_0x600001e46b20;  1 drivers
v0x600001ddd170_0 .net "do_clear", 0 0, L_0x600000469030;  1 drivers
v0x600001ddd200_0 .net "load_weight", 0 0, L_0x600000468e70;  1 drivers
v0x600001ddd290_0 .net "weight_in", 7 0, L_0x600001e46bc0;  1 drivers
L_0x600001e46a80 .concat [ 2 1 0 0], v0x600001dfc120_0, L_0x1500d0838;
L_0x600001e46b20 .cmp/eq 3, L_0x600001e46a80, L_0x1500d0880;
L_0x600001e46c60 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d08c8;
L_0x600001e46d00 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d0910;
L_0x600001e46da0 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d0958;
L_0x600001e46e40 .cmp/eq 32, L_0x600001e46da0, L_0x1500d09a0;
S_0x14ef74a20 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef77070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c200 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c240 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001ddbd50_0 .net *"_ivl_11", 0 0, L_0x600001e470c0;  1 drivers
v0x600001ddbde0_0 .net *"_ivl_12", 15 0, L_0x600001e47160;  1 drivers
v0x600001ddbe70_0 .net/s *"_ivl_4", 15 0, L_0x600001e46ee0;  1 drivers
v0x600001ddbf00_0 .net/s *"_ivl_6", 15 0, L_0x600001e46f80;  1 drivers
v0x600001ddc000_0 .net/s "a_signed", 7 0, v0x600001ddc1b0_0;  1 drivers
v0x600001ddc090_0 .net "act_in", 7 0, v0x600001ddab50_0;  alias, 1 drivers
v0x600001ddc120_0 .var "act_out", 7 0;
v0x600001ddc1b0_0 .var "act_reg", 7 0;
v0x600001ddc240_0 .net "clear_acc", 0 0, L_0x600000469030;  alias, 1 drivers
v0x600001ddc2d0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001ddc360_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001ddc3f0_0 .net "load_weight", 0 0, L_0x600000468e70;  alias, 1 drivers
v0x600001ddc480_0 .net/s "product", 15 0, L_0x600001e47020;  1 drivers
v0x600001ddc510_0 .net/s "product_ext", 31 0, L_0x600001e47200;  1 drivers
v0x600001ddc5a0_0 .net "psum_in", 31 0, L_0x1500d05b0;  alias, 1 drivers
v0x600001ddc630_0 .var "psum_out", 31 0;
v0x600001ddc6c0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001ddc750_0 .net/s "w_signed", 7 0, v0x600001ddc870_0;  1 drivers
v0x600001ddc7e0_0 .net "weight_in", 7 0, L_0x600001e46bc0;  alias, 1 drivers
v0x600001ddc870_0 .var "weight_reg", 7 0;
L_0x600001e46ee0 .extend/s 16, v0x600001ddc1b0_0;
L_0x600001e46f80 .extend/s 16, v0x600001ddc870_0;
L_0x600001e47020 .arith/mult 16, L_0x600001e46ee0, L_0x600001e46f80;
L_0x600001e470c0 .part L_0x600001e47020, 15, 1;
LS_0x600001e47160_0_0 .concat [ 1 1 1 1], L_0x600001e470c0, L_0x600001e470c0, L_0x600001e470c0, L_0x600001e470c0;
LS_0x600001e47160_0_4 .concat [ 1 1 1 1], L_0x600001e470c0, L_0x600001e470c0, L_0x600001e470c0, L_0x600001e470c0;
LS_0x600001e47160_0_8 .concat [ 1 1 1 1], L_0x600001e470c0, L_0x600001e470c0, L_0x600001e470c0, L_0x600001e470c0;
LS_0x600001e47160_0_12 .concat [ 1 1 1 1], L_0x600001e470c0, L_0x600001e470c0, L_0x600001e470c0, L_0x600001e470c0;
L_0x600001e47160 .concat [ 4 4 4 4], LS_0x600001e47160_0_0, LS_0x600001e47160_0_4, LS_0x600001e47160_0_8, LS_0x600001e47160_0_12;
L_0x600001e47200 .concat [ 16 16 0 0], L_0x600001e47020, L_0x600001e47160;
S_0x14ef723d0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14ef55e80;
 .timescale 0 0;
P_0x60000350cf00 .param/l "col" 1 10 214, +C4<010>;
L_0x600000469180 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e47340, C4<1>, C4<1>;
L_0x6000004691f0 .functor AND 1, L_0x600001e47520, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x600000469260 .functor OR 1, L_0x600001e47480, L_0x6000004691f0, C4<0>, C4<0>;
L_0x6000004692d0 .functor AND 1, L_0x1500d24a0, L_0x600000469260, C4<1>, C4<1>;
L_0x600000469340 .functor AND 1, L_0x6000004692d0, L_0x600001e47660, C4<1>, C4<1>;
v0x600001ddde60_0 .net *"_ivl_0", 3 0, L_0x600001e472a0;  1 drivers
L_0x1500d0a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dddef0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d0a78;  1 drivers
v0x600001dddf80_0 .net *"_ivl_13", 0 0, L_0x600001e47480;  1 drivers
L_0x1500d0ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dde010_0 .net/2u *"_ivl_15", 2 0, L_0x1500d0ac0;  1 drivers
v0x600001dde0a0_0 .net *"_ivl_17", 0 0, L_0x600001e47520;  1 drivers
v0x600001dde130_0 .net *"_ivl_20", 0 0, L_0x6000004691f0;  1 drivers
v0x600001dde1c0_0 .net *"_ivl_22", 0 0, L_0x600000469260;  1 drivers
v0x600001dde250_0 .net *"_ivl_24", 0 0, L_0x6000004692d0;  1 drivers
v0x600001dde2e0_0 .net *"_ivl_25", 31 0, L_0x600001e475c0;  1 drivers
L_0x1500d0b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dde370_0 .net *"_ivl_28", 15 0, L_0x1500d0b08;  1 drivers
L_0x1500d0b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dde400_0 .net/2u *"_ivl_29", 31 0, L_0x1500d0b50;  1 drivers
L_0x1500d09e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dde490_0 .net *"_ivl_3", 1 0, L_0x1500d09e8;  1 drivers
v0x600001dde520_0 .net *"_ivl_31", 0 0, L_0x600001e47660;  1 drivers
L_0x1500d0a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001dde5b0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d0a30;  1 drivers
v0x600001dde640_0 .net *"_ivl_6", 0 0, L_0x600001e47340;  1 drivers
v0x600001dde6d0_0 .net "do_clear", 0 0, L_0x600000469340;  1 drivers
v0x600001dde760_0 .net "load_weight", 0 0, L_0x600000469180;  1 drivers
v0x600001dde7f0_0 .net "weight_in", 7 0, L_0x600001e473e0;  1 drivers
L_0x600001e472a0 .concat [ 2 2 0 0], v0x600001dfc120_0, L_0x1500d09e8;
L_0x600001e47340 .cmp/eq 4, L_0x600001e472a0, L_0x1500d0a30;
L_0x600001e47480 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d0a78;
L_0x600001e47520 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d0ac0;
L_0x600001e475c0 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d0b08;
L_0x600001e47660 .cmp/eq 32, L_0x600001e475c0, L_0x1500d0b50;
S_0x14ef6fd80 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef723d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c280 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c2c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001ddd320_0 .net *"_ivl_11", 0 0, L_0x600001e478e0;  1 drivers
v0x600001ddd3b0_0 .net *"_ivl_12", 15 0, L_0x600001e47980;  1 drivers
v0x600001ddd440_0 .net/s *"_ivl_4", 15 0, L_0x600001e47700;  1 drivers
v0x600001ddd4d0_0 .net/s *"_ivl_6", 15 0, L_0x600001e477a0;  1 drivers
v0x600001ddd560_0 .net/s "a_signed", 7 0, v0x600001ddd710_0;  1 drivers
v0x600001ddd5f0_0 .net "act_in", 7 0, v0x600001ddc120_0;  alias, 1 drivers
v0x600001ddd680_0 .var "act_out", 7 0;
v0x600001ddd710_0 .var "act_reg", 7 0;
v0x600001ddd7a0_0 .net "clear_acc", 0 0, L_0x600000469340;  alias, 1 drivers
v0x600001ddd830_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001ddd8c0_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001ddd950_0 .net "load_weight", 0 0, L_0x600000469180;  alias, 1 drivers
v0x600001ddd9e0_0 .net/s "product", 15 0, L_0x600001e47840;  1 drivers
v0x600001ddda70_0 .net/s "product_ext", 31 0, L_0x600001e47a20;  1 drivers
v0x600001dddb00_0 .net "psum_in", 31 0, L_0x1500d05f8;  alias, 1 drivers
v0x600001dddb90_0 .var "psum_out", 31 0;
v0x600001dddc20_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dddcb0_0 .net/s "w_signed", 7 0, v0x600001ddddd0_0;  1 drivers
v0x600001dddd40_0 .net "weight_in", 7 0, L_0x600001e473e0;  alias, 1 drivers
v0x600001ddddd0_0 .var "weight_reg", 7 0;
L_0x600001e47700 .extend/s 16, v0x600001ddd710_0;
L_0x600001e477a0 .extend/s 16, v0x600001ddddd0_0;
L_0x600001e47840 .arith/mult 16, L_0x600001e47700, L_0x600001e477a0;
L_0x600001e478e0 .part L_0x600001e47840, 15, 1;
LS_0x600001e47980_0_0 .concat [ 1 1 1 1], L_0x600001e478e0, L_0x600001e478e0, L_0x600001e478e0, L_0x600001e478e0;
LS_0x600001e47980_0_4 .concat [ 1 1 1 1], L_0x600001e478e0, L_0x600001e478e0, L_0x600001e478e0, L_0x600001e478e0;
LS_0x600001e47980_0_8 .concat [ 1 1 1 1], L_0x600001e478e0, L_0x600001e478e0, L_0x600001e478e0, L_0x600001e478e0;
LS_0x600001e47980_0_12 .concat [ 1 1 1 1], L_0x600001e478e0, L_0x600001e478e0, L_0x600001e478e0, L_0x600001e478e0;
L_0x600001e47980 .concat [ 4 4 4 4], LS_0x600001e47980_0_0, LS_0x600001e47980_0_4, LS_0x600001e47980_0_8, LS_0x600001e47980_0_12;
L_0x600001e47a20 .concat [ 16 16 0 0], L_0x600001e47840, L_0x600001e47980;
S_0x14ef6d730 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14ef55e80;
 .timescale 0 0;
P_0x60000350d040 .param/l "col" 1 10 214, +C4<011>;
L_0x600000469490 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e47b60, C4<1>, C4<1>;
L_0x600000469500 .functor AND 1, L_0x600001e47d40, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x600000469570 .functor OR 1, L_0x600001e47ca0, L_0x600000469500, C4<0>, C4<0>;
L_0x6000004695e0 .functor AND 1, L_0x1500d24a0, L_0x600000469570, C4<1>, C4<1>;
L_0x600000469650 .functor AND 1, L_0x6000004695e0, L_0x600001e47e80, C4<1>, C4<1>;
v0x600001ddf3c0_0 .net *"_ivl_0", 3 0, L_0x600001e47ac0;  1 drivers
L_0x1500d0c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001ddf450_0 .net/2u *"_ivl_11", 2 0, L_0x1500d0c28;  1 drivers
v0x600001ddf4e0_0 .net *"_ivl_13", 0 0, L_0x600001e47ca0;  1 drivers
L_0x1500d0c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001ddf570_0 .net/2u *"_ivl_15", 2 0, L_0x1500d0c70;  1 drivers
v0x600001ddf600_0 .net *"_ivl_17", 0 0, L_0x600001e47d40;  1 drivers
v0x600001ddf690_0 .net *"_ivl_20", 0 0, L_0x600000469500;  1 drivers
v0x600001ddf720_0 .net *"_ivl_22", 0 0, L_0x600000469570;  1 drivers
v0x600001ddf7b0_0 .net *"_ivl_24", 0 0, L_0x6000004695e0;  1 drivers
v0x600001ddf840_0 .net *"_ivl_25", 31 0, L_0x600001e47de0;  1 drivers
L_0x1500d0cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ddf8d0_0 .net *"_ivl_28", 15 0, L_0x1500d0cb8;  1 drivers
L_0x1500d0d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ddf960_0 .net/2u *"_ivl_29", 31 0, L_0x1500d0d00;  1 drivers
L_0x1500d0b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001ddf9f0_0 .net *"_ivl_3", 1 0, L_0x1500d0b98;  1 drivers
v0x600001ddfa80_0 .net *"_ivl_31", 0 0, L_0x600001e47e80;  1 drivers
L_0x1500d0be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001ddfb10_0 .net/2u *"_ivl_4", 3 0, L_0x1500d0be0;  1 drivers
v0x600001ddfba0_0 .net *"_ivl_6", 0 0, L_0x600001e47b60;  1 drivers
v0x600001ddfc30_0 .net "do_clear", 0 0, L_0x600000469650;  1 drivers
v0x600001ddfcc0_0 .net "load_weight", 0 0, L_0x600000469490;  1 drivers
v0x600001ddfd50_0 .net "weight_in", 7 0, L_0x600001e47c00;  1 drivers
L_0x600001e47ac0 .concat [ 2 2 0 0], v0x600001dfc120_0, L_0x1500d0b98;
L_0x600001e47b60 .cmp/eq 4, L_0x600001e47ac0, L_0x1500d0be0;
L_0x600001e47ca0 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d0c28;
L_0x600001e47d40 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d0c70;
L_0x600001e47de0 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d0cb8;
L_0x600001e47e80 .cmp/eq 32, L_0x600001e47de0, L_0x1500d0d00;
S_0x14ef6b0e0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef6d730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c300 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c340 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dde880_0 .net *"_ivl_11", 0 0, L_0x600001e53f20;  1 drivers
v0x600001dde910_0 .net *"_ivl_12", 15 0, L_0x600001e53d40;  1 drivers
v0x600001dde9a0_0 .net/s *"_ivl_4", 15 0, L_0x600001e47f20;  1 drivers
v0x600001ddea30_0 .net/s *"_ivl_6", 15 0, L_0x600001e52760;  1 drivers
v0x600001ddeac0_0 .net/s "a_signed", 7 0, v0x600001ddec70_0;  1 drivers
v0x600001ddeb50_0 .net "act_in", 7 0, v0x600001ddd680_0;  alias, 1 drivers
v0x600001ddebe0_0 .var "act_out", 7 0;
v0x600001ddec70_0 .var "act_reg", 7 0;
v0x600001dded00_0 .net "clear_acc", 0 0, L_0x600000469650;  alias, 1 drivers
v0x600001dded90_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001ddee20_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001ddeeb0_0 .net "load_weight", 0 0, L_0x600000469490;  alias, 1 drivers
v0x600001ddef40_0 .net/s "product", 15 0, L_0x600001e53e80;  1 drivers
v0x600001ddefd0_0 .net/s "product_ext", 31 0, L_0x600001e53de0;  1 drivers
v0x600001ddf060_0 .net "psum_in", 31 0, L_0x1500d0640;  alias, 1 drivers
v0x600001ddf0f0_0 .var "psum_out", 31 0;
v0x600001ddf180_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001ddf210_0 .net/s "w_signed", 7 0, v0x600001ddf330_0;  1 drivers
v0x600001ddf2a0_0 .net "weight_in", 7 0, L_0x600001e47c00;  alias, 1 drivers
v0x600001ddf330_0 .var "weight_reg", 7 0;
L_0x600001e47f20 .extend/s 16, v0x600001ddec70_0;
L_0x600001e52760 .extend/s 16, v0x600001ddf330_0;
L_0x600001e53e80 .arith/mult 16, L_0x600001e47f20, L_0x600001e52760;
L_0x600001e53f20 .part L_0x600001e53e80, 15, 1;
LS_0x600001e53d40_0_0 .concat [ 1 1 1 1], L_0x600001e53f20, L_0x600001e53f20, L_0x600001e53f20, L_0x600001e53f20;
LS_0x600001e53d40_0_4 .concat [ 1 1 1 1], L_0x600001e53f20, L_0x600001e53f20, L_0x600001e53f20, L_0x600001e53f20;
LS_0x600001e53d40_0_8 .concat [ 1 1 1 1], L_0x600001e53f20, L_0x600001e53f20, L_0x600001e53f20, L_0x600001e53f20;
LS_0x600001e53d40_0_12 .concat [ 1 1 1 1], L_0x600001e53f20, L_0x600001e53f20, L_0x600001e53f20, L_0x600001e53f20;
L_0x600001e53d40 .concat [ 4 4 4 4], LS_0x600001e53d40_0_0, LS_0x600001e53d40_0_4, LS_0x600001e53d40_0_8, LS_0x600001e53d40_0_12;
L_0x600001e53de0 .concat [ 16 16 0 0], L_0x600001e53e80, L_0x600001e53d40;
S_0x14ef68a90 .scope generate, "pe_row[1]" "pe_row[1]" 10 213, 10 213 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350d140 .param/l "row" 1 10 213, +C4<01>;
S_0x14ef66440 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14ef68a90;
 .timescale 0 0;
P_0x60000350d1c0 .param/l "col" 1 10 214, +C4<00>;
L_0x6000004697a0 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e53ca0, C4<1>, C4<1>;
L_0x600000469880 .functor AND 1, L_0x600001e53980, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x6000004698f0 .functor OR 1, L_0x600001e53b60, L_0x600000469880, C4<0>, C4<0>;
L_0x600000469960 .functor AND 1, L_0x1500d24a0, L_0x6000004698f0, C4<1>, C4<1>;
L_0x6000004699d0 .functor AND 1, L_0x600000469960, L_0x600001e53840, C4<1>, C4<1>;
v0x600001dc0990_0 .net *"_ivl_0", 2 0, L_0x600001e53c00;  1 drivers
L_0x1500d0dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dc0a20_0 .net/2u *"_ivl_11", 2 0, L_0x1500d0dd8;  1 drivers
v0x600001dc0ab0_0 .net *"_ivl_13", 0 0, L_0x600001e53b60;  1 drivers
L_0x1500d0e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dc0b40_0 .net/2u *"_ivl_15", 2 0, L_0x1500d0e20;  1 drivers
v0x600001dc0bd0_0 .net *"_ivl_17", 0 0, L_0x600001e53980;  1 drivers
v0x600001dc0c60_0 .net *"_ivl_20", 0 0, L_0x600000469880;  1 drivers
v0x600001dc0cf0_0 .net *"_ivl_22", 0 0, L_0x6000004698f0;  1 drivers
v0x600001dc0d80_0 .net *"_ivl_24", 0 0, L_0x600000469960;  1 drivers
v0x600001dc0e10_0 .net *"_ivl_25", 31 0, L_0x600001e53a20;  1 drivers
L_0x1500d0e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dc0ea0_0 .net *"_ivl_28", 15 0, L_0x1500d0e68;  1 drivers
L_0x1500d0eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dc0f30_0 .net/2u *"_ivl_29", 31 0, L_0x1500d0eb0;  1 drivers
L_0x1500d0d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001dc0fc0_0 .net *"_ivl_3", 0 0, L_0x1500d0d48;  1 drivers
v0x600001dc1050_0 .net *"_ivl_31", 0 0, L_0x600001e53840;  1 drivers
L_0x1500d0d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dc10e0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d0d90;  1 drivers
v0x600001dc1170_0 .net *"_ivl_6", 0 0, L_0x600001e53ca0;  1 drivers
v0x600001dc1200_0 .net "do_clear", 0 0, L_0x6000004699d0;  1 drivers
v0x600001dc1290_0 .net "load_weight", 0 0, L_0x6000004697a0;  1 drivers
v0x600001dc1320_0 .net "weight_in", 7 0, L_0x600001e53ac0;  1 drivers
L_0x600001e53c00 .concat [ 2 1 0 0], v0x600001dfc120_0, L_0x1500d0d48;
L_0x600001e53ca0 .cmp/eq 3, L_0x600001e53c00, L_0x1500d0d90;
L_0x600001e53b60 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d0dd8;
L_0x600001e53980 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d0e20;
L_0x600001e53a20 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d0e68;
L_0x600001e53840 .cmp/eq 32, L_0x600001e53a20, L_0x1500d0eb0;
S_0x14ef63df0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef66440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c380 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c3c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001ddfde0_0 .net *"_ivl_11", 0 0, L_0x600001e535c0;  1 drivers
v0x600001ddfe70_0 .net *"_ivl_12", 15 0, L_0x600001e53660;  1 drivers
v0x600001ddff00_0 .net/s *"_ivl_4", 15 0, L_0x600001e538e0;  1 drivers
v0x600001dc0000_0 .net/s *"_ivl_6", 15 0, L_0x600001e53700;  1 drivers
v0x600001dc0090_0 .net/s "a_signed", 7 0, v0x600001dc0240_0;  1 drivers
v0x600001dc0120_0 .net "act_in", 7 0, L_0x600000468a10;  alias, 1 drivers
v0x600001dc01b0_0 .var "act_out", 7 0;
v0x600001dc0240_0 .var "act_reg", 7 0;
v0x600001dc02d0_0 .net "clear_acc", 0 0, L_0x6000004699d0;  alias, 1 drivers
v0x600001dc0360_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dc03f0_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001dc0480_0 .net "load_weight", 0 0, L_0x6000004697a0;  alias, 1 drivers
v0x600001dc0510_0 .net/s "product", 15 0, L_0x600001e537a0;  1 drivers
v0x600001dc05a0_0 .net/s "product_ext", 31 0, L_0x600001e53480;  1 drivers
v0x600001dc0630_0 .net "psum_in", 31 0, v0x600001ddb060_0;  alias, 1 drivers
v0x600001dc06c0_0 .var "psum_out", 31 0;
v0x600001dc0750_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dc07e0_0 .net/s "w_signed", 7 0, v0x600001dc0900_0;  1 drivers
v0x600001dc0870_0 .net "weight_in", 7 0, L_0x600001e53ac0;  alias, 1 drivers
v0x600001dc0900_0 .var "weight_reg", 7 0;
L_0x600001e538e0 .extend/s 16, v0x600001dc0240_0;
L_0x600001e53700 .extend/s 16, v0x600001dc0900_0;
L_0x600001e537a0 .arith/mult 16, L_0x600001e538e0, L_0x600001e53700;
L_0x600001e535c0 .part L_0x600001e537a0, 15, 1;
LS_0x600001e53660_0_0 .concat [ 1 1 1 1], L_0x600001e535c0, L_0x600001e535c0, L_0x600001e535c0, L_0x600001e535c0;
LS_0x600001e53660_0_4 .concat [ 1 1 1 1], L_0x600001e535c0, L_0x600001e535c0, L_0x600001e535c0, L_0x600001e535c0;
LS_0x600001e53660_0_8 .concat [ 1 1 1 1], L_0x600001e535c0, L_0x600001e535c0, L_0x600001e535c0, L_0x600001e535c0;
LS_0x600001e53660_0_12 .concat [ 1 1 1 1], L_0x600001e535c0, L_0x600001e535c0, L_0x600001e535c0, L_0x600001e535c0;
L_0x600001e53660 .concat [ 4 4 4 4], LS_0x600001e53660_0_0, LS_0x600001e53660_0_4, LS_0x600001e53660_0_8, LS_0x600001e53660_0_12;
L_0x600001e53480 .concat [ 16 16 0 0], L_0x600001e537a0, L_0x600001e53660;
S_0x14ef617a0 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14ef68a90;
 .timescale 0 0;
P_0x60000350d000 .param/l "col" 1 10 214, +C4<01>;
L_0x600000469b20 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e53340, C4<1>, C4<1>;
L_0x600000469b90 .functor AND 1, L_0x600001e532a0, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x600000469c00 .functor OR 1, L_0x600001e53200, L_0x600000469b90, C4<0>, C4<0>;
L_0x600000469c70 .functor AND 1, L_0x1500d24a0, L_0x600000469c00, C4<1>, C4<1>;
L_0x600000469ce0 .functor AND 1, L_0x600000469c70, L_0x600001e53160, C4<1>, C4<1>;
v0x600001dc1ef0_0 .net *"_ivl_0", 2 0, L_0x600001e53520;  1 drivers
L_0x1500d0f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dc1f80_0 .net/2u *"_ivl_11", 2 0, L_0x1500d0f88;  1 drivers
v0x600001dc2010_0 .net *"_ivl_13", 0 0, L_0x600001e53200;  1 drivers
L_0x1500d0fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dc20a0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d0fd0;  1 drivers
v0x600001dc2130_0 .net *"_ivl_17", 0 0, L_0x600001e532a0;  1 drivers
v0x600001dc21c0_0 .net *"_ivl_20", 0 0, L_0x600000469b90;  1 drivers
v0x600001dc2250_0 .net *"_ivl_22", 0 0, L_0x600000469c00;  1 drivers
v0x600001dc22e0_0 .net *"_ivl_24", 0 0, L_0x600000469c70;  1 drivers
v0x600001dc2370_0 .net *"_ivl_25", 31 0, L_0x600001e530c0;  1 drivers
L_0x1500d1018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dc2400_0 .net *"_ivl_28", 15 0, L_0x1500d1018;  1 drivers
L_0x1500d1060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dc2490_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1060;  1 drivers
L_0x1500d0ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001dc2520_0 .net *"_ivl_3", 0 0, L_0x1500d0ef8;  1 drivers
v0x600001dc25b0_0 .net *"_ivl_31", 0 0, L_0x600001e53160;  1 drivers
L_0x1500d0f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001dc2640_0 .net/2u *"_ivl_4", 2 0, L_0x1500d0f40;  1 drivers
v0x600001dc26d0_0 .net *"_ivl_6", 0 0, L_0x600001e53340;  1 drivers
v0x600001dc2760_0 .net "do_clear", 0 0, L_0x600000469ce0;  1 drivers
v0x600001dc27f0_0 .net "load_weight", 0 0, L_0x600000469b20;  1 drivers
v0x600001dc2880_0 .net "weight_in", 7 0, L_0x600001e533e0;  1 drivers
L_0x600001e53520 .concat [ 2 1 0 0], v0x600001dfc120_0, L_0x1500d0ef8;
L_0x600001e53340 .cmp/eq 3, L_0x600001e53520, L_0x1500d0f40;
L_0x600001e53200 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d0f88;
L_0x600001e532a0 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d0fd0;
L_0x600001e530c0 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d1018;
L_0x600001e53160 .cmp/eq 32, L_0x600001e530c0, L_0x1500d1060;
S_0x14ef5f150 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef617a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c100 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c140 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dc13b0_0 .net *"_ivl_11", 0 0, L_0x600001e52940;  1 drivers
v0x600001dc1440_0 .net *"_ivl_12", 15 0, L_0x600001e52c60;  1 drivers
v0x600001dc14d0_0 .net/s *"_ivl_4", 15 0, L_0x600001e52ee0;  1 drivers
v0x600001dc1560_0 .net/s *"_ivl_6", 15 0, L_0x600001e53020;  1 drivers
v0x600001dc15f0_0 .net/s "a_signed", 7 0, v0x600001dc17a0_0;  1 drivers
v0x600001dc1680_0 .net "act_in", 7 0, v0x600001dc01b0_0;  alias, 1 drivers
v0x600001dc1710_0 .var "act_out", 7 0;
v0x600001dc17a0_0 .var "act_reg", 7 0;
v0x600001dc1830_0 .net "clear_acc", 0 0, L_0x600000469ce0;  alias, 1 drivers
v0x600001dc18c0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dc1950_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001dc19e0_0 .net "load_weight", 0 0, L_0x600000469b20;  alias, 1 drivers
v0x600001dc1a70_0 .net/s "product", 15 0, L_0x600001e524e0;  1 drivers
v0x600001dc1b00_0 .net/s "product_ext", 31 0, L_0x600001e52d00;  1 drivers
v0x600001dc1b90_0 .net "psum_in", 31 0, v0x600001ddc630_0;  alias, 1 drivers
v0x600001dc1c20_0 .var "psum_out", 31 0;
v0x600001dc1cb0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dc1d40_0 .net/s "w_signed", 7 0, v0x600001dc1e60_0;  1 drivers
v0x600001dc1dd0_0 .net "weight_in", 7 0, L_0x600001e533e0;  alias, 1 drivers
v0x600001dc1e60_0 .var "weight_reg", 7 0;
L_0x600001e52ee0 .extend/s 16, v0x600001dc17a0_0;
L_0x600001e53020 .extend/s 16, v0x600001dc1e60_0;
L_0x600001e524e0 .arith/mult 16, L_0x600001e52ee0, L_0x600001e53020;
L_0x600001e52940 .part L_0x600001e524e0, 15, 1;
LS_0x600001e52c60_0_0 .concat [ 1 1 1 1], L_0x600001e52940, L_0x600001e52940, L_0x600001e52940, L_0x600001e52940;
LS_0x600001e52c60_0_4 .concat [ 1 1 1 1], L_0x600001e52940, L_0x600001e52940, L_0x600001e52940, L_0x600001e52940;
LS_0x600001e52c60_0_8 .concat [ 1 1 1 1], L_0x600001e52940, L_0x600001e52940, L_0x600001e52940, L_0x600001e52940;
LS_0x600001e52c60_0_12 .concat [ 1 1 1 1], L_0x600001e52940, L_0x600001e52940, L_0x600001e52940, L_0x600001e52940;
L_0x600001e52c60 .concat [ 4 4 4 4], LS_0x600001e52c60_0_0, LS_0x600001e52c60_0_4, LS_0x600001e52c60_0_8, LS_0x600001e52c60_0_12;
L_0x600001e52d00 .concat [ 16 16 0 0], L_0x600001e524e0, L_0x600001e52c60;
S_0x14ef5cb00 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14ef68a90;
 .timescale 0 0;
P_0x60000350d380 .param/l "col" 1 10 214, +C4<010>;
L_0x600000469e30 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e52120, C4<1>, C4<1>;
L_0x600000469810 .functor AND 1, L_0x600001e52300, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x600000469ea0 .functor OR 1, L_0x600001e52260, L_0x600000469810, C4<0>, C4<0>;
L_0x600000469f10 .functor AND 1, L_0x1500d24a0, L_0x600000469ea0, C4<1>, C4<1>;
L_0x600000469f80 .functor AND 1, L_0x600000469f10, L_0x600001e51cc0, C4<1>, C4<1>;
v0x600001dc3450_0 .net *"_ivl_0", 3 0, L_0x600001e52080;  1 drivers
L_0x1500d1138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dc34e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d1138;  1 drivers
v0x600001dc3570_0 .net *"_ivl_13", 0 0, L_0x600001e52260;  1 drivers
L_0x1500d1180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dc3600_0 .net/2u *"_ivl_15", 2 0, L_0x1500d1180;  1 drivers
v0x600001dc3690_0 .net *"_ivl_17", 0 0, L_0x600001e52300;  1 drivers
v0x600001dc3720_0 .net *"_ivl_20", 0 0, L_0x600000469810;  1 drivers
v0x600001dc37b0_0 .net *"_ivl_22", 0 0, L_0x600000469ea0;  1 drivers
v0x600001dc3840_0 .net *"_ivl_24", 0 0, L_0x600000469f10;  1 drivers
v0x600001dc38d0_0 .net *"_ivl_25", 31 0, L_0x600001e523a0;  1 drivers
L_0x1500d11c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dc3960_0 .net *"_ivl_28", 15 0, L_0x1500d11c8;  1 drivers
L_0x1500d1210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dc39f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1210;  1 drivers
L_0x1500d10a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dc3a80_0 .net *"_ivl_3", 1 0, L_0x1500d10a8;  1 drivers
v0x600001dc3b10_0 .net *"_ivl_31", 0 0, L_0x600001e51cc0;  1 drivers
L_0x1500d10f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001dc3ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d10f0;  1 drivers
v0x600001dc3c30_0 .net *"_ivl_6", 0 0, L_0x600001e52120;  1 drivers
v0x600001dc3cc0_0 .net "do_clear", 0 0, L_0x600000469f80;  1 drivers
v0x600001dc3d50_0 .net "load_weight", 0 0, L_0x600000469e30;  1 drivers
v0x600001dc3de0_0 .net "weight_in", 7 0, L_0x600001e521c0;  1 drivers
L_0x600001e52080 .concat [ 2 2 0 0], v0x600001dfc120_0, L_0x1500d10a8;
L_0x600001e52120 .cmp/eq 4, L_0x600001e52080, L_0x1500d10f0;
L_0x600001e52260 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d1138;
L_0x600001e52300 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d1180;
L_0x600001e523a0 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d11c8;
L_0x600001e51cc0 .cmp/eq 32, L_0x600001e523a0, L_0x1500d1210;
S_0x14ef5a4b0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef5cb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c400 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c440 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dc2910_0 .net *"_ivl_11", 0 0, L_0x600001e51fe0;  1 drivers
v0x600001dc29a0_0 .net *"_ivl_12", 15 0, L_0x600001e57f20;  1 drivers
v0x600001dc2a30_0 .net/s *"_ivl_4", 15 0, L_0x600001e51d60;  1 drivers
v0x600001dc2ac0_0 .net/s *"_ivl_6", 15 0, L_0x600001e51e00;  1 drivers
v0x600001dc2b50_0 .net/s "a_signed", 7 0, v0x600001dc2d00_0;  1 drivers
v0x600001dc2be0_0 .net "act_in", 7 0, v0x600001dc1710_0;  alias, 1 drivers
v0x600001dc2c70_0 .var "act_out", 7 0;
v0x600001dc2d00_0 .var "act_reg", 7 0;
v0x600001dc2d90_0 .net "clear_acc", 0 0, L_0x600000469f80;  alias, 1 drivers
v0x600001dc2e20_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dc2eb0_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001dc2f40_0 .net "load_weight", 0 0, L_0x600000469e30;  alias, 1 drivers
v0x600001dc2fd0_0 .net/s "product", 15 0, L_0x600001e51f40;  1 drivers
v0x600001dc3060_0 .net/s "product_ext", 31 0, L_0x600001e57de0;  1 drivers
v0x600001dc30f0_0 .net "psum_in", 31 0, v0x600001dddb90_0;  alias, 1 drivers
v0x600001dc3180_0 .var "psum_out", 31 0;
v0x600001dc3210_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dc32a0_0 .net/s "w_signed", 7 0, v0x600001dc33c0_0;  1 drivers
v0x600001dc3330_0 .net "weight_in", 7 0, L_0x600001e521c0;  alias, 1 drivers
v0x600001dc33c0_0 .var "weight_reg", 7 0;
L_0x600001e51d60 .extend/s 16, v0x600001dc2d00_0;
L_0x600001e51e00 .extend/s 16, v0x600001dc33c0_0;
L_0x600001e51f40 .arith/mult 16, L_0x600001e51d60, L_0x600001e51e00;
L_0x600001e51fe0 .part L_0x600001e51f40, 15, 1;
LS_0x600001e57f20_0_0 .concat [ 1 1 1 1], L_0x600001e51fe0, L_0x600001e51fe0, L_0x600001e51fe0, L_0x600001e51fe0;
LS_0x600001e57f20_0_4 .concat [ 1 1 1 1], L_0x600001e51fe0, L_0x600001e51fe0, L_0x600001e51fe0, L_0x600001e51fe0;
LS_0x600001e57f20_0_8 .concat [ 1 1 1 1], L_0x600001e51fe0, L_0x600001e51fe0, L_0x600001e51fe0, L_0x600001e51fe0;
LS_0x600001e57f20_0_12 .concat [ 1 1 1 1], L_0x600001e51fe0, L_0x600001e51fe0, L_0x600001e51fe0, L_0x600001e51fe0;
L_0x600001e57f20 .concat [ 4 4 4 4], LS_0x600001e57f20_0_0, LS_0x600001e57f20_0_4, LS_0x600001e57f20_0_8, LS_0x600001e57f20_0_12;
L_0x600001e57de0 .concat [ 16 16 0 0], L_0x600001e51f40, L_0x600001e57f20;
S_0x14ef57e60 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14ef68a90;
 .timescale 0 0;
P_0x60000350d480 .param/l "col" 1 10 214, +C4<011>;
L_0x60000046a0d0 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e57ca0, C4<1>, C4<1>;
L_0x60000046a140 .functor AND 1, L_0x600001e57c00, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x60000046a1b0 .functor OR 1, L_0x600001e57b60, L_0x60000046a140, C4<0>, C4<0>;
L_0x60000046a220 .functor AND 1, L_0x1500d24a0, L_0x60000046a1b0, C4<1>, C4<1>;
L_0x60000046a290 .functor AND 1, L_0x60000046a220, L_0x600001e57ac0, C4<1>, C4<1>;
v0x600001dc4a20_0 .net *"_ivl_0", 3 0, L_0x600001e57e80;  1 drivers
L_0x1500d12e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dc4ab0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d12e8;  1 drivers
v0x600001dc4b40_0 .net *"_ivl_13", 0 0, L_0x600001e57b60;  1 drivers
L_0x1500d1330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dc4bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d1330;  1 drivers
v0x600001dc4c60_0 .net *"_ivl_17", 0 0, L_0x600001e57c00;  1 drivers
v0x600001dc4cf0_0 .net *"_ivl_20", 0 0, L_0x60000046a140;  1 drivers
v0x600001dc4d80_0 .net *"_ivl_22", 0 0, L_0x60000046a1b0;  1 drivers
v0x600001dc4e10_0 .net *"_ivl_24", 0 0, L_0x60000046a220;  1 drivers
v0x600001dc4ea0_0 .net *"_ivl_25", 31 0, L_0x600001e57a20;  1 drivers
L_0x1500d1378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dc4f30_0 .net *"_ivl_28", 15 0, L_0x1500d1378;  1 drivers
L_0x1500d13c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dc4fc0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d13c0;  1 drivers
L_0x1500d1258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dc5050_0 .net *"_ivl_3", 1 0, L_0x1500d1258;  1 drivers
v0x600001dc50e0_0 .net *"_ivl_31", 0 0, L_0x600001e57ac0;  1 drivers
L_0x1500d12a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001dc5170_0 .net/2u *"_ivl_4", 3 0, L_0x1500d12a0;  1 drivers
v0x600001dc5200_0 .net *"_ivl_6", 0 0, L_0x600001e57ca0;  1 drivers
v0x600001dc5290_0 .net "do_clear", 0 0, L_0x60000046a290;  1 drivers
v0x600001dc5320_0 .net "load_weight", 0 0, L_0x60000046a0d0;  1 drivers
v0x600001dc53b0_0 .net "weight_in", 7 0, L_0x600001e57d40;  1 drivers
L_0x600001e57e80 .concat [ 2 2 0 0], v0x600001dfc120_0, L_0x1500d1258;
L_0x600001e57ca0 .cmp/eq 4, L_0x600001e57e80, L_0x1500d12a0;
L_0x600001e57b60 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d12e8;
L_0x600001e57c00 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d1330;
L_0x600001e57a20 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d1378;
L_0x600001e57ac0 .cmp/eq 32, L_0x600001e57a20, L_0x1500d13c0;
S_0x14f874b90 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef57e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c480 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c4c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dc3e70_0 .net *"_ivl_11", 0 0, L_0x600001e57840;  1 drivers
v0x600001dc3f00_0 .net *"_ivl_12", 15 0, L_0x600001e57660;  1 drivers
v0x600001dc4000_0 .net/s *"_ivl_4", 15 0, L_0x600001e578e0;  1 drivers
v0x600001dc4090_0 .net/s *"_ivl_6", 15 0, L_0x600001e57980;  1 drivers
v0x600001dc4120_0 .net/s "a_signed", 7 0, v0x600001dc42d0_0;  1 drivers
v0x600001dc41b0_0 .net "act_in", 7 0, v0x600001dc2c70_0;  alias, 1 drivers
v0x600001dc4240_0 .var "act_out", 7 0;
v0x600001dc42d0_0 .var "act_reg", 7 0;
v0x600001dc4360_0 .net "clear_acc", 0 0, L_0x60000046a290;  alias, 1 drivers
v0x600001dc43f0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dc4480_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001dc4510_0 .net "load_weight", 0 0, L_0x60000046a0d0;  alias, 1 drivers
v0x600001dc45a0_0 .net/s "product", 15 0, L_0x600001e577a0;  1 drivers
v0x600001dc4630_0 .net/s "product_ext", 31 0, L_0x600001e57700;  1 drivers
v0x600001dc46c0_0 .net "psum_in", 31 0, v0x600001ddf0f0_0;  alias, 1 drivers
v0x600001dc4750_0 .var "psum_out", 31 0;
v0x600001dc47e0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dc4870_0 .net/s "w_signed", 7 0, v0x600001dc4990_0;  1 drivers
v0x600001dc4900_0 .net "weight_in", 7 0, L_0x600001e57d40;  alias, 1 drivers
v0x600001dc4990_0 .var "weight_reg", 7 0;
L_0x600001e578e0 .extend/s 16, v0x600001dc42d0_0;
L_0x600001e57980 .extend/s 16, v0x600001dc4990_0;
L_0x600001e577a0 .arith/mult 16, L_0x600001e578e0, L_0x600001e57980;
L_0x600001e57840 .part L_0x600001e577a0, 15, 1;
LS_0x600001e57660_0_0 .concat [ 1 1 1 1], L_0x600001e57840, L_0x600001e57840, L_0x600001e57840, L_0x600001e57840;
LS_0x600001e57660_0_4 .concat [ 1 1 1 1], L_0x600001e57840, L_0x600001e57840, L_0x600001e57840, L_0x600001e57840;
LS_0x600001e57660_0_8 .concat [ 1 1 1 1], L_0x600001e57840, L_0x600001e57840, L_0x600001e57840, L_0x600001e57840;
LS_0x600001e57660_0_12 .concat [ 1 1 1 1], L_0x600001e57840, L_0x600001e57840, L_0x600001e57840, L_0x600001e57840;
L_0x600001e57660 .concat [ 4 4 4 4], LS_0x600001e57660_0_0, LS_0x600001e57660_0_4, LS_0x600001e57660_0_8, LS_0x600001e57660_0_12;
L_0x600001e57700 .concat [ 16 16 0 0], L_0x600001e577a0, L_0x600001e57660;
S_0x14f8274f0 .scope generate, "pe_row[2]" "pe_row[2]" 10 213, 10 213 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350d580 .param/l "row" 1 10 213, +C4<010>;
S_0x14f851350 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14f8274f0;
 .timescale 0 0;
P_0x60000350d600 .param/l "col" 1 10 214, +C4<00>;
L_0x60000046a3e0 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e573e0, C4<1>, C4<1>;
L_0x60000046a450 .functor AND 1, L_0x600001e56ee0, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x60000046a4c0 .functor OR 1, L_0x600001e575c0, L_0x60000046a450, C4<0>, C4<0>;
L_0x60000046a530 .functor AND 1, L_0x1500d24a0, L_0x60000046a4c0, C4<1>, C4<1>;
L_0x60000046a5a0 .functor AND 1, L_0x60000046a530, L_0x600001e57020, C4<1>, C4<1>;
v0x600001dc5f80_0 .net *"_ivl_0", 2 0, L_0x600001e57340;  1 drivers
L_0x1500d1498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dc6010_0 .net/2u *"_ivl_11", 2 0, L_0x1500d1498;  1 drivers
v0x600001dc60a0_0 .net *"_ivl_13", 0 0, L_0x600001e575c0;  1 drivers
L_0x1500d14e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dc6130_0 .net/2u *"_ivl_15", 2 0, L_0x1500d14e0;  1 drivers
v0x600001dc61c0_0 .net *"_ivl_17", 0 0, L_0x600001e56ee0;  1 drivers
v0x600001dc6250_0 .net *"_ivl_20", 0 0, L_0x60000046a450;  1 drivers
v0x600001dc62e0_0 .net *"_ivl_22", 0 0, L_0x60000046a4c0;  1 drivers
v0x600001dc6370_0 .net *"_ivl_24", 0 0, L_0x60000046a530;  1 drivers
v0x600001dc6400_0 .net *"_ivl_25", 31 0, L_0x600001e56f80;  1 drivers
L_0x1500d1528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dc6490_0 .net *"_ivl_28", 15 0, L_0x1500d1528;  1 drivers
L_0x1500d1570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dc6520_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1570;  1 drivers
L_0x1500d1408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001dc65b0_0 .net *"_ivl_3", 0 0, L_0x1500d1408;  1 drivers
v0x600001dc6640_0 .net *"_ivl_31", 0 0, L_0x600001e57020;  1 drivers
L_0x1500d1450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dc66d0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d1450;  1 drivers
v0x600001dc6760_0 .net *"_ivl_6", 0 0, L_0x600001e573e0;  1 drivers
v0x600001dc67f0_0 .net "do_clear", 0 0, L_0x60000046a5a0;  1 drivers
v0x600001dc6880_0 .net "load_weight", 0 0, L_0x60000046a3e0;  1 drivers
v0x600001dc6910_0 .net "weight_in", 7 0, L_0x600001e57520;  1 drivers
L_0x600001e57340 .concat [ 2 1 0 0], v0x600001dfc120_0, L_0x1500d1408;
L_0x600001e573e0 .cmp/eq 3, L_0x600001e57340, L_0x1500d1450;
L_0x600001e575c0 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d1498;
L_0x600001e56ee0 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d14e0;
L_0x600001e56f80 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d1528;
L_0x600001e57020 .cmp/eq 32, L_0x600001e56f80, L_0x1500d1570;
S_0x14f8270b0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14f851350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c500 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c540 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dc5440_0 .net *"_ivl_11", 0 0, L_0x600001e572a0;  1 drivers
v0x600001dc54d0_0 .net *"_ivl_12", 15 0, L_0x600001e561c0;  1 drivers
v0x600001dc5560_0 .net/s *"_ivl_4", 15 0, L_0x600001e570c0;  1 drivers
v0x600001dc55f0_0 .net/s *"_ivl_6", 15 0, L_0x600001e57160;  1 drivers
v0x600001dc5680_0 .net/s "a_signed", 7 0, v0x600001dc5830_0;  1 drivers
v0x600001dc5710_0 .net "act_in", 7 0, L_0x600000468a80;  alias, 1 drivers
v0x600001dc57a0_0 .var "act_out", 7 0;
v0x600001dc5830_0 .var "act_reg", 7 0;
v0x600001dc58c0_0 .net "clear_acc", 0 0, L_0x60000046a5a0;  alias, 1 drivers
v0x600001dc5950_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dc59e0_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001dc5a70_0 .net "load_weight", 0 0, L_0x60000046a3e0;  alias, 1 drivers
v0x600001dc5b00_0 .net/s "product", 15 0, L_0x600001e57200;  1 drivers
v0x600001dc5b90_0 .net/s "product_ext", 31 0, L_0x600001e56080;  1 drivers
v0x600001dc5c20_0 .net "psum_in", 31 0, v0x600001dc06c0_0;  alias, 1 drivers
v0x600001dc5cb0_0 .var "psum_out", 31 0;
v0x600001dc5d40_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dc5dd0_0 .net/s "w_signed", 7 0, v0x600001dc5ef0_0;  1 drivers
v0x600001dc5e60_0 .net "weight_in", 7 0, L_0x600001e57520;  alias, 1 drivers
v0x600001dc5ef0_0 .var "weight_reg", 7 0;
L_0x600001e570c0 .extend/s 16, v0x600001dc5830_0;
L_0x600001e57160 .extend/s 16, v0x600001dc5ef0_0;
L_0x600001e57200 .arith/mult 16, L_0x600001e570c0, L_0x600001e57160;
L_0x600001e572a0 .part L_0x600001e57200, 15, 1;
LS_0x600001e561c0_0_0 .concat [ 1 1 1 1], L_0x600001e572a0, L_0x600001e572a0, L_0x600001e572a0, L_0x600001e572a0;
LS_0x600001e561c0_0_4 .concat [ 1 1 1 1], L_0x600001e572a0, L_0x600001e572a0, L_0x600001e572a0, L_0x600001e572a0;
LS_0x600001e561c0_0_8 .concat [ 1 1 1 1], L_0x600001e572a0, L_0x600001e572a0, L_0x600001e572a0, L_0x600001e572a0;
LS_0x600001e561c0_0_12 .concat [ 1 1 1 1], L_0x600001e572a0, L_0x600001e572a0, L_0x600001e572a0, L_0x600001e572a0;
L_0x600001e561c0 .concat [ 4 4 4 4], LS_0x600001e561c0_0_0, LS_0x600001e561c0_0_4, LS_0x600001e561c0_0_8, LS_0x600001e561c0_0_12;
L_0x600001e56080 .concat [ 16 16 0 0], L_0x600001e57200, L_0x600001e561c0;
S_0x14f826c70 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14f8274f0;
 .timescale 0 0;
P_0x60000350d700 .param/l "col" 1 10 214, +C4<01>;
L_0x60000046a6f0 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e564e0, C4<1>, C4<1>;
L_0x60000046a760 .functor AND 1, L_0x600001e55b80, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x60000046a7d0 .functor OR 1, L_0x600001e563a0, L_0x60000046a760, C4<0>, C4<0>;
L_0x60000046a840 .functor AND 1, L_0x1500d24a0, L_0x60000046a7d0, C4<1>, C4<1>;
L_0x60000046a8b0 .functor AND 1, L_0x60000046a840, L_0x600001e55860, C4<1>, C4<1>;
v0x600001dc74e0_0 .net *"_ivl_0", 2 0, L_0x600001e55e00;  1 drivers
L_0x1500d1648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dc7570_0 .net/2u *"_ivl_11", 2 0, L_0x1500d1648;  1 drivers
v0x600001dc7600_0 .net *"_ivl_13", 0 0, L_0x600001e563a0;  1 drivers
L_0x1500d1690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dc7690_0 .net/2u *"_ivl_15", 2 0, L_0x1500d1690;  1 drivers
v0x600001dc7720_0 .net *"_ivl_17", 0 0, L_0x600001e55b80;  1 drivers
v0x600001dc77b0_0 .net *"_ivl_20", 0 0, L_0x60000046a760;  1 drivers
v0x600001dc7840_0 .net *"_ivl_22", 0 0, L_0x60000046a7d0;  1 drivers
v0x600001dc78d0_0 .net *"_ivl_24", 0 0, L_0x60000046a840;  1 drivers
v0x600001dc7960_0 .net *"_ivl_25", 31 0, L_0x600001e56260;  1 drivers
L_0x1500d16d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dc79f0_0 .net *"_ivl_28", 15 0, L_0x1500d16d8;  1 drivers
L_0x1500d1720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dc7a80_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1720;  1 drivers
L_0x1500d15b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001dc7b10_0 .net *"_ivl_3", 0 0, L_0x1500d15b8;  1 drivers
v0x600001dc7ba0_0 .net *"_ivl_31", 0 0, L_0x600001e55860;  1 drivers
L_0x1500d1600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001dc7c30_0 .net/2u *"_ivl_4", 2 0, L_0x1500d1600;  1 drivers
v0x600001dc7cc0_0 .net *"_ivl_6", 0 0, L_0x600001e564e0;  1 drivers
v0x600001dc7d50_0 .net "do_clear", 0 0, L_0x60000046a8b0;  1 drivers
v0x600001dc7de0_0 .net "load_weight", 0 0, L_0x60000046a6f0;  1 drivers
v0x600001dc7e70_0 .net "weight_in", 7 0, L_0x600001e55cc0;  1 drivers
L_0x600001e55e00 .concat [ 2 1 0 0], v0x600001dfc120_0, L_0x1500d15b8;
L_0x600001e564e0 .cmp/eq 3, L_0x600001e55e00, L_0x1500d1600;
L_0x600001e563a0 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d1648;
L_0x600001e55b80 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d1690;
L_0x600001e56260 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d16d8;
L_0x600001e55860 .cmp/eq 32, L_0x600001e56260, L_0x1500d1720;
S_0x14f84cb00 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14f826c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c580 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c5c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dc69a0_0 .net *"_ivl_11", 0 0, L_0x600001e559a0;  1 drivers
v0x600001dc6a30_0 .net *"_ivl_12", 15 0, L_0x600001e55ea0;  1 drivers
v0x600001dc6ac0_0 .net/s *"_ivl_4", 15 0, L_0x600001e56120;  1 drivers
v0x600001dc6b50_0 .net/s *"_ivl_6", 15 0, L_0x600001e55900;  1 drivers
v0x600001dc6be0_0 .net/s "a_signed", 7 0, v0x600001dc6d90_0;  1 drivers
v0x600001dc6c70_0 .net "act_in", 7 0, v0x600001dc57a0_0;  alias, 1 drivers
v0x600001dc6d00_0 .var "act_out", 7 0;
v0x600001dc6d90_0 .var "act_reg", 7 0;
v0x600001dc6e20_0 .net "clear_acc", 0 0, L_0x60000046a8b0;  alias, 1 drivers
v0x600001dc6eb0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dc6f40_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001dc6fd0_0 .net "load_weight", 0 0, L_0x60000046a6f0;  alias, 1 drivers
v0x600001dc7060_0 .net/s "product", 15 0, L_0x600001e55fe0;  1 drivers
v0x600001dc70f0_0 .net/s "product_ext", 31 0, L_0x600001e55a40;  1 drivers
v0x600001dc7180_0 .net "psum_in", 31 0, v0x600001dc1c20_0;  alias, 1 drivers
v0x600001dc7210_0 .var "psum_out", 31 0;
v0x600001dc72a0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dc7330_0 .net/s "w_signed", 7 0, v0x600001dc7450_0;  1 drivers
v0x600001dc73c0_0 .net "weight_in", 7 0, L_0x600001e55cc0;  alias, 1 drivers
v0x600001dc7450_0 .var "weight_reg", 7 0;
L_0x600001e56120 .extend/s 16, v0x600001dc6d90_0;
L_0x600001e55900 .extend/s 16, v0x600001dc7450_0;
L_0x600001e55fe0 .arith/mult 16, L_0x600001e56120, L_0x600001e55900;
L_0x600001e559a0 .part L_0x600001e55fe0, 15, 1;
LS_0x600001e55ea0_0_0 .concat [ 1 1 1 1], L_0x600001e559a0, L_0x600001e559a0, L_0x600001e559a0, L_0x600001e559a0;
LS_0x600001e55ea0_0_4 .concat [ 1 1 1 1], L_0x600001e559a0, L_0x600001e559a0, L_0x600001e559a0, L_0x600001e559a0;
LS_0x600001e55ea0_0_8 .concat [ 1 1 1 1], L_0x600001e559a0, L_0x600001e559a0, L_0x600001e559a0, L_0x600001e559a0;
LS_0x600001e55ea0_0_12 .concat [ 1 1 1 1], L_0x600001e559a0, L_0x600001e559a0, L_0x600001e559a0, L_0x600001e559a0;
L_0x600001e55ea0 .concat [ 4 4 4 4], LS_0x600001e55ea0_0_0, LS_0x600001e55ea0_0_4, LS_0x600001e55ea0_0_8, LS_0x600001e55ea0_0_12;
L_0x600001e55a40 .concat [ 16 16 0 0], L_0x600001e55fe0, L_0x600001e55ea0;
S_0x14f84a4b0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14f8274f0;
 .timescale 0 0;
P_0x60000350d800 .param/l "col" 1 10 214, +C4<010>;
L_0x60000046aa00 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e55ae0, C4<1>, C4<1>;
L_0x60000046aa70 .functor AND 1, L_0x600001e555e0, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x60000046aae0 .functor OR 1, L_0x600001e557c0, L_0x60000046aa70, C4<0>, C4<0>;
L_0x60000046ab50 .functor AND 1, L_0x1500d24a0, L_0x60000046aae0, C4<1>, C4<1>;
L_0x60000046abc0 .functor AND 1, L_0x60000046ab50, L_0x600001e554a0, C4<1>, C4<1>;
v0x600001dc8ab0_0 .net *"_ivl_0", 3 0, L_0x600001e55d60;  1 drivers
L_0x1500d17f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dc8b40_0 .net/2u *"_ivl_11", 2 0, L_0x1500d17f8;  1 drivers
v0x600001dc8bd0_0 .net *"_ivl_13", 0 0, L_0x600001e557c0;  1 drivers
L_0x1500d1840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dc8c60_0 .net/2u *"_ivl_15", 2 0, L_0x1500d1840;  1 drivers
v0x600001dc8cf0_0 .net *"_ivl_17", 0 0, L_0x600001e555e0;  1 drivers
v0x600001dc8d80_0 .net *"_ivl_20", 0 0, L_0x60000046aa70;  1 drivers
v0x600001dc8e10_0 .net *"_ivl_22", 0 0, L_0x60000046aae0;  1 drivers
v0x600001dc8ea0_0 .net *"_ivl_24", 0 0, L_0x60000046ab50;  1 drivers
v0x600001dc8f30_0 .net *"_ivl_25", 31 0, L_0x600001e55680;  1 drivers
L_0x1500d1888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dc8fc0_0 .net *"_ivl_28", 15 0, L_0x1500d1888;  1 drivers
L_0x1500d18d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dc9050_0 .net/2u *"_ivl_29", 31 0, L_0x1500d18d0;  1 drivers
L_0x1500d1768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dc90e0_0 .net *"_ivl_3", 1 0, L_0x1500d1768;  1 drivers
v0x600001dc9170_0 .net *"_ivl_31", 0 0, L_0x600001e554a0;  1 drivers
L_0x1500d17b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001dc9200_0 .net/2u *"_ivl_4", 3 0, L_0x1500d17b0;  1 drivers
v0x600001dc9290_0 .net *"_ivl_6", 0 0, L_0x600001e55ae0;  1 drivers
v0x600001dc9320_0 .net "do_clear", 0 0, L_0x60000046abc0;  1 drivers
v0x600001dc93b0_0 .net "load_weight", 0 0, L_0x60000046aa00;  1 drivers
v0x600001dc9440_0 .net "weight_in", 7 0, L_0x600001e55c20;  1 drivers
L_0x600001e55d60 .concat [ 2 2 0 0], v0x600001dfc120_0, L_0x1500d1768;
L_0x600001e55ae0 .cmp/eq 4, L_0x600001e55d60, L_0x1500d17b0;
L_0x600001e557c0 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d17f8;
L_0x600001e555e0 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d1840;
L_0x600001e55680 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d1888;
L_0x600001e554a0 .cmp/eq 32, L_0x600001e55680, L_0x1500d18d0;
S_0x14f847e60 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14f84a4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c180 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c1c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dc7f00_0 .net *"_ivl_11", 0 0, L_0x600001e55220;  1 drivers
v0x600001dc8000_0 .net *"_ivl_12", 15 0, L_0x600001e552c0;  1 drivers
v0x600001dc8090_0 .net/s *"_ivl_4", 15 0, L_0x600001e55540;  1 drivers
v0x600001dc8120_0 .net/s *"_ivl_6", 15 0, L_0x600001e55360;  1 drivers
v0x600001dc81b0_0 .net/s "a_signed", 7 0, v0x600001dc8360_0;  1 drivers
v0x600001dc8240_0 .net "act_in", 7 0, v0x600001dc6d00_0;  alias, 1 drivers
v0x600001dc82d0_0 .var "act_out", 7 0;
v0x600001dc8360_0 .var "act_reg", 7 0;
v0x600001dc83f0_0 .net "clear_acc", 0 0, L_0x60000046abc0;  alias, 1 drivers
v0x600001dc8480_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dc8510_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001dc85a0_0 .net "load_weight", 0 0, L_0x60000046aa00;  alias, 1 drivers
v0x600001dc8630_0 .net/s "product", 15 0, L_0x600001e55400;  1 drivers
v0x600001dc86c0_0 .net/s "product_ext", 31 0, L_0x600001e550e0;  1 drivers
v0x600001dc8750_0 .net "psum_in", 31 0, v0x600001dc3180_0;  alias, 1 drivers
v0x600001dc87e0_0 .var "psum_out", 31 0;
v0x600001dc8870_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dc8900_0 .net/s "w_signed", 7 0, v0x600001dc8a20_0;  1 drivers
v0x600001dc8990_0 .net "weight_in", 7 0, L_0x600001e55c20;  alias, 1 drivers
v0x600001dc8a20_0 .var "weight_reg", 7 0;
L_0x600001e55540 .extend/s 16, v0x600001dc8360_0;
L_0x600001e55360 .extend/s 16, v0x600001dc8a20_0;
L_0x600001e55400 .arith/mult 16, L_0x600001e55540, L_0x600001e55360;
L_0x600001e55220 .part L_0x600001e55400, 15, 1;
LS_0x600001e552c0_0_0 .concat [ 1 1 1 1], L_0x600001e55220, L_0x600001e55220, L_0x600001e55220, L_0x600001e55220;
LS_0x600001e552c0_0_4 .concat [ 1 1 1 1], L_0x600001e55220, L_0x600001e55220, L_0x600001e55220, L_0x600001e55220;
LS_0x600001e552c0_0_8 .concat [ 1 1 1 1], L_0x600001e55220, L_0x600001e55220, L_0x600001e55220, L_0x600001e55220;
LS_0x600001e552c0_0_12 .concat [ 1 1 1 1], L_0x600001e55220, L_0x600001e55220, L_0x600001e55220, L_0x600001e55220;
L_0x600001e552c0 .concat [ 4 4 4 4], LS_0x600001e552c0_0_0, LS_0x600001e552c0_0_4, LS_0x600001e552c0_0_8, LS_0x600001e552c0_0_12;
L_0x600001e550e0 .concat [ 16 16 0 0], L_0x600001e55400, L_0x600001e552c0;
S_0x14f845810 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14f8274f0;
 .timescale 0 0;
P_0x60000350d900 .param/l "col" 1 10 214, +C4<011>;
L_0x60000046ad10 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e54fa0, C4<1>, C4<1>;
L_0x60000046ad80 .functor AND 1, L_0x600001e56bc0, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x60000046adf0 .functor OR 1, L_0x600001e56da0, L_0x60000046ad80, C4<0>, C4<0>;
L_0x60000046ae60 .functor AND 1, L_0x1500d24a0, L_0x60000046adf0, C4<1>, C4<1>;
L_0x60000046aed0 .functor AND 1, L_0x60000046ae60, L_0x600001e56a80, C4<1>, C4<1>;
v0x600001dca010_0 .net *"_ivl_0", 3 0, L_0x600001e55180;  1 drivers
L_0x1500d19a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dca0a0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d19a8;  1 drivers
v0x600001dca130_0 .net *"_ivl_13", 0 0, L_0x600001e56da0;  1 drivers
L_0x1500d19f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dca1c0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d19f0;  1 drivers
v0x600001dca250_0 .net *"_ivl_17", 0 0, L_0x600001e56bc0;  1 drivers
v0x600001dca2e0_0 .net *"_ivl_20", 0 0, L_0x60000046ad80;  1 drivers
v0x600001dca370_0 .net *"_ivl_22", 0 0, L_0x60000046adf0;  1 drivers
v0x600001dca400_0 .net *"_ivl_24", 0 0, L_0x60000046ae60;  1 drivers
v0x600001dca490_0 .net *"_ivl_25", 31 0, L_0x600001e56b20;  1 drivers
L_0x1500d1a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dca520_0 .net *"_ivl_28", 15 0, L_0x1500d1a38;  1 drivers
L_0x1500d1a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dca5b0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1a80;  1 drivers
L_0x1500d1918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dca640_0 .net *"_ivl_3", 1 0, L_0x1500d1918;  1 drivers
v0x600001dca6d0_0 .net *"_ivl_31", 0 0, L_0x600001e56a80;  1 drivers
L_0x1500d1960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001dca760_0 .net/2u *"_ivl_4", 3 0, L_0x1500d1960;  1 drivers
v0x600001dca7f0_0 .net *"_ivl_6", 0 0, L_0x600001e54fa0;  1 drivers
v0x600001dca880_0 .net "do_clear", 0 0, L_0x60000046aed0;  1 drivers
v0x600001dca910_0 .net "load_weight", 0 0, L_0x60000046ad10;  1 drivers
v0x600001dca9a0_0 .net "weight_in", 7 0, L_0x600001e55040;  1 drivers
L_0x600001e55180 .concat [ 2 2 0 0], v0x600001dfc120_0, L_0x1500d1918;
L_0x600001e54fa0 .cmp/eq 4, L_0x600001e55180, L_0x1500d1960;
L_0x600001e56da0 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d19a8;
L_0x600001e56bc0 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d19f0;
L_0x600001e56b20 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d1a38;
L_0x600001e56a80 .cmp/eq 32, L_0x600001e56b20, L_0x1500d1a80;
S_0x14f8431c0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14f845810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c600 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c640 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dc94d0_0 .net *"_ivl_11", 0 0, L_0x600001e54780;  1 drivers
v0x600001dc9560_0 .net *"_ivl_12", 15 0, L_0x600001e54820;  1 drivers
v0x600001dc95f0_0 .net/s *"_ivl_4", 15 0, L_0x600001e569e0;  1 drivers
v0x600001dc9680_0 .net/s *"_ivl_6", 15 0, L_0x600001e54c80;  1 drivers
v0x600001dc9710_0 .net/s "a_signed", 7 0, v0x600001dc98c0_0;  1 drivers
v0x600001dc97a0_0 .net "act_in", 7 0, v0x600001dc82d0_0;  alias, 1 drivers
v0x600001dc9830_0 .var "act_out", 7 0;
v0x600001dc98c0_0 .var "act_reg", 7 0;
v0x600001dc9950_0 .net "clear_acc", 0 0, L_0x60000046aed0;  alias, 1 drivers
v0x600001dc99e0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dc9a70_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001dc9b00_0 .net "load_weight", 0 0, L_0x60000046ad10;  alias, 1 drivers
v0x600001dc9b90_0 .net/s "product", 15 0, L_0x600001e54d20;  1 drivers
v0x600001dc9c20_0 .net/s "product_ext", 31 0, L_0x600001e54640;  1 drivers
v0x600001dc9cb0_0 .net "psum_in", 31 0, v0x600001dc4750_0;  alias, 1 drivers
v0x600001dc9d40_0 .var "psum_out", 31 0;
v0x600001dc9dd0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dc9e60_0 .net/s "w_signed", 7 0, v0x600001dc9f80_0;  1 drivers
v0x600001dc9ef0_0 .net "weight_in", 7 0, L_0x600001e55040;  alias, 1 drivers
v0x600001dc9f80_0 .var "weight_reg", 7 0;
L_0x600001e569e0 .extend/s 16, v0x600001dc98c0_0;
L_0x600001e54c80 .extend/s 16, v0x600001dc9f80_0;
L_0x600001e54d20 .arith/mult 16, L_0x600001e569e0, L_0x600001e54c80;
L_0x600001e54780 .part L_0x600001e54d20, 15, 1;
LS_0x600001e54820_0_0 .concat [ 1 1 1 1], L_0x600001e54780, L_0x600001e54780, L_0x600001e54780, L_0x600001e54780;
LS_0x600001e54820_0_4 .concat [ 1 1 1 1], L_0x600001e54780, L_0x600001e54780, L_0x600001e54780, L_0x600001e54780;
LS_0x600001e54820_0_8 .concat [ 1 1 1 1], L_0x600001e54780, L_0x600001e54780, L_0x600001e54780, L_0x600001e54780;
LS_0x600001e54820_0_12 .concat [ 1 1 1 1], L_0x600001e54780, L_0x600001e54780, L_0x600001e54780, L_0x600001e54780;
L_0x600001e54820 .concat [ 4 4 4 4], LS_0x600001e54820_0_0, LS_0x600001e54820_0_4, LS_0x600001e54820_0_8, LS_0x600001e54820_0_12;
L_0x600001e54640 .concat [ 16 16 0 0], L_0x600001e54d20, L_0x600001e54820;
S_0x14f840b70 .scope generate, "pe_row[3]" "pe_row[3]" 10 213, 10 213 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350da00 .param/l "row" 1 10 213, +C4<011>;
S_0x14f83e520 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14f840b70;
 .timescale 0 0;
P_0x60000350da80 .param/l "col" 1 10 214, +C4<00>;
L_0x60000046b020 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e54500, C4<1>, C4<1>;
L_0x60000046b090 .functor AND 1, L_0x600001e543c0, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x60000046b100 .functor OR 1, L_0x600001e55720, L_0x60000046b090, C4<0>, C4<0>;
L_0x60000046b170 .functor AND 1, L_0x1500d24a0, L_0x60000046b100, C4<1>, C4<1>;
L_0x60000046b1e0 .functor AND 1, L_0x60000046b170, L_0x600001e54280, C4<1>, C4<1>;
v0x600001dcb570_0 .net *"_ivl_0", 2 0, L_0x600001e546e0;  1 drivers
L_0x1500d1b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dcb600_0 .net/2u *"_ivl_11", 2 0, L_0x1500d1b58;  1 drivers
v0x600001dcb690_0 .net *"_ivl_13", 0 0, L_0x600001e55720;  1 drivers
L_0x1500d1ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dcb720_0 .net/2u *"_ivl_15", 2 0, L_0x1500d1ba0;  1 drivers
v0x600001dcb7b0_0 .net *"_ivl_17", 0 0, L_0x600001e543c0;  1 drivers
v0x600001dcb840_0 .net *"_ivl_20", 0 0, L_0x60000046b090;  1 drivers
v0x600001dcb8d0_0 .net *"_ivl_22", 0 0, L_0x60000046b100;  1 drivers
v0x600001dcb960_0 .net *"_ivl_24", 0 0, L_0x60000046b170;  1 drivers
v0x600001dcb9f0_0 .net *"_ivl_25", 31 0, L_0x600001e54460;  1 drivers
L_0x1500d1be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dcba80_0 .net *"_ivl_28", 15 0, L_0x1500d1be8;  1 drivers
L_0x1500d1c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dcbb10_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1c30;  1 drivers
L_0x1500d1ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001dcbba0_0 .net *"_ivl_3", 0 0, L_0x1500d1ac8;  1 drivers
v0x600001dcbc30_0 .net *"_ivl_31", 0 0, L_0x600001e54280;  1 drivers
L_0x1500d1b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dcbcc0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d1b10;  1 drivers
v0x600001dcbd50_0 .net *"_ivl_6", 0 0, L_0x600001e54500;  1 drivers
v0x600001dcbde0_0 .net "do_clear", 0 0, L_0x60000046b1e0;  1 drivers
v0x600001dcbe70_0 .net "load_weight", 0 0, L_0x60000046b020;  1 drivers
v0x600001dcbf00_0 .net "weight_in", 7 0, L_0x600001e545a0;  1 drivers
L_0x600001e546e0 .concat [ 2 1 0 0], v0x600001dfc120_0, L_0x1500d1ac8;
L_0x600001e54500 .cmp/eq 3, L_0x600001e546e0, L_0x1500d1b10;
L_0x600001e55720 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d1b58;
L_0x600001e543c0 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d1ba0;
L_0x600001e54460 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d1be8;
L_0x600001e54280 .cmp/eq 32, L_0x600001e54460, L_0x1500d1c30;
S_0x14f83bed0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14f83e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c680 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c6c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dcaa30_0 .net *"_ivl_11", 0 0, L_0x600001e54000;  1 drivers
v0x600001dcaac0_0 .net *"_ivl_12", 15 0, L_0x600001e540a0;  1 drivers
v0x600001dcab50_0 .net/s *"_ivl_4", 15 0, L_0x600001e54320;  1 drivers
v0x600001dcabe0_0 .net/s *"_ivl_6", 15 0, L_0x600001e54140;  1 drivers
v0x600001dcac70_0 .net/s "a_signed", 7 0, v0x600001dcae20_0;  1 drivers
v0x600001dcad00_0 .net "act_in", 7 0, L_0x600000468af0;  alias, 1 drivers
v0x600001dcad90_0 .var "act_out", 7 0;
v0x600001dcae20_0 .var "act_reg", 7 0;
v0x600001dcaeb0_0 .net "clear_acc", 0 0, L_0x60000046b1e0;  alias, 1 drivers
v0x600001dcaf40_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dcafd0_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001dcb060_0 .net "load_weight", 0 0, L_0x60000046b020;  alias, 1 drivers
v0x600001dcb0f0_0 .net/s "product", 15 0, L_0x600001e541e0;  1 drivers
v0x600001dcb180_0 .net/s "product_ext", 31 0, L_0x600001e54b40;  1 drivers
v0x600001dcb210_0 .net "psum_in", 31 0, v0x600001dc5cb0_0;  alias, 1 drivers
v0x600001dcb2a0_0 .var "psum_out", 31 0;
v0x600001dcb330_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dcb3c0_0 .net/s "w_signed", 7 0, v0x600001dcb4e0_0;  1 drivers
v0x600001dcb450_0 .net "weight_in", 7 0, L_0x600001e545a0;  alias, 1 drivers
v0x600001dcb4e0_0 .var "weight_reg", 7 0;
L_0x600001e54320 .extend/s 16, v0x600001dcae20_0;
L_0x600001e54140 .extend/s 16, v0x600001dcb4e0_0;
L_0x600001e541e0 .arith/mult 16, L_0x600001e54320, L_0x600001e54140;
L_0x600001e54000 .part L_0x600001e541e0, 15, 1;
LS_0x600001e540a0_0_0 .concat [ 1 1 1 1], L_0x600001e54000, L_0x600001e54000, L_0x600001e54000, L_0x600001e54000;
LS_0x600001e540a0_0_4 .concat [ 1 1 1 1], L_0x600001e54000, L_0x600001e54000, L_0x600001e54000, L_0x600001e54000;
LS_0x600001e540a0_0_8 .concat [ 1 1 1 1], L_0x600001e54000, L_0x600001e54000, L_0x600001e54000, L_0x600001e54000;
LS_0x600001e540a0_0_12 .concat [ 1 1 1 1], L_0x600001e54000, L_0x600001e54000, L_0x600001e54000, L_0x600001e54000;
L_0x600001e540a0 .concat [ 4 4 4 4], LS_0x600001e540a0_0_0, LS_0x600001e540a0_0_4, LS_0x600001e540a0_0_8, LS_0x600001e540a0_0_12;
L_0x600001e54b40 .concat [ 16 16 0 0], L_0x600001e541e0, L_0x600001e540a0;
S_0x14f834be0 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14f840b70;
 .timescale 0 0;
P_0x60000350db80 .param/l "col" 1 10 214, +C4<01>;
L_0x60000046b330 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e54a00, C4<1>, C4<1>;
L_0x60000046b3a0 .functor AND 1, L_0x600001e54960, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x60000046b410 .functor OR 1, L_0x600001e548c0, L_0x60000046b3a0, C4<0>, C4<0>;
L_0x60000046b480 .functor AND 1, L_0x1500d24a0, L_0x60000046b410, C4<1>, C4<1>;
L_0x60000046b4f0 .functor AND 1, L_0x60000046b480, L_0x600001e56940, C4<1>, C4<1>;
v0x600001dccb40_0 .net *"_ivl_0", 2 0, L_0x600001e54be0;  1 drivers
L_0x1500d1d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dccbd0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d1d08;  1 drivers
v0x600001dccc60_0 .net *"_ivl_13", 0 0, L_0x600001e548c0;  1 drivers
L_0x1500d1d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dcccf0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d1d50;  1 drivers
v0x600001dccd80_0 .net *"_ivl_17", 0 0, L_0x600001e54960;  1 drivers
v0x600001dcce10_0 .net *"_ivl_20", 0 0, L_0x60000046b3a0;  1 drivers
v0x600001dccea0_0 .net *"_ivl_22", 0 0, L_0x60000046b410;  1 drivers
v0x600001dccf30_0 .net *"_ivl_24", 0 0, L_0x60000046b480;  1 drivers
v0x600001dccfc0_0 .net *"_ivl_25", 31 0, L_0x600001e568a0;  1 drivers
L_0x1500d1d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dcd050_0 .net *"_ivl_28", 15 0, L_0x1500d1d98;  1 drivers
L_0x1500d1de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dcd0e0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1de0;  1 drivers
L_0x1500d1c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001dcd170_0 .net *"_ivl_3", 0 0, L_0x1500d1c78;  1 drivers
v0x600001dcd200_0 .net *"_ivl_31", 0 0, L_0x600001e56940;  1 drivers
L_0x1500d1cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001dcd290_0 .net/2u *"_ivl_4", 2 0, L_0x1500d1cc0;  1 drivers
v0x600001dcd320_0 .net *"_ivl_6", 0 0, L_0x600001e54a00;  1 drivers
v0x600001dcd3b0_0 .net "do_clear", 0 0, L_0x60000046b4f0;  1 drivers
v0x600001dcd440_0 .net "load_weight", 0 0, L_0x60000046b330;  1 drivers
v0x600001dcd4d0_0 .net "weight_in", 7 0, L_0x600001e54aa0;  1 drivers
L_0x600001e54be0 .concat [ 2 1 0 0], v0x600001dfc120_0, L_0x1500d1c78;
L_0x600001e54a00 .cmp/eq 3, L_0x600001e54be0, L_0x1500d1cc0;
L_0x600001e548c0 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d1d08;
L_0x600001e54960 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d1d50;
L_0x600001e568a0 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d1d98;
L_0x600001e56940 .cmp/eq 32, L_0x600001e568a0, L_0x1500d1de0;
S_0x14f832590 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14f834be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c700 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c740 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dcc000_0 .net *"_ivl_11", 0 0, L_0x600001e5bde0;  1 drivers
v0x600001dcc090_0 .net *"_ivl_12", 15 0, L_0x600001e5ba20;  1 drivers
v0x600001dcc120_0 .net/s *"_ivl_4", 15 0, L_0x600001e5be80;  1 drivers
v0x600001dcc1b0_0 .net/s *"_ivl_6", 15 0, L_0x600001e5bf20;  1 drivers
v0x600001dcc240_0 .net/s "a_signed", 7 0, v0x600001dcc3f0_0;  1 drivers
v0x600001dcc2d0_0 .net "act_in", 7 0, v0x600001dcad90_0;  alias, 1 drivers
v0x600001dcc360_0 .var "act_out", 7 0;
v0x600001dcc3f0_0 .var "act_reg", 7 0;
v0x600001dcc480_0 .net "clear_acc", 0 0, L_0x60000046b4f0;  alias, 1 drivers
v0x600001dcc510_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dcc5a0_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001dcc630_0 .net "load_weight", 0 0, L_0x60000046b330;  alias, 1 drivers
v0x600001dcc6c0_0 .net/s "product", 15 0, L_0x600001e5bd40;  1 drivers
v0x600001dcc750_0 .net/s "product_ext", 31 0, L_0x600001e5bac0;  1 drivers
v0x600001dcc7e0_0 .net "psum_in", 31 0, v0x600001dc7210_0;  alias, 1 drivers
v0x600001dcc870_0 .var "psum_out", 31 0;
v0x600001dcc900_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dcc990_0 .net/s "w_signed", 7 0, v0x600001dccab0_0;  1 drivers
v0x600001dcca20_0 .net "weight_in", 7 0, L_0x600001e54aa0;  alias, 1 drivers
v0x600001dccab0_0 .var "weight_reg", 7 0;
L_0x600001e5be80 .extend/s 16, v0x600001dcc3f0_0;
L_0x600001e5bf20 .extend/s 16, v0x600001dccab0_0;
L_0x600001e5bd40 .arith/mult 16, L_0x600001e5be80, L_0x600001e5bf20;
L_0x600001e5bde0 .part L_0x600001e5bd40, 15, 1;
LS_0x600001e5ba20_0_0 .concat [ 1 1 1 1], L_0x600001e5bde0, L_0x600001e5bde0, L_0x600001e5bde0, L_0x600001e5bde0;
LS_0x600001e5ba20_0_4 .concat [ 1 1 1 1], L_0x600001e5bde0, L_0x600001e5bde0, L_0x600001e5bde0, L_0x600001e5bde0;
LS_0x600001e5ba20_0_8 .concat [ 1 1 1 1], L_0x600001e5bde0, L_0x600001e5bde0, L_0x600001e5bde0, L_0x600001e5bde0;
LS_0x600001e5ba20_0_12 .concat [ 1 1 1 1], L_0x600001e5bde0, L_0x600001e5bde0, L_0x600001e5bde0, L_0x600001e5bde0;
L_0x600001e5ba20 .concat [ 4 4 4 4], LS_0x600001e5ba20_0_0, LS_0x600001e5ba20_0_4, LS_0x600001e5ba20_0_8, LS_0x600001e5ba20_0_12;
L_0x600001e5bac0 .concat [ 16 16 0 0], L_0x600001e5bd40, L_0x600001e5ba20;
S_0x14f82ff40 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14f840b70;
 .timescale 0 0;
P_0x60000350dc80 .param/l "col" 1 10 214, +C4<010>;
L_0x60000046b640 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e5bca0, C4<1>, C4<1>;
L_0x60000046b6b0 .functor AND 1, L_0x600001e5b700, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x60000046b720 .functor OR 1, L_0x600001e5b660, L_0x60000046b6b0, C4<0>, C4<0>;
L_0x60000046b790 .functor AND 1, L_0x1500d24a0, L_0x60000046b720, C4<1>, C4<1>;
L_0x60000046b800 .functor AND 1, L_0x60000046b790, L_0x600001e5b840, C4<1>, C4<1>;
v0x600001dce0a0_0 .net *"_ivl_0", 3 0, L_0x600001e5bc00;  1 drivers
L_0x1500d1eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dce130_0 .net/2u *"_ivl_11", 2 0, L_0x1500d1eb8;  1 drivers
v0x600001dce1c0_0 .net *"_ivl_13", 0 0, L_0x600001e5b660;  1 drivers
L_0x1500d1f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dce250_0 .net/2u *"_ivl_15", 2 0, L_0x1500d1f00;  1 drivers
v0x600001dce2e0_0 .net *"_ivl_17", 0 0, L_0x600001e5b700;  1 drivers
v0x600001dce370_0 .net *"_ivl_20", 0 0, L_0x60000046b6b0;  1 drivers
v0x600001dce400_0 .net *"_ivl_22", 0 0, L_0x60000046b720;  1 drivers
v0x600001dce490_0 .net *"_ivl_24", 0 0, L_0x60000046b790;  1 drivers
v0x600001dce520_0 .net *"_ivl_25", 31 0, L_0x600001e5b7a0;  1 drivers
L_0x1500d1f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dce5b0_0 .net *"_ivl_28", 15 0, L_0x1500d1f48;  1 drivers
L_0x1500d1f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dce640_0 .net/2u *"_ivl_29", 31 0, L_0x1500d1f90;  1 drivers
L_0x1500d1e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dce6d0_0 .net *"_ivl_3", 1 0, L_0x1500d1e28;  1 drivers
v0x600001dce760_0 .net *"_ivl_31", 0 0, L_0x600001e5b840;  1 drivers
L_0x1500d1e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001dce7f0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d1e70;  1 drivers
v0x600001dce880_0 .net *"_ivl_6", 0 0, L_0x600001e5bca0;  1 drivers
v0x600001dce910_0 .net "do_clear", 0 0, L_0x60000046b800;  1 drivers
v0x600001dce9a0_0 .net "load_weight", 0 0, L_0x60000046b640;  1 drivers
v0x600001dcea30_0 .net "weight_in", 7 0, L_0x600001e5b5c0;  1 drivers
L_0x600001e5bc00 .concat [ 2 2 0 0], v0x600001dfc120_0, L_0x1500d1e28;
L_0x600001e5bca0 .cmp/eq 4, L_0x600001e5bc00, L_0x1500d1e70;
L_0x600001e5b660 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d1eb8;
L_0x600001e5b700 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d1f00;
L_0x600001e5b7a0 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d1f48;
L_0x600001e5b840 .cmp/eq 32, L_0x600001e5b7a0, L_0x1500d1f90;
S_0x14f82d8f0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14f82ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c780 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c7c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dcd560_0 .net *"_ivl_11", 0 0, L_0x600001e5a760;  1 drivers
v0x600001dcd5f0_0 .net *"_ivl_12", 15 0, L_0x600001e5a4e0;  1 drivers
v0x600001dcd680_0 .net/s *"_ivl_4", 15 0, L_0x600001e5b8e0;  1 drivers
v0x600001dcd710_0 .net/s *"_ivl_6", 15 0, L_0x600001e5b980;  1 drivers
v0x600001dcd7a0_0 .net/s "a_signed", 7 0, v0x600001dcd950_0;  1 drivers
v0x600001dcd830_0 .net "act_in", 7 0, v0x600001dcc360_0;  alias, 1 drivers
v0x600001dcd8c0_0 .var "act_out", 7 0;
v0x600001dcd950_0 .var "act_reg", 7 0;
v0x600001dcd9e0_0 .net "clear_acc", 0 0, L_0x60000046b800;  alias, 1 drivers
v0x600001dcda70_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dcdb00_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001dcdb90_0 .net "load_weight", 0 0, L_0x60000046b640;  alias, 1 drivers
v0x600001dcdc20_0 .net/s "product", 15 0, L_0x600001e5a8a0;  1 drivers
v0x600001dcdcb0_0 .net/s "product_ext", 31 0, L_0x600001e5abc0;  1 drivers
v0x600001dcdd40_0 .net "psum_in", 31 0, v0x600001dc87e0_0;  alias, 1 drivers
v0x600001dcddd0_0 .var "psum_out", 31 0;
v0x600001dcde60_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dcdef0_0 .net/s "w_signed", 7 0, v0x600001dce010_0;  1 drivers
v0x600001dcdf80_0 .net "weight_in", 7 0, L_0x600001e5b5c0;  alias, 1 drivers
v0x600001dce010_0 .var "weight_reg", 7 0;
L_0x600001e5b8e0 .extend/s 16, v0x600001dcd950_0;
L_0x600001e5b980 .extend/s 16, v0x600001dce010_0;
L_0x600001e5a8a0 .arith/mult 16, L_0x600001e5b8e0, L_0x600001e5b980;
L_0x600001e5a760 .part L_0x600001e5a8a0, 15, 1;
LS_0x600001e5a4e0_0_0 .concat [ 1 1 1 1], L_0x600001e5a760, L_0x600001e5a760, L_0x600001e5a760, L_0x600001e5a760;
LS_0x600001e5a4e0_0_4 .concat [ 1 1 1 1], L_0x600001e5a760, L_0x600001e5a760, L_0x600001e5a760, L_0x600001e5a760;
LS_0x600001e5a4e0_0_8 .concat [ 1 1 1 1], L_0x600001e5a760, L_0x600001e5a760, L_0x600001e5a760, L_0x600001e5a760;
LS_0x600001e5a4e0_0_12 .concat [ 1 1 1 1], L_0x600001e5a760, L_0x600001e5a760, L_0x600001e5a760, L_0x600001e5a760;
L_0x600001e5a4e0 .concat [ 4 4 4 4], LS_0x600001e5a4e0_0_0, LS_0x600001e5a4e0_0_4, LS_0x600001e5a4e0_0_8, LS_0x600001e5a4e0_0_12;
L_0x600001e5abc0 .concat [ 16 16 0 0], L_0x600001e5a8a0, L_0x600001e5a4e0;
S_0x14f82b2a0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14f840b70;
 .timescale 0 0;
P_0x60000350dd80 .param/l "col" 1 10 214, +C4<011>;
L_0x60000046b950 .functor AND 1, v0x600001dfc1b0_0, L_0x600001e5aa80, C4<1>, C4<1>;
L_0x60000046b9c0 .functor AND 1, L_0x600001e59f40, v0x600001dfabe0_0, C4<1>, C4<1>;
L_0x60000046ba30 .functor OR 1, L_0x600001e5a940, L_0x60000046b9c0, C4<0>, C4<0>;
L_0x60000046baa0 .functor AND 1, L_0x1500d24a0, L_0x60000046ba30, C4<1>, C4<1>;
L_0x60000046bb10 .functor AND 1, L_0x60000046baa0, L_0x600001e59fe0, C4<1>, C4<1>;
v0x600001dcf600_0 .net *"_ivl_0", 3 0, L_0x600001e5a3a0;  1 drivers
L_0x1500d2068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dcf690_0 .net/2u *"_ivl_11", 2 0, L_0x1500d2068;  1 drivers
v0x600001dcf720_0 .net *"_ivl_13", 0 0, L_0x600001e5a940;  1 drivers
L_0x1500d20b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dcf7b0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d20b0;  1 drivers
v0x600001dcf840_0 .net *"_ivl_17", 0 0, L_0x600001e59f40;  1 drivers
v0x600001dcf8d0_0 .net *"_ivl_20", 0 0, L_0x60000046b9c0;  1 drivers
v0x600001dcf960_0 .net *"_ivl_22", 0 0, L_0x60000046ba30;  1 drivers
v0x600001dcf9f0_0 .net *"_ivl_24", 0 0, L_0x60000046baa0;  1 drivers
v0x600001dcfa80_0 .net *"_ivl_25", 31 0, L_0x600001e5a800;  1 drivers
L_0x1500d20f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dcfb10_0 .net *"_ivl_28", 15 0, L_0x1500d20f8;  1 drivers
L_0x1500d2140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dcfba0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d2140;  1 drivers
L_0x1500d1fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dcfc30_0 .net *"_ivl_3", 1 0, L_0x1500d1fd8;  1 drivers
v0x600001dcfcc0_0 .net *"_ivl_31", 0 0, L_0x600001e59fe0;  1 drivers
L_0x1500d2020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001dcfd50_0 .net/2u *"_ivl_4", 3 0, L_0x1500d2020;  1 drivers
v0x600001dcfde0_0 .net *"_ivl_6", 0 0, L_0x600001e5aa80;  1 drivers
v0x600001dcfe70_0 .net "do_clear", 0 0, L_0x60000046bb10;  1 drivers
v0x600001dcff00_0 .net "load_weight", 0 0, L_0x60000046b950;  1 drivers
v0x600001df0000_0 .net "weight_in", 7 0, L_0x600001e5a260;  1 drivers
L_0x600001e5a3a0 .concat [ 2 2 0 0], v0x600001dfc120_0, L_0x1500d1fd8;
L_0x600001e5aa80 .cmp/eq 4, L_0x600001e5a3a0, L_0x1500d2020;
L_0x600001e5a940 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d2068;
L_0x600001e59f40 .cmp/eq 3, v0x600001df1ef0_0, L_0x1500d20b0;
L_0x600001e5a800 .concat [ 16 16 0 0], v0x600001df15f0_0, L_0x1500d20f8;
L_0x600001e59fe0 .cmp/eq 32, L_0x600001e5a800, L_0x1500d2140;
S_0x14f828c50 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14f82b2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013c800 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013c840 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dceac0_0 .net *"_ivl_11", 0 0, L_0x600001e5a120;  1 drivers
v0x600001dceb50_0 .net *"_ivl_12", 15 0, L_0x600001e5a440;  1 drivers
v0x600001dcebe0_0 .net/s *"_ivl_4", 15 0, L_0x600001e5a6c0;  1 drivers
v0x600001dcec70_0 .net/s *"_ivl_6", 15 0, L_0x600001e5a080;  1 drivers
v0x600001dced00_0 .net/s "a_signed", 7 0, v0x600001dceeb0_0;  1 drivers
v0x600001dced90_0 .net "act_in", 7 0, v0x600001dcd8c0_0;  alias, 1 drivers
v0x600001dcee20_0 .var "act_out", 7 0;
v0x600001dceeb0_0 .var "act_reg", 7 0;
v0x600001dcef40_0 .net "clear_acc", 0 0, L_0x60000046bb10;  alias, 1 drivers
v0x600001dcefd0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dcf060_0 .net "enable", 0 0, L_0x600000464930;  alias, 1 drivers
v0x600001dcf0f0_0 .net "load_weight", 0 0, L_0x60000046b950;  alias, 1 drivers
v0x600001dcf180_0 .net/s "product", 15 0, L_0x600001e5a580;  1 drivers
v0x600001dcf210_0 .net/s "product_ext", 31 0, L_0x600001e5a1c0;  1 drivers
v0x600001dcf2a0_0 .net "psum_in", 31 0, v0x600001dc9d40_0;  alias, 1 drivers
v0x600001dcf330_0 .var "psum_out", 31 0;
v0x600001dcf3c0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dcf450_0 .net/s "w_signed", 7 0, v0x600001dcf570_0;  1 drivers
v0x600001dcf4e0_0 .net "weight_in", 7 0, L_0x600001e5a260;  alias, 1 drivers
v0x600001dcf570_0 .var "weight_reg", 7 0;
L_0x600001e5a6c0 .extend/s 16, v0x600001dceeb0_0;
L_0x600001e5a080 .extend/s 16, v0x600001dcf570_0;
L_0x600001e5a580 .arith/mult 16, L_0x600001e5a6c0, L_0x600001e5a080;
L_0x600001e5a120 .part L_0x600001e5a580, 15, 1;
LS_0x600001e5a440_0_0 .concat [ 1 1 1 1], L_0x600001e5a120, L_0x600001e5a120, L_0x600001e5a120, L_0x600001e5a120;
LS_0x600001e5a440_0_4 .concat [ 1 1 1 1], L_0x600001e5a120, L_0x600001e5a120, L_0x600001e5a120, L_0x600001e5a120;
LS_0x600001e5a440_0_8 .concat [ 1 1 1 1], L_0x600001e5a120, L_0x600001e5a120, L_0x600001e5a120, L_0x600001e5a120;
LS_0x600001e5a440_0_12 .concat [ 1 1 1 1], L_0x600001e5a120, L_0x600001e5a120, L_0x600001e5a120, L_0x600001e5a120;
L_0x600001e5a440 .concat [ 4 4 4 4], LS_0x600001e5a440_0_0, LS_0x600001e5a440_0_4, LS_0x600001e5a440_0_8, LS_0x600001e5a440_0_12;
L_0x600001e5a1c0 .concat [ 16 16 0 0], L_0x600001e5a580, L_0x600001e5a440;
S_0x14f80cf10 .scope generate, "wire_col0[0]" "wire_col0[0]" 10 198, 10 198 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350de80 .param/l "row" 1 10 198, +C4<00>;
L_0x6000004689a0 .functor BUFZ 8, v0x600001dd9dd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14f8086c0 .scope generate, "wire_col0[1]" "wire_col0[1]" 10 198, 10 198 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350df00 .param/l "row" 1 10 198, +C4<01>;
L_0x600000468a10 .functor BUFZ 8, v0x600001dda0a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14f806070 .scope generate, "wire_col0[2]" "wire_col0[2]" 10 198, 10 198 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350df80 .param/l "row" 1 10 198, +C4<010>;
L_0x600000468a80 .functor BUFZ 8, v0x600001dda370_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14f8711b0 .scope generate, "wire_col0[3]" "wire_col0[3]" 10 198, 10 198 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350e000 .param/l "row" 1 10 198, +C4<011>;
L_0x600000468af0 .functor BUFZ 8, v0x600001dda640_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14f870b50 .scope generate, "wire_output[0]" "wire_output[0]" 10 279, 10 279 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350e080 .param/l "col" 1 10 279, +C4<00>;
L_0x600000467db0 .functor BUFZ 32, v0x600001dd9a70_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001df0090_0 .net *"_ivl_2", 31 0, L_0x600000467db0;  1 drivers
S_0x14f8704f0 .scope generate, "wire_output[1]" "wire_output[1]" 10 279, 10 279 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350e100 .param/l "col" 1 10 279, +C4<01>;
L_0x600000465260 .functor BUFZ 32, v0x600001dd9b90_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001df0120_0 .net *"_ivl_2", 31 0, L_0x600000465260;  1 drivers
S_0x14f86fe90 .scope generate, "wire_output[2]" "wire_output[2]" 10 279, 10 279 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350e180 .param/l "col" 1 10 279, +C4<010>;
L_0x6000004652d0 .functor BUFZ 32, v0x600001dd9cb0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001df01b0_0 .net *"_ivl_2", 31 0, L_0x6000004652d0;  1 drivers
S_0x14ee2a700 .scope generate, "wire_output[3]" "wire_output[3]" 10 279, 10 279 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350e200 .param/l "col" 1 10 279, +C4<011>;
L_0x600000465340 .functor BUFZ 32, L_0x60000046bf70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001df0240_0 .net *"_ivl_2", 31 0, L_0x600000465340;  1 drivers
S_0x14ee2a870 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 10 206, 10 206 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350e280 .param/l "col" 1 10 206, +C4<00>;
S_0x14ee2c280 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 10 206, 10 206 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350e300 .param/l "col" 1 10 206, +C4<01>;
S_0x14ee2c3f0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 10 206, 10 206 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350e380 .param/l "col" 1 10 206, +C4<010>;
S_0x14ee10f90 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 10 206, 10 206 0, S_0x14efc0150;
 .timescale 0 0;
P_0x60000350e400 .param/l "col" 1 10 206, +C4<011>;
S_0x14ee11100 .scope module, "sram_inst" "sram_subsystem" 7 480, 12 11 0, S_0x14ef9ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14ee15430 .param/l "ADDR_WIDTH" 0 12 15, +C4<00000000000000000000000000010100>;
P_0x14ee15470 .param/l "BANK_BITS" 1 12 69, +C4<00000000000000000000000000000010>;
P_0x14ee154b0 .param/l "BANK_DEPTH" 0 12 13, +C4<00000000000000000000000100000000>;
P_0x14ee154f0 .param/l "DATA_WIDTH" 0 12 14, +C4<00000000000000000000000100000000>;
P_0x14ee15530 .param/l "NUM_BANKS" 0 12 12, +C4<00000000000000000000000000000100>;
P_0x14ee15570 .param/l "WORD_BITS" 1 12 70, +C4<00000000000000000000000000001000>;
L_0x60000047fc60 .functor BUFZ 256, v0x600001df4990_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000047f800 .functor BUFZ 256, v0x600001df54d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000047f3a0 .functor BUFZ 256, v0x600001df42d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600001df3840_0 .var/i "b", 31 0;
v0x600001df38d0 .array "bank_addr", 3 0, 7 0;
v0x600001df3960_0 .net "bank_dma", 1 0, L_0x600001e5f840;  1 drivers
v0x600001df39f0_0 .var "bank_dma_d", 1 0;
v0x600001df3a80_0 .net "bank_mxu_a", 1 0, L_0x600001e5fb60;  1 drivers
v0x600001df3b10_0 .var "bank_mxu_a_d", 1 0;
v0x600001df3ba0_0 .net "bank_mxu_o", 1 0, L_0x600001e5f980;  1 drivers
v0x600001df3c30_0 .net "bank_mxu_w", 1 0, L_0x600001e5de00;  1 drivers
v0x600001df3cc0_0 .var "bank_mxu_w_d", 1 0;
v0x600001df3d50 .array "bank_rdata", 3 0;
v0x600001df3d50_0 .net v0x600001df3d50 0, 255 0, v0x600001df2490_0; 1 drivers
v0x600001df3d50_1 .net v0x600001df3d50 1, 255 0, v0x600001df29a0_0; 1 drivers
v0x600001df3d50_2 .net v0x600001df3d50 2, 255 0, v0x600001df2eb0_0; 1 drivers
v0x600001df3d50_3 .net v0x600001df3d50 3, 255 0, v0x600001df33c0_0; 1 drivers
v0x600001df3de0_0 .var "bank_re", 3 0;
v0x600001df3e70_0 .net "bank_vpu", 1 0, L_0x600001e5f8e0;  1 drivers
v0x600001df3f00_0 .var "bank_vpu_d", 1 0;
v0x600001df4000 .array "bank_wdata", 3 0, 255 0;
v0x600001df4090_0 .var "bank_we", 3 0;
v0x600001df4120_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001df41b0_0 .net "dma_addr", 19 0, v0x600001dd6370_0;  alias, 1 drivers
v0x600001df4240_0 .net "dma_rdata", 255 0, L_0x60000047f3a0;  alias, 1 drivers
v0x600001df42d0_0 .var "dma_rdata_reg", 255 0;
v0x600001df4360_0 .net "dma_re", 0 0, L_0x600000464070;  alias, 1 drivers
v0x600001df43f0_0 .net "dma_ready", 0 0, L_0x600001e5d180;  alias, 1 drivers
v0x600001df4480_0 .net "dma_wdata", 255 0, L_0x600000464150;  alias, 1 drivers
v0x600001df4510_0 .net "dma_we", 0 0, L_0x600000464000;  alias, 1 drivers
v0x600001df45a0_0 .var "grant_dma", 3 0;
v0x600001df4630_0 .var "grant_mxu_a", 3 0;
v0x600001df46c0_0 .var "grant_mxu_o", 3 0;
v0x600001df4750_0 .var "grant_mxu_w", 3 0;
v0x600001df47e0_0 .var "grant_vpu", 3 0;
v0x600001df4870_0 .net "mxu_a_addr", 19 0, L_0x600001e59400;  alias, 1 drivers
v0x600001df4900_0 .net "mxu_a_rdata", 255 0, L_0x60000047fc60;  alias, 1 drivers
v0x600001df4990_0 .var "mxu_a_rdata_reg", 255 0;
v0x600001df4a20_0 .net "mxu_a_re", 0 0, L_0x600001e58e60;  alias, 1 drivers
v0x600001df4ab0_0 .net "mxu_a_ready", 0 0, L_0x600001e5d2c0;  alias, 1 drivers
v0x600001df4b40_0 .net "mxu_o_addr", 19 0, L_0x600001e58dc0;  alias, 1 drivers
v0x600001df4bd0_0 .net "mxu_o_ready", 0 0, L_0x600001e5d360;  alias, 1 drivers
v0x600001df4c60_0 .net "mxu_o_wdata", 255 0, L_0x600001e58aa0;  alias, 1 drivers
v0x600001df4cf0_0 .net "mxu_o_we", 0 0, L_0x600000464690;  alias, 1 drivers
v0x600001df4d80_0 .net "mxu_w_addr", 19 0, L_0x600001e5b200;  alias, 1 drivers
v0x600001df4e10_0 .net "mxu_w_rdata", 255 0, v0x600001df4ea0_0;  alias, 1 drivers
v0x600001df4ea0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600001df4f30_0 .net "mxu_w_re", 0 0, L_0x600001e5b160;  alias, 1 drivers
v0x600001df4fc0_0 .net "mxu_w_ready", 0 0, L_0x600001e5d400;  alias, 1 drivers
v0x600001df5050_0 .var "req_dma", 3 0;
v0x600001df50e0_0 .var "req_mxu_a", 3 0;
v0x600001df5170_0 .var "req_mxu_o", 3 0;
v0x600001df5200_0 .var "req_mxu_w", 3 0;
v0x600001df5290_0 .var "req_vpu", 3 0;
v0x600001df5320_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001df53b0_0 .net "vpu_addr", 19 0, v0x600001df6c70_0;  alias, 1 drivers
v0x600001df5440_0 .net "vpu_rdata", 255 0, L_0x60000047f800;  alias, 1 drivers
v0x600001df54d0_0 .var "vpu_rdata_reg", 255 0;
v0x600001df5560_0 .net "vpu_re", 0 0, L_0x6000004641c0;  alias, 1 drivers
v0x600001df55f0_0 .net "vpu_ready", 0 0, L_0x600001e5d4a0;  alias, 1 drivers
v0x600001df5680_0 .net "vpu_wdata", 255 0, L_0x6000004642a0;  alias, 1 drivers
v0x600001df5710_0 .net "vpu_we", 0 0, L_0x600000464310;  alias, 1 drivers
v0x600001df57a0_0 .net "word_dma", 7 0, L_0x600001e5d5e0;  1 drivers
v0x600001df5830_0 .net "word_mxu_a", 7 0, L_0x600001e5da40;  1 drivers
v0x600001df58c0_0 .net "word_mxu_o", 7 0, L_0x600001e5dae0;  1 drivers
v0x600001df5950_0 .net "word_mxu_w", 7 0, L_0x600001e5f7a0;  1 drivers
v0x600001df59e0_0 .net "word_vpu", 7 0, L_0x600001e5d540;  1 drivers
E_0x60000350ec00/0 .event anyedge, v0x600001df3cc0_0, v0x600001df2490_0, v0x600001df29a0_0, v0x600001df2eb0_0;
E_0x60000350ec00/1 .event anyedge, v0x600001df33c0_0, v0x600001df3b10_0, v0x600001df3f00_0, v0x600001df39f0_0;
E_0x60000350ec00 .event/or E_0x60000350ec00/0, E_0x60000350ec00/1;
E_0x60000350ec80/0 .event anyedge, v0x600001df5200_0, v0x600001df50e0_0, v0x600001df5170_0, v0x600001df5290_0;
E_0x60000350ec80/1 .event anyedge, v0x600001df5050_0, v0x600001df4750_0, v0x600001df5950_0, v0x600001df4630_0;
E_0x60000350ec80/2 .event anyedge, v0x600001df5830_0, v0x600001df46c0_0, v0x600001df58c0_0, v0x600001df4c60_0;
E_0x60000350ec80/3 .event anyedge, v0x600001df47e0_0, v0x600001df59e0_0, v0x600001df5680_0, v0x600001df5710_0;
E_0x60000350ec80/4 .event anyedge, v0x600001df5560_0, v0x600001df45a0_0, v0x600001df57a0_0, v0x600001dd6640_0;
E_0x60000350ec80/5 .event anyedge, v0x600001dd6760_0, v0x600001dd6490_0;
E_0x60000350ec80 .event/or E_0x60000350ec80/0, E_0x60000350ec80/1, E_0x60000350ec80/2, E_0x60000350ec80/3, E_0x60000350ec80/4, E_0x60000350ec80/5;
E_0x60000350ecc0/0 .event anyedge, v0x600001df4f30_0, v0x600001df3c30_0, v0x600001df4a20_0, v0x600001df3a80_0;
E_0x60000350ecc0/1 .event anyedge, v0x600001df4cf0_0, v0x600001df3ba0_0, v0x600001df5710_0, v0x600001df5560_0;
E_0x60000350ecc0/2 .event anyedge, v0x600001df3e70_0, v0x600001dd6760_0, v0x600001dd6490_0, v0x600001df3960_0;
E_0x60000350ecc0 .event/or E_0x60000350ecc0/0, E_0x60000350ecc0/1, E_0x60000350ecc0/2;
L_0x600001e5e300 .part v0x600001df4090_0, 0, 1;
L_0x600001e5e120 .part v0x600001df3de0_0, 0, 1;
L_0x600001e5e1c0 .part v0x600001df4090_0, 1, 1;
L_0x600001e5dfe0 .part v0x600001df3de0_0, 1, 1;
L_0x600001e5e080 .part v0x600001df4090_0, 2, 1;
L_0x600001e5dea0 .part v0x600001df3de0_0, 2, 1;
L_0x600001e5df40 .part v0x600001df4090_0, 3, 1;
L_0x600001e5dd60 .part v0x600001df3de0_0, 3, 1;
L_0x600001e5de00 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001e5b200 (v0x600001df3600_0) S_0x14effe510;
L_0x600001e5fb60 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001e59400 (v0x600001df3600_0) S_0x14effe510;
L_0x600001e5f980 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001e58dc0 (v0x600001df3600_0) S_0x14effe510;
L_0x600001e5f8e0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001df6c70_0 (v0x600001df3600_0) S_0x14effe510;
L_0x600001e5f840 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001dd6370_0 (v0x600001df3600_0) S_0x14effe510;
L_0x600001e5f7a0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001e5b200 (v0x600001df3720_0) S_0x14effbd50;
L_0x600001e5da40 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001e59400 (v0x600001df3720_0) S_0x14effbd50;
L_0x600001e5dae0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001e58dc0 (v0x600001df3720_0) S_0x14effbd50;
L_0x600001e5d540 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001df6c70_0 (v0x600001df3720_0) S_0x14effbd50;
L_0x600001e5d5e0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001dd6370_0 (v0x600001df3720_0) S_0x14effbd50;
L_0x600001e5d400 .part/v v0x600001df4750_0, L_0x600001e5de00, 1;
L_0x600001e5d2c0 .part/v v0x600001df4630_0, L_0x600001e5fb60, 1;
L_0x600001e5d360 .part/v v0x600001df46c0_0, L_0x600001e5f980, 1;
L_0x600001e5d4a0 .part/v v0x600001df47e0_0, L_0x600001e5f8e0, 1;
L_0x600001e5d180 .part/v v0x600001df45a0_0, L_0x600001e5f840, 1;
S_0x14ee155b0 .scope generate, "bank_gen[0]" "bank_gen[0]" 12 184, 12 184 0, S_0x14ee11100;
 .timescale 0 0;
P_0x60000350ed00 .param/l "i" 1 12 184, +C4<00>;
S_0x14ee0baa0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14ee155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013c880 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013c8c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001df38d0_0 .array/port v0x600001df38d0, 0;
v0x600001df2250_0 .net "addr", 7 0, v0x600001df38d0_0;  1 drivers
v0x600001df22e0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001df2370_0 .var/i "i", 31 0;
v0x600001df2400 .array "mem", 255 0, 255 0;
v0x600001df2490_0 .var "rdata", 255 0;
v0x600001df2520_0 .net "re", 0 0, L_0x600001e5e120;  1 drivers
v0x600001df4000_0 .array/port v0x600001df4000, 0;
v0x600001df25b0_0 .net "wdata", 255 0, v0x600001df4000_0;  1 drivers
v0x600001df2640_0 .net "we", 0 0, L_0x600001e5e300;  1 drivers
S_0x14ee0bc10 .scope generate, "bank_gen[1]" "bank_gen[1]" 12 184, 12 184 0, S_0x14ee11100;
 .timescale 0 0;
P_0x60000350ee40 .param/l "i" 1 12 184, +C4<01>;
S_0x14ee1b5f0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14ee0bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013c900 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013c940 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001df38d0_1 .array/port v0x600001df38d0, 1;
v0x600001df2760_0 .net "addr", 7 0, v0x600001df38d0_1;  1 drivers
v0x600001df27f0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001df2880_0 .var/i "i", 31 0;
v0x600001df2910 .array "mem", 255 0, 255 0;
v0x600001df29a0_0 .var "rdata", 255 0;
v0x600001df2a30_0 .net "re", 0 0, L_0x600001e5dfe0;  1 drivers
v0x600001df4000_1 .array/port v0x600001df4000, 1;
v0x600001df2ac0_0 .net "wdata", 255 0, v0x600001df4000_1;  1 drivers
v0x600001df2b50_0 .net "we", 0 0, L_0x600001e5e1c0;  1 drivers
S_0x14ee1b760 .scope generate, "bank_gen[2]" "bank_gen[2]" 12 184, 12 184 0, S_0x14ee11100;
 .timescale 0 0;
P_0x60000350ef80 .param/l "i" 1 12 184, +C4<010>;
S_0x14ee22250 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14ee1b760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013c980 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013c9c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001df38d0_2 .array/port v0x600001df38d0, 2;
v0x600001df2c70_0 .net "addr", 7 0, v0x600001df38d0_2;  1 drivers
v0x600001df2d00_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001df2d90_0 .var/i "i", 31 0;
v0x600001df2e20 .array "mem", 255 0, 255 0;
v0x600001df2eb0_0 .var "rdata", 255 0;
v0x600001df2f40_0 .net "re", 0 0, L_0x600001e5dea0;  1 drivers
v0x600001df4000_2 .array/port v0x600001df4000, 2;
v0x600001df2fd0_0 .net "wdata", 255 0, v0x600001df4000_2;  1 drivers
v0x600001df3060_0 .net "we", 0 0, L_0x600001e5e080;  1 drivers
S_0x14ee223c0 .scope generate, "bank_gen[3]" "bank_gen[3]" 12 184, 12 184 0, S_0x14ee11100;
 .timescale 0 0;
P_0x60000350f0c0 .param/l "i" 1 12 184, +C4<011>;
S_0x14effe3a0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14ee223c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013ca00 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013ca40 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001df38d0_3 .array/port v0x600001df38d0, 3;
v0x600001df3180_0 .net "addr", 7 0, v0x600001df38d0_3;  1 drivers
v0x600001df3210_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001df32a0_0 .var/i "i", 31 0;
v0x600001df3330 .array "mem", 255 0, 255 0;
v0x600001df33c0_0 .var "rdata", 255 0;
v0x600001df3450_0 .net "re", 0 0, L_0x600001e5dd60;  1 drivers
v0x600001df4000_3 .array/port v0x600001df4000, 3;
v0x600001df34e0_0 .net "wdata", 255 0, v0x600001df4000_3;  1 drivers
v0x600001df3570_0 .net "we", 0 0, L_0x600001e5df40;  1 drivers
S_0x14effe510 .scope function.vec4.s2, "get_bank" "get_bank" 12 73, 12 73 0, S_0x14ee11100;
 .timescale 0 0;
v0x600001df3600_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14effe510
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x600001df3600_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600001df3600_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14effbd50 .scope function.vec4.s8, "get_word" "get_word" 12 81, 12 81 0, S_0x14ee11100;
 .timescale 0 0;
v0x600001df3720_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14effbd50
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x600001df3720_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14effbec0 .scope module, "vpu_inst" "vector_unit" 7 407, 13 17 0, S_0x14ef9ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14f039e00 .param/l "DATA_WIDTH" 0 13 19, +C4<00000000000000000000000000010000>;
P_0x14f039e40 .param/l "LANES" 0 13 18, +C4<00000000000000000000000000010000>;
P_0x14f039e80 .param/l "REDUCE_STAGES" 1 13 201, +C4<00000000000000000000000000000100>;
P_0x14f039ec0 .param/l "SRAM_ADDR_W" 0 13 21, +C4<00000000000000000000000000010100>;
P_0x14f039f00 .param/l "S_DECODE" 1 13 112, C4<001>;
P_0x14f039f40 .param/l "S_DONE" 1 13 117, C4<110>;
P_0x14f039f80 .param/l "S_EXECUTE" 1 13 113, C4<010>;
P_0x14f039fc0 .param/l "S_IDLE" 1 13 111, C4<000>;
P_0x14f03a000 .param/l "S_MEM_WAIT" 1 13 114, C4<011>;
P_0x14f03a040 .param/l "S_REDUCE" 1 13 115, C4<100>;
P_0x14f03a080 .param/l "S_WRITEBACK" 1 13 116, C4<101>;
P_0x14f03a0c0 .param/l "VOP_ADD" 1 13 78, C4<00000001>;
P_0x14f03a100 .param/l "VOP_BCAST" 1 13 92, C4<00110010>;
P_0x14f03a140 .param/l "VOP_GELU" 1 13 83, C4<00010001>;
P_0x14f03a180 .param/l "VOP_LOAD" 1 13 90, C4<00110000>;
P_0x14f03a1c0 .param/l "VOP_MADD" 1 13 81, C4<00000100>;
P_0x14f03a200 .param/l "VOP_MAX" 1 13 88, C4<00100001>;
P_0x14f03a240 .param/l "VOP_MIN" 1 13 89, C4<00100010>;
P_0x14f03a280 .param/l "VOP_MOV" 1 13 93, C4<00110011>;
P_0x14f03a2c0 .param/l "VOP_MUL" 1 13 80, C4<00000011>;
P_0x14f03a300 .param/l "VOP_RELU" 1 13 82, C4<00010000>;
P_0x14f03a340 .param/l "VOP_SIGMOID" 1 13 85, C4<00010011>;
P_0x14f03a380 .param/l "VOP_SILU" 1 13 84, C4<00010010>;
P_0x14f03a3c0 .param/l "VOP_STORE" 1 13 91, C4<00110001>;
P_0x14f03a400 .param/l "VOP_SUB" 1 13 79, C4<00000010>;
P_0x14f03a440 .param/l "VOP_SUM" 1 13 87, C4<00100000>;
P_0x14f03a480 .param/l "VOP_TANH" 1 13 86, C4<00010100>;
P_0x14f03a4c0 .param/l "VOP_ZERO" 1 13 94, C4<00110100>;
P_0x14f03a500 .param/l "VREG_COUNT" 0 13 20, +C4<00000000000000000000000000100000>;
L_0x600000464460 .functor BUFZ 256, L_0x600001e5e6c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000004644d0 .functor BUFZ 256, L_0x600001e5e760, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000464380 .functor BUFZ 1, v0x600001df6400_0, C4<0>, C4<0>, C4<0>;
L_0x6000004642a0 .functor BUFZ 256, v0x600001df6fd0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000464310 .functor BUFZ 1, v0x600001df70f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000004641c0 .functor BUFZ 1, v0x600001df6e20_0, C4<0>, C4<0>, C4<0>;
v0x600001df5a70_0 .net *"_ivl_48", 255 0, L_0x600001e5e6c0;  1 drivers
v0x600001df5b00_0 .net *"_ivl_50", 6 0, L_0x600001e5eda0;  1 drivers
L_0x1500d2848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001df5b90_0 .net *"_ivl_53", 1 0, L_0x1500d2848;  1 drivers
v0x600001df5c20_0 .net *"_ivl_56", 255 0, L_0x600001e5e760;  1 drivers
v0x600001df5cb0_0 .net *"_ivl_58", 6 0, L_0x600001e5ec60;  1 drivers
L_0x1500d2890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001df5d40_0 .net *"_ivl_61", 1 0, L_0x1500d2890;  1 drivers
L_0x1500d28d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001df5dd0_0 .net/2u *"_ivl_64", 2 0, L_0x1500d28d8;  1 drivers
v0x600001df5e60_0 .var "addr_reg", 19 0;
v0x600001df5ef0_0 .var "alu_result", 255 0;
v0x600001df5f80_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001df6010_0 .net "cmd", 127 0, v0x600001dd97a0_0;  alias, 1 drivers
v0x600001df60a0_0 .net "cmd_done", 0 0, L_0x600000464380;  alias, 1 drivers
v0x600001df6130_0 .net "cmd_ready", 0 0, L_0x600001e5e800;  alias, 1 drivers
v0x600001df61c0_0 .var "cmd_reg", 127 0;
v0x600001df6250_0 .net "cmd_valid", 0 0, L_0x600000468460;  alias, 1 drivers
v0x600001df62e0_0 .net "count", 15 0, L_0x600001e5eee0;  1 drivers
v0x600001df6370_0 .var "count_reg", 15 0;
v0x600001df6400_0 .var "done_reg", 0 0;
v0x600001df6490_0 .var "elem_count", 15 0;
v0x600001df6520_0 .net "imm", 15 0, L_0x600001e5f020;  1 drivers
v0x600001df65b0_0 .var "imm_reg", 15 0;
v0x600001df6640_0 .var/i "lane", 31 0;
v0x600001df66d0 .array "lane_a", 15 0;
v0x600001df66d0_0 .net v0x600001df66d0 0, 15 0, L_0x600001e58960; 1 drivers
v0x600001df66d0_1 .net v0x600001df66d0 1, 15 0, L_0x600001e58820; 1 drivers
v0x600001df66d0_2 .net v0x600001df66d0 2, 15 0, L_0x600001e586e0; 1 drivers
v0x600001df66d0_3 .net v0x600001df66d0 3, 15 0, L_0x600001e585a0; 1 drivers
v0x600001df66d0_4 .net v0x600001df66d0 4, 15 0, L_0x600001e58460; 1 drivers
v0x600001df66d0_5 .net v0x600001df66d0 5, 15 0, L_0x600001e58320; 1 drivers
v0x600001df66d0_6 .net v0x600001df66d0 6, 15 0, L_0x600001e581e0; 1 drivers
v0x600001df66d0_7 .net v0x600001df66d0 7, 15 0, L_0x600001e580a0; 1 drivers
v0x600001df66d0_8 .net v0x600001df66d0 8, 15 0, L_0x600001e58000; 1 drivers
v0x600001df66d0_9 .net v0x600001df66d0 9, 15 0, L_0x600001e592c0; 1 drivers
v0x600001df66d0_10 .net v0x600001df66d0 10, 15 0, L_0x600001e58fa0; 1 drivers
v0x600001df66d0_11 .net v0x600001df66d0 11, 15 0, L_0x600001e59040; 1 drivers
v0x600001df66d0_12 .net v0x600001df66d0 12, 15 0, L_0x600001e5b020; 1 drivers
v0x600001df66d0_13 .net v0x600001df66d0 13, 15 0, L_0x600001e5fd40; 1 drivers
v0x600001df66d0_14 .net v0x600001df66d0 14, 15 0, L_0x600001e5fe80; 1 drivers
v0x600001df66d0_15 .net v0x600001df66d0 15, 15 0, L_0x600001e5ef80; 1 drivers
v0x600001df6760 .array "lane_b", 15 0;
v0x600001df6760_0 .net v0x600001df6760 0, 15 0, L_0x600001e58a00; 1 drivers
v0x600001df6760_1 .net v0x600001df6760 1, 15 0, L_0x600001e588c0; 1 drivers
v0x600001df6760_2 .net v0x600001df6760 2, 15 0, L_0x600001e58780; 1 drivers
v0x600001df6760_3 .net v0x600001df6760 3, 15 0, L_0x600001e58640; 1 drivers
v0x600001df6760_4 .net v0x600001df6760 4, 15 0, L_0x600001e58500; 1 drivers
v0x600001df6760_5 .net v0x600001df6760 5, 15 0, L_0x600001e583c0; 1 drivers
v0x600001df6760_6 .net v0x600001df6760 6, 15 0, L_0x600001e58280; 1 drivers
v0x600001df6760_7 .net v0x600001df6760 7, 15 0, L_0x600001e58140; 1 drivers
v0x600001df6760_8 .net v0x600001df6760 8, 15 0, L_0x600001e59220; 1 drivers
v0x600001df6760_9 .net v0x600001df6760 9, 15 0, L_0x600001e59180; 1 drivers
v0x600001df6760_10 .net v0x600001df6760 10, 15 0, L_0x600001e590e0; 1 drivers
v0x600001df6760_11 .net v0x600001df6760 11, 15 0, L_0x600001e5af80; 1 drivers
v0x600001df6760_12 .net v0x600001df6760 12, 15 0, L_0x600001e5fca0; 1 drivers
v0x600001df6760_13 .net v0x600001df6760 13, 15 0, L_0x600001e5fde0; 1 drivers
v0x600001df6760_14 .net v0x600001df6760 14, 15 0, L_0x600001e5ff20; 1 drivers
v0x600001df6760_15 .net v0x600001df6760 15, 15 0, L_0x600001e5ee40; 1 drivers
v0x600001df67f0 .array "lane_result", 15 0, 15 0;
v0x600001df6880_0 .net "mem_addr", 19 0, L_0x600001e5e620;  1 drivers
v0x600001df6910_0 .var "mem_addr_reg", 19 0;
v0x600001df69a0_0 .net "opcode", 7 0, L_0x600001e5ebc0;  1 drivers
v0x600001df6a30_0 .var "reduce_result", 15 0;
v0x600001df6ac0 .array "reduce_tree", 79 0, 15 0;
v0x600001df6b50_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001df6be0_0 .net "sram_addr", 19 0, v0x600001df6c70_0;  alias, 1 drivers
v0x600001df6c70_0 .var "sram_addr_reg", 19 0;
v0x600001df6d00_0 .net "sram_rdata", 255 0, L_0x60000047f800;  alias, 1 drivers
v0x600001df6d90_0 .net "sram_re", 0 0, L_0x6000004641c0;  alias, 1 drivers
v0x600001df6e20_0 .var "sram_re_reg", 0 0;
v0x600001df6eb0_0 .net "sram_ready", 0 0, L_0x600001e5d4a0;  alias, 1 drivers
v0x600001df6f40_0 .net "sram_wdata", 255 0, L_0x6000004642a0;  alias, 1 drivers
v0x600001df6fd0_0 .var "sram_wdata_reg", 255 0;
v0x600001df7060_0 .net "sram_we", 0 0, L_0x600000464310;  alias, 1 drivers
v0x600001df70f0_0 .var "sram_we_reg", 0 0;
v0x600001df7180_0 .var/i "stage", 31 0;
v0x600001df7210_0 .var "state", 2 0;
v0x600001df72a0_0 .net "subop", 7 0, L_0x600001e5f2a0;  1 drivers
v0x600001df7330_0 .var "subop_reg", 7 0;
v0x600001df73c0_0 .net "vd", 4 0, L_0x600001e5ea80;  1 drivers
v0x600001df7450_0 .var "vd_reg", 4 0;
v0x600001df74e0 .array "vrf", 31 0, 255 0;
v0x600001df7570_0 .net "vs1", 4 0, L_0x600001e5f160;  1 drivers
v0x600001df7600_0 .net "vs1_data", 255 0, L_0x600000464460;  1 drivers
v0x600001df7690_0 .var "vs1_reg", 4 0;
v0x600001df7720_0 .net "vs2", 4 0, L_0x600001e5e940;  1 drivers
v0x600001df77b0_0 .net "vs2_data", 255 0, L_0x6000004644d0;  1 drivers
v0x600001df7840_0 .var "vs2_reg", 4 0;
E_0x60000350f9c0/0 .event anyedge, v0x600001df66d0_0, v0x600001df66d0_1, v0x600001df66d0_2, v0x600001df66d0_3;
E_0x60000350f9c0/1 .event anyedge, v0x600001df66d0_4, v0x600001df66d0_5, v0x600001df66d0_6, v0x600001df66d0_7;
E_0x60000350f9c0/2 .event anyedge, v0x600001df66d0_8, v0x600001df66d0_9, v0x600001df66d0_10, v0x600001df66d0_11;
E_0x60000350f9c0/3 .event anyedge, v0x600001df66d0_12, v0x600001df66d0_13, v0x600001df66d0_14, v0x600001df66d0_15;
v0x600001df6ac0_0 .array/port v0x600001df6ac0, 0;
v0x600001df6ac0_1 .array/port v0x600001df6ac0, 1;
v0x600001df6ac0_2 .array/port v0x600001df6ac0, 2;
E_0x60000350f9c0/4 .event anyedge, v0x600001df7330_0, v0x600001df6ac0_0, v0x600001df6ac0_1, v0x600001df6ac0_2;
v0x600001df6ac0_3 .array/port v0x600001df6ac0, 3;
v0x600001df6ac0_4 .array/port v0x600001df6ac0, 4;
v0x600001df6ac0_5 .array/port v0x600001df6ac0, 5;
v0x600001df6ac0_6 .array/port v0x600001df6ac0, 6;
E_0x60000350f9c0/5 .event anyedge, v0x600001df6ac0_3, v0x600001df6ac0_4, v0x600001df6ac0_5, v0x600001df6ac0_6;
v0x600001df6ac0_7 .array/port v0x600001df6ac0, 7;
v0x600001df6ac0_8 .array/port v0x600001df6ac0, 8;
v0x600001df6ac0_9 .array/port v0x600001df6ac0, 9;
v0x600001df6ac0_10 .array/port v0x600001df6ac0, 10;
E_0x60000350f9c0/6 .event anyedge, v0x600001df6ac0_7, v0x600001df6ac0_8, v0x600001df6ac0_9, v0x600001df6ac0_10;
v0x600001df6ac0_11 .array/port v0x600001df6ac0, 11;
v0x600001df6ac0_12 .array/port v0x600001df6ac0, 12;
v0x600001df6ac0_13 .array/port v0x600001df6ac0, 13;
v0x600001df6ac0_14 .array/port v0x600001df6ac0, 14;
E_0x60000350f9c0/7 .event anyedge, v0x600001df6ac0_11, v0x600001df6ac0_12, v0x600001df6ac0_13, v0x600001df6ac0_14;
v0x600001df6ac0_15 .array/port v0x600001df6ac0, 15;
v0x600001df6ac0_16 .array/port v0x600001df6ac0, 16;
v0x600001df6ac0_17 .array/port v0x600001df6ac0, 17;
v0x600001df6ac0_18 .array/port v0x600001df6ac0, 18;
E_0x60000350f9c0/8 .event anyedge, v0x600001df6ac0_15, v0x600001df6ac0_16, v0x600001df6ac0_17, v0x600001df6ac0_18;
v0x600001df6ac0_19 .array/port v0x600001df6ac0, 19;
v0x600001df6ac0_20 .array/port v0x600001df6ac0, 20;
v0x600001df6ac0_21 .array/port v0x600001df6ac0, 21;
v0x600001df6ac0_22 .array/port v0x600001df6ac0, 22;
E_0x60000350f9c0/9 .event anyedge, v0x600001df6ac0_19, v0x600001df6ac0_20, v0x600001df6ac0_21, v0x600001df6ac0_22;
v0x600001df6ac0_23 .array/port v0x600001df6ac0, 23;
v0x600001df6ac0_24 .array/port v0x600001df6ac0, 24;
v0x600001df6ac0_25 .array/port v0x600001df6ac0, 25;
v0x600001df6ac0_26 .array/port v0x600001df6ac0, 26;
E_0x60000350f9c0/10 .event anyedge, v0x600001df6ac0_23, v0x600001df6ac0_24, v0x600001df6ac0_25, v0x600001df6ac0_26;
v0x600001df6ac0_27 .array/port v0x600001df6ac0, 27;
v0x600001df6ac0_28 .array/port v0x600001df6ac0, 28;
v0x600001df6ac0_29 .array/port v0x600001df6ac0, 29;
v0x600001df6ac0_30 .array/port v0x600001df6ac0, 30;
E_0x60000350f9c0/11 .event anyedge, v0x600001df6ac0_27, v0x600001df6ac0_28, v0x600001df6ac0_29, v0x600001df6ac0_30;
v0x600001df6ac0_31 .array/port v0x600001df6ac0, 31;
v0x600001df6ac0_32 .array/port v0x600001df6ac0, 32;
v0x600001df6ac0_33 .array/port v0x600001df6ac0, 33;
v0x600001df6ac0_34 .array/port v0x600001df6ac0, 34;
E_0x60000350f9c0/12 .event anyedge, v0x600001df6ac0_31, v0x600001df6ac0_32, v0x600001df6ac0_33, v0x600001df6ac0_34;
v0x600001df6ac0_35 .array/port v0x600001df6ac0, 35;
v0x600001df6ac0_36 .array/port v0x600001df6ac0, 36;
v0x600001df6ac0_37 .array/port v0x600001df6ac0, 37;
v0x600001df6ac0_38 .array/port v0x600001df6ac0, 38;
E_0x60000350f9c0/13 .event anyedge, v0x600001df6ac0_35, v0x600001df6ac0_36, v0x600001df6ac0_37, v0x600001df6ac0_38;
v0x600001df6ac0_39 .array/port v0x600001df6ac0, 39;
v0x600001df6ac0_40 .array/port v0x600001df6ac0, 40;
v0x600001df6ac0_41 .array/port v0x600001df6ac0, 41;
v0x600001df6ac0_42 .array/port v0x600001df6ac0, 42;
E_0x60000350f9c0/14 .event anyedge, v0x600001df6ac0_39, v0x600001df6ac0_40, v0x600001df6ac0_41, v0x600001df6ac0_42;
v0x600001df6ac0_43 .array/port v0x600001df6ac0, 43;
v0x600001df6ac0_44 .array/port v0x600001df6ac0, 44;
v0x600001df6ac0_45 .array/port v0x600001df6ac0, 45;
v0x600001df6ac0_46 .array/port v0x600001df6ac0, 46;
E_0x60000350f9c0/15 .event anyedge, v0x600001df6ac0_43, v0x600001df6ac0_44, v0x600001df6ac0_45, v0x600001df6ac0_46;
v0x600001df6ac0_47 .array/port v0x600001df6ac0, 47;
v0x600001df6ac0_48 .array/port v0x600001df6ac0, 48;
v0x600001df6ac0_49 .array/port v0x600001df6ac0, 49;
v0x600001df6ac0_50 .array/port v0x600001df6ac0, 50;
E_0x60000350f9c0/16 .event anyedge, v0x600001df6ac0_47, v0x600001df6ac0_48, v0x600001df6ac0_49, v0x600001df6ac0_50;
v0x600001df6ac0_51 .array/port v0x600001df6ac0, 51;
v0x600001df6ac0_52 .array/port v0x600001df6ac0, 52;
v0x600001df6ac0_53 .array/port v0x600001df6ac0, 53;
v0x600001df6ac0_54 .array/port v0x600001df6ac0, 54;
E_0x60000350f9c0/17 .event anyedge, v0x600001df6ac0_51, v0x600001df6ac0_52, v0x600001df6ac0_53, v0x600001df6ac0_54;
v0x600001df6ac0_55 .array/port v0x600001df6ac0, 55;
v0x600001df6ac0_56 .array/port v0x600001df6ac0, 56;
v0x600001df6ac0_57 .array/port v0x600001df6ac0, 57;
v0x600001df6ac0_58 .array/port v0x600001df6ac0, 58;
E_0x60000350f9c0/18 .event anyedge, v0x600001df6ac0_55, v0x600001df6ac0_56, v0x600001df6ac0_57, v0x600001df6ac0_58;
v0x600001df6ac0_59 .array/port v0x600001df6ac0, 59;
v0x600001df6ac0_60 .array/port v0x600001df6ac0, 60;
v0x600001df6ac0_61 .array/port v0x600001df6ac0, 61;
v0x600001df6ac0_62 .array/port v0x600001df6ac0, 62;
E_0x60000350f9c0/19 .event anyedge, v0x600001df6ac0_59, v0x600001df6ac0_60, v0x600001df6ac0_61, v0x600001df6ac0_62;
v0x600001df6ac0_63 .array/port v0x600001df6ac0, 63;
v0x600001df6ac0_64 .array/port v0x600001df6ac0, 64;
v0x600001df6ac0_65 .array/port v0x600001df6ac0, 65;
v0x600001df6ac0_66 .array/port v0x600001df6ac0, 66;
E_0x60000350f9c0/20 .event anyedge, v0x600001df6ac0_63, v0x600001df6ac0_64, v0x600001df6ac0_65, v0x600001df6ac0_66;
v0x600001df6ac0_67 .array/port v0x600001df6ac0, 67;
v0x600001df6ac0_68 .array/port v0x600001df6ac0, 68;
v0x600001df6ac0_69 .array/port v0x600001df6ac0, 69;
v0x600001df6ac0_70 .array/port v0x600001df6ac0, 70;
E_0x60000350f9c0/21 .event anyedge, v0x600001df6ac0_67, v0x600001df6ac0_68, v0x600001df6ac0_69, v0x600001df6ac0_70;
v0x600001df6ac0_71 .array/port v0x600001df6ac0, 71;
v0x600001df6ac0_72 .array/port v0x600001df6ac0, 72;
v0x600001df6ac0_73 .array/port v0x600001df6ac0, 73;
v0x600001df6ac0_74 .array/port v0x600001df6ac0, 74;
E_0x60000350f9c0/22 .event anyedge, v0x600001df6ac0_71, v0x600001df6ac0_72, v0x600001df6ac0_73, v0x600001df6ac0_74;
v0x600001df6ac0_75 .array/port v0x600001df6ac0, 75;
v0x600001df6ac0_76 .array/port v0x600001df6ac0, 76;
v0x600001df6ac0_77 .array/port v0x600001df6ac0, 77;
v0x600001df6ac0_78 .array/port v0x600001df6ac0, 78;
E_0x60000350f9c0/23 .event anyedge, v0x600001df6ac0_75, v0x600001df6ac0_76, v0x600001df6ac0_77, v0x600001df6ac0_78;
v0x600001df6ac0_79 .array/port v0x600001df6ac0, 79;
E_0x60000350f9c0/24 .event anyedge, v0x600001df6ac0_79;
E_0x60000350f9c0 .event/or E_0x60000350f9c0/0, E_0x60000350f9c0/1, E_0x60000350f9c0/2, E_0x60000350f9c0/3, E_0x60000350f9c0/4, E_0x60000350f9c0/5, E_0x60000350f9c0/6, E_0x60000350f9c0/7, E_0x60000350f9c0/8, E_0x60000350f9c0/9, E_0x60000350f9c0/10, E_0x60000350f9c0/11, E_0x60000350f9c0/12, E_0x60000350f9c0/13, E_0x60000350f9c0/14, E_0x60000350f9c0/15, E_0x60000350f9c0/16, E_0x60000350f9c0/17, E_0x60000350f9c0/18, E_0x60000350f9c0/19, E_0x60000350f9c0/20, E_0x60000350f9c0/21, E_0x60000350f9c0/22, E_0x60000350f9c0/23, E_0x60000350f9c0/24;
L_0x600001e58960 .part L_0x600000464460, 0, 16;
L_0x600001e58a00 .part L_0x6000004644d0, 0, 16;
L_0x600001e58820 .part L_0x600000464460, 16, 16;
L_0x600001e588c0 .part L_0x6000004644d0, 16, 16;
L_0x600001e586e0 .part L_0x600000464460, 32, 16;
L_0x600001e58780 .part L_0x6000004644d0, 32, 16;
L_0x600001e585a0 .part L_0x600000464460, 48, 16;
L_0x600001e58640 .part L_0x6000004644d0, 48, 16;
L_0x600001e58460 .part L_0x600000464460, 64, 16;
L_0x600001e58500 .part L_0x6000004644d0, 64, 16;
L_0x600001e58320 .part L_0x600000464460, 80, 16;
L_0x600001e583c0 .part L_0x6000004644d0, 80, 16;
L_0x600001e581e0 .part L_0x600000464460, 96, 16;
L_0x600001e58280 .part L_0x6000004644d0, 96, 16;
L_0x600001e580a0 .part L_0x600000464460, 112, 16;
L_0x600001e58140 .part L_0x6000004644d0, 112, 16;
L_0x600001e58000 .part L_0x600000464460, 128, 16;
L_0x600001e59220 .part L_0x6000004644d0, 128, 16;
L_0x600001e592c0 .part L_0x600000464460, 144, 16;
L_0x600001e59180 .part L_0x6000004644d0, 144, 16;
L_0x600001e58fa0 .part L_0x600000464460, 160, 16;
L_0x600001e590e0 .part L_0x6000004644d0, 160, 16;
L_0x600001e59040 .part L_0x600000464460, 176, 16;
L_0x600001e5af80 .part L_0x6000004644d0, 176, 16;
L_0x600001e5b020 .part L_0x600000464460, 192, 16;
L_0x600001e5fca0 .part L_0x6000004644d0, 192, 16;
L_0x600001e5fd40 .part L_0x600000464460, 208, 16;
L_0x600001e5fde0 .part L_0x6000004644d0, 208, 16;
L_0x600001e5fe80 .part L_0x600000464460, 224, 16;
L_0x600001e5ff20 .part L_0x6000004644d0, 224, 16;
L_0x600001e5ef80 .part L_0x600000464460, 240, 16;
L_0x600001e5ee40 .part L_0x6000004644d0, 240, 16;
L_0x600001e5ebc0 .part v0x600001dd97a0_0, 120, 8;
L_0x600001e5f2a0 .part v0x600001dd97a0_0, 112, 8;
L_0x600001e5ea80 .part v0x600001dd97a0_0, 107, 5;
L_0x600001e5f160 .part v0x600001dd97a0_0, 102, 5;
L_0x600001e5e940 .part v0x600001dd97a0_0, 97, 5;
L_0x600001e5f020 .part v0x600001dd97a0_0, 32, 16;
L_0x600001e5e620 .part v0x600001dd97a0_0, 76, 20;
L_0x600001e5eee0 .part v0x600001dd97a0_0, 48, 16;
L_0x600001e5e6c0 .array/port v0x600001df74e0, L_0x600001e5eda0;
L_0x600001e5eda0 .concat [ 5 2 0 0], v0x600001df7690_0, L_0x1500d2848;
L_0x600001e5e760 .array/port v0x600001df74e0, L_0x600001e5ec60;
L_0x600001e5ec60 .concat [ 5 2 0 0], v0x600001df7840_0, L_0x1500d2890;
L_0x600001e5e800 .cmp/eq 3, v0x600001df7210_0, L_0x1500d28d8;
S_0x14eff4a60 .scope generate, "lane_extract[0]" "lane_extract[0]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x60000350fa00 .param/l "i" 1 13 137, +C4<00>;
v0x600001df67f0_0 .array/port v0x600001df67f0, 0;
v0x600001df67f0_1 .array/port v0x600001df67f0, 1;
v0x600001df67f0_2 .array/port v0x600001df67f0, 2;
v0x600001df67f0_3 .array/port v0x600001df67f0, 3;
E_0x60000350fa80/0 .event anyedge, v0x600001df67f0_0, v0x600001df67f0_1, v0x600001df67f0_2, v0x600001df67f0_3;
v0x600001df67f0_4 .array/port v0x600001df67f0, 4;
v0x600001df67f0_5 .array/port v0x600001df67f0, 5;
v0x600001df67f0_6 .array/port v0x600001df67f0, 6;
v0x600001df67f0_7 .array/port v0x600001df67f0, 7;
E_0x60000350fa80/1 .event anyedge, v0x600001df67f0_4, v0x600001df67f0_5, v0x600001df67f0_6, v0x600001df67f0_7;
v0x600001df67f0_8 .array/port v0x600001df67f0, 8;
v0x600001df67f0_9 .array/port v0x600001df67f0, 9;
v0x600001df67f0_10 .array/port v0x600001df67f0, 10;
v0x600001df67f0_11 .array/port v0x600001df67f0, 11;
E_0x60000350fa80/2 .event anyedge, v0x600001df67f0_8, v0x600001df67f0_9, v0x600001df67f0_10, v0x600001df67f0_11;
v0x600001df67f0_12 .array/port v0x600001df67f0, 12;
v0x600001df67f0_13 .array/port v0x600001df67f0, 13;
v0x600001df67f0_14 .array/port v0x600001df67f0, 14;
v0x600001df67f0_15 .array/port v0x600001df67f0, 15;
E_0x60000350fa80/3 .event anyedge, v0x600001df67f0_12, v0x600001df67f0_13, v0x600001df67f0_14, v0x600001df67f0_15;
E_0x60000350fa80 .event/or E_0x60000350fa80/0, E_0x60000350fa80/1, E_0x60000350fa80/2, E_0x60000350fa80/3;
E_0x60000350fac0/0 .event anyedge, v0x600001df7330_0, v0x600001df66d0_0, v0x600001df66d0_1, v0x600001df66d0_2;
E_0x60000350fac0/1 .event anyedge, v0x600001df66d0_3, v0x600001df66d0_4, v0x600001df66d0_5, v0x600001df66d0_6;
E_0x60000350fac0/2 .event anyedge, v0x600001df66d0_7, v0x600001df66d0_8, v0x600001df66d0_9, v0x600001df66d0_10;
E_0x60000350fac0/3 .event anyedge, v0x600001df66d0_11, v0x600001df66d0_12, v0x600001df66d0_13, v0x600001df66d0_14;
E_0x60000350fac0/4 .event anyedge, v0x600001df66d0_15, v0x600001df6760_0, v0x600001df6760_1, v0x600001df6760_2;
E_0x60000350fac0/5 .event anyedge, v0x600001df6760_3, v0x600001df6760_4, v0x600001df6760_5, v0x600001df6760_6;
E_0x60000350fac0/6 .event anyedge, v0x600001df6760_7, v0x600001df6760_8, v0x600001df6760_9, v0x600001df6760_10;
E_0x60000350fac0/7 .event anyedge, v0x600001df6760_11, v0x600001df6760_12, v0x600001df6760_13, v0x600001df6760_14;
E_0x60000350fac0/8 .event anyedge, v0x600001df6760_15, v0x600001df65b0_0;
E_0x60000350fac0 .event/or E_0x60000350fac0/0, E_0x60000350fac0/1, E_0x60000350fac0/2, E_0x60000350fac0/3, E_0x60000350fac0/4, E_0x60000350fac0/5, E_0x60000350fac0/6, E_0x60000350fac0/7, E_0x60000350fac0/8;
S_0x14eff4bd0 .scope generate, "lane_extract[1]" "lane_extract[1]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x60000350fb00 .param/l "i" 1 13 137, +C4<01>;
S_0x14eff2410 .scope generate, "lane_extract[2]" "lane_extract[2]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x60000350fb80 .param/l "i" 1 13 137, +C4<010>;
S_0x14eff2580 .scope generate, "lane_extract[3]" "lane_extract[3]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x60000350fc00 .param/l "i" 1 13 137, +C4<011>;
S_0x14efefdc0 .scope generate, "lane_extract[4]" "lane_extract[4]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x60000350fcc0 .param/l "i" 1 13 137, +C4<0100>;
S_0x14efeff30 .scope generate, "lane_extract[5]" "lane_extract[5]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x60000350fd40 .param/l "i" 1 13 137, +C4<0101>;
S_0x14efed770 .scope generate, "lane_extract[6]" "lane_extract[6]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x60000350fdc0 .param/l "i" 1 13 137, +C4<0110>;
S_0x14efed8e0 .scope generate, "lane_extract[7]" "lane_extract[7]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x60000350fe40 .param/l "i" 1 13 137, +C4<0111>;
S_0x14efeb120 .scope generate, "lane_extract[8]" "lane_extract[8]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x60000350fc80 .param/l "i" 1 13 137, +C4<01000>;
S_0x14efeb290 .scope generate, "lane_extract[9]" "lane_extract[9]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x60000350ff00 .param/l "i" 1 13 137, +C4<01001>;
S_0x14efe8ad0 .scope generate, "lane_extract[10]" "lane_extract[10]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x60000350ff80 .param/l "i" 1 13 137, +C4<01010>;
S_0x14efe8c40 .scope generate, "lane_extract[11]" "lane_extract[11]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x600003571240 .param/l "i" 1 13 137, +C4<01011>;
S_0x14efe6480 .scope generate, "lane_extract[12]" "lane_extract[12]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x600003530000 .param/l "i" 1 13 137, +C4<01100>;
S_0x14efe65f0 .scope generate, "lane_extract[13]" "lane_extract[13]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x600003530080 .param/l "i" 1 13 137, +C4<01101>;
S_0x14efe3e30 .scope generate, "lane_extract[14]" "lane_extract[14]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x600003530100 .param/l "i" 1 13 137, +C4<01110>;
S_0x14efe3fa0 .scope generate, "lane_extract[15]" "lane_extract[15]" 13 137, 13 137 0, S_0x14effbec0;
 .timescale 0 0;
P_0x600003530180 .param/l "i" 1 13 137, +C4<01111>;
S_0x14efc1250 .scope generate, "tpc_gen[1]" "tpc_gen[1]" 5 212, 5 212 0, S_0x14efdeb40;
 .timescale -9 -12;
P_0x600003530740 .param/l "t" 1 5 212, +C4<01>;
v0x600001d841b0_0 .net/2u *"_ivl_28", 0 0, L_0x1500d5740;  1 drivers
v0x600001d84240_0 .net/2u *"_ivl_30", 0 0, L_0x1500d5788;  1 drivers
S_0x14efc13c0 .scope module, "tpc_inst" "tensor_processing_cluster" 5 226, 7 15 0, S_0x14efc1250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x14f03ae00 .param/l "ACC_WIDTH" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x14f03ae40 .param/l "ARRAY_SIZE" 0 7 17, +C4<00000000000000000000000000000100>;
P_0x14f03ae80 .param/l "DATA_WIDTH" 0 7 18, +C4<00000000000000000000000000001000>;
P_0x14f03aec0 .param/l "EXT_ADDR_W" 0 7 32, +C4<00000000000000000000000000101000>;
P_0x14f03af00 .param/l "EXT_DATA_W" 0 7 33, +C4<00000000000000000000000100000000>;
P_0x14f03af40 .param/l "MXU_COMPUTE" 1 7 250, C4<010>;
P_0x14f03af80 .param/l "MXU_DONE" 1 7 252, C4<100>;
P_0x14f03afc0 .param/l "MXU_DRAIN" 1 7 251, C4<011>;
P_0x14f03b000 .param/l "MXU_IDLE" 1 7 248, C4<000>;
P_0x14f03b040 .param/l "MXU_LOAD_W" 1 7 249, C4<001>;
P_0x14f03b080 .param/l "SRAM_ADDR_W" 0 7 29, +C4<00000000000000000000000000010100>;
P_0x14f03b0c0 .param/l "SRAM_BANKS" 0 7 26, +C4<00000000000000000000000000000100>;
P_0x14f03b100 .param/l "SRAM_DEPTH" 0 7 27, +C4<00000000000000000000000100000000>;
P_0x14f03b140 .param/l "SRAM_WIDTH" 0 7 28, +C4<00000000000000000000000100000000>;
P_0x14f03b180 .param/l "TPC_ID" 0 7 36, +C4<00000000000000000000000000000001>;
P_0x14f03b1c0 .param/l "VPU_DATA_W" 0 7 23, +C4<00000000000000000000000000010000>;
P_0x14f03b200 .param/l "VPU_LANES" 0 7 22, +C4<00000000000000000000000000010000>;
L_0x60000047ea00 .functor BUFZ 1, v0x600001d818c0_0, C4<0>, C4<0>, C4<0>;
L_0x60000044fbf0 .functor OR 1, L_0x600001e4e080, L_0x600001e4e260, C4<0>, C4<0>;
L_0x60000044e680 .functor AND 1, L_0x60000044e220, L_0x60000044fbf0, C4<1>, C4<1>;
L_0x600000449490 .functor BUFZ 1, v0x600001d82910_0, C4<0>, C4<0>, C4<0>;
L_0x60000044be90 .functor BUFZ 1, v0x600001d82400_0, C4<0>, C4<0>, C4<0>;
L_0x6000004732c0 .functor AND 1, L_0x600001e71540, L_0x600001e712c0, C4<1>, C4<1>;
L_0x600000472e60 .functor AND 1, L_0x6000004732c0, L_0x600001e71360, C4<1>, C4<1>;
v0x600001d9f840_0 .net *"_ivl_24", 19 0, L_0x600001e4d9a0;  1 drivers
L_0x1500d5110 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001d9f8d0_0 .net *"_ivl_27", 3 0, L_0x1500d5110;  1 drivers
v0x600001d9f960_0 .net *"_ivl_28", 19 0, L_0x600001e4da40;  1 drivers
L_0x1500d5158 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d9f9f0_0 .net *"_ivl_31", 14 0, L_0x1500d5158;  1 drivers
L_0x1500d51a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001d9fa80_0 .net/2u *"_ivl_34", 2 0, L_0x1500d51a0;  1 drivers
v0x600001d9fb10_0 .net *"_ivl_38", 19 0, L_0x600001e4dc20;  1 drivers
L_0x1500d51e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001d9fba0_0 .net *"_ivl_41", 3 0, L_0x1500d51e8;  1 drivers
v0x600001d9fc30_0 .net *"_ivl_42", 19 0, L_0x600001e4dcc0;  1 drivers
L_0x1500d5230 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001d9fcc0_0 .net *"_ivl_45", 3 0, L_0x1500d5230;  1 drivers
L_0x1500d5278 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001d9fd50_0 .net/2u *"_ivl_48", 2 0, L_0x1500d5278;  1 drivers
v0x600001d9fde0_0 .net *"_ivl_52", 19 0, L_0x600001e4dea0;  1 drivers
L_0x1500d52c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001d9fe70_0 .net *"_ivl_55", 3 0, L_0x1500d52c0;  1 drivers
v0x600001d9ff00_0 .net *"_ivl_56", 19 0, L_0x600001e4df40;  1 drivers
L_0x1500d5308 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001d80000_0 .net *"_ivl_59", 3 0, L_0x1500d5308;  1 drivers
L_0x1500d5350 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001d80090_0 .net *"_ivl_63", 127 0, L_0x1500d5350;  1 drivers
v0x600001d80120_0 .net *"_ivl_65", 127 0, L_0x600001e4e120;  1 drivers
L_0x1500d5398 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001d801b0_0 .net/2u *"_ivl_68", 2 0, L_0x1500d5398;  1 drivers
v0x600001d80240_0 .net *"_ivl_70", 0 0, L_0x600001e4e080;  1 drivers
L_0x1500d53e0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001d802d0_0 .net/2u *"_ivl_72", 2 0, L_0x1500d53e0;  1 drivers
v0x600001d80360_0 .net *"_ivl_74", 0 0, L_0x600001e4e260;  1 drivers
v0x600001d803f0_0 .net *"_ivl_77", 0 0, L_0x60000044fbf0;  1 drivers
v0x600001d80480_0 .net *"_ivl_87", 0 0, L_0x6000004732c0;  1 drivers
v0x600001d80510_0 .net *"_ivl_89", 0 0, L_0x600001e71360;  1 drivers
v0x600001d805a0_0 .var "act_data_d", 31 0;
v0x600001d80630_0 .var "act_valid_d", 0 0;
v0x600001d806c0_0 .var "act_valid_d2", 0 0;
v0x600001d80750_0 .net "axi_araddr", 39 0, L_0x600000449420;  alias, 1 drivers
v0x600001d807e0_0 .net "axi_arlen", 7 0, L_0x600000448f50;  alias, 1 drivers
v0x600001d80870_0 .net "axi_arready", 0 0, L_0x600001e71860;  1 drivers
v0x600001d80900_0 .net "axi_arvalid", 0 0, v0x600001dfc750_0;  1 drivers
v0x600001d80990_0 .net "axi_awaddr", 39 0, L_0x6000004499d0;  alias, 1 drivers
v0x600001d80a20_0 .net "axi_awlen", 7 0, L_0x6000004491f0;  alias, 1 drivers
v0x600001d80ab0_0 .net "axi_awready", 0 0, L_0x600001e71680;  1 drivers
v0x600001d80b40_0 .net "axi_awvalid", 0 0, v0x600001dfcb40_0;  1 drivers
v0x600001d80bd0_0 .net "axi_bready", 0 0, L_0x1500d5548;  1 drivers
v0x600001d80c60_0 .net "axi_bresp", 1 0, L_0x600000415490;  alias, 1 drivers
v0x600001d80cf0_0 .net "axi_bvalid", 0 0, L_0x600001e717c0;  1 drivers
v0x600001d80d80_0 .net "axi_rdata", 255 0, L_0x6000004156c0;  alias, 1 drivers
v0x600001d80e10_0 .net "axi_rlast", 0 0, L_0x600001e71900;  1 drivers
v0x600001d80ea0_0 .net "axi_rready", 0 0, v0x600001dfcf30_0;  1 drivers
v0x600001d80f30_0 .net "axi_rvalid", 0 0, L_0x600001e71a40;  1 drivers
v0x600001d80fc0_0 .net "axi_wdata", 255 0, L_0x6000004492d0;  alias, 1 drivers
v0x600001d81050_0 .net "axi_wlast", 0 0, v0x600001dfd200_0;  1 drivers
v0x600001d810e0_0 .net "axi_wready", 0 0, L_0x600001e71720;  1 drivers
v0x600001d81170_0 .net "axi_wvalid", 0 0, v0x600001dfd3b0_0;  1 drivers
v0x600001d81200_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d81290_0 .net "dma_lcp_done", 0 0, L_0x600000449b90;  1 drivers
v0x600001d81320_0 .net "dma_lcp_ready", 0 0, L_0x600001e703c0;  1 drivers
v0x600001d813b0_0 .net "dma_sram_addr", 19 0, v0x600001dfe2e0_0;  1 drivers
v0x600001d81440_0 .net "dma_sram_rdata", 255 0, L_0x600000473720;  1 drivers
v0x600001d814d0_0 .net "dma_sram_re", 0 0, L_0x600000449960;  1 drivers
v0x600001d81560_0 .net "dma_sram_ready", 0 0, L_0x600001e71220;  1 drivers
v0x600001d815f0_0 .net "dma_sram_wdata", 255 0, L_0x600000449ab0;  1 drivers
v0x600001d81680_0 .net "dma_sram_we", 0 0, L_0x600000449a40;  1 drivers
v0x600001d81710_0 .net "global_sync_in", 0 0, L_0x600000417020;  alias, 1 drivers
v0x600001d817a0 .array "instr_mem", 4095 0, 127 0;
v0x600001d81830_0 .var "instr_rdata_reg", 127 0;
v0x600001d818c0_0 .var "instr_valid_reg", 0 0;
v0x600001d81950_0 .net "lcp_dma_cmd", 127 0, v0x600001dffde0_0;  1 drivers
v0x600001d819e0_0 .net "lcp_dma_valid", 0 0, L_0x60000047d960;  1 drivers
v0x600001d81a70_0 .net "lcp_imem_addr", 19 0, L_0x60000047e920;  1 drivers
v0x600001d81b00_0 .net "lcp_imem_data", 127 0, v0x600001d81830_0;  1 drivers
v0x600001d81b90_0 .net "lcp_imem_re", 0 0, L_0x60000047e290;  1 drivers
v0x600001d81c20_0 .net "lcp_imem_valid", 0 0, L_0x60000047ea00;  1 drivers
v0x600001d81cb0_0 .net "lcp_mxu_cmd", 127 0, v0x600001de0b40_0;  1 drivers
v0x600001d81d40_0 .net "lcp_mxu_valid", 0 0, L_0x60000047e370;  1 drivers
v0x600001d81dd0_0 .net "lcp_vpu_cmd", 127 0, v0x600001de1710_0;  1 drivers
v0x600001d81e60_0 .net "lcp_vpu_valid", 0 0, L_0x60000047db20;  1 drivers
v0x600001d81ef0_0 .net "mxu_a_addr", 19 0, L_0x600001e4dd60;  1 drivers
v0x600001d81f80_0 .net "mxu_a_rdata", 255 0, L_0x600000449180;  1 drivers
v0x600001d82010_0 .net "mxu_a_re", 0 0, L_0x600001e4de00;  1 drivers
v0x600001d820a0_0 .net "mxu_a_ready", 0 0, L_0x600001e710e0;  1 drivers
v0x600001d82130_0 .net "mxu_cfg_k", 15 0, L_0x600001e43520;  1 drivers
v0x600001d821c0_0 .net "mxu_cfg_m", 15 0, L_0x600001e5f700;  1 drivers
v0x600001d82250_0 .net "mxu_cfg_n", 15 0, L_0x600001e43660;  1 drivers
v0x600001d822e0_0 .var "mxu_col_cnt", 4 0;
v0x600001d82370_0 .var "mxu_cycle_cnt", 15 0;
v0x600001d82400_0 .var "mxu_done_reg", 0 0;
v0x600001d82490_0 .net "mxu_dst_addr", 15 0, L_0x600001e5d680;  1 drivers
v0x600001d82520_0 .net "mxu_lcp_done", 0 0, L_0x60000044be90;  1 drivers
v0x600001d825b0_0 .net "mxu_lcp_ready", 0 0, L_0x600000449490;  1 drivers
v0x600001d82640_0 .net "mxu_o_addr", 19 0, L_0x600001e4dfe0;  1 drivers
v0x600001d826d0_0 .net "mxu_o_ready", 0 0, L_0x600001e71180;  1 drivers
v0x600001d82760_0 .net "mxu_o_wdata", 255 0, L_0x600001e4e1c0;  1 drivers
v0x600001d827f0_0 .net "mxu_o_we", 0 0, L_0x60000044e680;  1 drivers
v0x600001d82880_0 .var "mxu_out_cnt", 15 0;
v0x600001d82910_0 .var "mxu_ready_reg", 0 0;
v0x600001d829a0_0 .net "mxu_src0_addr", 15 0, L_0x600001e5d720;  1 drivers
v0x600001d82a30_0 .net "mxu_src1_addr", 15 0, L_0x600001e5f660;  1 drivers
v0x600001d82ac0_0 .var "mxu_start_array", 0 0;
v0x600001d82b50_0 .var "mxu_start_array_d", 0 0;
v0x600001d82be0_0 .var "mxu_state", 2 0;
v0x600001d82c70_0 .net "mxu_subop", 7 0, L_0x600001e5d860;  1 drivers
v0x600001d82d00_0 .net "mxu_w_addr", 19 0, L_0x600001e4dae0;  1 drivers
v0x600001d82d90_0 .net "mxu_w_rdata", 255 0, v0x600001d9ce10_0;  1 drivers
v0x600001d82e20_0 .net "mxu_w_re", 0 0, L_0x600001e4db80;  1 drivers
v0x600001d82eb0_0 .net "mxu_w_ready", 0 0, L_0x600001e70fa0;  1 drivers
v0x600001d82f40_0 .net "noc_data_write", 0 0, L_0x600000472e60;  1 drivers
v0x600001d82fd0_0 .net "noc_rx_addr", 19 0, L_0x1500d56f8;  alias, 1 drivers
v0x600001d83060_0 .net "noc_rx_data", 255 0, L_0x1500d56b0;  alias, 1 drivers
v0x600001d830f0_0 .net "noc_rx_is_instr", 0 0, L_0x600001e715e0;  1 drivers
v0x600001d83180_0 .net "noc_rx_ready", 0 0, L_0x600001e712c0;  1 drivers
v0x600001d83210_0 .net "noc_rx_valid", 0 0, L_0x600001e71540;  1 drivers
L_0x1500d55d8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d832a0_0 .net "noc_tx_addr", 19 0, L_0x1500d55d8;  1 drivers
L_0x1500d5590 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d83330_0 .net "noc_tx_data", 255 0, L_0x1500d5590;  1 drivers
L_0x1500d5668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001d833c0_0 .net "noc_tx_ready", 0 0, L_0x1500d5668;  1 drivers
L_0x1500d5620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001d83450_0 .net "noc_tx_valid", 0 0, L_0x1500d5620;  1 drivers
v0x600001d834e0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d83570_0 .net "sync_grant", 0 0, L_0x600001e714a0;  1 drivers
v0x600001d83600_0 .net "sync_request", 0 0, v0x600001de1560_0;  1 drivers
v0x600001d83690_0 .net "systolic_busy", 0 0, L_0x60000044e300;  1 drivers
v0x600001d83720_0 .net "systolic_done", 0 0, L_0x600001e4d4a0;  1 drivers
v0x600001d837b0_0 .net "systolic_result", 127 0, L_0x600001e4d040;  1 drivers
v0x600001d83840_0 .net "systolic_result_valid", 0 0, L_0x60000044e220;  1 drivers
v0x600001d838d0_0 .net "tpc_busy", 0 0, L_0x60000047d880;  1 drivers
v0x600001d83960_0 .net "tpc_done", 0 0, v0x600001de01b0_0;  1 drivers
v0x600001d839f0_0 .net "tpc_error", 0 0, v0x600001de02d0_0;  1 drivers
v0x600001d83a80_0 .net "tpc_start", 0 0, L_0x600001e71400;  1 drivers
v0x600001d83b10_0 .net "tpc_start_pc", 19 0, L_0x6000004171e0;  alias, 1 drivers
v0x600001d83ba0_0 .net "vpu_lcp_done", 0 0, L_0x60000044b170;  1 drivers
v0x600001d83c30_0 .net "vpu_lcp_ready", 0 0, L_0x600001e4fe80;  1 drivers
v0x600001d83cc0_0 .net "vpu_sram_addr", 19 0, v0x600001d9ebe0_0;  1 drivers
v0x600001d83d50_0 .net "vpu_sram_rdata", 255 0, L_0x600000473b80;  1 drivers
v0x600001d83de0_0 .net "vpu_sram_re", 0 0, L_0x600000449ff0;  1 drivers
v0x600001d83e70_0 .net "vpu_sram_ready", 0 0, L_0x600001e71040;  1 drivers
v0x600001d83f00_0 .net "vpu_sram_wdata", 255 0, L_0x60000044a8b0;  1 drivers
v0x600001d84000_0 .net "vpu_sram_we", 0 0, L_0x60000044a450;  1 drivers
v0x600001d84090_0 .var "weight_load_col_d", 1 0;
v0x600001d84120_0 .var "weight_load_en_d", 0 0;
L_0x600001e5d860 .part v0x600001de0b40_0, 112, 8;
L_0x600001e5d680 .part v0x600001de0b40_0, 96, 16;
L_0x600001e5d720 .part v0x600001de0b40_0, 80, 16;
L_0x600001e5f660 .part v0x600001de0b40_0, 64, 16;
L_0x600001e5f700 .part v0x600001de0b40_0, 48, 16;
L_0x600001e43660 .part v0x600001de0b40_0, 32, 16;
L_0x600001e43520 .part v0x600001de0b40_0, 16, 16;
L_0x600001e4d900 .part v0x600001d9ce10_0, 0, 32;
L_0x600001e4d9a0 .concat [ 16 4 0 0], L_0x600001e5f660, L_0x1500d5110;
L_0x600001e4da40 .concat [ 5 15 0 0], v0x600001d822e0_0, L_0x1500d5158;
L_0x600001e4dae0 .arith/sum 20, L_0x600001e4d9a0, L_0x600001e4da40;
L_0x600001e4db80 .cmp/eq 3, v0x600001d82be0_0, L_0x1500d51a0;
L_0x600001e4dc20 .concat [ 16 4 0 0], L_0x600001e5d720, L_0x1500d51e8;
L_0x600001e4dcc0 .concat [ 16 4 0 0], v0x600001d82370_0, L_0x1500d5230;
L_0x600001e4dd60 .arith/sum 20, L_0x600001e4dc20, L_0x600001e4dcc0;
L_0x600001e4de00 .cmp/eq 3, v0x600001d82be0_0, L_0x1500d5278;
L_0x600001e4dea0 .concat [ 16 4 0 0], L_0x600001e5d680, L_0x1500d52c0;
L_0x600001e4df40 .concat [ 16 4 0 0], v0x600001d82880_0, L_0x1500d5308;
L_0x600001e4dfe0 .arith/sum 20, L_0x600001e4dea0, L_0x600001e4df40;
L_0x600001e4e120 .part L_0x600001e4d040, 0, 128;
L_0x600001e4e1c0 .concat [ 128 128 0 0], L_0x600001e4e120, L_0x1500d5350;
L_0x600001e4e080 .cmp/eq 3, v0x600001d82be0_0, L_0x1500d5398;
L_0x600001e4e260 .cmp/eq 3, v0x600001d82be0_0, L_0x1500d53e0;
L_0x600001e712c0 .reduce/nor L_0x60000047d880;
L_0x600001e71360 .reduce/nor L_0x600001e715e0;
S_0x14efbec00 .scope module, "dma_inst" "dma_engine" 7 431, 8 14 0, S_0x14efc13c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14f03b400 .param/l "BYTES_PER_WORD" 1 8 101, +C4<00000000000000000000000000100000>;
P_0x14f03b440 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000100000000>;
P_0x14f03b480 .param/l "DMA_LOAD" 1 8 98, C4<00000001>;
P_0x14f03b4c0 .param/l "DMA_STORE" 1 8 99, C4<00000010>;
P_0x14f03b500 .param/l "EXT_ADDR_W" 0 8 15, +C4<00000000000000000000000000101000>;
P_0x14f03b540 .param/l "INT_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x14f03b580 .param/l "MAX_BURST" 0 8 18, +C4<00000000000000000000000000010000>;
P_0x14f03b5c0 .param/l "S_DECODE" 1 8 108, C4<0001>;
P_0x14f03b600 .param/l "S_DONE" 1 8 123, C4<1100>;
P_0x14f03b640 .param/l "S_IDLE" 1 8 107, C4<0000>;
P_0x14f03b680 .param/l "S_LOAD_ADDR" 1 8 110, C4<0010>;
P_0x14f03b6c0 .param/l "S_LOAD_DATA" 1 8 111, C4<0011>;
P_0x14f03b700 .param/l "S_LOAD_WRITE" 1 8 112, C4<0100>;
P_0x14f03b740 .param/l "S_NEXT_COL" 1 8 121, C4<1010>;
P_0x14f03b780 .param/l "S_NEXT_ROW" 1 8 122, C4<1011>;
P_0x14f03b7c0 .param/l "S_STORE_ADDR" 1 8 117, C4<0111>;
P_0x14f03b800 .param/l "S_STORE_CAP" 1 8 116, C4<1101>;
P_0x14f03b840 .param/l "S_STORE_DATA" 1 8 118, C4<1000>;
P_0x14f03b880 .param/l "S_STORE_REQ" 1 8 114, C4<0101>;
P_0x14f03b8c0 .param/l "S_STORE_RESP" 1 8 119, C4<1001>;
P_0x14f03b900 .param/l "S_STORE_WAIT" 1 8 115, C4<0110>;
L_0x600000449b90 .functor BUFZ 1, v0x600001dfd9e0_0, C4<0>, C4<0>, C4<0>;
L_0x600000449ab0 .functor BUFZ 256, v0x600001dfe640_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000449a40 .functor BUFZ 1, v0x600001dfe760_0, C4<0>, C4<0>, C4<0>;
L_0x600000449960 .functor BUFZ 1, v0x600001dfe490_0, C4<0>, C4<0>, C4<0>;
L_0x6000004499d0 .functor BUFZ 40, v0x600001dfc870_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000004491f0 .functor BUFZ 8, v0x600001dfc990_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000004492d0 .functor BUFZ 256, v0x600001dfd0e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000449420 .functor BUFZ 40, v0x600001dfc480_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000448f50 .functor BUFZ 8, v0x600001dfc5a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1500d5500 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001dfc360_0 .net/2u *"_ivl_14", 3 0, L_0x1500d5500;  1 drivers
v0x600001dfc3f0_0 .net "axi_araddr", 39 0, L_0x600000449420;  alias, 1 drivers
v0x600001dfc480_0 .var "axi_araddr_reg", 39 0;
v0x600001dfc510_0 .net "axi_arlen", 7 0, L_0x600000448f50;  alias, 1 drivers
v0x600001dfc5a0_0 .var "axi_arlen_reg", 7 0;
v0x600001dfc630_0 .net "axi_arready", 0 0, L_0x600001e71860;  alias, 1 drivers
v0x600001dfc6c0_0 .net "axi_arvalid", 0 0, v0x600001dfc750_0;  alias, 1 drivers
v0x600001dfc750_0 .var "axi_arvalid_reg", 0 0;
v0x600001dfc7e0_0 .net "axi_awaddr", 39 0, L_0x6000004499d0;  alias, 1 drivers
v0x600001dfc870_0 .var "axi_awaddr_reg", 39 0;
v0x600001dfc900_0 .net "axi_awlen", 7 0, L_0x6000004491f0;  alias, 1 drivers
v0x600001dfc990_0 .var "axi_awlen_reg", 7 0;
v0x600001dfca20_0 .net "axi_awready", 0 0, L_0x600001e71680;  alias, 1 drivers
v0x600001dfcab0_0 .net "axi_awvalid", 0 0, v0x600001dfcb40_0;  alias, 1 drivers
v0x600001dfcb40_0 .var "axi_awvalid_reg", 0 0;
v0x600001dfcbd0_0 .net "axi_bready", 0 0, L_0x1500d5548;  alias, 1 drivers
v0x600001dfcc60_0 .net "axi_bresp", 1 0, L_0x600000415490;  alias, 1 drivers
v0x600001dfccf0_0 .net "axi_bvalid", 0 0, L_0x600001e717c0;  alias, 1 drivers
v0x600001dfcd80_0 .net "axi_rdata", 255 0, L_0x6000004156c0;  alias, 1 drivers
v0x600001dfce10_0 .net "axi_rlast", 0 0, L_0x600001e71900;  alias, 1 drivers
v0x600001dfcea0_0 .net "axi_rready", 0 0, v0x600001dfcf30_0;  alias, 1 drivers
v0x600001dfcf30_0 .var "axi_rready_reg", 0 0;
v0x600001dfcfc0_0 .net "axi_rvalid", 0 0, L_0x600001e71a40;  alias, 1 drivers
v0x600001dfd050_0 .net "axi_wdata", 255 0, L_0x6000004492d0;  alias, 1 drivers
v0x600001dfd0e0_0 .var "axi_wdata_reg", 255 0;
v0x600001dfd170_0 .net "axi_wlast", 0 0, v0x600001dfd200_0;  alias, 1 drivers
v0x600001dfd200_0 .var "axi_wlast_reg", 0 0;
v0x600001dfd290_0 .net "axi_wready", 0 0, L_0x600001e71720;  alias, 1 drivers
v0x600001dfd320_0 .net "axi_wvalid", 0 0, v0x600001dfd3b0_0;  alias, 1 drivers
v0x600001dfd3b0_0 .var "axi_wvalid_reg", 0 0;
v0x600001dfd440_0 .net "cfg_cols", 11 0, L_0x600001e701e0;  1 drivers
v0x600001dfd4d0_0 .net "cfg_rows", 11 0, L_0x600001e70140;  1 drivers
v0x600001dfd560_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dfd5f0_0 .net "cmd", 127 0, v0x600001dffde0_0;  alias, 1 drivers
v0x600001dfd680_0 .net "cmd_done", 0 0, L_0x600000449b90;  alias, 1 drivers
v0x600001dfd710_0 .net "cmd_ready", 0 0, L_0x600001e703c0;  alias, 1 drivers
v0x600001dfd7a0_0 .net "cmd_valid", 0 0, L_0x60000047d960;  alias, 1 drivers
v0x600001dfd830_0 .var "col_count", 11 0;
v0x600001dfd8c0_0 .var "cols_cfg", 11 0;
v0x600001dfd950_0 .var "data_buf", 255 0;
v0x600001dfd9e0_0 .var "done_reg", 0 0;
v0x600001dfda70_0 .net "ext_addr", 39 0, L_0x600001e70000;  1 drivers
v0x600001dfdb00_0 .var "ext_base", 39 0;
v0x600001dfdb90_0 .var "ext_ptr", 39 0;
v0x600001dfdc20_0 .net "ext_stride", 11 0, L_0x600001e70280;  1 drivers
v0x600001dfdcb0_0 .var "ext_stride_cfg", 11 0;
v0x600001dfdd40_0 .net "int_addr", 19 0, L_0x600001e700a0;  1 drivers
v0x600001dfddd0_0 .var "int_base", 19 0;
v0x600001dfde60_0 .var "int_ptr", 19 0;
v0x600001dfdef0_0 .net "int_stride", 11 0, L_0x600001e70320;  1 drivers
v0x600001dfdf80_0 .var "int_stride_cfg", 11 0;
v0x600001dfe010_0 .var "op_type", 7 0;
v0x600001dfe0a0_0 .var "row_count", 11 0;
v0x600001dfe130_0 .var "rows_cfg", 11 0;
v0x600001dfe1c0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dfe250_0 .net "sram_addr", 19 0, v0x600001dfe2e0_0;  alias, 1 drivers
v0x600001dfe2e0_0 .var "sram_addr_reg", 19 0;
v0x600001dfe370_0 .net "sram_rdata", 255 0, L_0x600000473720;  alias, 1 drivers
v0x600001dfe400_0 .net "sram_re", 0 0, L_0x600000449960;  alias, 1 drivers
v0x600001dfe490_0 .var "sram_re_reg", 0 0;
v0x600001dfe520_0 .net "sram_ready", 0 0, L_0x600001e71220;  alias, 1 drivers
v0x600001dfe5b0_0 .net "sram_wdata", 255 0, L_0x600000449ab0;  alias, 1 drivers
v0x600001dfe640_0 .var "sram_wdata_reg", 255 0;
v0x600001dfe6d0_0 .net "sram_we", 0 0, L_0x600000449a40;  alias, 1 drivers
v0x600001dfe760_0 .var "sram_we_reg", 0 0;
v0x600001dfe7f0_0 .var "state", 3 0;
v0x600001dfe880_0 .net "subop", 7 0, L_0x600001e4ff20;  1 drivers
L_0x600001e4ff20 .part v0x600001dffde0_0, 112, 8;
L_0x600001e70000 .part v0x600001dffde0_0, 72, 40;
L_0x600001e700a0 .part v0x600001dffde0_0, 52, 20;
L_0x600001e70140 .part v0x600001dffde0_0, 40, 12;
L_0x600001e701e0 .part v0x600001dffde0_0, 28, 12;
L_0x600001e70280 .part v0x600001dffde0_0, 16, 12;
L_0x600001e70320 .part v0x600001dffde0_0, 4, 12;
L_0x600001e703c0 .cmp/eq 4, v0x600001dfe7f0_0, L_0x1500d5500;
S_0x14efbed70 .scope module, "lcp_inst" "local_cmd_processor" 7 193, 9 12 0, S_0x14efc13c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14f03ba00 .param/l "INSTR_DEPTH" 0 9 14, +C4<00000000000000000001000000000000>;
P_0x14f03ba40 .param/l "INSTR_WIDTH" 0 9 13, +C4<00000000000000000000000010000000>;
P_0x14f03ba80 .param/l "MAX_LOOP_NEST" 0 9 15, +C4<00000000000000000000000000000100>;
P_0x14f03bac0 .param/l "OP_BARRIER" 1 9 87, C4<00000111>;
P_0x14f03bb00 .param/l "OP_DMA" 1 9 83, C4<00000011>;
P_0x14f03bb40 .param/l "OP_ENDLOOP" 1 9 86, C4<00000110>;
P_0x14f03bb80 .param/l "OP_HALT" 1 9 88, C4<11111111>;
P_0x14f03bbc0 .param/l "OP_LOOP" 1 9 85, C4<00000101>;
P_0x14f03bc00 .param/l "OP_NOP" 1 9 80, C4<00000000>;
P_0x14f03bc40 .param/l "OP_SYNC" 1 9 84, C4<00000100>;
P_0x14f03bc80 .param/l "OP_TENSOR" 1 9 81, C4<00000001>;
P_0x14f03bcc0 .param/l "OP_VECTOR" 1 9 82, C4<00000010>;
P_0x14f03bd00 .param/l "SRAM_ADDR_W" 0 9 16, +C4<00000000000000000000000000010100>;
P_0x14f03bd40 .param/l "SYNC_ALL" 1 9 94, C4<11111111>;
P_0x14f03bd80 .param/l "SYNC_DMA" 1 9 93, C4<00000011>;
P_0x14f03bdc0 .param/l "SYNC_MXU" 1 9 91, C4<00000001>;
P_0x14f03be00 .param/l "SYNC_VPU" 1 9 92, C4<00000010>;
P_0x14f03be40 .param/l "S_BARRIER" 1 9 107, C4<0111>;
P_0x14f03be80 .param/l "S_CHECK_DEP" 1 9 104, C4<0100>;
P_0x14f03bec0 .param/l "S_DECODE" 1 9 103, C4<0011>;
P_0x14f03bf00 .param/l "S_ERROR" 1 9 109, C4<1001>;
P_0x14f03bf40 .param/l "S_FETCH" 1 9 101, C4<0001>;
P_0x14f03bf80 .param/l "S_FETCH_WAIT" 1 9 102, C4<0010>;
P_0x14f03bfc0 .param/l "S_HALTED" 1 9 108, C4<1000>;
P_0x14f03c000 .param/l "S_IDLE" 1 9 100, C4<0000>;
P_0x14f03c040 .param/l "S_ISSUE" 1 9 105, C4<0101>;
P_0x14f03c080 .param/l "S_WAIT_SYNC" 1 9 106, C4<0110>;
L_0x60000047e990 .functor AND 1, L_0x600001e5c640, L_0x600001e5c500, C4<1>, C4<1>;
L_0x60000047e8b0 .functor AND 1, L_0x60000047e990, L_0x600001e5c3c0, C4<1>, C4<1>;
L_0x60000047e920 .functor BUFZ 20, v0x600001de0480_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000047e290 .functor BUFZ 1, v0x600001de0630_0, C4<0>, C4<0>, C4<0>;
L_0x60000047e370 .functor BUFZ 1, v0x600001de0d80_0, C4<0>, C4<0>, C4<0>;
L_0x60000047db20 .functor BUFZ 1, v0x600001de1950_0, C4<0>, C4<0>, C4<0>;
L_0x60000047d960 .functor BUFZ 1, v0x600001de0090_0, C4<0>, C4<0>, C4<0>;
L_0x60000047d810 .functor AND 1, L_0x600001e5c0a0, L_0x600001e5d900, C4<1>, C4<1>;
L_0x60000047d880 .functor AND 1, L_0x60000047d810, L_0x600001e5d9a0, C4<1>, C4<1>;
L_0x1500d2bf0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dfe9a0_0 .net *"_ivl_11", 23 0, L_0x1500d2bf0;  1 drivers
L_0x1500d2c38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dfea30_0 .net/2u *"_ivl_12", 31 0, L_0x1500d2c38;  1 drivers
v0x600001dfeac0_0 .net *"_ivl_14", 0 0, L_0x600001e5c640;  1 drivers
v0x600001dfeb50_0 .net *"_ivl_16", 31 0, L_0x600001e5c6e0;  1 drivers
L_0x1500d2c80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dfebe0_0 .net *"_ivl_19", 23 0, L_0x1500d2c80;  1 drivers
L_0x1500d2cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dfec70_0 .net/2u *"_ivl_20", 31 0, L_0x1500d2cc8;  1 drivers
v0x600001dfed00_0 .net *"_ivl_22", 0 0, L_0x600001e5c500;  1 drivers
v0x600001dfed90_0 .net *"_ivl_25", 0 0, L_0x60000047e990;  1 drivers
v0x600001dfee20_0 .net *"_ivl_26", 31 0, L_0x600001e5c5a0;  1 drivers
L_0x1500d2d10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dfeeb0_0 .net *"_ivl_29", 23 0, L_0x1500d2d10;  1 drivers
L_0x1500d2d58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dfef40_0 .net/2u *"_ivl_30", 31 0, L_0x1500d2d58;  1 drivers
v0x600001dfefd0_0 .net *"_ivl_32", 0 0, L_0x600001e5c3c0;  1 drivers
v0x600001dff060_0 .net *"_ivl_36", 31 0, L_0x600001e5c460;  1 drivers
L_0x1500d2da0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dff0f0_0 .net *"_ivl_39", 23 0, L_0x1500d2da0;  1 drivers
L_0x1500d2de8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dff180_0 .net/2u *"_ivl_40", 31 0, L_0x1500d2de8;  1 drivers
v0x600001dff210_0 .net *"_ivl_44", 31 0, L_0x600001e5c320;  1 drivers
L_0x1500d2e30 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dff2a0_0 .net *"_ivl_47", 23 0, L_0x1500d2e30;  1 drivers
L_0x1500d2e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dff330_0 .net/2u *"_ivl_48", 31 0, L_0x1500d2e78;  1 drivers
v0x600001dff3c0_0 .net *"_ivl_52", 31 0, L_0x600001e5c1e0;  1 drivers
L_0x1500d2ec0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dff450_0 .net *"_ivl_55", 23 0, L_0x1500d2ec0;  1 drivers
L_0x1500d2f08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dff4e0_0 .net/2u *"_ivl_56", 31 0, L_0x1500d2f08;  1 drivers
L_0x1500d2f50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001dff570_0 .net/2u *"_ivl_76", 3 0, L_0x1500d2f50;  1 drivers
v0x600001dff600_0 .net *"_ivl_78", 0 0, L_0x600001e5c0a0;  1 drivers
v0x600001dff690_0 .net *"_ivl_8", 31 0, L_0x600001e5c820;  1 drivers
L_0x1500d2f98 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001dff720_0 .net/2u *"_ivl_80", 3 0, L_0x1500d2f98;  1 drivers
v0x600001dff7b0_0 .net *"_ivl_82", 0 0, L_0x600001e5d900;  1 drivers
v0x600001dff840_0 .net *"_ivl_85", 0 0, L_0x60000047d810;  1 drivers
L_0x1500d2fe0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001dff8d0_0 .net/2u *"_ivl_86", 3 0, L_0x1500d2fe0;  1 drivers
v0x600001dff960_0 .net *"_ivl_88", 0 0, L_0x600001e5d9a0;  1 drivers
v0x600001dff9f0_0 .net "all_done", 0 0, L_0x60000047e8b0;  1 drivers
v0x600001dffa80_0 .net "busy", 0 0, L_0x60000047d880;  alias, 1 drivers
v0x600001dffb10_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dffba0_0 .var "decoded_opcode", 7 0;
v0x600001dffc30_0 .var "decoded_subop", 7 0;
v0x600001dffcc0_0 .net "dma_clear", 0 0, L_0x600001e5c000;  1 drivers
v0x600001dffd50_0 .net "dma_cmd", 127 0, v0x600001dffde0_0;  alias, 1 drivers
v0x600001dffde0_0 .var "dma_cmd_reg", 127 0;
v0x600001dffe70_0 .net "dma_done", 0 0, L_0x600000449b90;  alias, 1 drivers
v0x600001dfff00_0 .net "dma_ready", 0 0, L_0x600001e703c0;  alias, 1 drivers
v0x600001de0000_0 .net "dma_valid", 0 0, L_0x60000047d960;  alias, 1 drivers
v0x600001de0090_0 .var "dma_valid_reg", 0 0;
v0x600001de0120_0 .net "done", 0 0, v0x600001de01b0_0;  alias, 1 drivers
v0x600001de01b0_0 .var "done_reg", 0 0;
v0x600001de0240_0 .net "error", 0 0, v0x600001de02d0_0;  alias, 1 drivers
v0x600001de02d0_0 .var "error_reg", 0 0;
v0x600001de0360_0 .net "global_sync_in", 0 0, L_0x600000417020;  alias, 1 drivers
v0x600001de03f0_0 .net "imem_addr", 19 0, L_0x60000047e920;  alias, 1 drivers
v0x600001de0480_0 .var "imem_addr_reg", 19 0;
v0x600001de0510_0 .net "imem_data", 127 0, v0x600001d81830_0;  alias, 1 drivers
v0x600001de05a0_0 .net "imem_re", 0 0, L_0x60000047e290;  alias, 1 drivers
v0x600001de0630_0 .var "imem_re_reg", 0 0;
v0x600001de06c0_0 .net "imem_valid", 0 0, L_0x60000047ea00;  alias, 1 drivers
v0x600001de0750_0 .var "instr_reg", 127 0;
v0x600001de07e0_0 .net "loop_count", 15 0, L_0x600001e5c960;  1 drivers
v0x600001de0870 .array "loop_counter", 3 0, 15 0;
v0x600001de0900_0 .var "loop_sp", 1 0;
v0x600001de0990 .array "loop_start_addr", 3 0, 19 0;
v0x600001de0a20_0 .net "mxu_clear", 0 0, L_0x600001e5c280;  1 drivers
v0x600001de0ab0_0 .net "mxu_cmd", 127 0, v0x600001de0b40_0;  alias, 1 drivers
v0x600001de0b40_0 .var "mxu_cmd_reg", 127 0;
v0x600001de0bd0_0 .net "mxu_done", 0 0, L_0x60000044be90;  alias, 1 drivers
v0x600001de0c60_0 .net "mxu_ready", 0 0, L_0x600000449490;  alias, 1 drivers
v0x600001de0cf0_0 .net "mxu_valid", 0 0, L_0x60000047e370;  alias, 1 drivers
v0x600001de0d80_0 .var "mxu_valid_reg", 0 0;
v0x600001de0e10_0 .net "opcode", 7 0, L_0x600001e5caa0;  1 drivers
v0x600001de0ea0_0 .var "pc", 19 0;
v0x600001de0f30_0 .var "pending_dma", 7 0;
v0x600001de0fc0_0 .var "pending_mxu", 7 0;
v0x600001de1050_0 .var "pending_vpu", 7 0;
v0x600001de10e0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001de1170_0 .net "start", 0 0, L_0x600001e71400;  alias, 1 drivers
v0x600001de1200_0 .net "start_pc", 19 0, L_0x6000004171e0;  alias, 1 drivers
v0x600001de1290_0 .var "state", 3 0;
v0x600001de1320_0 .net "subop", 7 0, L_0x600001e5c8c0;  1 drivers
v0x600001de13b0_0 .net "sync_grant", 0 0, L_0x600001e714a0;  alias, 1 drivers
v0x600001de1440_0 .net "sync_mask", 7 0, L_0x600001e5c780;  1 drivers
v0x600001de14d0_0 .net "sync_request", 0 0, v0x600001de1560_0;  alias, 1 drivers
v0x600001de1560_0 .var "sync_request_reg", 0 0;
v0x600001de15f0_0 .net "vpu_clear", 0 0, L_0x600001e5c140;  1 drivers
v0x600001de1680_0 .net "vpu_cmd", 127 0, v0x600001de1710_0;  alias, 1 drivers
v0x600001de1710_0 .var "vpu_cmd_reg", 127 0;
v0x600001de17a0_0 .net "vpu_done", 0 0, L_0x60000044b170;  alias, 1 drivers
v0x600001de1830_0 .net "vpu_ready", 0 0, L_0x600001e4fe80;  alias, 1 drivers
v0x600001de18c0_0 .net "vpu_valid", 0 0, L_0x60000047db20;  alias, 1 drivers
v0x600001de1950_0 .var "vpu_valid_reg", 0 0;
L_0x600001e5caa0 .part v0x600001d81830_0, 120, 8;
L_0x600001e5c8c0 .part v0x600001d81830_0, 112, 8;
L_0x600001e5c960 .part v0x600001d81830_0, 32, 16;
L_0x600001e5c780 .part v0x600001d81830_0, 104, 8;
L_0x600001e5c820 .concat [ 8 24 0 0], v0x600001de0fc0_0, L_0x1500d2bf0;
L_0x600001e5c640 .cmp/eq 32, L_0x600001e5c820, L_0x1500d2c38;
L_0x600001e5c6e0 .concat [ 8 24 0 0], v0x600001de1050_0, L_0x1500d2c80;
L_0x600001e5c500 .cmp/eq 32, L_0x600001e5c6e0, L_0x1500d2cc8;
L_0x600001e5c5a0 .concat [ 8 24 0 0], v0x600001de0f30_0, L_0x1500d2d10;
L_0x600001e5c3c0 .cmp/eq 32, L_0x600001e5c5a0, L_0x1500d2d58;
L_0x600001e5c460 .concat [ 8 24 0 0], v0x600001de0fc0_0, L_0x1500d2da0;
L_0x600001e5c280 .cmp/eq 32, L_0x600001e5c460, L_0x1500d2de8;
L_0x600001e5c320 .concat [ 8 24 0 0], v0x600001de1050_0, L_0x1500d2e30;
L_0x600001e5c140 .cmp/eq 32, L_0x600001e5c320, L_0x1500d2e78;
L_0x600001e5c1e0 .concat [ 8 24 0 0], v0x600001de0f30_0, L_0x1500d2ec0;
L_0x600001e5c000 .cmp/eq 32, L_0x600001e5c1e0, L_0x1500d2f08;
L_0x600001e5c0a0 .cmp/ne 4, v0x600001de1290_0, L_0x1500d2f50;
L_0x600001e5d900 .cmp/ne 4, v0x600001de1290_0, L_0x1500d2f98;
L_0x600001e5d9a0 .cmp/ne 4, v0x600001de1290_0, L_0x1500d2fe0;
S_0x14efb7910 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 212, 9 212 0, S_0x14efbed70;
 .timescale 0 0;
v0x600001dfe910_0 .var/i "i", 31 0;
S_0x14efb7a80 .scope module, "mxu_array" "systolic_array" 7 296, 10 13 0, S_0x14efc13c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14efb52c0 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x14efb5300 .param/l "ARRAY_SIZE" 0 10 14, +C4<00000000000000000000000000000100>;
P_0x14efb5340 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
P_0x14efb5380 .param/l "S_COMPUTE" 1 10 51, C4<010>;
P_0x14efb53c0 .param/l "S_DONE" 1 10 53, C4<100>;
P_0x14efb5400 .param/l "S_DRAIN" 1 10 52, C4<011>;
P_0x14efb5440 .param/l "S_IDLE" 1 10 49, C4<000>;
P_0x14efb5480 .param/l "S_LOAD" 1 10 50, C4<001>;
L_0x60000044d490 .functor OR 1, L_0x600001e4d0e0, L_0x600001e4d180, C4<0>, C4<0>;
L_0x60000044d030 .functor AND 1, L_0x600001e4d220, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x60000044cbd0 .functor AND 1, L_0x60000044d030, L_0x600001e4d2c0, C4<1>, C4<1>;
L_0x60000044c770 .functor OR 1, L_0x60000044d490, L_0x60000044cbd0, C4<0>, C4<0>;
L_0x60000044c310 .functor BUFZ 1, L_0x60000044c770, C4<0>, C4<0>, C4<0>;
L_0x60000044e300 .functor AND 1, L_0x600001e4d360, L_0x600001e4d400, C4<1>, C4<1>;
L_0x60000044e290 .functor AND 1, L_0x600001e4d5e0, L_0x600001e4d680, C4<1>, C4<1>;
L_0x60000044e220 .functor AND 1, L_0x60000044e290, L_0x600001e4d860, C4<1>, C4<1>;
v0x600001d98240_0 .net *"_ivl_101", 0 0, L_0x600001e4d860;  1 drivers
L_0x1500d4d68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001d982d0_0 .net/2u *"_ivl_37", 2 0, L_0x1500d4d68;  1 drivers
v0x600001d98360_0 .net *"_ivl_39", 0 0, L_0x600001e4d0e0;  1 drivers
L_0x1500d4db0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001d983f0_0 .net/2u *"_ivl_41", 2 0, L_0x1500d4db0;  1 drivers
v0x600001d98480_0 .net *"_ivl_43", 0 0, L_0x600001e4d180;  1 drivers
v0x600001d98510_0 .net *"_ivl_46", 0 0, L_0x60000044d490;  1 drivers
L_0x1500d4df8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d985a0_0 .net/2u *"_ivl_47", 2 0, L_0x1500d4df8;  1 drivers
v0x600001d98630_0 .net *"_ivl_49", 0 0, L_0x600001e4d220;  1 drivers
v0x600001d986c0_0 .net *"_ivl_52", 0 0, L_0x60000044d030;  1 drivers
v0x600001d98750_0 .net *"_ivl_54", 0 0, L_0x600001e4d2c0;  1 drivers
v0x600001d987e0_0 .net *"_ivl_56", 0 0, L_0x60000044cbd0;  1 drivers
L_0x1500d4e40 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d98870_0 .net/2u *"_ivl_61", 2 0, L_0x1500d4e40;  1 drivers
v0x600001d98900_0 .net *"_ivl_63", 0 0, L_0x600001e4d360;  1 drivers
L_0x1500d4e88 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001d98990_0 .net/2u *"_ivl_65", 2 0, L_0x1500d4e88;  1 drivers
v0x600001d98a20_0 .net *"_ivl_67", 0 0, L_0x600001e4d400;  1 drivers
L_0x1500d4ed0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001d98ab0_0 .net/2u *"_ivl_71", 2 0, L_0x1500d4ed0;  1 drivers
L_0x1500d4f18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001d98b40_0 .net/2u *"_ivl_75", 2 0, L_0x1500d4f18;  1 drivers
L_0x1500d4fa8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001d98bd0_0 .net/2u *"_ivl_81", 2 0, L_0x1500d4fa8;  1 drivers
v0x600001d98c60_0 .net *"_ivl_83", 0 0, L_0x600001e4d5e0;  1 drivers
v0x600001d98cf0_0 .net *"_ivl_85", 0 0, L_0x600001e4d680;  1 drivers
v0x600001d98d80_0 .net *"_ivl_88", 0 0, L_0x60000044e290;  1 drivers
v0x600001d98e10_0 .net *"_ivl_89", 31 0, L_0x600001e4d720;  1 drivers
L_0x1500d4ff0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d98ea0_0 .net *"_ivl_92", 15 0, L_0x1500d4ff0;  1 drivers
L_0x1500dbf98 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001d98f30_0 .net *"_ivl_93", 31 0, L_0x1500dbf98;  1 drivers
L_0x1500d5038 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001d98fc0_0 .net/2u *"_ivl_97", 31 0, L_0x1500d5038;  1 drivers
v0x600001d99050_0 .net *"_ivl_99", 31 0, L_0x600001e4d7c0;  1 drivers
v0x600001d990e0_0 .net "act_data", 31 0, v0x600001d805a0_0;  1 drivers
v0x600001d99170 .array "act_h", 19 0;
v0x600001d99170_0 .net v0x600001d99170 0, 7 0, L_0x60000047d500; 1 drivers
v0x600001d99170_1 .net v0x600001d99170 1, 7 0, v0x600001de2ac0_0; 1 drivers
v0x600001d99170_2 .net v0x600001d99170 2, 7 0, v0x600001de4090_0; 1 drivers
v0x600001d99170_3 .net v0x600001d99170 3, 7 0, v0x600001de55f0_0; 1 drivers
v0x600001d99170_4 .net v0x600001d99170 4, 7 0, v0x600001de6b50_0; 1 drivers
v0x600001d99170_5 .net v0x600001d99170 5, 7 0, L_0x60000047d3b0; 1 drivers
v0x600001d99170_6 .net v0x600001d99170 6, 7 0, v0x600001de8120_0; 1 drivers
v0x600001d99170_7 .net v0x600001d99170 7, 7 0, v0x600001de9680_0; 1 drivers
v0x600001d99170_8 .net v0x600001d99170 8, 7 0, v0x600001deabe0_0; 1 drivers
v0x600001d99170_9 .net v0x600001d99170 9, 7 0, v0x600001dec1b0_0; 1 drivers
v0x600001d99170_10 .net v0x600001d99170 10, 7 0, L_0x60000047d420; 1 drivers
v0x600001d99170_11 .net v0x600001d99170 11, 7 0, v0x600001ded710_0; 1 drivers
v0x600001d99170_12 .net v0x600001d99170 12, 7 0, v0x600001deec70_0; 1 drivers
v0x600001d99170_13 .net v0x600001d99170 13, 7 0, v0x600001d90240_0; 1 drivers
v0x600001d99170_14 .net v0x600001d99170 14, 7 0, v0x600001d917a0_0; 1 drivers
v0x600001d99170_15 .net v0x600001d99170 15, 7 0, L_0x60000047d2d0; 1 drivers
v0x600001d99170_16 .net v0x600001d99170 16, 7 0, v0x600001d92d00_0; 1 drivers
v0x600001d99170_17 .net v0x600001d99170 17, 7 0, v0x600001d942d0_0; 1 drivers
v0x600001d99170_18 .net v0x600001d99170 18, 7 0, v0x600001d95830_0; 1 drivers
v0x600001d99170_19 .net v0x600001d99170 19, 7 0, v0x600001d96d90_0; 1 drivers
v0x600001d99200_0 .net "act_ready", 0 0, L_0x600001e4d540;  1 drivers
v0x600001d99290_0 .net "act_valid", 0 0, v0x600001d806c0_0;  1 drivers
v0x600001d99320_0 .net "busy", 0 0, L_0x60000044e300;  alias, 1 drivers
v0x600001d993b0_0 .net "cfg_k_tiles", 15 0, L_0x600001e43520;  alias, 1 drivers
L_0x1500d5080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001d99440_0 .net "clear_acc", 0 0, L_0x1500d5080;  1 drivers
v0x600001d994d0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d99560_0 .var "cycle_count", 15 0;
v0x600001d995f0_0 .var "cycle_count_next", 15 0;
v0x600001de19e0_5 .array/port v0x600001de19e0, 5;
v0x600001d99680 .array "deskew_output", 3 0;
v0x600001d99680_0 .net v0x600001d99680 0, 31 0, v0x600001de19e0_5; 1 drivers
v0x600001de1b00_3 .array/port v0x600001de1b00, 3;
v0x600001d99680_1 .net v0x600001d99680 1, 31 0, v0x600001de1b00_3; 1 drivers
v0x600001de1c20_1 .array/port v0x600001de1c20, 1;
v0x600001d99680_2 .net v0x600001d99680 2, 31 0, v0x600001de1c20_1; 1 drivers
v0x600001d99680_3 .net v0x600001d99680 3, 31 0, L_0x60000044fc60; 1 drivers
v0x600001d99710_0 .net "done", 0 0, L_0x600001e4d4a0;  alias, 1 drivers
L_0x1500d4f60 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001d997a0_0 .net "drain_delay", 15 0, L_0x1500d4f60;  1 drivers
v0x600001d99830_0 .net "pe_enable", 0 0, L_0x60000044c770;  1 drivers
v0x600001d998c0 .array "psum_bottom", 3 0;
v0x600001d998c0_0 .net v0x600001d998c0 0, 31 0, L_0x60000044edf0; 1 drivers
v0x600001d998c0_1 .net v0x600001d998c0 1, 31 0, L_0x60000044ed10; 1 drivers
v0x600001d998c0_2 .net v0x600001d998c0 2, 31 0, L_0x60000044fdb0; 1 drivers
v0x600001d998c0_3 .net v0x600001d998c0 3, 31 0, L_0x60000044fcd0; 1 drivers
L_0x1500d3148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d99950 .array "psum_v", 19 0;
v0x600001d99950_0 .net v0x600001d99950 0, 31 0, L_0x1500d3148; 1 drivers
L_0x1500d3190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d99950_1 .net v0x600001d99950 1, 31 0, L_0x1500d3190; 1 drivers
L_0x1500d31d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d99950_2 .net v0x600001d99950 2, 31 0, L_0x1500d31d8; 1 drivers
L_0x1500d3220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d99950_3 .net v0x600001d99950 3, 31 0, L_0x1500d3220; 1 drivers
v0x600001d99950_4 .net v0x600001d99950 4, 31 0, v0x600001de2fd0_0; 1 drivers
v0x600001d99950_5 .net v0x600001d99950 5, 31 0, v0x600001de45a0_0; 1 drivers
v0x600001d99950_6 .net v0x600001d99950 6, 31 0, v0x600001de5b00_0; 1 drivers
v0x600001d99950_7 .net v0x600001d99950 7, 31 0, v0x600001de7060_0; 1 drivers
v0x600001d99950_8 .net v0x600001d99950 8, 31 0, v0x600001de8630_0; 1 drivers
v0x600001d99950_9 .net v0x600001d99950 9, 31 0, v0x600001de9b90_0; 1 drivers
v0x600001d99950_10 .net v0x600001d99950 10, 31 0, v0x600001deb0f0_0; 1 drivers
v0x600001d99950_11 .net v0x600001d99950 11, 31 0, v0x600001dec6c0_0; 1 drivers
v0x600001d99950_12 .net v0x600001d99950 12, 31 0, v0x600001dedc20_0; 1 drivers
v0x600001d99950_13 .net v0x600001d99950 13, 31 0, v0x600001def180_0; 1 drivers
v0x600001d99950_14 .net v0x600001d99950 14, 31 0, v0x600001d90750_0; 1 drivers
v0x600001d99950_15 .net v0x600001d99950 15, 31 0, v0x600001d91cb0_0; 1 drivers
v0x600001d99950_16 .net v0x600001d99950 16, 31 0, v0x600001d93210_0; 1 drivers
v0x600001d99950_17 .net v0x600001d99950 17, 31 0, v0x600001d947e0_0; 1 drivers
v0x600001d99950_18 .net v0x600001d99950 18, 31 0, v0x600001d95d40_0; 1 drivers
v0x600001d99950_19 .net v0x600001d99950 19, 31 0, v0x600001d972a0_0; 1 drivers
v0x600001d999e0_0 .net "result_data", 127 0, L_0x600001e4d040;  alias, 1 drivers
L_0x1500d50c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001d99a70_0 .net "result_ready", 0 0, L_0x1500d50c8;  1 drivers
v0x600001d99b00_0 .net "result_valid", 0 0, L_0x60000044e220;  alias, 1 drivers
v0x600001d99b90_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d99c20_0 .net "skew_enable", 0 0, L_0x60000044c310;  1 drivers
v0x600001d99cb0 .array "skew_input", 3 0;
v0x600001d99cb0_0 .net v0x600001d99cb0 0, 7 0, L_0x600001e43980; 1 drivers
v0x600001d99cb0_1 .net v0x600001d99cb0 1, 7 0, L_0x600001e43840; 1 drivers
v0x600001d99cb0_2 .net v0x600001d99cb0 2, 7 0, L_0x600001e43700; 1 drivers
v0x600001d99cb0_3 .net v0x600001d99cb0 3, 7 0, L_0x600001e435c0; 1 drivers
v0x600001d99d40 .array "skew_output", 3 0;
v0x600001d99d40_0 .net v0x600001d99d40 0, 7 0, v0x600001de1d40_0; 1 drivers
v0x600001d99d40_1 .net v0x600001d99d40 1, 7 0, v0x600001de2010_0; 1 drivers
v0x600001d99d40_2 .net v0x600001d99d40 2, 7 0, v0x600001de22e0_0; 1 drivers
v0x600001d99d40_3 .net v0x600001d99d40 3, 7 0, v0x600001de25b0_0; 1 drivers
v0x600001d99dd0_0 .net "start", 0 0, v0x600001d82b50_0;  1 drivers
v0x600001d99e60_0 .var "state", 2 0;
v0x600001d99ef0_0 .var "state_next", 2 0;
v0x600001d99f80_0 .net "weight_load_col", 1 0, v0x600001d84090_0;  1 drivers
v0x600001d9a010_0 .net "weight_load_data", 31 0, L_0x600001e4d900;  1 drivers
v0x600001d9a0a0_0 .net "weight_load_en", 0 0, v0x600001d84120_0;  1 drivers
E_0x600003531a00/0 .event anyedge, v0x600001d99e60_0, v0x600001d99560_0, v0x600001d99dd0_0, v0x600001d9a0a0_0;
E_0x600003531a00/1 .event anyedge, v0x600001d993b0_0, v0x600001d997a0_0;
E_0x600003531a00 .event/or E_0x600003531a00/0, E_0x600003531a00/1;
L_0x600001e432a0 .part v0x600001d805a0_0, 0, 8;
L_0x1500d3028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e43980 .functor MUXZ 8, L_0x1500d3028, L_0x600001e432a0, v0x600001d806c0_0, C4<>;
L_0x600001e43160 .part v0x600001d805a0_0, 8, 8;
L_0x1500d3070 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e43840 .functor MUXZ 8, L_0x1500d3070, L_0x600001e43160, v0x600001d806c0_0, C4<>;
L_0x600001e43020 .part v0x600001d805a0_0, 16, 8;
L_0x1500d30b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e43700 .functor MUXZ 8, L_0x1500d30b8, L_0x600001e43020, v0x600001d806c0_0, C4<>;
L_0x600001e42d00 .part v0x600001d805a0_0, 24, 8;
L_0x1500d3100 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e435c0 .functor MUXZ 8, L_0x1500d3100, L_0x600001e42d00, v0x600001d806c0_0, C4<>;
L_0x600001e42e40 .part L_0x600001e4d900, 0, 8;
L_0x600001e428a0 .part L_0x600001e4d900, 0, 8;
L_0x600001e41ae0 .part L_0x600001e4d900, 0, 8;
L_0x600001e41400 .part L_0x600001e4d900, 0, 8;
L_0x600001e40aa0 .part L_0x600001e4d900, 8, 8;
L_0x600001e42080 .part L_0x600001e4d900, 8, 8;
L_0x600001e48000 .part L_0x600001e4d900, 8, 8;
L_0x600001e48820 .part L_0x600001e4d900, 8, 8;
L_0x600001e49040 .part L_0x600001e4d900, 16, 8;
L_0x600001e49860 .part L_0x600001e4d900, 16, 8;
L_0x600001e4a080 .part L_0x600001e4d900, 16, 8;
L_0x600001e4a940 .part L_0x600001e4d900, 16, 8;
L_0x600001e4b160 .part L_0x600001e4d900, 24, 8;
L_0x600001e4b8e0 .part L_0x600001e4d900, 24, 8;
L_0x600001e4c140 .part L_0x600001e4d900, 24, 8;
L_0x600001e4c960 .part L_0x600001e4d900, 24, 8;
L_0x600001e4d040 .concat8 [ 32 32 32 32], L_0x60000044e760, L_0x60000044e1b0, L_0x60000044dd50, L_0x60000044d8f0;
L_0x600001e4d0e0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4d68;
L_0x600001e4d180 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4db0;
L_0x600001e4d220 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4df8;
L_0x600001e4d2c0 .reduce/nor v0x600001d84120_0;
L_0x600001e4d360 .cmp/ne 3, v0x600001d99e60_0, L_0x1500d4e40;
L_0x600001e4d400 .cmp/ne 3, v0x600001d99e60_0, L_0x1500d4e88;
L_0x600001e4d4a0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4ed0;
L_0x600001e4d540 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4f18;
L_0x600001e4d5e0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4fa8;
L_0x600001e4d680 .cmp/ge 16, v0x600001d99560_0, L_0x1500d4f60;
L_0x600001e4d720 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d4ff0;
L_0x600001e4d7c0 .arith/sum 32, L_0x1500dbf98, L_0x1500d5038;
L_0x600001e4d860 .cmp/gt 32, L_0x600001e4d7c0, L_0x600001e4d720;
S_0x14efb2df0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 10 248, 10 248 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x60000013cd80 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000110>;
P_0x60000013cdc0 .param/l "col" 1 10 248, +C4<00>;
L_0x60000044edf0 .functor BUFZ 32, v0x600001d93210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efb0620 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x14efb2df0;
 .timescale 0 0;
v0x600001de19e0 .array "delay_stages", 5 0, 31 0;
v0x600001de1a70_0 .var/i "i", 31 0;
S_0x14efb0790 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 10 248, 10 248 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x60000013ce00 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000100>;
P_0x60000013ce40 .param/l "col" 1 10 248, +C4<01>;
L_0x60000044ed10 .functor BUFZ 32, v0x600001d947e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efadfd0 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x14efb0790;
 .timescale 0 0;
v0x600001de1b00 .array "delay_stages", 3 0, 31 0;
v0x600001de1b90_0 .var/i "i", 31 0;
S_0x14efae140 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 10 248, 10 248 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x60000013ce80 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000010>;
P_0x60000013cec0 .param/l "col" 1 10 248, +C4<010>;
L_0x60000044fdb0 .functor BUFZ 32, v0x600001d95d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efab980 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x14efae140;
 .timescale 0 0;
v0x600001de1c20 .array "delay_stages", 1 0, 31 0;
v0x600001de1cb0_0 .var/i "i", 31 0;
S_0x14efabaf0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 10 248, 10 248 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x60000013cf00 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000000>;
P_0x60000013cf40 .param/l "col" 1 10 248, +C4<011>;
L_0x60000044fcd0 .functor BUFZ 32, v0x600001d972a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efa9330 .scope generate, "col_no_delay" "col_no_delay" 10 253, 10 253 0, S_0x14efabaf0;
 .timescale 0 0;
L_0x60000044fc60 .functor BUFZ 32, L_0x60000044fcd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efa94a0 .scope generate, "gen_skew[0]" "gen_skew[0]" 10 142, 10 142 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x600003531c80 .param/l "row" 1 10 142, +C4<00>;
v0x600001de1dd0_0 .net *"_ivl_1", 7 0, L_0x600001e432a0;  1 drivers
v0x600001de1e60_0 .net/2u *"_ivl_2", 7 0, L_0x1500d3028;  1 drivers
S_0x14efa6ce0 .scope generate, "row0_skew" "row0_skew" 10 146, 10 146 0, S_0x14efa94a0;
 .timescale 0 0;
v0x600001de1d40_0 .var "out_reg", 7 0;
S_0x14efa6e50 .scope generate, "gen_skew[1]" "gen_skew[1]" 10 142, 10 142 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x600003531d00 .param/l "row" 1 10 142, +C4<01>;
v0x600001de20a0_0 .net *"_ivl_1", 7 0, L_0x600001e43160;  1 drivers
v0x600001de2130_0 .net/2u *"_ivl_2", 7 0, L_0x1500d3070;  1 drivers
S_0x14efa4690 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x14efa6e50;
 .timescale 0 0;
v0x600001de1ef0 .array "delay_stages", 0 0, 7 0;
v0x600001de1f80_0 .var/i "i", 31 0;
v0x600001de2010_0 .var "out_reg", 7 0;
S_0x14efa4800 .scope generate, "gen_skew[2]" "gen_skew[2]" 10 142, 10 142 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x600003531d80 .param/l "row" 1 10 142, +C4<010>;
v0x600001de2370_0 .net *"_ivl_1", 7 0, L_0x600001e43020;  1 drivers
v0x600001de2400_0 .net/2u *"_ivl_2", 7 0, L_0x1500d30b8;  1 drivers
S_0x14efa2040 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x14efa4800;
 .timescale 0 0;
v0x600001de21c0 .array "delay_stages", 1 0, 7 0;
v0x600001de2250_0 .var/i "i", 31 0;
v0x600001de22e0_0 .var "out_reg", 7 0;
S_0x14efa21b0 .scope generate, "gen_skew[3]" "gen_skew[3]" 10 142, 10 142 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x600003531e00 .param/l "row" 1 10 142, +C4<011>;
v0x600001de2640_0 .net *"_ivl_1", 7 0, L_0x600001e42d00;  1 drivers
v0x600001de26d0_0 .net/2u *"_ivl_2", 7 0, L_0x1500d3100;  1 drivers
S_0x14ef9f9f0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x14efa21b0;
 .timescale 0 0;
v0x600001de2490 .array "delay_stages", 2 0, 7 0;
v0x600001de2520_0 .var/i "i", 31 0;
v0x600001de25b0_0 .var "out_reg", 7 0;
S_0x14ef9fb60 .scope generate, "pe_row[0]" "pe_row[0]" 10 213, 10 213 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x600003531c40 .param/l "row" 1 10 213, +C4<00>;
S_0x14ef9d3a0 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14ef9fb60;
 .timescale 0 0;
P_0x600003531ec0 .param/l "col" 1 10 214, +C4<00>;
L_0x60000047d340 .functor AND 1, v0x600001d84120_0, L_0x600001e43480, C4<1>, C4<1>;
L_0x60000047d1f0 .functor AND 1, L_0x600001e42ee0, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x60000047d260 .functor OR 1, L_0x600001e43340, L_0x60000047d1f0, C4<0>, C4<0>;
L_0x60000047d110 .functor AND 1, L_0x1500d5080, L_0x60000047d260, C4<1>, C4<1>;
L_0x60000047d180 .functor AND 1, L_0x60000047d110, L_0x600001e42f80, C4<1>, C4<1>;
v0x600001de32a0_0 .net *"_ivl_0", 2 0, L_0x600001e42da0;  1 drivers
L_0x1500d32f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001de3330_0 .net/2u *"_ivl_11", 2 0, L_0x1500d32f8;  1 drivers
v0x600001de33c0_0 .net *"_ivl_13", 0 0, L_0x600001e43340;  1 drivers
L_0x1500d3340 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001de3450_0 .net/2u *"_ivl_15", 2 0, L_0x1500d3340;  1 drivers
v0x600001de34e0_0 .net *"_ivl_17", 0 0, L_0x600001e42ee0;  1 drivers
v0x600001de3570_0 .net *"_ivl_20", 0 0, L_0x60000047d1f0;  1 drivers
v0x600001de3600_0 .net *"_ivl_22", 0 0, L_0x60000047d260;  1 drivers
v0x600001de3690_0 .net *"_ivl_24", 0 0, L_0x60000047d110;  1 drivers
v0x600001de3720_0 .net *"_ivl_25", 31 0, L_0x600001e43200;  1 drivers
L_0x1500d3388 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001de37b0_0 .net *"_ivl_28", 15 0, L_0x1500d3388;  1 drivers
L_0x1500d33d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001de3840_0 .net/2u *"_ivl_29", 31 0, L_0x1500d33d0;  1 drivers
L_0x1500d3268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001de38d0_0 .net *"_ivl_3", 0 0, L_0x1500d3268;  1 drivers
v0x600001de3960_0 .net *"_ivl_31", 0 0, L_0x600001e42f80;  1 drivers
L_0x1500d32b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001de39f0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d32b0;  1 drivers
v0x600001de3a80_0 .net *"_ivl_6", 0 0, L_0x600001e43480;  1 drivers
v0x600001de3b10_0 .net "do_clear", 0 0, L_0x60000047d180;  1 drivers
v0x600001de3ba0_0 .net "load_weight", 0 0, L_0x60000047d340;  1 drivers
v0x600001de3c30_0 .net "weight_in", 7 0, L_0x600001e42e40;  1 drivers
L_0x600001e42da0 .concat [ 2 1 0 0], v0x600001d84090_0, L_0x1500d3268;
L_0x600001e43480 .cmp/eq 3, L_0x600001e42da0, L_0x1500d32b0;
L_0x600001e43340 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d32f8;
L_0x600001e42ee0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d3340;
L_0x600001e43200 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d3388;
L_0x600001e42f80 .cmp/eq 32, L_0x600001e43200, L_0x1500d33d0;
S_0x14ef9d510 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef9d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d000 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d040 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001de2760_0 .net *"_ivl_11", 0 0, L_0x600001e42a80;  1 drivers
v0x600001de27f0_0 .net *"_ivl_12", 15 0, L_0x600001e42b20;  1 drivers
v0x600001de2880_0 .net/s *"_ivl_4", 15 0, L_0x600001e430c0;  1 drivers
v0x600001de2910_0 .net/s *"_ivl_6", 15 0, L_0x600001e42bc0;  1 drivers
v0x600001de29a0_0 .net/s "a_signed", 7 0, v0x600001de2b50_0;  1 drivers
v0x600001de2a30_0 .net "act_in", 7 0, L_0x60000047d500;  alias, 1 drivers
v0x600001de2ac0_0 .var "act_out", 7 0;
v0x600001de2b50_0 .var "act_reg", 7 0;
v0x600001de2be0_0 .net "clear_acc", 0 0, L_0x60000047d180;  alias, 1 drivers
v0x600001de2c70_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001de2d00_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001de2d90_0 .net "load_weight", 0 0, L_0x60000047d340;  alias, 1 drivers
v0x600001de2e20_0 .net/s "product", 15 0, L_0x600001e42c60;  1 drivers
v0x600001de2eb0_0 .net/s "product_ext", 31 0, L_0x600001e42940;  1 drivers
v0x600001de2f40_0 .net "psum_in", 31 0, L_0x1500d3148;  alias, 1 drivers
v0x600001de2fd0_0 .var "psum_out", 31 0;
v0x600001de3060_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001de30f0_0 .net/s "w_signed", 7 0, v0x600001de3210_0;  1 drivers
v0x600001de3180_0 .net "weight_in", 7 0, L_0x600001e42e40;  alias, 1 drivers
v0x600001de3210_0 .var "weight_reg", 7 0;
L_0x600001e430c0 .extend/s 16, v0x600001de2b50_0;
L_0x600001e42bc0 .extend/s 16, v0x600001de3210_0;
L_0x600001e42c60 .arith/mult 16, L_0x600001e430c0, L_0x600001e42bc0;
L_0x600001e42a80 .part L_0x600001e42c60, 15, 1;
LS_0x600001e42b20_0_0 .concat [ 1 1 1 1], L_0x600001e42a80, L_0x600001e42a80, L_0x600001e42a80, L_0x600001e42a80;
LS_0x600001e42b20_0_4 .concat [ 1 1 1 1], L_0x600001e42a80, L_0x600001e42a80, L_0x600001e42a80, L_0x600001e42a80;
LS_0x600001e42b20_0_8 .concat [ 1 1 1 1], L_0x600001e42a80, L_0x600001e42a80, L_0x600001e42a80, L_0x600001e42a80;
LS_0x600001e42b20_0_12 .concat [ 1 1 1 1], L_0x600001e42a80, L_0x600001e42a80, L_0x600001e42a80, L_0x600001e42a80;
L_0x600001e42b20 .concat [ 4 4 4 4], LS_0x600001e42b20_0_0, LS_0x600001e42b20_0_4, LS_0x600001e42b20_0_8, LS_0x600001e42b20_0_12;
L_0x600001e42940 .concat [ 16 16 0 0], L_0x600001e42c60, L_0x600001e42b20;
S_0x14ef827d0 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14ef9fb60;
 .timescale 0 0;
P_0x600003531fc0 .param/l "col" 1 10 214, +C4<01>;
L_0x60000047cf50 .functor AND 1, v0x600001d84120_0, L_0x600001e42800, C4<1>, C4<1>;
L_0x60000047cfc0 .functor AND 1, L_0x600001e42760, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x60000047ce70 .functor OR 1, L_0x600001e426c0, L_0x60000047cfc0, C4<0>, C4<0>;
L_0x60000047cee0 .functor AND 1, L_0x1500d5080, L_0x60000047ce70, C4<1>, C4<1>;
L_0x60000047cd90 .functor AND 1, L_0x60000047cee0, L_0x600001e42620, C4<1>, C4<1>;
v0x600001de4870_0 .net *"_ivl_0", 2 0, L_0x600001e429e0;  1 drivers
L_0x1500d34a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001de4900_0 .net/2u *"_ivl_11", 2 0, L_0x1500d34a8;  1 drivers
v0x600001de4990_0 .net *"_ivl_13", 0 0, L_0x600001e426c0;  1 drivers
L_0x1500d34f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001de4a20_0 .net/2u *"_ivl_15", 2 0, L_0x1500d34f0;  1 drivers
v0x600001de4ab0_0 .net *"_ivl_17", 0 0, L_0x600001e42760;  1 drivers
v0x600001de4b40_0 .net *"_ivl_20", 0 0, L_0x60000047cfc0;  1 drivers
v0x600001de4bd0_0 .net *"_ivl_22", 0 0, L_0x60000047ce70;  1 drivers
v0x600001de4c60_0 .net *"_ivl_24", 0 0, L_0x60000047cee0;  1 drivers
v0x600001de4cf0_0 .net *"_ivl_25", 31 0, L_0x600001e42580;  1 drivers
L_0x1500d3538 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001de4d80_0 .net *"_ivl_28", 15 0, L_0x1500d3538;  1 drivers
L_0x1500d3580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001de4e10_0 .net/2u *"_ivl_29", 31 0, L_0x1500d3580;  1 drivers
L_0x1500d3418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001de4ea0_0 .net *"_ivl_3", 0 0, L_0x1500d3418;  1 drivers
v0x600001de4f30_0 .net *"_ivl_31", 0 0, L_0x600001e42620;  1 drivers
L_0x1500d3460 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001de4fc0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d3460;  1 drivers
v0x600001de5050_0 .net *"_ivl_6", 0 0, L_0x600001e42800;  1 drivers
v0x600001de50e0_0 .net "do_clear", 0 0, L_0x60000047cd90;  1 drivers
v0x600001de5170_0 .net "load_weight", 0 0, L_0x60000047cf50;  1 drivers
v0x600001de5200_0 .net "weight_in", 7 0, L_0x600001e428a0;  1 drivers
L_0x600001e429e0 .concat [ 2 1 0 0], v0x600001d84090_0, L_0x1500d3418;
L_0x600001e42800 .cmp/eq 3, L_0x600001e429e0, L_0x1500d3460;
L_0x600001e426c0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d34a8;
L_0x600001e42760 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d34f0;
L_0x600001e42580 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d3538;
L_0x600001e42620 .cmp/eq 32, L_0x600001e42580, L_0x1500d3580;
S_0x14ef82940 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef827d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d080 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d0c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001de3cc0_0 .net *"_ivl_11", 0 0, L_0x600001e43e80;  1 drivers
v0x600001de3d50_0 .net *"_ivl_12", 15 0, L_0x600001e42120;  1 drivers
v0x600001de3de0_0 .net/s *"_ivl_4", 15 0, L_0x600001e42440;  1 drivers
v0x600001de3e70_0 .net/s *"_ivl_6", 15 0, L_0x600001e424e0;  1 drivers
v0x600001de3f00_0 .net/s "a_signed", 7 0, v0x600001de4120_0;  1 drivers
v0x600001de4000_0 .net "act_in", 7 0, v0x600001de2ac0_0;  alias, 1 drivers
v0x600001de4090_0 .var "act_out", 7 0;
v0x600001de4120_0 .var "act_reg", 7 0;
v0x600001de41b0_0 .net "clear_acc", 0 0, L_0x60000047cd90;  alias, 1 drivers
v0x600001de4240_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001de42d0_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001de4360_0 .net "load_weight", 0 0, L_0x60000047cf50;  alias, 1 drivers
v0x600001de43f0_0 .net/s "product", 15 0, L_0x600001e43f20;  1 drivers
v0x600001de4480_0 .net/s "product_ext", 31 0, L_0x600001e421c0;  1 drivers
v0x600001de4510_0 .net "psum_in", 31 0, L_0x1500d3190;  alias, 1 drivers
v0x600001de45a0_0 .var "psum_out", 31 0;
v0x600001de4630_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001de46c0_0 .net/s "w_signed", 7 0, v0x600001de47e0_0;  1 drivers
v0x600001de4750_0 .net "weight_in", 7 0, L_0x600001e428a0;  alias, 1 drivers
v0x600001de47e0_0 .var "weight_reg", 7 0;
L_0x600001e42440 .extend/s 16, v0x600001de4120_0;
L_0x600001e424e0 .extend/s 16, v0x600001de47e0_0;
L_0x600001e43f20 .arith/mult 16, L_0x600001e42440, L_0x600001e424e0;
L_0x600001e43e80 .part L_0x600001e43f20, 15, 1;
LS_0x600001e42120_0_0 .concat [ 1 1 1 1], L_0x600001e43e80, L_0x600001e43e80, L_0x600001e43e80, L_0x600001e43e80;
LS_0x600001e42120_0_4 .concat [ 1 1 1 1], L_0x600001e43e80, L_0x600001e43e80, L_0x600001e43e80, L_0x600001e43e80;
LS_0x600001e42120_0_8 .concat [ 1 1 1 1], L_0x600001e43e80, L_0x600001e43e80, L_0x600001e43e80, L_0x600001e43e80;
LS_0x600001e42120_0_12 .concat [ 1 1 1 1], L_0x600001e43e80, L_0x600001e43e80, L_0x600001e43e80, L_0x600001e43e80;
L_0x600001e42120 .concat [ 4 4 4 4], LS_0x600001e42120_0_0, LS_0x600001e42120_0_4, LS_0x600001e42120_0_8, LS_0x600001e42120_0_12;
L_0x600001e421c0 .concat [ 16 16 0 0], L_0x600001e43f20, L_0x600001e42120;
S_0x14ef7ce10 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14ef9fb60;
 .timescale 0 0;
P_0x6000035320c0 .param/l "col" 1 10 214, +C4<010>;
L_0x60000047cd20 .functor AND 1, v0x600001d84120_0, L_0x600001e41cc0, C4<1>, C4<1>;
L_0x60000047e0d0 .functor AND 1, L_0x600001e419a0, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x60000047dd50 .functor OR 1, L_0x600001e41b80, L_0x60000047e0d0, C4<0>, C4<0>;
L_0x60000047dce0 .functor AND 1, L_0x1500d5080, L_0x60000047dd50, C4<1>, C4<1>;
L_0x60000047dc70 .functor AND 1, L_0x60000047dce0, L_0x600001e41860, C4<1>, C4<1>;
v0x600001de5dd0_0 .net *"_ivl_0", 3 0, L_0x600001e41c20;  1 drivers
L_0x1500d3658 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001de5e60_0 .net/2u *"_ivl_11", 2 0, L_0x1500d3658;  1 drivers
v0x600001de5ef0_0 .net *"_ivl_13", 0 0, L_0x600001e41b80;  1 drivers
L_0x1500d36a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001de5f80_0 .net/2u *"_ivl_15", 2 0, L_0x1500d36a0;  1 drivers
v0x600001de6010_0 .net *"_ivl_17", 0 0, L_0x600001e419a0;  1 drivers
v0x600001de60a0_0 .net *"_ivl_20", 0 0, L_0x60000047e0d0;  1 drivers
v0x600001de6130_0 .net *"_ivl_22", 0 0, L_0x60000047dd50;  1 drivers
v0x600001de61c0_0 .net *"_ivl_24", 0 0, L_0x60000047dce0;  1 drivers
v0x600001de6250_0 .net *"_ivl_25", 31 0, L_0x600001e41a40;  1 drivers
L_0x1500d36e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001de62e0_0 .net *"_ivl_28", 15 0, L_0x1500d36e8;  1 drivers
L_0x1500d3730 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001de6370_0 .net/2u *"_ivl_29", 31 0, L_0x1500d3730;  1 drivers
L_0x1500d35c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001de6400_0 .net *"_ivl_3", 1 0, L_0x1500d35c8;  1 drivers
v0x600001de6490_0 .net *"_ivl_31", 0 0, L_0x600001e41860;  1 drivers
L_0x1500d3610 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001de6520_0 .net/2u *"_ivl_4", 3 0, L_0x1500d3610;  1 drivers
v0x600001de65b0_0 .net *"_ivl_6", 0 0, L_0x600001e41cc0;  1 drivers
v0x600001de6640_0 .net "do_clear", 0 0, L_0x60000047dc70;  1 drivers
v0x600001de66d0_0 .net "load_weight", 0 0, L_0x60000047cd20;  1 drivers
v0x600001de6760_0 .net "weight_in", 7 0, L_0x600001e41ae0;  1 drivers
L_0x600001e41c20 .concat [ 2 2 0 0], v0x600001d84090_0, L_0x1500d35c8;
L_0x600001e41cc0 .cmp/eq 4, L_0x600001e41c20, L_0x1500d3610;
L_0x600001e41b80 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d3658;
L_0x600001e419a0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d36a0;
L_0x600001e41a40 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d36e8;
L_0x600001e41860 .cmp/eq 32, L_0x600001e41a40, L_0x1500d3730;
S_0x14ef7cf80 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef7ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d100 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d140 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001de5290_0 .net *"_ivl_11", 0 0, L_0x600001e415e0;  1 drivers
v0x600001de5320_0 .net *"_ivl_12", 15 0, L_0x600001e41680;  1 drivers
v0x600001de53b0_0 .net/s *"_ivl_4", 15 0, L_0x600001e41900;  1 drivers
v0x600001de5440_0 .net/s *"_ivl_6", 15 0, L_0x600001e41720;  1 drivers
v0x600001de54d0_0 .net/s "a_signed", 7 0, v0x600001de5680_0;  1 drivers
v0x600001de5560_0 .net "act_in", 7 0, v0x600001de4090_0;  alias, 1 drivers
v0x600001de55f0_0 .var "act_out", 7 0;
v0x600001de5680_0 .var "act_reg", 7 0;
v0x600001de5710_0 .net "clear_acc", 0 0, L_0x60000047dc70;  alias, 1 drivers
v0x600001de57a0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001de5830_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001de58c0_0 .net "load_weight", 0 0, L_0x60000047cd20;  alias, 1 drivers
v0x600001de5950_0 .net/s "product", 15 0, L_0x600001e417c0;  1 drivers
v0x600001de59e0_0 .net/s "product_ext", 31 0, L_0x600001e414a0;  1 drivers
v0x600001de5a70_0 .net "psum_in", 31 0, L_0x1500d31d8;  alias, 1 drivers
v0x600001de5b00_0 .var "psum_out", 31 0;
v0x600001de5b90_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001de5c20_0 .net/s "w_signed", 7 0, v0x600001de5d40_0;  1 drivers
v0x600001de5cb0_0 .net "weight_in", 7 0, L_0x600001e41ae0;  alias, 1 drivers
v0x600001de5d40_0 .var "weight_reg", 7 0;
L_0x600001e41900 .extend/s 16, v0x600001de5680_0;
L_0x600001e41720 .extend/s 16, v0x600001de5d40_0;
L_0x600001e417c0 .arith/mult 16, L_0x600001e41900, L_0x600001e41720;
L_0x600001e415e0 .part L_0x600001e417c0, 15, 1;
LS_0x600001e41680_0_0 .concat [ 1 1 1 1], L_0x600001e415e0, L_0x600001e415e0, L_0x600001e415e0, L_0x600001e415e0;
LS_0x600001e41680_0_4 .concat [ 1 1 1 1], L_0x600001e415e0, L_0x600001e415e0, L_0x600001e415e0, L_0x600001e415e0;
LS_0x600001e41680_0_8 .concat [ 1 1 1 1], L_0x600001e415e0, L_0x600001e415e0, L_0x600001e415e0, L_0x600001e415e0;
LS_0x600001e41680_0_12 .concat [ 1 1 1 1], L_0x600001e415e0, L_0x600001e415e0, L_0x600001e415e0, L_0x600001e415e0;
L_0x600001e41680 .concat [ 4 4 4 4], LS_0x600001e41680_0_0, LS_0x600001e41680_0_4, LS_0x600001e41680_0_8, LS_0x600001e41680_0_12;
L_0x600001e414a0 .concat [ 16 16 0 0], L_0x600001e417c0, L_0x600001e41680;
S_0x14f839880 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14ef9fb60;
 .timescale 0 0;
P_0x600003532200 .param/l "col" 1 10 214, +C4<011>;
L_0x60000047c150 .functor AND 1, v0x600001d84120_0, L_0x600001e41360, C4<1>, C4<1>;
L_0x60000047c2a0 .functor AND 1, L_0x600001e412c0, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x60000047c230 .functor OR 1, L_0x600001e41220, L_0x60000047c2a0, C4<0>, C4<0>;
L_0x60000047c1c0 .functor AND 1, L_0x1500d5080, L_0x60000047c230, C4<1>, C4<1>;
L_0x60000047db90 .functor AND 1, L_0x60000047c1c0, L_0x600001e41180, C4<1>, C4<1>;
v0x600001de7330_0 .net *"_ivl_0", 3 0, L_0x600001e41540;  1 drivers
L_0x1500d3808 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001de73c0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d3808;  1 drivers
v0x600001de7450_0 .net *"_ivl_13", 0 0, L_0x600001e41220;  1 drivers
L_0x1500d3850 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001de74e0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d3850;  1 drivers
v0x600001de7570_0 .net *"_ivl_17", 0 0, L_0x600001e412c0;  1 drivers
v0x600001de7600_0 .net *"_ivl_20", 0 0, L_0x60000047c2a0;  1 drivers
v0x600001de7690_0 .net *"_ivl_22", 0 0, L_0x60000047c230;  1 drivers
v0x600001de7720_0 .net *"_ivl_24", 0 0, L_0x60000047c1c0;  1 drivers
v0x600001de77b0_0 .net *"_ivl_25", 31 0, L_0x600001e410e0;  1 drivers
L_0x1500d3898 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001de7840_0 .net *"_ivl_28", 15 0, L_0x1500d3898;  1 drivers
L_0x1500d38e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001de78d0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d38e0;  1 drivers
L_0x1500d3778 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001de7960_0 .net *"_ivl_3", 1 0, L_0x1500d3778;  1 drivers
v0x600001de79f0_0 .net *"_ivl_31", 0 0, L_0x600001e41180;  1 drivers
L_0x1500d37c0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001de7a80_0 .net/2u *"_ivl_4", 3 0, L_0x1500d37c0;  1 drivers
v0x600001de7b10_0 .net *"_ivl_6", 0 0, L_0x600001e41360;  1 drivers
v0x600001de7ba0_0 .net "do_clear", 0 0, L_0x60000047db90;  1 drivers
v0x600001de7c30_0 .net "load_weight", 0 0, L_0x60000047c150;  1 drivers
v0x600001de7cc0_0 .net "weight_in", 7 0, L_0x600001e41400;  1 drivers
L_0x600001e41540 .concat [ 2 2 0 0], v0x600001d84090_0, L_0x1500d3778;
L_0x600001e41360 .cmp/eq 4, L_0x600001e41540, L_0x1500d37c0;
L_0x600001e41220 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d3808;
L_0x600001e412c0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d3850;
L_0x600001e410e0 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d3898;
L_0x600001e41180 .cmp/eq 32, L_0x600001e410e0, L_0x1500d38e0;
S_0x14ef7a7c0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14f839880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d180 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d1c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001de67f0_0 .net *"_ivl_11", 0 0, L_0x600001e40f00;  1 drivers
v0x600001de6880_0 .net *"_ivl_12", 15 0, L_0x600001e40d20;  1 drivers
v0x600001de6910_0 .net/s *"_ivl_4", 15 0, L_0x600001e40fa0;  1 drivers
v0x600001de69a0_0 .net/s *"_ivl_6", 15 0, L_0x600001e41040;  1 drivers
v0x600001de6a30_0 .net/s "a_signed", 7 0, v0x600001de6be0_0;  1 drivers
v0x600001de6ac0_0 .net "act_in", 7 0, v0x600001de55f0_0;  alias, 1 drivers
v0x600001de6b50_0 .var "act_out", 7 0;
v0x600001de6be0_0 .var "act_reg", 7 0;
v0x600001de6c70_0 .net "clear_acc", 0 0, L_0x60000047db90;  alias, 1 drivers
v0x600001de6d00_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001de6d90_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001de6e20_0 .net "load_weight", 0 0, L_0x60000047c150;  alias, 1 drivers
v0x600001de6eb0_0 .net/s "product", 15 0, L_0x600001e40e60;  1 drivers
v0x600001de6f40_0 .net/s "product_ext", 31 0, L_0x600001e40dc0;  1 drivers
v0x600001de6fd0_0 .net "psum_in", 31 0, L_0x1500d3220;  alias, 1 drivers
v0x600001de7060_0 .var "psum_out", 31 0;
v0x600001de70f0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001de7180_0 .net/s "w_signed", 7 0, v0x600001de72a0_0;  1 drivers
v0x600001de7210_0 .net "weight_in", 7 0, L_0x600001e41400;  alias, 1 drivers
v0x600001de72a0_0 .var "weight_reg", 7 0;
L_0x600001e40fa0 .extend/s 16, v0x600001de6be0_0;
L_0x600001e41040 .extend/s 16, v0x600001de72a0_0;
L_0x600001e40e60 .arith/mult 16, L_0x600001e40fa0, L_0x600001e41040;
L_0x600001e40f00 .part L_0x600001e40e60, 15, 1;
LS_0x600001e40d20_0_0 .concat [ 1 1 1 1], L_0x600001e40f00, L_0x600001e40f00, L_0x600001e40f00, L_0x600001e40f00;
LS_0x600001e40d20_0_4 .concat [ 1 1 1 1], L_0x600001e40f00, L_0x600001e40f00, L_0x600001e40f00, L_0x600001e40f00;
LS_0x600001e40d20_0_8 .concat [ 1 1 1 1], L_0x600001e40f00, L_0x600001e40f00, L_0x600001e40f00, L_0x600001e40f00;
LS_0x600001e40d20_0_12 .concat [ 1 1 1 1], L_0x600001e40f00, L_0x600001e40f00, L_0x600001e40f00, L_0x600001e40f00;
L_0x600001e40d20 .concat [ 4 4 4 4], LS_0x600001e40d20_0_0, LS_0x600001e40d20_0_4, LS_0x600001e40d20_0_8, LS_0x600001e40d20_0_12;
L_0x600001e40dc0 .concat [ 16 16 0 0], L_0x600001e40e60, L_0x600001e40d20;
S_0x14ef7a930 .scope generate, "pe_row[1]" "pe_row[1]" 10 213, 10 213 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x600003532300 .param/l "row" 1 10 213, +C4<01>;
S_0x14ef78170 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14ef7a930;
 .timescale 0 0;
P_0x600003532380 .param/l "col" 1 10 214, +C4<00>;
L_0x600000477b10 .functor AND 1, v0x600001d84120_0, L_0x600001e40c80, C4<1>, C4<1>;
L_0x600000477a30 .functor AND 1, L_0x600001e40960, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x6000004779c0 .functor OR 1, L_0x600001e40b40, L_0x600000477a30, C4<0>, C4<0>;
L_0x6000004778e0 .functor AND 1, L_0x1500d5080, L_0x6000004779c0, C4<1>, C4<1>;
L_0x600000477950 .functor AND 1, L_0x6000004778e0, L_0x600001e40820, C4<1>, C4<1>;
v0x600001de8900_0 .net *"_ivl_0", 2 0, L_0x600001e40be0;  1 drivers
L_0x1500d39b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001de8990_0 .net/2u *"_ivl_11", 2 0, L_0x1500d39b8;  1 drivers
v0x600001de8a20_0 .net *"_ivl_13", 0 0, L_0x600001e40b40;  1 drivers
L_0x1500d3a00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001de8ab0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d3a00;  1 drivers
v0x600001de8b40_0 .net *"_ivl_17", 0 0, L_0x600001e40960;  1 drivers
v0x600001de8bd0_0 .net *"_ivl_20", 0 0, L_0x600000477a30;  1 drivers
v0x600001de8c60_0 .net *"_ivl_22", 0 0, L_0x6000004779c0;  1 drivers
v0x600001de8cf0_0 .net *"_ivl_24", 0 0, L_0x6000004778e0;  1 drivers
v0x600001de8d80_0 .net *"_ivl_25", 31 0, L_0x600001e40a00;  1 drivers
L_0x1500d3a48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001de8e10_0 .net *"_ivl_28", 15 0, L_0x1500d3a48;  1 drivers
L_0x1500d3a90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001de8ea0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d3a90;  1 drivers
L_0x1500d3928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001de8f30_0 .net *"_ivl_3", 0 0, L_0x1500d3928;  1 drivers
v0x600001de8fc0_0 .net *"_ivl_31", 0 0, L_0x600001e40820;  1 drivers
L_0x1500d3970 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001de9050_0 .net/2u *"_ivl_4", 2 0, L_0x1500d3970;  1 drivers
v0x600001de90e0_0 .net *"_ivl_6", 0 0, L_0x600001e40c80;  1 drivers
v0x600001de9170_0 .net "do_clear", 0 0, L_0x600000477950;  1 drivers
v0x600001de9200_0 .net "load_weight", 0 0, L_0x600000477b10;  1 drivers
v0x600001de9290_0 .net "weight_in", 7 0, L_0x600001e40aa0;  1 drivers
L_0x600001e40be0 .concat [ 2 1 0 0], v0x600001d84090_0, L_0x1500d3928;
L_0x600001e40c80 .cmp/eq 3, L_0x600001e40be0, L_0x1500d3970;
L_0x600001e40b40 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d39b8;
L_0x600001e40960 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d3a00;
L_0x600001e40a00 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d3a48;
L_0x600001e40820 .cmp/eq 32, L_0x600001e40a00, L_0x1500d3a90;
S_0x14ef782e0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef78170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d200 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d240 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001de7d50_0 .net *"_ivl_11", 0 0, L_0x600001e405a0;  1 drivers
v0x600001de7de0_0 .net *"_ivl_12", 15 0, L_0x600001e40640;  1 drivers
v0x600001de7e70_0 .net/s *"_ivl_4", 15 0, L_0x600001e408c0;  1 drivers
v0x600001de7f00_0 .net/s *"_ivl_6", 15 0, L_0x600001e406e0;  1 drivers
v0x600001de8000_0 .net/s "a_signed", 7 0, v0x600001de81b0_0;  1 drivers
v0x600001de8090_0 .net "act_in", 7 0, L_0x60000047d3b0;  alias, 1 drivers
v0x600001de8120_0 .var "act_out", 7 0;
v0x600001de81b0_0 .var "act_reg", 7 0;
v0x600001de8240_0 .net "clear_acc", 0 0, L_0x600000477950;  alias, 1 drivers
v0x600001de82d0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001de8360_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001de83f0_0 .net "load_weight", 0 0, L_0x600000477b10;  alias, 1 drivers
v0x600001de8480_0 .net/s "product", 15 0, L_0x600001e40780;  1 drivers
v0x600001de8510_0 .net/s "product_ext", 31 0, L_0x600001e40460;  1 drivers
v0x600001de85a0_0 .net "psum_in", 31 0, v0x600001de2fd0_0;  alias, 1 drivers
v0x600001de8630_0 .var "psum_out", 31 0;
v0x600001de86c0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001de8750_0 .net/s "w_signed", 7 0, v0x600001de8870_0;  1 drivers
v0x600001de87e0_0 .net "weight_in", 7 0, L_0x600001e40aa0;  alias, 1 drivers
v0x600001de8870_0 .var "weight_reg", 7 0;
L_0x600001e408c0 .extend/s 16, v0x600001de81b0_0;
L_0x600001e406e0 .extend/s 16, v0x600001de8870_0;
L_0x600001e40780 .arith/mult 16, L_0x600001e408c0, L_0x600001e406e0;
L_0x600001e405a0 .part L_0x600001e40780, 15, 1;
LS_0x600001e40640_0_0 .concat [ 1 1 1 1], L_0x600001e405a0, L_0x600001e405a0, L_0x600001e405a0, L_0x600001e405a0;
LS_0x600001e40640_0_4 .concat [ 1 1 1 1], L_0x600001e405a0, L_0x600001e405a0, L_0x600001e405a0, L_0x600001e405a0;
LS_0x600001e40640_0_8 .concat [ 1 1 1 1], L_0x600001e405a0, L_0x600001e405a0, L_0x600001e405a0, L_0x600001e405a0;
LS_0x600001e40640_0_12 .concat [ 1 1 1 1], L_0x600001e405a0, L_0x600001e405a0, L_0x600001e405a0, L_0x600001e405a0;
L_0x600001e40640 .concat [ 4 4 4 4], LS_0x600001e40640_0_0, LS_0x600001e40640_0_4, LS_0x600001e40640_0_8, LS_0x600001e40640_0_12;
L_0x600001e40460 .concat [ 16 16 0 0], L_0x600001e40780, L_0x600001e40640;
S_0x14ef75b20 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14ef7a930;
 .timescale 0 0;
P_0x6000035321c0 .param/l "col" 1 10 214, +C4<01>;
L_0x6000004773a0 .functor AND 1, v0x600001d84120_0, L_0x600001e41fe0, C4<1>, C4<1>;
L_0x600000477410 .functor AND 1, L_0x600001e41f40, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x600000476b50 .functor OR 1, L_0x600001e41ea0, L_0x600000477410, C4<0>, C4<0>;
L_0x600000476920 .functor AND 1, L_0x1500d5080, L_0x600000476b50, C4<1>, C4<1>;
L_0x600000476990 .functor AND 1, L_0x600000476920, L_0x600001e41e00, C4<1>, C4<1>;
v0x600001de9e60_0 .net *"_ivl_0", 2 0, L_0x600001e40500;  1 drivers
L_0x1500d3b68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001de9ef0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d3b68;  1 drivers
v0x600001de9f80_0 .net *"_ivl_13", 0 0, L_0x600001e41ea0;  1 drivers
L_0x1500d3bb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dea010_0 .net/2u *"_ivl_15", 2 0, L_0x1500d3bb0;  1 drivers
v0x600001dea0a0_0 .net *"_ivl_17", 0 0, L_0x600001e41f40;  1 drivers
v0x600001dea130_0 .net *"_ivl_20", 0 0, L_0x600000477410;  1 drivers
v0x600001dea1c0_0 .net *"_ivl_22", 0 0, L_0x600000476b50;  1 drivers
v0x600001dea250_0 .net *"_ivl_24", 0 0, L_0x600000476920;  1 drivers
v0x600001dea2e0_0 .net *"_ivl_25", 31 0, L_0x600001e41d60;  1 drivers
L_0x1500d3bf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dea370_0 .net *"_ivl_28", 15 0, L_0x1500d3bf8;  1 drivers
L_0x1500d3c40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dea400_0 .net/2u *"_ivl_29", 31 0, L_0x1500d3c40;  1 drivers
L_0x1500d3ad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001dea490_0 .net *"_ivl_3", 0 0, L_0x1500d3ad8;  1 drivers
v0x600001dea520_0 .net *"_ivl_31", 0 0, L_0x600001e41e00;  1 drivers
L_0x1500d3b20 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001dea5b0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d3b20;  1 drivers
v0x600001dea640_0 .net *"_ivl_6", 0 0, L_0x600001e41fe0;  1 drivers
v0x600001dea6d0_0 .net "do_clear", 0 0, L_0x600000476990;  1 drivers
v0x600001dea760_0 .net "load_weight", 0 0, L_0x6000004773a0;  1 drivers
v0x600001dea7f0_0 .net "weight_in", 7 0, L_0x600001e42080;  1 drivers
L_0x600001e40500 .concat [ 2 1 0 0], v0x600001d84090_0, L_0x1500d3ad8;
L_0x600001e41fe0 .cmp/eq 3, L_0x600001e40500, L_0x1500d3b20;
L_0x600001e41ea0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d3b68;
L_0x600001e41f40 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d3bb0;
L_0x600001e41d60 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d3bf8;
L_0x600001e41e00 .cmp/eq 32, L_0x600001e41d60, L_0x1500d3c40;
S_0x14ef75c90 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef75b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d280 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d2c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001de9320_0 .net *"_ivl_11", 0 0, L_0x600001e403c0;  1 drivers
v0x600001de93b0_0 .net *"_ivl_12", 15 0, L_0x600001e43d40;  1 drivers
v0x600001de9440_0 .net/s *"_ivl_4", 15 0, L_0x600001e40140;  1 drivers
v0x600001de94d0_0 .net/s *"_ivl_6", 15 0, L_0x600001e401e0;  1 drivers
v0x600001de9560_0 .net/s "a_signed", 7 0, v0x600001de9710_0;  1 drivers
v0x600001de95f0_0 .net "act_in", 7 0, v0x600001de8120_0;  alias, 1 drivers
v0x600001de9680_0 .var "act_out", 7 0;
v0x600001de9710_0 .var "act_reg", 7 0;
v0x600001de97a0_0 .net "clear_acc", 0 0, L_0x600000476990;  alias, 1 drivers
v0x600001de9830_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001de98c0_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001de9950_0 .net "load_weight", 0 0, L_0x6000004773a0;  alias, 1 drivers
v0x600001de99e0_0 .net/s "product", 15 0, L_0x600001e40320;  1 drivers
v0x600001de9a70_0 .net/s "product_ext", 31 0, L_0x600001e43de0;  1 drivers
v0x600001de9b00_0 .net "psum_in", 31 0, v0x600001de45a0_0;  alias, 1 drivers
v0x600001de9b90_0 .var "psum_out", 31 0;
v0x600001de9c20_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001de9cb0_0 .net/s "w_signed", 7 0, v0x600001de9dd0_0;  1 drivers
v0x600001de9d40_0 .net "weight_in", 7 0, L_0x600001e42080;  alias, 1 drivers
v0x600001de9dd0_0 .var "weight_reg", 7 0;
L_0x600001e40140 .extend/s 16, v0x600001de9710_0;
L_0x600001e401e0 .extend/s 16, v0x600001de9dd0_0;
L_0x600001e40320 .arith/mult 16, L_0x600001e40140, L_0x600001e401e0;
L_0x600001e403c0 .part L_0x600001e40320, 15, 1;
LS_0x600001e43d40_0_0 .concat [ 1 1 1 1], L_0x600001e403c0, L_0x600001e403c0, L_0x600001e403c0, L_0x600001e403c0;
LS_0x600001e43d40_0_4 .concat [ 1 1 1 1], L_0x600001e403c0, L_0x600001e403c0, L_0x600001e403c0, L_0x600001e403c0;
LS_0x600001e43d40_0_8 .concat [ 1 1 1 1], L_0x600001e403c0, L_0x600001e403c0, L_0x600001e403c0, L_0x600001e403c0;
LS_0x600001e43d40_0_12 .concat [ 1 1 1 1], L_0x600001e403c0, L_0x600001e403c0, L_0x600001e403c0, L_0x600001e403c0;
L_0x600001e43d40 .concat [ 4 4 4 4], LS_0x600001e43d40_0_0, LS_0x600001e43d40_0_4, LS_0x600001e43d40_0_8, LS_0x600001e43d40_0_12;
L_0x600001e43de0 .concat [ 16 16 0 0], L_0x600001e40320, L_0x600001e43d40;
S_0x14ef734d0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14ef7a930;
 .timescale 0 0;
P_0x600003532540 .param/l "col" 1 10 214, +C4<010>;
L_0x600000476760 .functor AND 1, v0x600001d84120_0, L_0x600001e400a0, C4<1>, C4<1>;
L_0x600000477aa0 .functor AND 1, L_0x600001e48140, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x6000004767d0 .functor OR 1, L_0x600001e480a0, L_0x600000477aa0, C4<0>, C4<0>;
L_0x600000476680 .functor AND 1, L_0x1500d5080, L_0x6000004767d0, C4<1>, C4<1>;
L_0x6000004766f0 .functor AND 1, L_0x600000476680, L_0x600001e48280, C4<1>, C4<1>;
v0x600001deb3c0_0 .net *"_ivl_0", 3 0, L_0x600001e40000;  1 drivers
L_0x1500d3d18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001deb450_0 .net/2u *"_ivl_11", 2 0, L_0x1500d3d18;  1 drivers
v0x600001deb4e0_0 .net *"_ivl_13", 0 0, L_0x600001e480a0;  1 drivers
L_0x1500d3d60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001deb570_0 .net/2u *"_ivl_15", 2 0, L_0x1500d3d60;  1 drivers
v0x600001deb600_0 .net *"_ivl_17", 0 0, L_0x600001e48140;  1 drivers
v0x600001deb690_0 .net *"_ivl_20", 0 0, L_0x600000477aa0;  1 drivers
v0x600001deb720_0 .net *"_ivl_22", 0 0, L_0x6000004767d0;  1 drivers
v0x600001deb7b0_0 .net *"_ivl_24", 0 0, L_0x600000476680;  1 drivers
v0x600001deb840_0 .net *"_ivl_25", 31 0, L_0x600001e481e0;  1 drivers
L_0x1500d3da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001deb8d0_0 .net *"_ivl_28", 15 0, L_0x1500d3da8;  1 drivers
L_0x1500d3df0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001deb960_0 .net/2u *"_ivl_29", 31 0, L_0x1500d3df0;  1 drivers
L_0x1500d3c88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001deb9f0_0 .net *"_ivl_3", 1 0, L_0x1500d3c88;  1 drivers
v0x600001deba80_0 .net *"_ivl_31", 0 0, L_0x600001e48280;  1 drivers
L_0x1500d3cd0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001debb10_0 .net/2u *"_ivl_4", 3 0, L_0x1500d3cd0;  1 drivers
v0x600001debba0_0 .net *"_ivl_6", 0 0, L_0x600001e400a0;  1 drivers
v0x600001debc30_0 .net "do_clear", 0 0, L_0x6000004766f0;  1 drivers
v0x600001debcc0_0 .net "load_weight", 0 0, L_0x600000476760;  1 drivers
v0x600001debd50_0 .net "weight_in", 7 0, L_0x600001e48000;  1 drivers
L_0x600001e40000 .concat [ 2 2 0 0], v0x600001d84090_0, L_0x1500d3c88;
L_0x600001e400a0 .cmp/eq 4, L_0x600001e40000, L_0x1500d3cd0;
L_0x600001e480a0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d3d18;
L_0x600001e48140 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d3d60;
L_0x600001e481e0 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d3da8;
L_0x600001e48280 .cmp/eq 32, L_0x600001e481e0, L_0x1500d3df0;
S_0x14ef73640 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef734d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d380 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d3c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dea880_0 .net *"_ivl_11", 0 0, L_0x600001e48500;  1 drivers
v0x600001dea910_0 .net *"_ivl_12", 15 0, L_0x600001e485a0;  1 drivers
v0x600001dea9a0_0 .net/s *"_ivl_4", 15 0, L_0x600001e48320;  1 drivers
v0x600001deaa30_0 .net/s *"_ivl_6", 15 0, L_0x600001e483c0;  1 drivers
v0x600001deaac0_0 .net/s "a_signed", 7 0, v0x600001deac70_0;  1 drivers
v0x600001deab50_0 .net "act_in", 7 0, v0x600001de9680_0;  alias, 1 drivers
v0x600001deabe0_0 .var "act_out", 7 0;
v0x600001deac70_0 .var "act_reg", 7 0;
v0x600001dead00_0 .net "clear_acc", 0 0, L_0x6000004766f0;  alias, 1 drivers
v0x600001dead90_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001deae20_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001deaeb0_0 .net "load_weight", 0 0, L_0x600000476760;  alias, 1 drivers
v0x600001deaf40_0 .net/s "product", 15 0, L_0x600001e48460;  1 drivers
v0x600001deafd0_0 .net/s "product_ext", 31 0, L_0x600001e48640;  1 drivers
v0x600001deb060_0 .net "psum_in", 31 0, v0x600001de5b00_0;  alias, 1 drivers
v0x600001deb0f0_0 .var "psum_out", 31 0;
v0x600001deb180_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001deb210_0 .net/s "w_signed", 7 0, v0x600001deb330_0;  1 drivers
v0x600001deb2a0_0 .net "weight_in", 7 0, L_0x600001e48000;  alias, 1 drivers
v0x600001deb330_0 .var "weight_reg", 7 0;
L_0x600001e48320 .extend/s 16, v0x600001deac70_0;
L_0x600001e483c0 .extend/s 16, v0x600001deb330_0;
L_0x600001e48460 .arith/mult 16, L_0x600001e48320, L_0x600001e483c0;
L_0x600001e48500 .part L_0x600001e48460, 15, 1;
LS_0x600001e485a0_0_0 .concat [ 1 1 1 1], L_0x600001e48500, L_0x600001e48500, L_0x600001e48500, L_0x600001e48500;
LS_0x600001e485a0_0_4 .concat [ 1 1 1 1], L_0x600001e48500, L_0x600001e48500, L_0x600001e48500, L_0x600001e48500;
LS_0x600001e485a0_0_8 .concat [ 1 1 1 1], L_0x600001e48500, L_0x600001e48500, L_0x600001e48500, L_0x600001e48500;
LS_0x600001e485a0_0_12 .concat [ 1 1 1 1], L_0x600001e48500, L_0x600001e48500, L_0x600001e48500, L_0x600001e48500;
L_0x600001e485a0 .concat [ 4 4 4 4], LS_0x600001e485a0_0_0, LS_0x600001e485a0_0_4, LS_0x600001e485a0_0_8, LS_0x600001e485a0_0_12;
L_0x600001e48640 .concat [ 16 16 0 0], L_0x600001e48460, L_0x600001e485a0;
S_0x14f837230 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14ef7a930;
 .timescale 0 0;
P_0x600003532640 .param/l "col" 1 10 214, +C4<011>;
L_0x6000004764c0 .functor AND 1, v0x600001d84120_0, L_0x600001e48780, C4<1>, C4<1>;
L_0x600000476530 .functor AND 1, L_0x600001e48960, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x6000004763e0 .functor OR 1, L_0x600001e488c0, L_0x600000476530, C4<0>, C4<0>;
L_0x600000476450 .functor AND 1, L_0x1500d5080, L_0x6000004763e0, C4<1>, C4<1>;
L_0x600000476300 .functor AND 1, L_0x600000476450, L_0x600001e48aa0, C4<1>, C4<1>;
v0x600001dec990_0 .net *"_ivl_0", 3 0, L_0x600001e486e0;  1 drivers
L_0x1500d3ec8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001deca20_0 .net/2u *"_ivl_11", 2 0, L_0x1500d3ec8;  1 drivers
v0x600001decab0_0 .net *"_ivl_13", 0 0, L_0x600001e488c0;  1 drivers
L_0x1500d3f10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001decb40_0 .net/2u *"_ivl_15", 2 0, L_0x1500d3f10;  1 drivers
v0x600001decbd0_0 .net *"_ivl_17", 0 0, L_0x600001e48960;  1 drivers
v0x600001decc60_0 .net *"_ivl_20", 0 0, L_0x600000476530;  1 drivers
v0x600001deccf0_0 .net *"_ivl_22", 0 0, L_0x6000004763e0;  1 drivers
v0x600001decd80_0 .net *"_ivl_24", 0 0, L_0x600000476450;  1 drivers
v0x600001dece10_0 .net *"_ivl_25", 31 0, L_0x600001e48a00;  1 drivers
L_0x1500d3f58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001decea0_0 .net *"_ivl_28", 15 0, L_0x1500d3f58;  1 drivers
L_0x1500d3fa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001decf30_0 .net/2u *"_ivl_29", 31 0, L_0x1500d3fa0;  1 drivers
L_0x1500d3e38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001decfc0_0 .net *"_ivl_3", 1 0, L_0x1500d3e38;  1 drivers
v0x600001ded050_0 .net *"_ivl_31", 0 0, L_0x600001e48aa0;  1 drivers
L_0x1500d3e80 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001ded0e0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d3e80;  1 drivers
v0x600001ded170_0 .net *"_ivl_6", 0 0, L_0x600001e48780;  1 drivers
v0x600001ded200_0 .net "do_clear", 0 0, L_0x600000476300;  1 drivers
v0x600001ded290_0 .net "load_weight", 0 0, L_0x6000004764c0;  1 drivers
v0x600001ded320_0 .net "weight_in", 7 0, L_0x600001e48820;  1 drivers
L_0x600001e486e0 .concat [ 2 2 0 0], v0x600001d84090_0, L_0x1500d3e38;
L_0x600001e48780 .cmp/eq 4, L_0x600001e486e0, L_0x1500d3e80;
L_0x600001e488c0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d3ec8;
L_0x600001e48960 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d3f10;
L_0x600001e48a00 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d3f58;
L_0x600001e48aa0 .cmp/eq 32, L_0x600001e48a00, L_0x1500d3fa0;
S_0x14ef70e80 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14f837230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d400 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d440 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001debde0_0 .net *"_ivl_11", 0 0, L_0x600001e48d20;  1 drivers
v0x600001debe70_0 .net *"_ivl_12", 15 0, L_0x600001e48dc0;  1 drivers
v0x600001debf00_0 .net/s *"_ivl_4", 15 0, L_0x600001e48b40;  1 drivers
v0x600001dec000_0 .net/s *"_ivl_6", 15 0, L_0x600001e48be0;  1 drivers
v0x600001dec090_0 .net/s "a_signed", 7 0, v0x600001dec240_0;  1 drivers
v0x600001dec120_0 .net "act_in", 7 0, v0x600001deabe0_0;  alias, 1 drivers
v0x600001dec1b0_0 .var "act_out", 7 0;
v0x600001dec240_0 .var "act_reg", 7 0;
v0x600001dec2d0_0 .net "clear_acc", 0 0, L_0x600000476300;  alias, 1 drivers
v0x600001dec360_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dec3f0_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001dec480_0 .net "load_weight", 0 0, L_0x6000004764c0;  alias, 1 drivers
v0x600001dec510_0 .net/s "product", 15 0, L_0x600001e48c80;  1 drivers
v0x600001dec5a0_0 .net/s "product_ext", 31 0, L_0x600001e48e60;  1 drivers
v0x600001dec630_0 .net "psum_in", 31 0, v0x600001de7060_0;  alias, 1 drivers
v0x600001dec6c0_0 .var "psum_out", 31 0;
v0x600001dec750_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dec7e0_0 .net/s "w_signed", 7 0, v0x600001dec900_0;  1 drivers
v0x600001dec870_0 .net "weight_in", 7 0, L_0x600001e48820;  alias, 1 drivers
v0x600001dec900_0 .var "weight_reg", 7 0;
L_0x600001e48b40 .extend/s 16, v0x600001dec240_0;
L_0x600001e48be0 .extend/s 16, v0x600001dec900_0;
L_0x600001e48c80 .arith/mult 16, L_0x600001e48b40, L_0x600001e48be0;
L_0x600001e48d20 .part L_0x600001e48c80, 15, 1;
LS_0x600001e48dc0_0_0 .concat [ 1 1 1 1], L_0x600001e48d20, L_0x600001e48d20, L_0x600001e48d20, L_0x600001e48d20;
LS_0x600001e48dc0_0_4 .concat [ 1 1 1 1], L_0x600001e48d20, L_0x600001e48d20, L_0x600001e48d20, L_0x600001e48d20;
LS_0x600001e48dc0_0_8 .concat [ 1 1 1 1], L_0x600001e48d20, L_0x600001e48d20, L_0x600001e48d20, L_0x600001e48d20;
LS_0x600001e48dc0_0_12 .concat [ 1 1 1 1], L_0x600001e48d20, L_0x600001e48d20, L_0x600001e48d20, L_0x600001e48d20;
L_0x600001e48dc0 .concat [ 4 4 4 4], LS_0x600001e48dc0_0_0, LS_0x600001e48dc0_0_4, LS_0x600001e48dc0_0_8, LS_0x600001e48dc0_0_12;
L_0x600001e48e60 .concat [ 16 16 0 0], L_0x600001e48c80, L_0x600001e48dc0;
S_0x14ef70ff0 .scope generate, "pe_row[2]" "pe_row[2]" 10 213, 10 213 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x600003532740 .param/l "row" 1 10 213, +C4<010>;
S_0x14ef6e830 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14ef70ff0;
 .timescale 0 0;
P_0x6000035327c0 .param/l "col" 1 10 214, +C4<00>;
L_0x600000476290 .functor AND 1, v0x600001d84120_0, L_0x600001e48fa0, C4<1>, C4<1>;
L_0x600000476140 .functor AND 1, L_0x600001e49180, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x6000004761b0 .functor OR 1, L_0x600001e490e0, L_0x600000476140, C4<0>, C4<0>;
L_0x600000476060 .functor AND 1, L_0x1500d5080, L_0x6000004761b0, C4<1>, C4<1>;
L_0x6000004760d0 .functor AND 1, L_0x600000476060, L_0x600001e492c0, C4<1>, C4<1>;
v0x600001dedef0_0 .net *"_ivl_0", 2 0, L_0x600001e48f00;  1 drivers
L_0x1500d4078 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dedf80_0 .net/2u *"_ivl_11", 2 0, L_0x1500d4078;  1 drivers
v0x600001dee010_0 .net *"_ivl_13", 0 0, L_0x600001e490e0;  1 drivers
L_0x1500d40c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dee0a0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d40c0;  1 drivers
v0x600001dee130_0 .net *"_ivl_17", 0 0, L_0x600001e49180;  1 drivers
v0x600001dee1c0_0 .net *"_ivl_20", 0 0, L_0x600000476140;  1 drivers
v0x600001dee250_0 .net *"_ivl_22", 0 0, L_0x6000004761b0;  1 drivers
v0x600001dee2e0_0 .net *"_ivl_24", 0 0, L_0x600000476060;  1 drivers
v0x600001dee370_0 .net *"_ivl_25", 31 0, L_0x600001e49220;  1 drivers
L_0x1500d4108 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dee400_0 .net *"_ivl_28", 15 0, L_0x1500d4108;  1 drivers
L_0x1500d4150 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dee490_0 .net/2u *"_ivl_29", 31 0, L_0x1500d4150;  1 drivers
L_0x1500d3fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001dee520_0 .net *"_ivl_3", 0 0, L_0x1500d3fe8;  1 drivers
v0x600001dee5b0_0 .net *"_ivl_31", 0 0, L_0x600001e492c0;  1 drivers
L_0x1500d4030 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dee640_0 .net/2u *"_ivl_4", 2 0, L_0x1500d4030;  1 drivers
v0x600001dee6d0_0 .net *"_ivl_6", 0 0, L_0x600001e48fa0;  1 drivers
v0x600001dee760_0 .net "do_clear", 0 0, L_0x6000004760d0;  1 drivers
v0x600001dee7f0_0 .net "load_weight", 0 0, L_0x600000476290;  1 drivers
v0x600001dee880_0 .net "weight_in", 7 0, L_0x600001e49040;  1 drivers
L_0x600001e48f00 .concat [ 2 1 0 0], v0x600001d84090_0, L_0x1500d3fe8;
L_0x600001e48fa0 .cmp/eq 3, L_0x600001e48f00, L_0x1500d4030;
L_0x600001e490e0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4078;
L_0x600001e49180 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d40c0;
L_0x600001e49220 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d4108;
L_0x600001e492c0 .cmp/eq 32, L_0x600001e49220, L_0x1500d4150;
S_0x14ef6e9a0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef6e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d480 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d4c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001ded3b0_0 .net *"_ivl_11", 0 0, L_0x600001e49540;  1 drivers
v0x600001ded440_0 .net *"_ivl_12", 15 0, L_0x600001e495e0;  1 drivers
v0x600001ded4d0_0 .net/s *"_ivl_4", 15 0, L_0x600001e49360;  1 drivers
v0x600001ded560_0 .net/s *"_ivl_6", 15 0, L_0x600001e49400;  1 drivers
v0x600001ded5f0_0 .net/s "a_signed", 7 0, v0x600001ded7a0_0;  1 drivers
v0x600001ded680_0 .net "act_in", 7 0, L_0x60000047d420;  alias, 1 drivers
v0x600001ded710_0 .var "act_out", 7 0;
v0x600001ded7a0_0 .var "act_reg", 7 0;
v0x600001ded830_0 .net "clear_acc", 0 0, L_0x6000004760d0;  alias, 1 drivers
v0x600001ded8c0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001ded950_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001ded9e0_0 .net "load_weight", 0 0, L_0x600000476290;  alias, 1 drivers
v0x600001deda70_0 .net/s "product", 15 0, L_0x600001e494a0;  1 drivers
v0x600001dedb00_0 .net/s "product_ext", 31 0, L_0x600001e49680;  1 drivers
v0x600001dedb90_0 .net "psum_in", 31 0, v0x600001de8630_0;  alias, 1 drivers
v0x600001dedc20_0 .var "psum_out", 31 0;
v0x600001dedcb0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dedd40_0 .net/s "w_signed", 7 0, v0x600001dede60_0;  1 drivers
v0x600001deddd0_0 .net "weight_in", 7 0, L_0x600001e49040;  alias, 1 drivers
v0x600001dede60_0 .var "weight_reg", 7 0;
L_0x600001e49360 .extend/s 16, v0x600001ded7a0_0;
L_0x600001e49400 .extend/s 16, v0x600001dede60_0;
L_0x600001e494a0 .arith/mult 16, L_0x600001e49360, L_0x600001e49400;
L_0x600001e49540 .part L_0x600001e494a0, 15, 1;
LS_0x600001e495e0_0_0 .concat [ 1 1 1 1], L_0x600001e49540, L_0x600001e49540, L_0x600001e49540, L_0x600001e49540;
LS_0x600001e495e0_0_4 .concat [ 1 1 1 1], L_0x600001e49540, L_0x600001e49540, L_0x600001e49540, L_0x600001e49540;
LS_0x600001e495e0_0_8 .concat [ 1 1 1 1], L_0x600001e49540, L_0x600001e49540, L_0x600001e49540, L_0x600001e49540;
LS_0x600001e495e0_0_12 .concat [ 1 1 1 1], L_0x600001e49540, L_0x600001e49540, L_0x600001e49540, L_0x600001e49540;
L_0x600001e495e0 .concat [ 4 4 4 4], LS_0x600001e495e0_0_0, LS_0x600001e495e0_0_4, LS_0x600001e495e0_0_8, LS_0x600001e495e0_0_12;
L_0x600001e49680 .concat [ 16 16 0 0], L_0x600001e494a0, L_0x600001e495e0;
S_0x14ef6c1e0 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14ef70ff0;
 .timescale 0 0;
P_0x6000035328c0 .param/l "col" 1 10 214, +C4<01>;
L_0x600000475ea0 .functor AND 1, v0x600001d84120_0, L_0x600001e497c0, C4<1>, C4<1>;
L_0x600000475f10 .functor AND 1, L_0x600001e499a0, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x600000475dc0 .functor OR 1, L_0x600001e49900, L_0x600000475f10, C4<0>, C4<0>;
L_0x600000475e30 .functor AND 1, L_0x1500d5080, L_0x600000475dc0, C4<1>, C4<1>;
L_0x600000475ce0 .functor AND 1, L_0x600000475e30, L_0x600001e49ae0, C4<1>, C4<1>;
v0x600001def450_0 .net *"_ivl_0", 2 0, L_0x600001e49720;  1 drivers
L_0x1500d4228 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001def4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d4228;  1 drivers
v0x600001def570_0 .net *"_ivl_13", 0 0, L_0x600001e49900;  1 drivers
L_0x1500d4270 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001def600_0 .net/2u *"_ivl_15", 2 0, L_0x1500d4270;  1 drivers
v0x600001def690_0 .net *"_ivl_17", 0 0, L_0x600001e499a0;  1 drivers
v0x600001def720_0 .net *"_ivl_20", 0 0, L_0x600000475f10;  1 drivers
v0x600001def7b0_0 .net *"_ivl_22", 0 0, L_0x600000475dc0;  1 drivers
v0x600001def840_0 .net *"_ivl_24", 0 0, L_0x600000475e30;  1 drivers
v0x600001def8d0_0 .net *"_ivl_25", 31 0, L_0x600001e49a40;  1 drivers
L_0x1500d42b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001def960_0 .net *"_ivl_28", 15 0, L_0x1500d42b8;  1 drivers
L_0x1500d4300 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001def9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d4300;  1 drivers
L_0x1500d4198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001defa80_0 .net *"_ivl_3", 0 0, L_0x1500d4198;  1 drivers
v0x600001defb10_0 .net *"_ivl_31", 0 0, L_0x600001e49ae0;  1 drivers
L_0x1500d41e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001defba0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d41e0;  1 drivers
v0x600001defc30_0 .net *"_ivl_6", 0 0, L_0x600001e497c0;  1 drivers
v0x600001defcc0_0 .net "do_clear", 0 0, L_0x600000475ce0;  1 drivers
v0x600001defd50_0 .net "load_weight", 0 0, L_0x600000475ea0;  1 drivers
v0x600001defde0_0 .net "weight_in", 7 0, L_0x600001e49860;  1 drivers
L_0x600001e49720 .concat [ 2 1 0 0], v0x600001d84090_0, L_0x1500d4198;
L_0x600001e497c0 .cmp/eq 3, L_0x600001e49720, L_0x1500d41e0;
L_0x600001e49900 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4228;
L_0x600001e499a0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4270;
L_0x600001e49a40 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d42b8;
L_0x600001e49ae0 .cmp/eq 32, L_0x600001e49a40, L_0x1500d4300;
S_0x14ef6c350 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef6c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d500 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d540 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dee910_0 .net *"_ivl_11", 0 0, L_0x600001e49d60;  1 drivers
v0x600001dee9a0_0 .net *"_ivl_12", 15 0, L_0x600001e49e00;  1 drivers
v0x600001deea30_0 .net/s *"_ivl_4", 15 0, L_0x600001e49b80;  1 drivers
v0x600001deeac0_0 .net/s *"_ivl_6", 15 0, L_0x600001e49c20;  1 drivers
v0x600001deeb50_0 .net/s "a_signed", 7 0, v0x600001deed00_0;  1 drivers
v0x600001deebe0_0 .net "act_in", 7 0, v0x600001ded710_0;  alias, 1 drivers
v0x600001deec70_0 .var "act_out", 7 0;
v0x600001deed00_0 .var "act_reg", 7 0;
v0x600001deed90_0 .net "clear_acc", 0 0, L_0x600000475ce0;  alias, 1 drivers
v0x600001deee20_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001deeeb0_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001deef40_0 .net "load_weight", 0 0, L_0x600000475ea0;  alias, 1 drivers
v0x600001deefd0_0 .net/s "product", 15 0, L_0x600001e49cc0;  1 drivers
v0x600001def060_0 .net/s "product_ext", 31 0, L_0x600001e49ea0;  1 drivers
v0x600001def0f0_0 .net "psum_in", 31 0, v0x600001de9b90_0;  alias, 1 drivers
v0x600001def180_0 .var "psum_out", 31 0;
v0x600001def210_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001def2a0_0 .net/s "w_signed", 7 0, v0x600001def3c0_0;  1 drivers
v0x600001def330_0 .net "weight_in", 7 0, L_0x600001e49860;  alias, 1 drivers
v0x600001def3c0_0 .var "weight_reg", 7 0;
L_0x600001e49b80 .extend/s 16, v0x600001deed00_0;
L_0x600001e49c20 .extend/s 16, v0x600001def3c0_0;
L_0x600001e49cc0 .arith/mult 16, L_0x600001e49b80, L_0x600001e49c20;
L_0x600001e49d60 .part L_0x600001e49cc0, 15, 1;
LS_0x600001e49e00_0_0 .concat [ 1 1 1 1], L_0x600001e49d60, L_0x600001e49d60, L_0x600001e49d60, L_0x600001e49d60;
LS_0x600001e49e00_0_4 .concat [ 1 1 1 1], L_0x600001e49d60, L_0x600001e49d60, L_0x600001e49d60, L_0x600001e49d60;
LS_0x600001e49e00_0_8 .concat [ 1 1 1 1], L_0x600001e49d60, L_0x600001e49d60, L_0x600001e49d60, L_0x600001e49d60;
LS_0x600001e49e00_0_12 .concat [ 1 1 1 1], L_0x600001e49d60, L_0x600001e49d60, L_0x600001e49d60, L_0x600001e49d60;
L_0x600001e49e00 .concat [ 4 4 4 4], LS_0x600001e49e00_0_0, LS_0x600001e49e00_0_4, LS_0x600001e49e00_0_8, LS_0x600001e49e00_0_12;
L_0x600001e49ea0 .concat [ 16 16 0 0], L_0x600001e49cc0, L_0x600001e49e00;
S_0x14ef69b90 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14ef70ff0;
 .timescale 0 0;
P_0x6000035329c0 .param/l "col" 1 10 214, +C4<010>;
L_0x600000476d80 .functor AND 1, v0x600001d84120_0, L_0x600001e49fe0, C4<1>, C4<1>;
L_0x600000476d10 .functor AND 1, L_0x600001e4a260, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x600000476ca0 .functor OR 1, L_0x600001e4a1c0, L_0x600000476d10, C4<0>, C4<0>;
L_0x600000476c30 .functor AND 1, L_0x1500d5080, L_0x600000476ca0, C4<1>, C4<1>;
L_0x600000475730 .functor AND 1, L_0x600000476c30, L_0x600001e4a3a0, C4<1>, C4<1>;
v0x600001d90a20_0 .net *"_ivl_0", 3 0, L_0x600001e49f40;  1 drivers
L_0x1500d43d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001d90ab0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d43d8;  1 drivers
v0x600001d90b40_0 .net *"_ivl_13", 0 0, L_0x600001e4a1c0;  1 drivers
L_0x1500d4420 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d90bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d4420;  1 drivers
v0x600001d90c60_0 .net *"_ivl_17", 0 0, L_0x600001e4a260;  1 drivers
v0x600001d90cf0_0 .net *"_ivl_20", 0 0, L_0x600000476d10;  1 drivers
v0x600001d90d80_0 .net *"_ivl_22", 0 0, L_0x600000476ca0;  1 drivers
v0x600001d90e10_0 .net *"_ivl_24", 0 0, L_0x600000476c30;  1 drivers
v0x600001d90ea0_0 .net *"_ivl_25", 31 0, L_0x600001e4a300;  1 drivers
L_0x1500d4468 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d90f30_0 .net *"_ivl_28", 15 0, L_0x1500d4468;  1 drivers
L_0x1500d44b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d90fc0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d44b0;  1 drivers
L_0x1500d4348 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001d91050_0 .net *"_ivl_3", 1 0, L_0x1500d4348;  1 drivers
v0x600001d910e0_0 .net *"_ivl_31", 0 0, L_0x600001e4a3a0;  1 drivers
L_0x1500d4390 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001d91170_0 .net/2u *"_ivl_4", 3 0, L_0x1500d4390;  1 drivers
v0x600001d91200_0 .net *"_ivl_6", 0 0, L_0x600001e49fe0;  1 drivers
v0x600001d91290_0 .net "do_clear", 0 0, L_0x600000475730;  1 drivers
v0x600001d91320_0 .net "load_weight", 0 0, L_0x600000476d80;  1 drivers
v0x600001d913b0_0 .net "weight_in", 7 0, L_0x600001e4a080;  1 drivers
L_0x600001e49f40 .concat [ 2 2 0 0], v0x600001d84090_0, L_0x1500d4348;
L_0x600001e49fe0 .cmp/eq 4, L_0x600001e49f40, L_0x1500d4390;
L_0x600001e4a1c0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d43d8;
L_0x600001e4a260 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4420;
L_0x600001e4a300 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d4468;
L_0x600001e4a3a0 .cmp/eq 32, L_0x600001e4a300, L_0x1500d44b0;
S_0x14ef69d00 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef69b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d300 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d340 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001defe70_0 .net *"_ivl_11", 0 0, L_0x600001e4a620;  1 drivers
v0x600001deff00_0 .net *"_ivl_12", 15 0, L_0x600001e4a6c0;  1 drivers
v0x600001d90000_0 .net/s *"_ivl_4", 15 0, L_0x600001e4a440;  1 drivers
v0x600001d90090_0 .net/s *"_ivl_6", 15 0, L_0x600001e4a4e0;  1 drivers
v0x600001d90120_0 .net/s "a_signed", 7 0, v0x600001d902d0_0;  1 drivers
v0x600001d901b0_0 .net "act_in", 7 0, v0x600001deec70_0;  alias, 1 drivers
v0x600001d90240_0 .var "act_out", 7 0;
v0x600001d902d0_0 .var "act_reg", 7 0;
v0x600001d90360_0 .net "clear_acc", 0 0, L_0x600000475730;  alias, 1 drivers
v0x600001d903f0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d90480_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001d90510_0 .net "load_weight", 0 0, L_0x600000476d80;  alias, 1 drivers
v0x600001d905a0_0 .net/s "product", 15 0, L_0x600001e4a580;  1 drivers
v0x600001d90630_0 .net/s "product_ext", 31 0, L_0x600001e4a760;  1 drivers
v0x600001d906c0_0 .net "psum_in", 31 0, v0x600001deb0f0_0;  alias, 1 drivers
v0x600001d90750_0 .var "psum_out", 31 0;
v0x600001d907e0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d90870_0 .net/s "w_signed", 7 0, v0x600001d90990_0;  1 drivers
v0x600001d90900_0 .net "weight_in", 7 0, L_0x600001e4a080;  alias, 1 drivers
v0x600001d90990_0 .var "weight_reg", 7 0;
L_0x600001e4a440 .extend/s 16, v0x600001d902d0_0;
L_0x600001e4a4e0 .extend/s 16, v0x600001d90990_0;
L_0x600001e4a580 .arith/mult 16, L_0x600001e4a440, L_0x600001e4a4e0;
L_0x600001e4a620 .part L_0x600001e4a580, 15, 1;
LS_0x600001e4a6c0_0_0 .concat [ 1 1 1 1], L_0x600001e4a620, L_0x600001e4a620, L_0x600001e4a620, L_0x600001e4a620;
LS_0x600001e4a6c0_0_4 .concat [ 1 1 1 1], L_0x600001e4a620, L_0x600001e4a620, L_0x600001e4a620, L_0x600001e4a620;
LS_0x600001e4a6c0_0_8 .concat [ 1 1 1 1], L_0x600001e4a620, L_0x600001e4a620, L_0x600001e4a620, L_0x600001e4a620;
LS_0x600001e4a6c0_0_12 .concat [ 1 1 1 1], L_0x600001e4a620, L_0x600001e4a620, L_0x600001e4a620, L_0x600001e4a620;
L_0x600001e4a6c0 .concat [ 4 4 4 4], LS_0x600001e4a6c0_0_0, LS_0x600001e4a6c0_0_4, LS_0x600001e4a6c0_0_8, LS_0x600001e4a6c0_0_12;
L_0x600001e4a760 .concat [ 16 16 0 0], L_0x600001e4a580, L_0x600001e4a6c0;
S_0x14ef67540 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14ef70ff0;
 .timescale 0 0;
P_0x600003532ac0 .param/l "col" 1 10 214, +C4<011>;
L_0x6000004748c0 .functor AND 1, v0x600001d84120_0, L_0x600001e4a8a0, C4<1>, C4<1>;
L_0x600000474460 .functor AND 1, L_0x600001e4aa80, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x600000474000 .functor OR 1, L_0x600001e4a9e0, L_0x600000474460, C4<0>, C4<0>;
L_0x6000004752d0 .functor AND 1, L_0x1500d5080, L_0x600000474000, C4<1>, C4<1>;
L_0x600000475260 .functor AND 1, L_0x6000004752d0, L_0x600001e4abc0, C4<1>, C4<1>;
v0x600001d91f80_0 .net *"_ivl_0", 3 0, L_0x600001e4a800;  1 drivers
L_0x1500d4588 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001d92010_0 .net/2u *"_ivl_11", 2 0, L_0x1500d4588;  1 drivers
v0x600001d920a0_0 .net *"_ivl_13", 0 0, L_0x600001e4a9e0;  1 drivers
L_0x1500d45d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d92130_0 .net/2u *"_ivl_15", 2 0, L_0x1500d45d0;  1 drivers
v0x600001d921c0_0 .net *"_ivl_17", 0 0, L_0x600001e4aa80;  1 drivers
v0x600001d92250_0 .net *"_ivl_20", 0 0, L_0x600000474460;  1 drivers
v0x600001d922e0_0 .net *"_ivl_22", 0 0, L_0x600000474000;  1 drivers
v0x600001d92370_0 .net *"_ivl_24", 0 0, L_0x6000004752d0;  1 drivers
v0x600001d92400_0 .net *"_ivl_25", 31 0, L_0x600001e4ab20;  1 drivers
L_0x1500d4618 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d92490_0 .net *"_ivl_28", 15 0, L_0x1500d4618;  1 drivers
L_0x1500d4660 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d92520_0 .net/2u *"_ivl_29", 31 0, L_0x1500d4660;  1 drivers
L_0x1500d44f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001d925b0_0 .net *"_ivl_3", 1 0, L_0x1500d44f8;  1 drivers
v0x600001d92640_0 .net *"_ivl_31", 0 0, L_0x600001e4abc0;  1 drivers
L_0x1500d4540 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001d926d0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d4540;  1 drivers
v0x600001d92760_0 .net *"_ivl_6", 0 0, L_0x600001e4a8a0;  1 drivers
v0x600001d927f0_0 .net "do_clear", 0 0, L_0x600000475260;  1 drivers
v0x600001d92880_0 .net "load_weight", 0 0, L_0x6000004748c0;  1 drivers
v0x600001d92910_0 .net "weight_in", 7 0, L_0x600001e4a940;  1 drivers
L_0x600001e4a800 .concat [ 2 2 0 0], v0x600001d84090_0, L_0x1500d44f8;
L_0x600001e4a8a0 .cmp/eq 4, L_0x600001e4a800, L_0x1500d4540;
L_0x600001e4a9e0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4588;
L_0x600001e4aa80 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d45d0;
L_0x600001e4ab20 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d4618;
L_0x600001e4abc0 .cmp/eq 32, L_0x600001e4ab20, L_0x1500d4660;
S_0x14ef676b0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef67540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d580 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d5c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001d91440_0 .net *"_ivl_11", 0 0, L_0x600001e4ae40;  1 drivers
v0x600001d914d0_0 .net *"_ivl_12", 15 0, L_0x600001e4aee0;  1 drivers
v0x600001d91560_0 .net/s *"_ivl_4", 15 0, L_0x600001e4ac60;  1 drivers
v0x600001d915f0_0 .net/s *"_ivl_6", 15 0, L_0x600001e4ad00;  1 drivers
v0x600001d91680_0 .net/s "a_signed", 7 0, v0x600001d91830_0;  1 drivers
v0x600001d91710_0 .net "act_in", 7 0, v0x600001d90240_0;  alias, 1 drivers
v0x600001d917a0_0 .var "act_out", 7 0;
v0x600001d91830_0 .var "act_reg", 7 0;
v0x600001d918c0_0 .net "clear_acc", 0 0, L_0x600000475260;  alias, 1 drivers
v0x600001d91950_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d919e0_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001d91a70_0 .net "load_weight", 0 0, L_0x6000004748c0;  alias, 1 drivers
v0x600001d91b00_0 .net/s "product", 15 0, L_0x600001e4ada0;  1 drivers
v0x600001d91b90_0 .net/s "product_ext", 31 0, L_0x600001e4af80;  1 drivers
v0x600001d91c20_0 .net "psum_in", 31 0, v0x600001dec6c0_0;  alias, 1 drivers
v0x600001d91cb0_0 .var "psum_out", 31 0;
v0x600001d91d40_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d91dd0_0 .net/s "w_signed", 7 0, v0x600001d91ef0_0;  1 drivers
v0x600001d91e60_0 .net "weight_in", 7 0, L_0x600001e4a940;  alias, 1 drivers
v0x600001d91ef0_0 .var "weight_reg", 7 0;
L_0x600001e4ac60 .extend/s 16, v0x600001d91830_0;
L_0x600001e4ad00 .extend/s 16, v0x600001d91ef0_0;
L_0x600001e4ada0 .arith/mult 16, L_0x600001e4ac60, L_0x600001e4ad00;
L_0x600001e4ae40 .part L_0x600001e4ada0, 15, 1;
LS_0x600001e4aee0_0_0 .concat [ 1 1 1 1], L_0x600001e4ae40, L_0x600001e4ae40, L_0x600001e4ae40, L_0x600001e4ae40;
LS_0x600001e4aee0_0_4 .concat [ 1 1 1 1], L_0x600001e4ae40, L_0x600001e4ae40, L_0x600001e4ae40, L_0x600001e4ae40;
LS_0x600001e4aee0_0_8 .concat [ 1 1 1 1], L_0x600001e4ae40, L_0x600001e4ae40, L_0x600001e4ae40, L_0x600001e4ae40;
LS_0x600001e4aee0_0_12 .concat [ 1 1 1 1], L_0x600001e4ae40, L_0x600001e4ae40, L_0x600001e4ae40, L_0x600001e4ae40;
L_0x600001e4aee0 .concat [ 4 4 4 4], LS_0x600001e4aee0_0_0, LS_0x600001e4aee0_0_4, LS_0x600001e4aee0_0_8, LS_0x600001e4aee0_0_12;
L_0x600001e4af80 .concat [ 16 16 0 0], L_0x600001e4ada0, L_0x600001e4aee0;
S_0x14ef64ef0 .scope generate, "pe_row[3]" "pe_row[3]" 10 213, 10 213 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x600003532bc0 .param/l "row" 1 10 213, +C4<011>;
S_0x14ef65060 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14ef64ef0;
 .timescale 0 0;
P_0x600003532c40 .param/l "col" 1 10 214, +C4<00>;
L_0x600000475650 .functor AND 1, v0x600001d84120_0, L_0x600001e4b0c0, C4<1>, C4<1>;
L_0x60000044fb80 .functor AND 1, L_0x600001e4b200, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x60000044f950 .functor OR 1, L_0x600001e4a120, L_0x60000044fb80, C4<0>, C4<0>;
L_0x60000044f9c0 .functor AND 1, L_0x1500d5080, L_0x60000044f950, C4<1>, C4<1>;
L_0x60000044f870 .functor AND 1, L_0x60000044f9c0, L_0x600001e4b340, C4<1>, C4<1>;
v0x600001d934e0_0 .net *"_ivl_0", 2 0, L_0x600001e4b020;  1 drivers
L_0x1500d4738 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001d93570_0 .net/2u *"_ivl_11", 2 0, L_0x1500d4738;  1 drivers
v0x600001d93600_0 .net *"_ivl_13", 0 0, L_0x600001e4a120;  1 drivers
L_0x1500d4780 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d93690_0 .net/2u *"_ivl_15", 2 0, L_0x1500d4780;  1 drivers
v0x600001d93720_0 .net *"_ivl_17", 0 0, L_0x600001e4b200;  1 drivers
v0x600001d937b0_0 .net *"_ivl_20", 0 0, L_0x60000044fb80;  1 drivers
v0x600001d93840_0 .net *"_ivl_22", 0 0, L_0x60000044f950;  1 drivers
v0x600001d938d0_0 .net *"_ivl_24", 0 0, L_0x60000044f9c0;  1 drivers
v0x600001d93960_0 .net *"_ivl_25", 31 0, L_0x600001e4b2a0;  1 drivers
L_0x1500d47c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d939f0_0 .net *"_ivl_28", 15 0, L_0x1500d47c8;  1 drivers
L_0x1500d4810 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d93a80_0 .net/2u *"_ivl_29", 31 0, L_0x1500d4810;  1 drivers
L_0x1500d46a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001d93b10_0 .net *"_ivl_3", 0 0, L_0x1500d46a8;  1 drivers
v0x600001d93ba0_0 .net *"_ivl_31", 0 0, L_0x600001e4b340;  1 drivers
L_0x1500d46f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d93c30_0 .net/2u *"_ivl_4", 2 0, L_0x1500d46f0;  1 drivers
v0x600001d93cc0_0 .net *"_ivl_6", 0 0, L_0x600001e4b0c0;  1 drivers
v0x600001d93d50_0 .net "do_clear", 0 0, L_0x60000044f870;  1 drivers
v0x600001d93de0_0 .net "load_weight", 0 0, L_0x600000475650;  1 drivers
v0x600001d93e70_0 .net "weight_in", 7 0, L_0x600001e4b160;  1 drivers
L_0x600001e4b020 .concat [ 2 1 0 0], v0x600001d84090_0, L_0x1500d46a8;
L_0x600001e4b0c0 .cmp/eq 3, L_0x600001e4b020, L_0x1500d46f0;
L_0x600001e4a120 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4738;
L_0x600001e4b200 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4780;
L_0x600001e4b2a0 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d47c8;
L_0x600001e4b340 .cmp/eq 32, L_0x600001e4b2a0, L_0x1500d4810;
S_0x14ef628a0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef65060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d600 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d640 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001d929a0_0 .net *"_ivl_11", 0 0, L_0x600001e4b5c0;  1 drivers
v0x600001d92a30_0 .net *"_ivl_12", 15 0, L_0x600001e4b660;  1 drivers
v0x600001d92ac0_0 .net/s *"_ivl_4", 15 0, L_0x600001e4b3e0;  1 drivers
v0x600001d92b50_0 .net/s *"_ivl_6", 15 0, L_0x600001e4b480;  1 drivers
v0x600001d92be0_0 .net/s "a_signed", 7 0, v0x600001d92d90_0;  1 drivers
v0x600001d92c70_0 .net "act_in", 7 0, L_0x60000047d2d0;  alias, 1 drivers
v0x600001d92d00_0 .var "act_out", 7 0;
v0x600001d92d90_0 .var "act_reg", 7 0;
v0x600001d92e20_0 .net "clear_acc", 0 0, L_0x60000044f870;  alias, 1 drivers
v0x600001d92eb0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d92f40_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001d92fd0_0 .net "load_weight", 0 0, L_0x600000475650;  alias, 1 drivers
v0x600001d93060_0 .net/s "product", 15 0, L_0x600001e4b520;  1 drivers
v0x600001d930f0_0 .net/s "product_ext", 31 0, L_0x600001e4b700;  1 drivers
v0x600001d93180_0 .net "psum_in", 31 0, v0x600001dedc20_0;  alias, 1 drivers
v0x600001d93210_0 .var "psum_out", 31 0;
v0x600001d932a0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d93330_0 .net/s "w_signed", 7 0, v0x600001d93450_0;  1 drivers
v0x600001d933c0_0 .net "weight_in", 7 0, L_0x600001e4b160;  alias, 1 drivers
v0x600001d93450_0 .var "weight_reg", 7 0;
L_0x600001e4b3e0 .extend/s 16, v0x600001d92d90_0;
L_0x600001e4b480 .extend/s 16, v0x600001d93450_0;
L_0x600001e4b520 .arith/mult 16, L_0x600001e4b3e0, L_0x600001e4b480;
L_0x600001e4b5c0 .part L_0x600001e4b520, 15, 1;
LS_0x600001e4b660_0_0 .concat [ 1 1 1 1], L_0x600001e4b5c0, L_0x600001e4b5c0, L_0x600001e4b5c0, L_0x600001e4b5c0;
LS_0x600001e4b660_0_4 .concat [ 1 1 1 1], L_0x600001e4b5c0, L_0x600001e4b5c0, L_0x600001e4b5c0, L_0x600001e4b5c0;
LS_0x600001e4b660_0_8 .concat [ 1 1 1 1], L_0x600001e4b5c0, L_0x600001e4b5c0, L_0x600001e4b5c0, L_0x600001e4b5c0;
LS_0x600001e4b660_0_12 .concat [ 1 1 1 1], L_0x600001e4b5c0, L_0x600001e4b5c0, L_0x600001e4b5c0, L_0x600001e4b5c0;
L_0x600001e4b660 .concat [ 4 4 4 4], LS_0x600001e4b660_0_0, LS_0x600001e4b660_0_4, LS_0x600001e4b660_0_8, LS_0x600001e4b660_0_12;
L_0x600001e4b700 .concat [ 16 16 0 0], L_0x600001e4b520, L_0x600001e4b660;
S_0x14ef62a10 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14ef64ef0;
 .timescale 0 0;
P_0x600003532d40 .param/l "col" 1 10 214, +C4<01>;
L_0x60000044f800 .functor AND 1, v0x600001d84120_0, L_0x600001e4b840, C4<1>, C4<1>;
L_0x60000044f6b0 .functor AND 1, L_0x600001e4ba20, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x60000044f720 .functor OR 1, L_0x600001e4b980, L_0x60000044f6b0, C4<0>, C4<0>;
L_0x60000044f5d0 .functor AND 1, L_0x1500d5080, L_0x60000044f720, C4<1>, C4<1>;
L_0x60000044f640 .functor AND 1, L_0x60000044f5d0, L_0x600001e4bb60, C4<1>, C4<1>;
v0x600001d94ab0_0 .net *"_ivl_0", 2 0, L_0x600001e4b7a0;  1 drivers
L_0x1500d48e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001d94b40_0 .net/2u *"_ivl_11", 2 0, L_0x1500d48e8;  1 drivers
v0x600001d94bd0_0 .net *"_ivl_13", 0 0, L_0x600001e4b980;  1 drivers
L_0x1500d4930 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d94c60_0 .net/2u *"_ivl_15", 2 0, L_0x1500d4930;  1 drivers
v0x600001d94cf0_0 .net *"_ivl_17", 0 0, L_0x600001e4ba20;  1 drivers
v0x600001d94d80_0 .net *"_ivl_20", 0 0, L_0x60000044f6b0;  1 drivers
v0x600001d94e10_0 .net *"_ivl_22", 0 0, L_0x60000044f720;  1 drivers
v0x600001d94ea0_0 .net *"_ivl_24", 0 0, L_0x60000044f5d0;  1 drivers
v0x600001d94f30_0 .net *"_ivl_25", 31 0, L_0x600001e4bac0;  1 drivers
L_0x1500d4978 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d94fc0_0 .net *"_ivl_28", 15 0, L_0x1500d4978;  1 drivers
L_0x1500d49c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d95050_0 .net/2u *"_ivl_29", 31 0, L_0x1500d49c0;  1 drivers
L_0x1500d4858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001d950e0_0 .net *"_ivl_3", 0 0, L_0x1500d4858;  1 drivers
v0x600001d95170_0 .net *"_ivl_31", 0 0, L_0x600001e4bb60;  1 drivers
L_0x1500d48a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001d95200_0 .net/2u *"_ivl_4", 2 0, L_0x1500d48a0;  1 drivers
v0x600001d95290_0 .net *"_ivl_6", 0 0, L_0x600001e4b840;  1 drivers
v0x600001d95320_0 .net "do_clear", 0 0, L_0x60000044f640;  1 drivers
v0x600001d953b0_0 .net "load_weight", 0 0, L_0x60000044f800;  1 drivers
v0x600001d95440_0 .net "weight_in", 7 0, L_0x600001e4b8e0;  1 drivers
L_0x600001e4b7a0 .concat [ 2 1 0 0], v0x600001d84090_0, L_0x1500d4858;
L_0x600001e4b840 .cmp/eq 3, L_0x600001e4b7a0, L_0x1500d48a0;
L_0x600001e4b980 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d48e8;
L_0x600001e4ba20 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4930;
L_0x600001e4bac0 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d4978;
L_0x600001e4bb60 .cmp/eq 32, L_0x600001e4bac0, L_0x1500d49c0;
S_0x14ef60250 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef62a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d680 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d6c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001d93f00_0 .net *"_ivl_11", 0 0, L_0x600001e4bde0;  1 drivers
v0x600001d94000_0 .net *"_ivl_12", 15 0, L_0x600001e4be80;  1 drivers
v0x600001d94090_0 .net/s *"_ivl_4", 15 0, L_0x600001e4bc00;  1 drivers
v0x600001d94120_0 .net/s *"_ivl_6", 15 0, L_0x600001e4bca0;  1 drivers
v0x600001d941b0_0 .net/s "a_signed", 7 0, v0x600001d94360_0;  1 drivers
v0x600001d94240_0 .net "act_in", 7 0, v0x600001d92d00_0;  alias, 1 drivers
v0x600001d942d0_0 .var "act_out", 7 0;
v0x600001d94360_0 .var "act_reg", 7 0;
v0x600001d943f0_0 .net "clear_acc", 0 0, L_0x60000044f640;  alias, 1 drivers
v0x600001d94480_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d94510_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001d945a0_0 .net "load_weight", 0 0, L_0x60000044f800;  alias, 1 drivers
v0x600001d94630_0 .net/s "product", 15 0, L_0x600001e4bd40;  1 drivers
v0x600001d946c0_0 .net/s "product_ext", 31 0, L_0x600001e4bf20;  1 drivers
v0x600001d94750_0 .net "psum_in", 31 0, v0x600001def180_0;  alias, 1 drivers
v0x600001d947e0_0 .var "psum_out", 31 0;
v0x600001d94870_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d94900_0 .net/s "w_signed", 7 0, v0x600001d94a20_0;  1 drivers
v0x600001d94990_0 .net "weight_in", 7 0, L_0x600001e4b8e0;  alias, 1 drivers
v0x600001d94a20_0 .var "weight_reg", 7 0;
L_0x600001e4bc00 .extend/s 16, v0x600001d94360_0;
L_0x600001e4bca0 .extend/s 16, v0x600001d94a20_0;
L_0x600001e4bd40 .arith/mult 16, L_0x600001e4bc00, L_0x600001e4bca0;
L_0x600001e4bde0 .part L_0x600001e4bd40, 15, 1;
LS_0x600001e4be80_0_0 .concat [ 1 1 1 1], L_0x600001e4bde0, L_0x600001e4bde0, L_0x600001e4bde0, L_0x600001e4bde0;
LS_0x600001e4be80_0_4 .concat [ 1 1 1 1], L_0x600001e4bde0, L_0x600001e4bde0, L_0x600001e4bde0, L_0x600001e4bde0;
LS_0x600001e4be80_0_8 .concat [ 1 1 1 1], L_0x600001e4bde0, L_0x600001e4bde0, L_0x600001e4bde0, L_0x600001e4bde0;
LS_0x600001e4be80_0_12 .concat [ 1 1 1 1], L_0x600001e4bde0, L_0x600001e4bde0, L_0x600001e4bde0, L_0x600001e4bde0;
L_0x600001e4be80 .concat [ 4 4 4 4], LS_0x600001e4be80_0_0, LS_0x600001e4be80_0_4, LS_0x600001e4be80_0_8, LS_0x600001e4be80_0_12;
L_0x600001e4bf20 .concat [ 16 16 0 0], L_0x600001e4bd40, L_0x600001e4be80;
S_0x14ef603c0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14ef64ef0;
 .timescale 0 0;
P_0x600003532e40 .param/l "col" 1 10 214, +C4<010>;
L_0x60000044f410 .functor AND 1, v0x600001d84120_0, L_0x600001e4c0a0, C4<1>, C4<1>;
L_0x60000044f480 .functor AND 1, L_0x600001e4c280, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x60000044f330 .functor OR 1, L_0x600001e4c1e0, L_0x60000044f480, C4<0>, C4<0>;
L_0x60000044f3a0 .functor AND 1, L_0x1500d5080, L_0x60000044f330, C4<1>, C4<1>;
L_0x60000044f250 .functor AND 1, L_0x60000044f3a0, L_0x600001e4c3c0, C4<1>, C4<1>;
v0x600001d96010_0 .net *"_ivl_0", 3 0, L_0x600001e4c000;  1 drivers
L_0x1500d4a98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001d960a0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d4a98;  1 drivers
v0x600001d96130_0 .net *"_ivl_13", 0 0, L_0x600001e4c1e0;  1 drivers
L_0x1500d4ae0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d961c0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d4ae0;  1 drivers
v0x600001d96250_0 .net *"_ivl_17", 0 0, L_0x600001e4c280;  1 drivers
v0x600001d962e0_0 .net *"_ivl_20", 0 0, L_0x60000044f480;  1 drivers
v0x600001d96370_0 .net *"_ivl_22", 0 0, L_0x60000044f330;  1 drivers
v0x600001d96400_0 .net *"_ivl_24", 0 0, L_0x60000044f3a0;  1 drivers
v0x600001d96490_0 .net *"_ivl_25", 31 0, L_0x600001e4c320;  1 drivers
L_0x1500d4b28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d96520_0 .net *"_ivl_28", 15 0, L_0x1500d4b28;  1 drivers
L_0x1500d4b70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d965b0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d4b70;  1 drivers
L_0x1500d4a08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001d96640_0 .net *"_ivl_3", 1 0, L_0x1500d4a08;  1 drivers
v0x600001d966d0_0 .net *"_ivl_31", 0 0, L_0x600001e4c3c0;  1 drivers
L_0x1500d4a50 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001d96760_0 .net/2u *"_ivl_4", 3 0, L_0x1500d4a50;  1 drivers
v0x600001d967f0_0 .net *"_ivl_6", 0 0, L_0x600001e4c0a0;  1 drivers
v0x600001d96880_0 .net "do_clear", 0 0, L_0x60000044f250;  1 drivers
v0x600001d96910_0 .net "load_weight", 0 0, L_0x60000044f410;  1 drivers
v0x600001d969a0_0 .net "weight_in", 7 0, L_0x600001e4c140;  1 drivers
L_0x600001e4c000 .concat [ 2 2 0 0], v0x600001d84090_0, L_0x1500d4a08;
L_0x600001e4c0a0 .cmp/eq 4, L_0x600001e4c000, L_0x1500d4a50;
L_0x600001e4c1e0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4a98;
L_0x600001e4c280 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4ae0;
L_0x600001e4c320 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d4b28;
L_0x600001e4c3c0 .cmp/eq 32, L_0x600001e4c320, L_0x1500d4b70;
S_0x14ef5dc00 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef603c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d700 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d740 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001d954d0_0 .net *"_ivl_11", 0 0, L_0x600001e4c640;  1 drivers
v0x600001d95560_0 .net *"_ivl_12", 15 0, L_0x600001e4c6e0;  1 drivers
v0x600001d955f0_0 .net/s *"_ivl_4", 15 0, L_0x600001e4c460;  1 drivers
v0x600001d95680_0 .net/s *"_ivl_6", 15 0, L_0x600001e4c500;  1 drivers
v0x600001d95710_0 .net/s "a_signed", 7 0, v0x600001d958c0_0;  1 drivers
v0x600001d957a0_0 .net "act_in", 7 0, v0x600001d942d0_0;  alias, 1 drivers
v0x600001d95830_0 .var "act_out", 7 0;
v0x600001d958c0_0 .var "act_reg", 7 0;
v0x600001d95950_0 .net "clear_acc", 0 0, L_0x60000044f250;  alias, 1 drivers
v0x600001d959e0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d95a70_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001d95b00_0 .net "load_weight", 0 0, L_0x60000044f410;  alias, 1 drivers
v0x600001d95b90_0 .net/s "product", 15 0, L_0x600001e4c5a0;  1 drivers
v0x600001d95c20_0 .net/s "product_ext", 31 0, L_0x600001e4c780;  1 drivers
v0x600001d95cb0_0 .net "psum_in", 31 0, v0x600001d90750_0;  alias, 1 drivers
v0x600001d95d40_0 .var "psum_out", 31 0;
v0x600001d95dd0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d95e60_0 .net/s "w_signed", 7 0, v0x600001d95f80_0;  1 drivers
v0x600001d95ef0_0 .net "weight_in", 7 0, L_0x600001e4c140;  alias, 1 drivers
v0x600001d95f80_0 .var "weight_reg", 7 0;
L_0x600001e4c460 .extend/s 16, v0x600001d958c0_0;
L_0x600001e4c500 .extend/s 16, v0x600001d95f80_0;
L_0x600001e4c5a0 .arith/mult 16, L_0x600001e4c460, L_0x600001e4c500;
L_0x600001e4c640 .part L_0x600001e4c5a0, 15, 1;
LS_0x600001e4c6e0_0_0 .concat [ 1 1 1 1], L_0x600001e4c640, L_0x600001e4c640, L_0x600001e4c640, L_0x600001e4c640;
LS_0x600001e4c6e0_0_4 .concat [ 1 1 1 1], L_0x600001e4c640, L_0x600001e4c640, L_0x600001e4c640, L_0x600001e4c640;
LS_0x600001e4c6e0_0_8 .concat [ 1 1 1 1], L_0x600001e4c640, L_0x600001e4c640, L_0x600001e4c640, L_0x600001e4c640;
LS_0x600001e4c6e0_0_12 .concat [ 1 1 1 1], L_0x600001e4c640, L_0x600001e4c640, L_0x600001e4c640, L_0x600001e4c640;
L_0x600001e4c6e0 .concat [ 4 4 4 4], LS_0x600001e4c6e0_0_0, LS_0x600001e4c6e0_0_4, LS_0x600001e4c6e0_0_8, LS_0x600001e4c6e0_0_12;
L_0x600001e4c780 .concat [ 16 16 0 0], L_0x600001e4c5a0, L_0x600001e4c6e0;
S_0x14ef5dd70 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14ef64ef0;
 .timescale 0 0;
P_0x600003532f40 .param/l "col" 1 10 214, +C4<011>;
L_0x60000044f1e0 .functor AND 1, v0x600001d84120_0, L_0x600001e4c8c0, C4<1>, C4<1>;
L_0x60000044f090 .functor AND 1, L_0x600001e4caa0, v0x600001d82b50_0, C4<1>, C4<1>;
L_0x60000044f100 .functor OR 1, L_0x600001e4ca00, L_0x60000044f090, C4<0>, C4<0>;
L_0x60000044efb0 .functor AND 1, L_0x1500d5080, L_0x60000044f100, C4<1>, C4<1>;
L_0x60000044f020 .functor AND 1, L_0x60000044efb0, L_0x600001e4cbe0, C4<1>, C4<1>;
v0x600001d97570_0 .net *"_ivl_0", 3 0, L_0x600001e4c820;  1 drivers
L_0x1500d4c48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001d97600_0 .net/2u *"_ivl_11", 2 0, L_0x1500d4c48;  1 drivers
v0x600001d97690_0 .net *"_ivl_13", 0 0, L_0x600001e4ca00;  1 drivers
L_0x1500d4c90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d97720_0 .net/2u *"_ivl_15", 2 0, L_0x1500d4c90;  1 drivers
v0x600001d977b0_0 .net *"_ivl_17", 0 0, L_0x600001e4caa0;  1 drivers
v0x600001d97840_0 .net *"_ivl_20", 0 0, L_0x60000044f090;  1 drivers
v0x600001d978d0_0 .net *"_ivl_22", 0 0, L_0x60000044f100;  1 drivers
v0x600001d97960_0 .net *"_ivl_24", 0 0, L_0x60000044efb0;  1 drivers
v0x600001d979f0_0 .net *"_ivl_25", 31 0, L_0x600001e4cb40;  1 drivers
L_0x1500d4cd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d97a80_0 .net *"_ivl_28", 15 0, L_0x1500d4cd8;  1 drivers
L_0x1500d4d20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d97b10_0 .net/2u *"_ivl_29", 31 0, L_0x1500d4d20;  1 drivers
L_0x1500d4bb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001d97ba0_0 .net *"_ivl_3", 1 0, L_0x1500d4bb8;  1 drivers
v0x600001d97c30_0 .net *"_ivl_31", 0 0, L_0x600001e4cbe0;  1 drivers
L_0x1500d4c00 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001d97cc0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d4c00;  1 drivers
v0x600001d97d50_0 .net *"_ivl_6", 0 0, L_0x600001e4c8c0;  1 drivers
v0x600001d97de0_0 .net "do_clear", 0 0, L_0x60000044f020;  1 drivers
v0x600001d97e70_0 .net "load_weight", 0 0, L_0x60000044f1e0;  1 drivers
v0x600001d97f00_0 .net "weight_in", 7 0, L_0x600001e4c960;  1 drivers
L_0x600001e4c820 .concat [ 2 2 0 0], v0x600001d84090_0, L_0x1500d4bb8;
L_0x600001e4c8c0 .cmp/eq 4, L_0x600001e4c820, L_0x1500d4c00;
L_0x600001e4ca00 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4c48;
L_0x600001e4caa0 .cmp/eq 3, v0x600001d99e60_0, L_0x1500d4c90;
L_0x600001e4cb40 .concat [ 16 16 0 0], v0x600001d99560_0, L_0x1500d4cd8;
L_0x600001e4cbe0 .cmp/eq 32, L_0x600001e4cb40, L_0x1500d4d20;
S_0x14ef5b5b0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef5dd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013d780 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013d7c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001d96a30_0 .net *"_ivl_11", 0 0, L_0x600001e4ce60;  1 drivers
v0x600001d96ac0_0 .net *"_ivl_12", 15 0, L_0x600001e4cf00;  1 drivers
v0x600001d96b50_0 .net/s *"_ivl_4", 15 0, L_0x600001e4cc80;  1 drivers
v0x600001d96be0_0 .net/s *"_ivl_6", 15 0, L_0x600001e4cd20;  1 drivers
v0x600001d96c70_0 .net/s "a_signed", 7 0, v0x600001d96e20_0;  1 drivers
v0x600001d96d00_0 .net "act_in", 7 0, v0x600001d95830_0;  alias, 1 drivers
v0x600001d96d90_0 .var "act_out", 7 0;
v0x600001d96e20_0 .var "act_reg", 7 0;
v0x600001d96eb0_0 .net "clear_acc", 0 0, L_0x60000044f020;  alias, 1 drivers
v0x600001d96f40_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d96fd0_0 .net "enable", 0 0, L_0x60000044c770;  alias, 1 drivers
v0x600001d97060_0 .net "load_weight", 0 0, L_0x60000044f1e0;  alias, 1 drivers
v0x600001d970f0_0 .net/s "product", 15 0, L_0x600001e4cdc0;  1 drivers
v0x600001d97180_0 .net/s "product_ext", 31 0, L_0x600001e4cfa0;  1 drivers
v0x600001d97210_0 .net "psum_in", 31 0, v0x600001d91cb0_0;  alias, 1 drivers
v0x600001d972a0_0 .var "psum_out", 31 0;
v0x600001d97330_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d973c0_0 .net/s "w_signed", 7 0, v0x600001d974e0_0;  1 drivers
v0x600001d97450_0 .net "weight_in", 7 0, L_0x600001e4c960;  alias, 1 drivers
v0x600001d974e0_0 .var "weight_reg", 7 0;
L_0x600001e4cc80 .extend/s 16, v0x600001d96e20_0;
L_0x600001e4cd20 .extend/s 16, v0x600001d974e0_0;
L_0x600001e4cdc0 .arith/mult 16, L_0x600001e4cc80, L_0x600001e4cd20;
L_0x600001e4ce60 .part L_0x600001e4cdc0, 15, 1;
LS_0x600001e4cf00_0_0 .concat [ 1 1 1 1], L_0x600001e4ce60, L_0x600001e4ce60, L_0x600001e4ce60, L_0x600001e4ce60;
LS_0x600001e4cf00_0_4 .concat [ 1 1 1 1], L_0x600001e4ce60, L_0x600001e4ce60, L_0x600001e4ce60, L_0x600001e4ce60;
LS_0x600001e4cf00_0_8 .concat [ 1 1 1 1], L_0x600001e4ce60, L_0x600001e4ce60, L_0x600001e4ce60, L_0x600001e4ce60;
LS_0x600001e4cf00_0_12 .concat [ 1 1 1 1], L_0x600001e4ce60, L_0x600001e4ce60, L_0x600001e4ce60, L_0x600001e4ce60;
L_0x600001e4cf00 .concat [ 4 4 4 4], LS_0x600001e4cf00_0_0, LS_0x600001e4cf00_0_4, LS_0x600001e4cf00_0_8, LS_0x600001e4cf00_0_12;
L_0x600001e4cfa0 .concat [ 16 16 0 0], L_0x600001e4cdc0, L_0x600001e4cf00;
S_0x14ef5b720 .scope generate, "wire_col0[0]" "wire_col0[0]" 10 198, 10 198 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x600003533040 .param/l "row" 1 10 198, +C4<00>;
L_0x60000047d500 .functor BUFZ 8, v0x600001de1d40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14ef58f60 .scope generate, "wire_col0[1]" "wire_col0[1]" 10 198, 10 198 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x6000035330c0 .param/l "row" 1 10 198, +C4<01>;
L_0x60000047d3b0 .functor BUFZ 8, v0x600001de2010_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14ef590d0 .scope generate, "wire_col0[2]" "wire_col0[2]" 10 198, 10 198 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x600003533140 .param/l "row" 1 10 198, +C4<010>;
L_0x60000047d420 .functor BUFZ 8, v0x600001de22e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14ef50bf0 .scope generate, "wire_col0[3]" "wire_col0[3]" 10 198, 10 198 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x6000035331c0 .param/l "row" 1 10 198, +C4<011>;
L_0x60000047d2d0 .functor BUFZ 8, v0x600001de25b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14ef50d60 .scope generate, "wire_output[0]" "wire_output[0]" 10 279, 10 279 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x600003533240 .param/l "col" 1 10 279, +C4<00>;
L_0x60000044e760 .functor BUFZ 32, v0x600001de19e0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001d98000_0 .net *"_ivl_2", 31 0, L_0x60000044e760;  1 drivers
S_0x14f875630 .scope generate, "wire_output[1]" "wire_output[1]" 10 279, 10 279 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x6000035332c0 .param/l "col" 1 10 279, +C4<01>;
L_0x60000044e1b0 .functor BUFZ 32, v0x600001de1b00_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001d98090_0 .net *"_ivl_2", 31 0, L_0x60000044e1b0;  1 drivers
S_0x14f8757a0 .scope generate, "wire_output[2]" "wire_output[2]" 10 279, 10 279 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x600003533340 .param/l "col" 1 10 279, +C4<010>;
L_0x60000044dd50 .functor BUFZ 32, v0x600001de1c20_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001d98120_0 .net *"_ivl_2", 31 0, L_0x60000044dd50;  1 drivers
S_0x14f874530 .scope generate, "wire_output[3]" "wire_output[3]" 10 279, 10 279 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x6000035333c0 .param/l "col" 1 10 279, +C4<011>;
L_0x60000044d8f0 .functor BUFZ 32, L_0x60000044fc60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001d981b0_0 .net *"_ivl_2", 31 0, L_0x60000044d8f0;  1 drivers
S_0x14f8746a0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 10 206, 10 206 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x600003533440 .param/l "col" 1 10 206, +C4<00>;
S_0x14f873cb0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 10 206, 10 206 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x6000035334c0 .param/l "col" 1 10 206, +C4<01>;
S_0x14f873e20 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 10 206, 10 206 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x600003533540 .param/l "col" 1 10 206, +C4<010>;
S_0x14f8535c0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 10 206, 10 206 0, S_0x14efb7a80;
 .timescale 0 0;
P_0x6000035335c0 .param/l "col" 1 10 206, +C4<011>;
S_0x14f853730 .scope module, "sram_inst" "sram_subsystem" 7 480, 12 11 0, S_0x14efc13c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14f848f60 .param/l "ADDR_WIDTH" 0 12 15, +C4<00000000000000000000000000010100>;
P_0x14f848fa0 .param/l "BANK_BITS" 1 12 69, +C4<00000000000000000000000000000010>;
P_0x14f848fe0 .param/l "BANK_DEPTH" 0 12 13, +C4<00000000000000000000000100000000>;
P_0x14f849020 .param/l "DATA_WIDTH" 0 12 14, +C4<00000000000000000000000100000000>;
P_0x14f849060 .param/l "NUM_BANKS" 0 12 12, +C4<00000000000000000000000000000100>;
P_0x14f8490a0 .param/l "WORD_BITS" 1 12 70, +C4<00000000000000000000000000001000>;
L_0x600000449180 .functor BUFZ 256, v0x600001d9c900_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000473b80 .functor BUFZ 256, v0x600001d9d440_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000473720 .functor BUFZ 256, v0x600001d9c240_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600001d9b7b0_0 .var/i "b", 31 0;
v0x600001d9b840 .array "bank_addr", 3 0, 7 0;
v0x600001d9b8d0_0 .net "bank_dma", 1 0, L_0x600001e70be0;  1 drivers
v0x600001d9b960_0 .var "bank_dma_d", 1 0;
v0x600001d9b9f0_0 .net "bank_mxu_a", 1 0, L_0x600001e70a00;  1 drivers
v0x600001d9ba80_0 .var "bank_mxu_a_d", 1 0;
v0x600001d9bb10_0 .net "bank_mxu_o", 1 0, L_0x600001e70aa0;  1 drivers
v0x600001d9bba0_0 .net "bank_mxu_w", 1 0, L_0x600001e70960;  1 drivers
v0x600001d9bc30_0 .var "bank_mxu_w_d", 1 0;
v0x600001d9bcc0 .array "bank_rdata", 3 0;
v0x600001d9bcc0_0 .net v0x600001d9bcc0 0, 255 0, v0x600001d9a400_0; 1 drivers
v0x600001d9bcc0_1 .net v0x600001d9bcc0 1, 255 0, v0x600001d9a910_0; 1 drivers
v0x600001d9bcc0_2 .net v0x600001d9bcc0 2, 255 0, v0x600001d9ae20_0; 1 drivers
v0x600001d9bcc0_3 .net v0x600001d9bcc0 3, 255 0, v0x600001d9b330_0; 1 drivers
v0x600001d9bd50_0 .var "bank_re", 3 0;
v0x600001d9bde0_0 .net "bank_vpu", 1 0, L_0x600001e70b40;  1 drivers
v0x600001d9be70_0 .var "bank_vpu_d", 1 0;
v0x600001d9bf00 .array "bank_wdata", 3 0, 255 0;
v0x600001d9c000_0 .var "bank_we", 3 0;
v0x600001d9c090_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d9c120_0 .net "dma_addr", 19 0, v0x600001dfe2e0_0;  alias, 1 drivers
v0x600001d9c1b0_0 .net "dma_rdata", 255 0, L_0x600000473720;  alias, 1 drivers
v0x600001d9c240_0 .var "dma_rdata_reg", 255 0;
v0x600001d9c2d0_0 .net "dma_re", 0 0, L_0x600000449960;  alias, 1 drivers
v0x600001d9c360_0 .net "dma_ready", 0 0, L_0x600001e71220;  alias, 1 drivers
v0x600001d9c3f0_0 .net "dma_wdata", 255 0, L_0x600000449ab0;  alias, 1 drivers
v0x600001d9c480_0 .net "dma_we", 0 0, L_0x600000449a40;  alias, 1 drivers
v0x600001d9c510_0 .var "grant_dma", 3 0;
v0x600001d9c5a0_0 .var "grant_mxu_a", 3 0;
v0x600001d9c630_0 .var "grant_mxu_o", 3 0;
v0x600001d9c6c0_0 .var "grant_mxu_w", 3 0;
v0x600001d9c750_0 .var "grant_vpu", 3 0;
v0x600001d9c7e0_0 .net "mxu_a_addr", 19 0, L_0x600001e4dd60;  alias, 1 drivers
v0x600001d9c870_0 .net "mxu_a_rdata", 255 0, L_0x600000449180;  alias, 1 drivers
v0x600001d9c900_0 .var "mxu_a_rdata_reg", 255 0;
v0x600001d9c990_0 .net "mxu_a_re", 0 0, L_0x600001e4de00;  alias, 1 drivers
v0x600001d9ca20_0 .net "mxu_a_ready", 0 0, L_0x600001e710e0;  alias, 1 drivers
v0x600001d9cab0_0 .net "mxu_o_addr", 19 0, L_0x600001e4dfe0;  alias, 1 drivers
v0x600001d9cb40_0 .net "mxu_o_ready", 0 0, L_0x600001e71180;  alias, 1 drivers
v0x600001d9cbd0_0 .net "mxu_o_wdata", 255 0, L_0x600001e4e1c0;  alias, 1 drivers
v0x600001d9cc60_0 .net "mxu_o_we", 0 0, L_0x60000044e680;  alias, 1 drivers
v0x600001d9ccf0_0 .net "mxu_w_addr", 19 0, L_0x600001e4dae0;  alias, 1 drivers
v0x600001d9cd80_0 .net "mxu_w_rdata", 255 0, v0x600001d9ce10_0;  alias, 1 drivers
v0x600001d9ce10_0 .var "mxu_w_rdata_reg", 255 0;
v0x600001d9cea0_0 .net "mxu_w_re", 0 0, L_0x600001e4db80;  alias, 1 drivers
v0x600001d9cf30_0 .net "mxu_w_ready", 0 0, L_0x600001e70fa0;  alias, 1 drivers
v0x600001d9cfc0_0 .var "req_dma", 3 0;
v0x600001d9d050_0 .var "req_mxu_a", 3 0;
v0x600001d9d0e0_0 .var "req_mxu_o", 3 0;
v0x600001d9d170_0 .var "req_mxu_w", 3 0;
v0x600001d9d200_0 .var "req_vpu", 3 0;
v0x600001d9d290_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d9d320_0 .net "vpu_addr", 19 0, v0x600001d9ebe0_0;  alias, 1 drivers
v0x600001d9d3b0_0 .net "vpu_rdata", 255 0, L_0x600000473b80;  alias, 1 drivers
v0x600001d9d440_0 .var "vpu_rdata_reg", 255 0;
v0x600001d9d4d0_0 .net "vpu_re", 0 0, L_0x600000449ff0;  alias, 1 drivers
v0x600001d9d560_0 .net "vpu_ready", 0 0, L_0x600001e71040;  alias, 1 drivers
v0x600001d9d5f0_0 .net "vpu_wdata", 255 0, L_0x60000044a8b0;  alias, 1 drivers
v0x600001d9d680_0 .net "vpu_we", 0 0, L_0x60000044a450;  alias, 1 drivers
v0x600001d9d710_0 .net "word_dma", 7 0, L_0x600001e70f00;  1 drivers
v0x600001d9d7a0_0 .net "word_mxu_a", 7 0, L_0x600001e70d20;  1 drivers
v0x600001d9d830_0 .net "word_mxu_o", 7 0, L_0x600001e70dc0;  1 drivers
v0x600001d9d8c0_0 .net "word_mxu_w", 7 0, L_0x600001e70c80;  1 drivers
v0x600001d9d950_0 .net "word_vpu", 7 0, L_0x600001e70e60;  1 drivers
E_0x600003533dc0/0 .event anyedge, v0x600001d9bc30_0, v0x600001d9a400_0, v0x600001d9a910_0, v0x600001d9ae20_0;
E_0x600003533dc0/1 .event anyedge, v0x600001d9b330_0, v0x600001d9ba80_0, v0x600001d9be70_0, v0x600001d9b960_0;
E_0x600003533dc0 .event/or E_0x600003533dc0/0, E_0x600003533dc0/1;
E_0x600003533e40/0 .event anyedge, v0x600001d9d170_0, v0x600001d9d050_0, v0x600001d9d0e0_0, v0x600001d9d200_0;
E_0x600003533e40/1 .event anyedge, v0x600001d9cfc0_0, v0x600001d9c6c0_0, v0x600001d9d8c0_0, v0x600001d9c5a0_0;
E_0x600003533e40/2 .event anyedge, v0x600001d9d7a0_0, v0x600001d9c630_0, v0x600001d9d830_0, v0x600001d9cbd0_0;
E_0x600003533e40/3 .event anyedge, v0x600001d9c750_0, v0x600001d9d950_0, v0x600001d9d5f0_0, v0x600001d9d680_0;
E_0x600003533e40/4 .event anyedge, v0x600001d9d4d0_0, v0x600001d9c510_0, v0x600001d9d710_0, v0x600001dfe5b0_0;
E_0x600003533e40/5 .event anyedge, v0x600001dfe6d0_0, v0x600001dfe400_0;
E_0x600003533e40 .event/or E_0x600003533e40/0, E_0x600003533e40/1, E_0x600003533e40/2, E_0x600003533e40/3, E_0x600003533e40/4, E_0x600003533e40/5;
E_0x600003533e80/0 .event anyedge, v0x600001d9cea0_0, v0x600001d9bba0_0, v0x600001d9c990_0, v0x600001d9b9f0_0;
E_0x600003533e80/1 .event anyedge, v0x600001d9cc60_0, v0x600001d9bb10_0, v0x600001d9d680_0, v0x600001d9d4d0_0;
E_0x600003533e80/2 .event anyedge, v0x600001d9bde0_0, v0x600001dfe6d0_0, v0x600001dfe400_0, v0x600001d9b8d0_0;
E_0x600003533e80 .event/or E_0x600003533e80/0, E_0x600003533e80/1, E_0x600003533e80/2;
L_0x600001e70460 .part v0x600001d9c000_0, 0, 1;
L_0x600001e70500 .part v0x600001d9bd50_0, 0, 1;
L_0x600001e705a0 .part v0x600001d9c000_0, 1, 1;
L_0x600001e70640 .part v0x600001d9bd50_0, 1, 1;
L_0x600001e706e0 .part v0x600001d9c000_0, 2, 1;
L_0x600001e70780 .part v0x600001d9bd50_0, 2, 1;
L_0x600001e70820 .part v0x600001d9c000_0, 3, 1;
L_0x600001e708c0 .part v0x600001d9bd50_0, 3, 1;
L_0x600001e70960 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001e4dae0 (v0x600001d9b570_0) S_0x14f83d140;
L_0x600001e70a00 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001e4dd60 (v0x600001d9b570_0) S_0x14f83d140;
L_0x600001e70aa0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001e4dfe0 (v0x600001d9b570_0) S_0x14f83d140;
L_0x600001e70b40 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001d9ebe0_0 (v0x600001d9b570_0) S_0x14f83d140;
L_0x600001e70be0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001dfe2e0_0 (v0x600001d9b570_0) S_0x14f83d140;
L_0x600001e70c80 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001e4dae0 (v0x600001d9b690_0) S_0x14f83a980;
L_0x600001e70d20 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001e4dd60 (v0x600001d9b690_0) S_0x14f83a980;
L_0x600001e70dc0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001e4dfe0 (v0x600001d9b690_0) S_0x14f83a980;
L_0x600001e70e60 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001d9ebe0_0 (v0x600001d9b690_0) S_0x14f83a980;
L_0x600001e70f00 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001dfe2e0_0 (v0x600001d9b690_0) S_0x14f83a980;
L_0x600001e70fa0 .part/v v0x600001d9c6c0_0, L_0x600001e70960, 1;
L_0x600001e710e0 .part/v v0x600001d9c5a0_0, L_0x600001e70a00, 1;
L_0x600001e71180 .part/v v0x600001d9c630_0, L_0x600001e70aa0, 1;
L_0x600001e71040 .part/v v0x600001d9c750_0, L_0x600001e70b40, 1;
L_0x600001e71220 .part/v v0x600001d9c510_0, L_0x600001e70be0, 1;
S_0x14f8490e0 .scope generate, "bank_gen[0]" "bank_gen[0]" 12 184, 12 184 0, S_0x14f853730;
 .timescale 0 0;
P_0x600003533ec0 .param/l "i" 1 12 184, +C4<00>;
S_0x14f8442c0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14f8490e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013cd00 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013cd40 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001d9b840_0 .array/port v0x600001d9b840, 0;
v0x600001d9a1c0_0 .net "addr", 7 0, v0x600001d9b840_0;  1 drivers
v0x600001d9a250_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d9a2e0_0 .var/i "i", 31 0;
v0x600001d9a370 .array "mem", 255 0, 255 0;
v0x600001d9a400_0 .var "rdata", 255 0;
v0x600001d9a490_0 .net "re", 0 0, L_0x600001e70500;  1 drivers
v0x600001d9bf00_0 .array/port v0x600001d9bf00, 0;
v0x600001d9a520_0 .net "wdata", 255 0, v0x600001d9bf00_0;  1 drivers
v0x600001d9a5b0_0 .net "we", 0 0, L_0x600001e70460;  1 drivers
S_0x14f844430 .scope generate, "bank_gen[1]" "bank_gen[1]" 12 184, 12 184 0, S_0x14f853730;
 .timescale 0 0;
P_0x600003534000 .param/l "i" 1 12 184, +C4<01>;
S_0x14f841c70 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14f844430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013d800 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013d840 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001d9b840_1 .array/port v0x600001d9b840, 1;
v0x600001d9a6d0_0 .net "addr", 7 0, v0x600001d9b840_1;  1 drivers
v0x600001d9a760_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d9a7f0_0 .var/i "i", 31 0;
v0x600001d9a880 .array "mem", 255 0, 255 0;
v0x600001d9a910_0 .var "rdata", 255 0;
v0x600001d9a9a0_0 .net "re", 0 0, L_0x600001e70640;  1 drivers
v0x600001d9bf00_1 .array/port v0x600001d9bf00, 1;
v0x600001d9aa30_0 .net "wdata", 255 0, v0x600001d9bf00_1;  1 drivers
v0x600001d9aac0_0 .net "we", 0 0, L_0x600001e705a0;  1 drivers
S_0x14f841de0 .scope generate, "bank_gen[2]" "bank_gen[2]" 12 184, 12 184 0, S_0x14f853730;
 .timescale 0 0;
P_0x600003534140 .param/l "i" 1 12 184, +C4<010>;
S_0x14f83f620 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14f841de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013d880 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013d8c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001d9b840_2 .array/port v0x600001d9b840, 2;
v0x600001d9abe0_0 .net "addr", 7 0, v0x600001d9b840_2;  1 drivers
v0x600001d9ac70_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d9ad00_0 .var/i "i", 31 0;
v0x600001d9ad90 .array "mem", 255 0, 255 0;
v0x600001d9ae20_0 .var "rdata", 255 0;
v0x600001d9aeb0_0 .net "re", 0 0, L_0x600001e70780;  1 drivers
v0x600001d9bf00_2 .array/port v0x600001d9bf00, 2;
v0x600001d9af40_0 .net "wdata", 255 0, v0x600001d9bf00_2;  1 drivers
v0x600001d9afd0_0 .net "we", 0 0, L_0x600001e706e0;  1 drivers
S_0x14f83f790 .scope generate, "bank_gen[3]" "bank_gen[3]" 12 184, 12 184 0, S_0x14f853730;
 .timescale 0 0;
P_0x600003534280 .param/l "i" 1 12 184, +C4<011>;
S_0x14f83cfd0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14f83f790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013d900 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013d940 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001d9b840_3 .array/port v0x600001d9b840, 3;
v0x600001d9b0f0_0 .net "addr", 7 0, v0x600001d9b840_3;  1 drivers
v0x600001d9b180_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d9b210_0 .var/i "i", 31 0;
v0x600001d9b2a0 .array "mem", 255 0, 255 0;
v0x600001d9b330_0 .var "rdata", 255 0;
v0x600001d9b3c0_0 .net "re", 0 0, L_0x600001e708c0;  1 drivers
v0x600001d9bf00_3 .array/port v0x600001d9bf00, 3;
v0x600001d9b450_0 .net "wdata", 255 0, v0x600001d9bf00_3;  1 drivers
v0x600001d9b4e0_0 .net "we", 0 0, L_0x600001e70820;  1 drivers
S_0x14f83d140 .scope function.vec4.s2, "get_bank" "get_bank" 12 73, 12 73 0, S_0x14f853730;
 .timescale 0 0;
v0x600001d9b570_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14f83d140
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x600001d9b570_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600001d9b570_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14f83a980 .scope function.vec4.s8, "get_word" "get_word" 12 81, 12 81 0, S_0x14f853730;
 .timescale 0 0;
v0x600001d9b690_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14f83a980
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x600001d9b690_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14f83aaf0 .scope module, "vpu_inst" "vector_unit" 7 407, 13 17 0, S_0x14efc13c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14f03c200 .param/l "DATA_WIDTH" 0 13 19, +C4<00000000000000000000000000010000>;
P_0x14f03c240 .param/l "LANES" 0 13 18, +C4<00000000000000000000000000010000>;
P_0x14f03c280 .param/l "REDUCE_STAGES" 1 13 201, +C4<00000000000000000000000000000100>;
P_0x14f03c2c0 .param/l "SRAM_ADDR_W" 0 13 21, +C4<00000000000000000000000000010100>;
P_0x14f03c300 .param/l "S_DECODE" 1 13 112, C4<001>;
P_0x14f03c340 .param/l "S_DONE" 1 13 117, C4<110>;
P_0x14f03c380 .param/l "S_EXECUTE" 1 13 113, C4<010>;
P_0x14f03c3c0 .param/l "S_IDLE" 1 13 111, C4<000>;
P_0x14f03c400 .param/l "S_MEM_WAIT" 1 13 114, C4<011>;
P_0x14f03c440 .param/l "S_REDUCE" 1 13 115, C4<100>;
P_0x14f03c480 .param/l "S_WRITEBACK" 1 13 116, C4<101>;
P_0x14f03c4c0 .param/l "VOP_ADD" 1 13 78, C4<00000001>;
P_0x14f03c500 .param/l "VOP_BCAST" 1 13 92, C4<00110010>;
P_0x14f03c540 .param/l "VOP_GELU" 1 13 83, C4<00010001>;
P_0x14f03c580 .param/l "VOP_LOAD" 1 13 90, C4<00110000>;
P_0x14f03c5c0 .param/l "VOP_MADD" 1 13 81, C4<00000100>;
P_0x14f03c600 .param/l "VOP_MAX" 1 13 88, C4<00100001>;
P_0x14f03c640 .param/l "VOP_MIN" 1 13 89, C4<00100010>;
P_0x14f03c680 .param/l "VOP_MOV" 1 13 93, C4<00110011>;
P_0x14f03c6c0 .param/l "VOP_MUL" 1 13 80, C4<00000011>;
P_0x14f03c700 .param/l "VOP_RELU" 1 13 82, C4<00010000>;
P_0x14f03c740 .param/l "VOP_SIGMOID" 1 13 85, C4<00010011>;
P_0x14f03c780 .param/l "VOP_SILU" 1 13 84, C4<00010010>;
P_0x14f03c7c0 .param/l "VOP_STORE" 1 13 91, C4<00110001>;
P_0x14f03c800 .param/l "VOP_SUB" 1 13 79, C4<00000010>;
P_0x14f03c840 .param/l "VOP_SUM" 1 13 87, C4<00100000>;
P_0x14f03c880 .param/l "VOP_TANH" 1 13 86, C4<00010100>;
P_0x14f03c8c0 .param/l "VOP_ZERO" 1 13 94, C4<00110100>;
P_0x14f03c900 .param/l "VREG_COUNT" 0 13 20, +C4<00000000000000000000000000100000>;
L_0x60000044ba30 .functor BUFZ 256, L_0x600001e4fc00, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000044b5d0 .functor BUFZ 256, L_0x600001e4fd40, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000044b170 .functor BUFZ 1, v0x600001d9e370_0, C4<0>, C4<0>, C4<0>;
L_0x60000044a8b0 .functor BUFZ 256, v0x600001d9ef40_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000044a450 .functor BUFZ 1, v0x600001d9f060_0, C4<0>, C4<0>, C4<0>;
L_0x600000449ff0 .functor BUFZ 1, v0x600001d9ed90_0, C4<0>, C4<0>, C4<0>;
v0x600001d9d9e0_0 .net *"_ivl_48", 255 0, L_0x600001e4fc00;  1 drivers
v0x600001d9da70_0 .net *"_ivl_50", 6 0, L_0x600001e4fca0;  1 drivers
L_0x1500d5428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001d9db00_0 .net *"_ivl_53", 1 0, L_0x1500d5428;  1 drivers
v0x600001d9db90_0 .net *"_ivl_56", 255 0, L_0x600001e4fd40;  1 drivers
v0x600001d9dc20_0 .net *"_ivl_58", 6 0, L_0x600001e4fde0;  1 drivers
L_0x1500d5470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001d9dcb0_0 .net *"_ivl_61", 1 0, L_0x1500d5470;  1 drivers
L_0x1500d54b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d9dd40_0 .net/2u *"_ivl_64", 2 0, L_0x1500d54b8;  1 drivers
v0x600001d9ddd0_0 .var "addr_reg", 19 0;
v0x600001d9de60_0 .var "alu_result", 255 0;
v0x600001d9def0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d9df80_0 .net "cmd", 127 0, v0x600001de1710_0;  alias, 1 drivers
v0x600001d9e010_0 .net "cmd_done", 0 0, L_0x60000044b170;  alias, 1 drivers
v0x600001d9e0a0_0 .net "cmd_ready", 0 0, L_0x600001e4fe80;  alias, 1 drivers
v0x600001d9e130_0 .var "cmd_reg", 127 0;
v0x600001d9e1c0_0 .net "cmd_valid", 0 0, L_0x60000047db20;  alias, 1 drivers
v0x600001d9e250_0 .net "count", 15 0, L_0x600001e4fb60;  1 drivers
v0x600001d9e2e0_0 .var "count_reg", 15 0;
v0x600001d9e370_0 .var "done_reg", 0 0;
v0x600001d9e400_0 .var "elem_count", 15 0;
v0x600001d9e490_0 .net "imm", 15 0, L_0x600001e4fa20;  1 drivers
v0x600001d9e520_0 .var "imm_reg", 15 0;
v0x600001d9e5b0_0 .var/i "lane", 31 0;
v0x600001d9e640 .array "lane_a", 15 0;
v0x600001d9e640_0 .net v0x600001d9e640 0, 15 0, L_0x600001e4e300; 1 drivers
v0x600001d9e640_1 .net v0x600001d9e640 1, 15 0, L_0x600001e4e440; 1 drivers
v0x600001d9e640_2 .net v0x600001d9e640 2, 15 0, L_0x600001e4e580; 1 drivers
v0x600001d9e640_3 .net v0x600001d9e640 3, 15 0, L_0x600001e4e6c0; 1 drivers
v0x600001d9e640_4 .net v0x600001d9e640 4, 15 0, L_0x600001e4e800; 1 drivers
v0x600001d9e640_5 .net v0x600001d9e640 5, 15 0, L_0x600001e4e940; 1 drivers
v0x600001d9e640_6 .net v0x600001d9e640 6, 15 0, L_0x600001e4ea80; 1 drivers
v0x600001d9e640_7 .net v0x600001d9e640 7, 15 0, L_0x600001e4ebc0; 1 drivers
v0x600001d9e640_8 .net v0x600001d9e640 8, 15 0, L_0x600001e4ed00; 1 drivers
v0x600001d9e640_9 .net v0x600001d9e640 9, 15 0, L_0x600001e4ee40; 1 drivers
v0x600001d9e640_10 .net v0x600001d9e640 10, 15 0, L_0x600001e4f020; 1 drivers
v0x600001d9e640_11 .net v0x600001d9e640 11, 15 0, L_0x600001e4f0c0; 1 drivers
v0x600001d9e640_12 .net v0x600001d9e640 12, 15 0, L_0x600001e4f200; 1 drivers
v0x600001d9e640_13 .net v0x600001d9e640 13, 15 0, L_0x600001e4f340; 1 drivers
v0x600001d9e640_14 .net v0x600001d9e640 14, 15 0, L_0x600001e4f480; 1 drivers
v0x600001d9e640_15 .net v0x600001d9e640 15, 15 0, L_0x600001e4f5c0; 1 drivers
v0x600001d9e6d0 .array "lane_b", 15 0;
v0x600001d9e6d0_0 .net v0x600001d9e6d0 0, 15 0, L_0x600001e4e3a0; 1 drivers
v0x600001d9e6d0_1 .net v0x600001d9e6d0 1, 15 0, L_0x600001e4e4e0; 1 drivers
v0x600001d9e6d0_2 .net v0x600001d9e6d0 2, 15 0, L_0x600001e4e620; 1 drivers
v0x600001d9e6d0_3 .net v0x600001d9e6d0 3, 15 0, L_0x600001e4e760; 1 drivers
v0x600001d9e6d0_4 .net v0x600001d9e6d0 4, 15 0, L_0x600001e4e8a0; 1 drivers
v0x600001d9e6d0_5 .net v0x600001d9e6d0 5, 15 0, L_0x600001e4e9e0; 1 drivers
v0x600001d9e6d0_6 .net v0x600001d9e6d0 6, 15 0, L_0x600001e4eb20; 1 drivers
v0x600001d9e6d0_7 .net v0x600001d9e6d0 7, 15 0, L_0x600001e4ec60; 1 drivers
v0x600001d9e6d0_8 .net v0x600001d9e6d0 8, 15 0, L_0x600001e4eda0; 1 drivers
v0x600001d9e6d0_9 .net v0x600001d9e6d0 9, 15 0, L_0x600001e4ef80; 1 drivers
v0x600001d9e6d0_10 .net v0x600001d9e6d0 10, 15 0, L_0x600001e4eee0; 1 drivers
v0x600001d9e6d0_11 .net v0x600001d9e6d0 11, 15 0, L_0x600001e4f160; 1 drivers
v0x600001d9e6d0_12 .net v0x600001d9e6d0 12, 15 0, L_0x600001e4f2a0; 1 drivers
v0x600001d9e6d0_13 .net v0x600001d9e6d0 13, 15 0, L_0x600001e4f3e0; 1 drivers
v0x600001d9e6d0_14 .net v0x600001d9e6d0 14, 15 0, L_0x600001e4f520; 1 drivers
v0x600001d9e6d0_15 .net v0x600001d9e6d0 15, 15 0, L_0x600001e4f660; 1 drivers
v0x600001d9e760 .array "lane_result", 15 0, 15 0;
v0x600001d9e7f0_0 .net "mem_addr", 19 0, L_0x600001e4fac0;  1 drivers
v0x600001d9e880_0 .var "mem_addr_reg", 19 0;
v0x600001d9e910_0 .net "opcode", 7 0, L_0x600001e4f700;  1 drivers
v0x600001d9e9a0_0 .var "reduce_result", 15 0;
v0x600001d9ea30 .array "reduce_tree", 79 0, 15 0;
v0x600001d9eac0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d9eb50_0 .net "sram_addr", 19 0, v0x600001d9ebe0_0;  alias, 1 drivers
v0x600001d9ebe0_0 .var "sram_addr_reg", 19 0;
v0x600001d9ec70_0 .net "sram_rdata", 255 0, L_0x600000473b80;  alias, 1 drivers
v0x600001d9ed00_0 .net "sram_re", 0 0, L_0x600000449ff0;  alias, 1 drivers
v0x600001d9ed90_0 .var "sram_re_reg", 0 0;
v0x600001d9ee20_0 .net "sram_ready", 0 0, L_0x600001e71040;  alias, 1 drivers
v0x600001d9eeb0_0 .net "sram_wdata", 255 0, L_0x60000044a8b0;  alias, 1 drivers
v0x600001d9ef40_0 .var "sram_wdata_reg", 255 0;
v0x600001d9efd0_0 .net "sram_we", 0 0, L_0x60000044a450;  alias, 1 drivers
v0x600001d9f060_0 .var "sram_we_reg", 0 0;
v0x600001d9f0f0_0 .var/i "stage", 31 0;
v0x600001d9f180_0 .var "state", 2 0;
v0x600001d9f210_0 .net "subop", 7 0, L_0x600001e4f7a0;  1 drivers
v0x600001d9f2a0_0 .var "subop_reg", 7 0;
v0x600001d9f330_0 .net "vd", 4 0, L_0x600001e4f840;  1 drivers
v0x600001d9f3c0_0 .var "vd_reg", 4 0;
v0x600001d9f450 .array "vrf", 31 0, 255 0;
v0x600001d9f4e0_0 .net "vs1", 4 0, L_0x600001e4f8e0;  1 drivers
v0x600001d9f570_0 .net "vs1_data", 255 0, L_0x60000044ba30;  1 drivers
v0x600001d9f600_0 .var "vs1_reg", 4 0;
v0x600001d9f690_0 .net "vs2", 4 0, L_0x600001e4f980;  1 drivers
v0x600001d9f720_0 .net "vs2_data", 255 0, L_0x60000044b5d0;  1 drivers
v0x600001d9f7b0_0 .var "vs2_reg", 4 0;
E_0x600003534b80/0 .event anyedge, v0x600001d9e640_0, v0x600001d9e640_1, v0x600001d9e640_2, v0x600001d9e640_3;
E_0x600003534b80/1 .event anyedge, v0x600001d9e640_4, v0x600001d9e640_5, v0x600001d9e640_6, v0x600001d9e640_7;
E_0x600003534b80/2 .event anyedge, v0x600001d9e640_8, v0x600001d9e640_9, v0x600001d9e640_10, v0x600001d9e640_11;
E_0x600003534b80/3 .event anyedge, v0x600001d9e640_12, v0x600001d9e640_13, v0x600001d9e640_14, v0x600001d9e640_15;
v0x600001d9ea30_0 .array/port v0x600001d9ea30, 0;
v0x600001d9ea30_1 .array/port v0x600001d9ea30, 1;
v0x600001d9ea30_2 .array/port v0x600001d9ea30, 2;
E_0x600003534b80/4 .event anyedge, v0x600001d9f2a0_0, v0x600001d9ea30_0, v0x600001d9ea30_1, v0x600001d9ea30_2;
v0x600001d9ea30_3 .array/port v0x600001d9ea30, 3;
v0x600001d9ea30_4 .array/port v0x600001d9ea30, 4;
v0x600001d9ea30_5 .array/port v0x600001d9ea30, 5;
v0x600001d9ea30_6 .array/port v0x600001d9ea30, 6;
E_0x600003534b80/5 .event anyedge, v0x600001d9ea30_3, v0x600001d9ea30_4, v0x600001d9ea30_5, v0x600001d9ea30_6;
v0x600001d9ea30_7 .array/port v0x600001d9ea30, 7;
v0x600001d9ea30_8 .array/port v0x600001d9ea30, 8;
v0x600001d9ea30_9 .array/port v0x600001d9ea30, 9;
v0x600001d9ea30_10 .array/port v0x600001d9ea30, 10;
E_0x600003534b80/6 .event anyedge, v0x600001d9ea30_7, v0x600001d9ea30_8, v0x600001d9ea30_9, v0x600001d9ea30_10;
v0x600001d9ea30_11 .array/port v0x600001d9ea30, 11;
v0x600001d9ea30_12 .array/port v0x600001d9ea30, 12;
v0x600001d9ea30_13 .array/port v0x600001d9ea30, 13;
v0x600001d9ea30_14 .array/port v0x600001d9ea30, 14;
E_0x600003534b80/7 .event anyedge, v0x600001d9ea30_11, v0x600001d9ea30_12, v0x600001d9ea30_13, v0x600001d9ea30_14;
v0x600001d9ea30_15 .array/port v0x600001d9ea30, 15;
v0x600001d9ea30_16 .array/port v0x600001d9ea30, 16;
v0x600001d9ea30_17 .array/port v0x600001d9ea30, 17;
v0x600001d9ea30_18 .array/port v0x600001d9ea30, 18;
E_0x600003534b80/8 .event anyedge, v0x600001d9ea30_15, v0x600001d9ea30_16, v0x600001d9ea30_17, v0x600001d9ea30_18;
v0x600001d9ea30_19 .array/port v0x600001d9ea30, 19;
v0x600001d9ea30_20 .array/port v0x600001d9ea30, 20;
v0x600001d9ea30_21 .array/port v0x600001d9ea30, 21;
v0x600001d9ea30_22 .array/port v0x600001d9ea30, 22;
E_0x600003534b80/9 .event anyedge, v0x600001d9ea30_19, v0x600001d9ea30_20, v0x600001d9ea30_21, v0x600001d9ea30_22;
v0x600001d9ea30_23 .array/port v0x600001d9ea30, 23;
v0x600001d9ea30_24 .array/port v0x600001d9ea30, 24;
v0x600001d9ea30_25 .array/port v0x600001d9ea30, 25;
v0x600001d9ea30_26 .array/port v0x600001d9ea30, 26;
E_0x600003534b80/10 .event anyedge, v0x600001d9ea30_23, v0x600001d9ea30_24, v0x600001d9ea30_25, v0x600001d9ea30_26;
v0x600001d9ea30_27 .array/port v0x600001d9ea30, 27;
v0x600001d9ea30_28 .array/port v0x600001d9ea30, 28;
v0x600001d9ea30_29 .array/port v0x600001d9ea30, 29;
v0x600001d9ea30_30 .array/port v0x600001d9ea30, 30;
E_0x600003534b80/11 .event anyedge, v0x600001d9ea30_27, v0x600001d9ea30_28, v0x600001d9ea30_29, v0x600001d9ea30_30;
v0x600001d9ea30_31 .array/port v0x600001d9ea30, 31;
v0x600001d9ea30_32 .array/port v0x600001d9ea30, 32;
v0x600001d9ea30_33 .array/port v0x600001d9ea30, 33;
v0x600001d9ea30_34 .array/port v0x600001d9ea30, 34;
E_0x600003534b80/12 .event anyedge, v0x600001d9ea30_31, v0x600001d9ea30_32, v0x600001d9ea30_33, v0x600001d9ea30_34;
v0x600001d9ea30_35 .array/port v0x600001d9ea30, 35;
v0x600001d9ea30_36 .array/port v0x600001d9ea30, 36;
v0x600001d9ea30_37 .array/port v0x600001d9ea30, 37;
v0x600001d9ea30_38 .array/port v0x600001d9ea30, 38;
E_0x600003534b80/13 .event anyedge, v0x600001d9ea30_35, v0x600001d9ea30_36, v0x600001d9ea30_37, v0x600001d9ea30_38;
v0x600001d9ea30_39 .array/port v0x600001d9ea30, 39;
v0x600001d9ea30_40 .array/port v0x600001d9ea30, 40;
v0x600001d9ea30_41 .array/port v0x600001d9ea30, 41;
v0x600001d9ea30_42 .array/port v0x600001d9ea30, 42;
E_0x600003534b80/14 .event anyedge, v0x600001d9ea30_39, v0x600001d9ea30_40, v0x600001d9ea30_41, v0x600001d9ea30_42;
v0x600001d9ea30_43 .array/port v0x600001d9ea30, 43;
v0x600001d9ea30_44 .array/port v0x600001d9ea30, 44;
v0x600001d9ea30_45 .array/port v0x600001d9ea30, 45;
v0x600001d9ea30_46 .array/port v0x600001d9ea30, 46;
E_0x600003534b80/15 .event anyedge, v0x600001d9ea30_43, v0x600001d9ea30_44, v0x600001d9ea30_45, v0x600001d9ea30_46;
v0x600001d9ea30_47 .array/port v0x600001d9ea30, 47;
v0x600001d9ea30_48 .array/port v0x600001d9ea30, 48;
v0x600001d9ea30_49 .array/port v0x600001d9ea30, 49;
v0x600001d9ea30_50 .array/port v0x600001d9ea30, 50;
E_0x600003534b80/16 .event anyedge, v0x600001d9ea30_47, v0x600001d9ea30_48, v0x600001d9ea30_49, v0x600001d9ea30_50;
v0x600001d9ea30_51 .array/port v0x600001d9ea30, 51;
v0x600001d9ea30_52 .array/port v0x600001d9ea30, 52;
v0x600001d9ea30_53 .array/port v0x600001d9ea30, 53;
v0x600001d9ea30_54 .array/port v0x600001d9ea30, 54;
E_0x600003534b80/17 .event anyedge, v0x600001d9ea30_51, v0x600001d9ea30_52, v0x600001d9ea30_53, v0x600001d9ea30_54;
v0x600001d9ea30_55 .array/port v0x600001d9ea30, 55;
v0x600001d9ea30_56 .array/port v0x600001d9ea30, 56;
v0x600001d9ea30_57 .array/port v0x600001d9ea30, 57;
v0x600001d9ea30_58 .array/port v0x600001d9ea30, 58;
E_0x600003534b80/18 .event anyedge, v0x600001d9ea30_55, v0x600001d9ea30_56, v0x600001d9ea30_57, v0x600001d9ea30_58;
v0x600001d9ea30_59 .array/port v0x600001d9ea30, 59;
v0x600001d9ea30_60 .array/port v0x600001d9ea30, 60;
v0x600001d9ea30_61 .array/port v0x600001d9ea30, 61;
v0x600001d9ea30_62 .array/port v0x600001d9ea30, 62;
E_0x600003534b80/19 .event anyedge, v0x600001d9ea30_59, v0x600001d9ea30_60, v0x600001d9ea30_61, v0x600001d9ea30_62;
v0x600001d9ea30_63 .array/port v0x600001d9ea30, 63;
v0x600001d9ea30_64 .array/port v0x600001d9ea30, 64;
v0x600001d9ea30_65 .array/port v0x600001d9ea30, 65;
v0x600001d9ea30_66 .array/port v0x600001d9ea30, 66;
E_0x600003534b80/20 .event anyedge, v0x600001d9ea30_63, v0x600001d9ea30_64, v0x600001d9ea30_65, v0x600001d9ea30_66;
v0x600001d9ea30_67 .array/port v0x600001d9ea30, 67;
v0x600001d9ea30_68 .array/port v0x600001d9ea30, 68;
v0x600001d9ea30_69 .array/port v0x600001d9ea30, 69;
v0x600001d9ea30_70 .array/port v0x600001d9ea30, 70;
E_0x600003534b80/21 .event anyedge, v0x600001d9ea30_67, v0x600001d9ea30_68, v0x600001d9ea30_69, v0x600001d9ea30_70;
v0x600001d9ea30_71 .array/port v0x600001d9ea30, 71;
v0x600001d9ea30_72 .array/port v0x600001d9ea30, 72;
v0x600001d9ea30_73 .array/port v0x600001d9ea30, 73;
v0x600001d9ea30_74 .array/port v0x600001d9ea30, 74;
E_0x600003534b80/22 .event anyedge, v0x600001d9ea30_71, v0x600001d9ea30_72, v0x600001d9ea30_73, v0x600001d9ea30_74;
v0x600001d9ea30_75 .array/port v0x600001d9ea30, 75;
v0x600001d9ea30_76 .array/port v0x600001d9ea30, 76;
v0x600001d9ea30_77 .array/port v0x600001d9ea30, 77;
v0x600001d9ea30_78 .array/port v0x600001d9ea30, 78;
E_0x600003534b80/23 .event anyedge, v0x600001d9ea30_75, v0x600001d9ea30_76, v0x600001d9ea30_77, v0x600001d9ea30_78;
v0x600001d9ea30_79 .array/port v0x600001d9ea30, 79;
E_0x600003534b80/24 .event anyedge, v0x600001d9ea30_79;
E_0x600003534b80 .event/or E_0x600003534b80/0, E_0x600003534b80/1, E_0x600003534b80/2, E_0x600003534b80/3, E_0x600003534b80/4, E_0x600003534b80/5, E_0x600003534b80/6, E_0x600003534b80/7, E_0x600003534b80/8, E_0x600003534b80/9, E_0x600003534b80/10, E_0x600003534b80/11, E_0x600003534b80/12, E_0x600003534b80/13, E_0x600003534b80/14, E_0x600003534b80/15, E_0x600003534b80/16, E_0x600003534b80/17, E_0x600003534b80/18, E_0x600003534b80/19, E_0x600003534b80/20, E_0x600003534b80/21, E_0x600003534b80/22, E_0x600003534b80/23, E_0x600003534b80/24;
L_0x600001e4e300 .part L_0x60000044ba30, 0, 16;
L_0x600001e4e3a0 .part L_0x60000044b5d0, 0, 16;
L_0x600001e4e440 .part L_0x60000044ba30, 16, 16;
L_0x600001e4e4e0 .part L_0x60000044b5d0, 16, 16;
L_0x600001e4e580 .part L_0x60000044ba30, 32, 16;
L_0x600001e4e620 .part L_0x60000044b5d0, 32, 16;
L_0x600001e4e6c0 .part L_0x60000044ba30, 48, 16;
L_0x600001e4e760 .part L_0x60000044b5d0, 48, 16;
L_0x600001e4e800 .part L_0x60000044ba30, 64, 16;
L_0x600001e4e8a0 .part L_0x60000044b5d0, 64, 16;
L_0x600001e4e940 .part L_0x60000044ba30, 80, 16;
L_0x600001e4e9e0 .part L_0x60000044b5d0, 80, 16;
L_0x600001e4ea80 .part L_0x60000044ba30, 96, 16;
L_0x600001e4eb20 .part L_0x60000044b5d0, 96, 16;
L_0x600001e4ebc0 .part L_0x60000044ba30, 112, 16;
L_0x600001e4ec60 .part L_0x60000044b5d0, 112, 16;
L_0x600001e4ed00 .part L_0x60000044ba30, 128, 16;
L_0x600001e4eda0 .part L_0x60000044b5d0, 128, 16;
L_0x600001e4ee40 .part L_0x60000044ba30, 144, 16;
L_0x600001e4ef80 .part L_0x60000044b5d0, 144, 16;
L_0x600001e4f020 .part L_0x60000044ba30, 160, 16;
L_0x600001e4eee0 .part L_0x60000044b5d0, 160, 16;
L_0x600001e4f0c0 .part L_0x60000044ba30, 176, 16;
L_0x600001e4f160 .part L_0x60000044b5d0, 176, 16;
L_0x600001e4f200 .part L_0x60000044ba30, 192, 16;
L_0x600001e4f2a0 .part L_0x60000044b5d0, 192, 16;
L_0x600001e4f340 .part L_0x60000044ba30, 208, 16;
L_0x600001e4f3e0 .part L_0x60000044b5d0, 208, 16;
L_0x600001e4f480 .part L_0x60000044ba30, 224, 16;
L_0x600001e4f520 .part L_0x60000044b5d0, 224, 16;
L_0x600001e4f5c0 .part L_0x60000044ba30, 240, 16;
L_0x600001e4f660 .part L_0x60000044b5d0, 240, 16;
L_0x600001e4f700 .part v0x600001de1710_0, 120, 8;
L_0x600001e4f7a0 .part v0x600001de1710_0, 112, 8;
L_0x600001e4f840 .part v0x600001de1710_0, 107, 5;
L_0x600001e4f8e0 .part v0x600001de1710_0, 102, 5;
L_0x600001e4f980 .part v0x600001de1710_0, 97, 5;
L_0x600001e4fa20 .part v0x600001de1710_0, 32, 16;
L_0x600001e4fac0 .part v0x600001de1710_0, 76, 20;
L_0x600001e4fb60 .part v0x600001de1710_0, 48, 16;
L_0x600001e4fc00 .array/port v0x600001d9f450, L_0x600001e4fca0;
L_0x600001e4fca0 .concat [ 5 2 0 0], v0x600001d9f600_0, L_0x1500d5428;
L_0x600001e4fd40 .array/port v0x600001d9f450, L_0x600001e4fde0;
L_0x600001e4fde0 .concat [ 5 2 0 0], v0x600001d9f7b0_0, L_0x1500d5470;
L_0x600001e4fe80 .cmp/eq 3, v0x600001d9f180_0, L_0x1500d54b8;
S_0x14f833690 .scope generate, "lane_extract[0]" "lane_extract[0]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x600003534bc0 .param/l "i" 1 13 137, +C4<00>;
v0x600001d9e760_0 .array/port v0x600001d9e760, 0;
v0x600001d9e760_1 .array/port v0x600001d9e760, 1;
v0x600001d9e760_2 .array/port v0x600001d9e760, 2;
v0x600001d9e760_3 .array/port v0x600001d9e760, 3;
E_0x600003534c40/0 .event anyedge, v0x600001d9e760_0, v0x600001d9e760_1, v0x600001d9e760_2, v0x600001d9e760_3;
v0x600001d9e760_4 .array/port v0x600001d9e760, 4;
v0x600001d9e760_5 .array/port v0x600001d9e760, 5;
v0x600001d9e760_6 .array/port v0x600001d9e760, 6;
v0x600001d9e760_7 .array/port v0x600001d9e760, 7;
E_0x600003534c40/1 .event anyedge, v0x600001d9e760_4, v0x600001d9e760_5, v0x600001d9e760_6, v0x600001d9e760_7;
v0x600001d9e760_8 .array/port v0x600001d9e760, 8;
v0x600001d9e760_9 .array/port v0x600001d9e760, 9;
v0x600001d9e760_10 .array/port v0x600001d9e760, 10;
v0x600001d9e760_11 .array/port v0x600001d9e760, 11;
E_0x600003534c40/2 .event anyedge, v0x600001d9e760_8, v0x600001d9e760_9, v0x600001d9e760_10, v0x600001d9e760_11;
v0x600001d9e760_12 .array/port v0x600001d9e760, 12;
v0x600001d9e760_13 .array/port v0x600001d9e760, 13;
v0x600001d9e760_14 .array/port v0x600001d9e760, 14;
v0x600001d9e760_15 .array/port v0x600001d9e760, 15;
E_0x600003534c40/3 .event anyedge, v0x600001d9e760_12, v0x600001d9e760_13, v0x600001d9e760_14, v0x600001d9e760_15;
E_0x600003534c40 .event/or E_0x600003534c40/0, E_0x600003534c40/1, E_0x600003534c40/2, E_0x600003534c40/3;
E_0x600003534c80/0 .event anyedge, v0x600001d9f2a0_0, v0x600001d9e640_0, v0x600001d9e640_1, v0x600001d9e640_2;
E_0x600003534c80/1 .event anyedge, v0x600001d9e640_3, v0x600001d9e640_4, v0x600001d9e640_5, v0x600001d9e640_6;
E_0x600003534c80/2 .event anyedge, v0x600001d9e640_7, v0x600001d9e640_8, v0x600001d9e640_9, v0x600001d9e640_10;
E_0x600003534c80/3 .event anyedge, v0x600001d9e640_11, v0x600001d9e640_12, v0x600001d9e640_13, v0x600001d9e640_14;
E_0x600003534c80/4 .event anyedge, v0x600001d9e640_15, v0x600001d9e6d0_0, v0x600001d9e6d0_1, v0x600001d9e6d0_2;
E_0x600003534c80/5 .event anyedge, v0x600001d9e6d0_3, v0x600001d9e6d0_4, v0x600001d9e6d0_5, v0x600001d9e6d0_6;
E_0x600003534c80/6 .event anyedge, v0x600001d9e6d0_7, v0x600001d9e6d0_8, v0x600001d9e6d0_9, v0x600001d9e6d0_10;
E_0x600003534c80/7 .event anyedge, v0x600001d9e6d0_11, v0x600001d9e6d0_12, v0x600001d9e6d0_13, v0x600001d9e6d0_14;
E_0x600003534c80/8 .event anyedge, v0x600001d9e6d0_15, v0x600001d9e520_0;
E_0x600003534c80 .event/or E_0x600003534c80/0, E_0x600003534c80/1, E_0x600003534c80/2, E_0x600003534c80/3, E_0x600003534c80/4, E_0x600003534c80/5, E_0x600003534c80/6, E_0x600003534c80/7, E_0x600003534c80/8;
S_0x14f833800 .scope generate, "lane_extract[1]" "lane_extract[1]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x600003534cc0 .param/l "i" 1 13 137, +C4<01>;
S_0x14f831040 .scope generate, "lane_extract[2]" "lane_extract[2]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x600003534d40 .param/l "i" 1 13 137, +C4<010>;
S_0x14f8311b0 .scope generate, "lane_extract[3]" "lane_extract[3]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x600003534dc0 .param/l "i" 1 13 137, +C4<011>;
S_0x14f82e9f0 .scope generate, "lane_extract[4]" "lane_extract[4]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x600003534e80 .param/l "i" 1 13 137, +C4<0100>;
S_0x14f82eb60 .scope generate, "lane_extract[5]" "lane_extract[5]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x600003534f00 .param/l "i" 1 13 137, +C4<0101>;
S_0x14f82c3a0 .scope generate, "lane_extract[6]" "lane_extract[6]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x600003534f80 .param/l "i" 1 13 137, +C4<0110>;
S_0x14f82c510 .scope generate, "lane_extract[7]" "lane_extract[7]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x600003535000 .param/l "i" 1 13 137, +C4<0111>;
S_0x14f829d50 .scope generate, "lane_extract[8]" "lane_extract[8]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x600003534e40 .param/l "i" 1 13 137, +C4<01000>;
S_0x14f829ec0 .scope generate, "lane_extract[9]" "lane_extract[9]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x6000035350c0 .param/l "i" 1 13 137, +C4<01001>;
S_0x14f80f180 .scope generate, "lane_extract[10]" "lane_extract[10]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x600003535140 .param/l "i" 1 13 137, +C4<01010>;
S_0x14f80f2f0 .scope generate, "lane_extract[11]" "lane_extract[11]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x6000035351c0 .param/l "i" 1 13 137, +C4<01011>;
S_0x14f8097c0 .scope generate, "lane_extract[12]" "lane_extract[12]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x600003535240 .param/l "i" 1 13 137, +C4<01100>;
S_0x14f809930 .scope generate, "lane_extract[13]" "lane_extract[13]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x6000035352c0 .param/l "i" 1 13 137, +C4<01101>;
S_0x14f807170 .scope generate, "lane_extract[14]" "lane_extract[14]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x600003535340 .param/l "i" 1 13 137, +C4<01110>;
S_0x14f8072e0 .scope generate, "lane_extract[15]" "lane_extract[15]" 13 137, 13 137 0, S_0x14f83aaf0;
 .timescale 0 0;
P_0x6000035353c0 .param/l "i" 1 13 137, +C4<01111>;
S_0x14f818e50 .scope generate, "tpc_gen[2]" "tpc_gen[2]" 5 212, 5 212 0, S_0x14efdeb40;
 .timescale -9 -12;
P_0x600003535940 .param/l "t" 1 5 212, +C4<010>;
v0x600001dac120_0 .net/2u *"_ivl_28", 0 0, L_0x1500d8320;  1 drivers
v0x600001dac1b0_0 .net/2u *"_ivl_30", 0 0, L_0x1500d8368;  1 drivers
S_0x14ef4d840 .scope module, "tpc_inst" "tensor_processing_cluster" 5 226, 7 15 0, S_0x14f818e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x14f03d200 .param/l "ACC_WIDTH" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x14f03d240 .param/l "ARRAY_SIZE" 0 7 17, +C4<00000000000000000000000000000100>;
P_0x14f03d280 .param/l "DATA_WIDTH" 0 7 18, +C4<00000000000000000000000000001000>;
P_0x14f03d2c0 .param/l "EXT_ADDR_W" 0 7 32, +C4<00000000000000000000000000101000>;
P_0x14f03d300 .param/l "EXT_DATA_W" 0 7 33, +C4<00000000000000000000000100000000>;
P_0x14f03d340 .param/l "MXU_COMPUTE" 1 7 250, C4<010>;
P_0x14f03d380 .param/l "MXU_DONE" 1 7 252, C4<100>;
P_0x14f03d3c0 .param/l "MXU_DRAIN" 1 7 251, C4<011>;
P_0x14f03d400 .param/l "MXU_IDLE" 1 7 248, C4<000>;
P_0x14f03d440 .param/l "MXU_LOAD_W" 1 7 249, C4<001>;
P_0x14f03d480 .param/l "SRAM_ADDR_W" 0 7 29, +C4<00000000000000000000000000010100>;
P_0x14f03d4c0 .param/l "SRAM_BANKS" 0 7 26, +C4<00000000000000000000000000000100>;
P_0x14f03d500 .param/l "SRAM_DEPTH" 0 7 27, +C4<00000000000000000000000100000000>;
P_0x14f03d540 .param/l "SRAM_WIDTH" 0 7 28, +C4<00000000000000000000000100000000>;
P_0x14f03d580 .param/l "TPC_ID" 0 7 36, +C4<00000000000000000000000000000010>;
P_0x14f03d5c0 .param/l "VPU_DATA_W" 0 7 23, +C4<00000000000000000000000000010000>;
P_0x14f03d600 .param/l "VPU_LANES" 0 7 22, +C4<00000000000000000000000000010000>;
L_0x6000004725a0 .functor BUFZ 1, v0x600001da9830_0, C4<0>, C4<0>, C4<0>;
L_0x60000046ec30 .functor OR 1, L_0x600001e7c3c0, L_0x600001e7c5a0, C4<0>, C4<0>;
L_0x60000046eca0 .functor AND 1, L_0x60000046ebc0, L_0x60000046ec30, C4<1>, C4<1>;
L_0x60000046ed10 .functor BUFZ 1, v0x600001daa880_0, C4<0>, C4<0>, C4<0>;
L_0x60000046ed80 .functor BUFZ 1, v0x600001daa370_0, C4<0>, C4<0>, C4<0>;
L_0x60000046f950 .functor AND 1, L_0x600001e7f840, L_0x600001e7f5c0, C4<1>, C4<1>;
L_0x60000046f9c0 .functor AND 1, L_0x60000046f950, L_0x600001e7f660, C4<1>, C4<1>;
v0x600001da77b0_0 .net *"_ivl_24", 19 0, L_0x600001e7bca0;  1 drivers
L_0x1500d7cf0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001da7840_0 .net *"_ivl_27", 3 0, L_0x1500d7cf0;  1 drivers
v0x600001da78d0_0 .net *"_ivl_28", 19 0, L_0x600001e7bd40;  1 drivers
L_0x1500d7d38 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001da7960_0 .net *"_ivl_31", 14 0, L_0x1500d7d38;  1 drivers
L_0x1500d7d80 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001da79f0_0 .net/2u *"_ivl_34", 2 0, L_0x1500d7d80;  1 drivers
v0x600001da7a80_0 .net *"_ivl_38", 19 0, L_0x600001e7bf20;  1 drivers
L_0x1500d7dc8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001da7b10_0 .net *"_ivl_41", 3 0, L_0x1500d7dc8;  1 drivers
v0x600001da7ba0_0 .net *"_ivl_42", 19 0, L_0x600001e7c000;  1 drivers
L_0x1500d7e10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001da7c30_0 .net *"_ivl_45", 3 0, L_0x1500d7e10;  1 drivers
L_0x1500d7e58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001da7cc0_0 .net/2u *"_ivl_48", 2 0, L_0x1500d7e58;  1 drivers
v0x600001da7d50_0 .net *"_ivl_52", 19 0, L_0x600001e7c1e0;  1 drivers
L_0x1500d7ea0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001da7de0_0 .net *"_ivl_55", 3 0, L_0x1500d7ea0;  1 drivers
v0x600001da7e70_0 .net *"_ivl_56", 19 0, L_0x600001e7c280;  1 drivers
L_0x1500d7ee8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001da7f00_0 .net *"_ivl_59", 3 0, L_0x1500d7ee8;  1 drivers
L_0x1500d7f30 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001da8000_0 .net *"_ivl_63", 127 0, L_0x1500d7f30;  1 drivers
v0x600001da8090_0 .net *"_ivl_65", 127 0, L_0x600001e7c460;  1 drivers
L_0x1500d7f78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001da8120_0 .net/2u *"_ivl_68", 2 0, L_0x1500d7f78;  1 drivers
v0x600001da81b0_0 .net *"_ivl_70", 0 0, L_0x600001e7c3c0;  1 drivers
L_0x1500d7fc0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001da8240_0 .net/2u *"_ivl_72", 2 0, L_0x1500d7fc0;  1 drivers
v0x600001da82d0_0 .net *"_ivl_74", 0 0, L_0x600001e7c5a0;  1 drivers
v0x600001da8360_0 .net *"_ivl_77", 0 0, L_0x60000046ec30;  1 drivers
v0x600001da83f0_0 .net *"_ivl_87", 0 0, L_0x60000046f950;  1 drivers
v0x600001da8480_0 .net *"_ivl_89", 0 0, L_0x600001e7f660;  1 drivers
v0x600001da8510_0 .var "act_data_d", 31 0;
v0x600001da85a0_0 .var "act_valid_d", 0 0;
v0x600001da8630_0 .var "act_valid_d2", 0 0;
v0x600001da86c0_0 .net "axi_araddr", 39 0, L_0x60000046f5d0;  alias, 1 drivers
v0x600001da8750_0 .net "axi_arlen", 7 0, L_0x60000046f640;  alias, 1 drivers
v0x600001da87e0_0 .net "axi_arready", 0 0, L_0x600001e7fb60;  1 drivers
v0x600001da8870_0 .net "axi_arvalid", 0 0, v0x600001d846c0_0;  1 drivers
v0x600001da8900_0 .net "axi_awaddr", 39 0, L_0x60000046f330;  alias, 1 drivers
v0x600001da8990_0 .net "axi_awlen", 7 0, L_0x60000046f3a0;  alias, 1 drivers
v0x600001da8a20_0 .net "axi_awready", 0 0, L_0x600001e7f980;  1 drivers
v0x600001da8ab0_0 .net "axi_awvalid", 0 0, v0x600001d84ab0_0;  1 drivers
v0x600001da8b40_0 .net "axi_bready", 0 0, L_0x1500d8128;  1 drivers
v0x600001da8bd0_0 .net "axi_bresp", 1 0, L_0x600000415ab0;  alias, 1 drivers
v0x600001da8c60_0 .net "axi_bvalid", 0 0, L_0x600001e7fac0;  1 drivers
v0x600001da8cf0_0 .net "axi_rdata", 255 0, L_0x600000415ce0;  alias, 1 drivers
v0x600001da8d80_0 .net "axi_rlast", 0 0, L_0x600001e7fc00;  1 drivers
v0x600001da8e10_0 .net "axi_rready", 0 0, v0x600001d84ea0_0;  1 drivers
v0x600001da8ea0_0 .net "axi_rvalid", 0 0, L_0x600001e7fca0;  1 drivers
v0x600001da8f30_0 .net "axi_wdata", 255 0, L_0x60000046f480;  alias, 1 drivers
v0x600001da8fc0_0 .net "axi_wlast", 0 0, v0x600001d85170_0;  1 drivers
v0x600001da9050_0 .net "axi_wready", 0 0, L_0x600001e7fa20;  1 drivers
v0x600001da90e0_0 .net "axi_wvalid", 0 0, v0x600001d85320_0;  1 drivers
v0x600001da9170_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001da9200_0 .net "dma_lcp_done", 0 0, L_0x60000046f100;  1 drivers
v0x600001da9290_0 .net "dma_lcp_ready", 0 0, L_0x600001e7e6c0;  1 drivers
v0x600001da9320_0 .net "dma_sram_addr", 19 0, v0x600001d86250_0;  1 drivers
v0x600001da93b0_0 .net "dma_sram_rdata", 255 0, L_0x60000046f8e0;  1 drivers
v0x600001da9440_0 .net "dma_sram_re", 0 0, L_0x60000046f2c0;  1 drivers
v0x600001da94d0_0 .net "dma_sram_ready", 0 0, L_0x600001e7f520;  1 drivers
v0x600001da9560_0 .net "dma_sram_wdata", 255 0, L_0x60000046f1e0;  1 drivers
v0x600001da95f0_0 .net "dma_sram_we", 0 0, L_0x60000046f250;  1 drivers
v0x600001da9680_0 .net "global_sync_in", 0 0, L_0x600000417020;  alias, 1 drivers
v0x600001da9710 .array "instr_mem", 4095 0, 127 0;
v0x600001da97a0_0 .var "instr_rdata_reg", 127 0;
v0x600001da9830_0 .var "instr_valid_reg", 0 0;
v0x600001da98c0_0 .net "lcp_dma_cmd", 127 0, v0x600001d87d50_0;  1 drivers
v0x600001da9950_0 .net "lcp_dma_valid", 0 0, L_0x600000470930;  1 drivers
v0x600001da99e0_0 .net "lcp_imem_addr", 19 0, L_0x600000471880;  1 drivers
v0x600001da9a70_0 .net "lcp_imem_data", 127 0, v0x600001da97a0_0;  1 drivers
v0x600001da9b00_0 .net "lcp_imem_re", 0 0, L_0x600000471420;  1 drivers
v0x600001da9b90_0 .net "lcp_imem_valid", 0 0, L_0x6000004725a0;  1 drivers
v0x600001da9c20_0 .net "lcp_mxu_cmd", 127 0, v0x600001d88ab0_0;  1 drivers
v0x600001da9cb0_0 .net "lcp_mxu_valid", 0 0, L_0x600000470b60;  1 drivers
v0x600001da9d40_0 .net "lcp_vpu_cmd", 127 0, v0x600001d89680_0;  1 drivers
v0x600001da9dd0_0 .net "lcp_vpu_valid", 0 0, L_0x600000470a80;  1 drivers
v0x600001da9e60_0 .net "mxu_a_addr", 19 0, L_0x600001e7c0a0;  1 drivers
v0x600001da9ef0_0 .net "mxu_a_rdata", 255 0, L_0x60000046f800;  1 drivers
v0x600001da9f80_0 .net "mxu_a_re", 0 0, L_0x600001e7c140;  1 drivers
v0x600001daa010_0 .net "mxu_a_ready", 0 0, L_0x600001e7f3e0;  1 drivers
v0x600001daa0a0_0 .net "mxu_cfg_k", 15 0, L_0x600001e72b20;  1 drivers
v0x600001daa130_0 .net "mxu_cfg_m", 15 0, L_0x600001e729e0;  1 drivers
v0x600001daa1c0_0 .net "mxu_cfg_n", 15 0, L_0x600001e72a80;  1 drivers
v0x600001daa250_0 .var "mxu_col_cnt", 4 0;
v0x600001daa2e0_0 .var "mxu_cycle_cnt", 15 0;
v0x600001daa370_0 .var "mxu_done_reg", 0 0;
v0x600001daa400_0 .net "mxu_dst_addr", 15 0, L_0x600001e72800;  1 drivers
v0x600001daa490_0 .net "mxu_lcp_done", 0 0, L_0x60000046ed80;  1 drivers
v0x600001daa520_0 .net "mxu_lcp_ready", 0 0, L_0x60000046ed10;  1 drivers
v0x600001daa5b0_0 .net "mxu_o_addr", 19 0, L_0x600001e7c320;  1 drivers
v0x600001daa640_0 .net "mxu_o_ready", 0 0, L_0x600001e7f480;  1 drivers
v0x600001daa6d0_0 .net "mxu_o_wdata", 255 0, L_0x600001e7c500;  1 drivers
v0x600001daa760_0 .net "mxu_o_we", 0 0, L_0x60000046eca0;  1 drivers
v0x600001daa7f0_0 .var "mxu_out_cnt", 15 0;
v0x600001daa880_0 .var "mxu_ready_reg", 0 0;
v0x600001daa910_0 .net "mxu_src0_addr", 15 0, L_0x600001e728a0;  1 drivers
v0x600001daa9a0_0 .net "mxu_src1_addr", 15 0, L_0x600001e72940;  1 drivers
v0x600001daaa30_0 .var "mxu_start_array", 0 0;
v0x600001daaac0_0 .var "mxu_start_array_d", 0 0;
v0x600001daab50_0 .var "mxu_state", 2 0;
v0x600001daabe0_0 .net "mxu_subop", 7 0, L_0x600001e72760;  1 drivers
v0x600001daac70_0 .net "mxu_w_addr", 19 0, L_0x600001e7bde0;  1 drivers
v0x600001daad00_0 .net "mxu_w_rdata", 255 0, v0x600001da4d80_0;  1 drivers
v0x600001daad90_0 .net "mxu_w_re", 0 0, L_0x600001e7be80;  1 drivers
v0x600001daae20_0 .net "mxu_w_ready", 0 0, L_0x600001e7f2a0;  1 drivers
v0x600001daaeb0_0 .net "noc_data_write", 0 0, L_0x60000046f9c0;  1 drivers
v0x600001daaf40_0 .net "noc_rx_addr", 19 0, L_0x1500d82d8;  alias, 1 drivers
v0x600001daafd0_0 .net "noc_rx_data", 255 0, L_0x1500d8290;  alias, 1 drivers
v0x600001dab060_0 .net "noc_rx_is_instr", 0 0, L_0x600001e7f8e0;  1 drivers
v0x600001dab0f0_0 .net "noc_rx_ready", 0 0, L_0x600001e7f5c0;  1 drivers
v0x600001dab180_0 .net "noc_rx_valid", 0 0, L_0x600001e7f840;  1 drivers
L_0x1500d81b8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dab210_0 .net "noc_tx_addr", 19 0, L_0x1500d81b8;  1 drivers
L_0x1500d8170 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dab2a0_0 .net "noc_tx_data", 255 0, L_0x1500d8170;  1 drivers
L_0x1500d8248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001dab330_0 .net "noc_tx_ready", 0 0, L_0x1500d8248;  1 drivers
L_0x1500d8200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001dab3c0_0 .net "noc_tx_valid", 0 0, L_0x1500d8200;  1 drivers
v0x600001dab450_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dab4e0_0 .net "sync_grant", 0 0, L_0x600001e7f7a0;  1 drivers
v0x600001dab570_0 .net "sync_request", 0 0, v0x600001d894d0_0;  1 drivers
v0x600001dab600_0 .net "systolic_busy", 0 0, L_0x60000046eae0;  1 drivers
v0x600001dab690_0 .net "systolic_done", 0 0, L_0x600001e7b7a0;  1 drivers
v0x600001dab720_0 .net "systolic_result", 127 0, L_0x600001e7b340;  1 drivers
v0x600001dab7b0_0 .net "systolic_result_valid", 0 0, L_0x60000046ebc0;  1 drivers
v0x600001dab840_0 .net "tpc_busy", 0 0, L_0x600000470310;  1 drivers
v0x600001dab8d0_0 .net "tpc_done", 0 0, v0x600001d88120_0;  1 drivers
v0x600001dab960_0 .net "tpc_error", 0 0, v0x600001d88240_0;  1 drivers
v0x600001dab9f0_0 .net "tpc_start", 0 0, L_0x600001e7f700;  1 drivers
v0x600001daba80_0 .net "tpc_start_pc", 19 0, L_0x600000417250;  alias, 1 drivers
v0x600001dabb10_0 .net "vpu_lcp_done", 0 0, L_0x60000046eed0;  1 drivers
v0x600001dabba0_0 .net "vpu_lcp_ready", 0 0, L_0x600001e7e1c0;  1 drivers
v0x600001dabc30_0 .net "vpu_sram_addr", 19 0, v0x600001da6b50_0;  1 drivers
v0x600001dabcc0_0 .net "vpu_sram_rdata", 255 0, L_0x60000046f870;  1 drivers
v0x600001dabd50_0 .net "vpu_sram_re", 0 0, L_0x60000046f090;  1 drivers
v0x600001dabde0_0 .net "vpu_sram_ready", 0 0, L_0x600001e7f340;  1 drivers
v0x600001dabe70_0 .net "vpu_sram_wdata", 255 0, L_0x60000046efb0;  1 drivers
v0x600001dabf00_0 .net "vpu_sram_we", 0 0, L_0x60000046f020;  1 drivers
v0x600001dac000_0 .var "weight_load_col_d", 1 0;
v0x600001dac090_0 .var "weight_load_en_d", 0 0;
L_0x600001e72760 .part v0x600001d88ab0_0, 112, 8;
L_0x600001e72800 .part v0x600001d88ab0_0, 96, 16;
L_0x600001e728a0 .part v0x600001d88ab0_0, 80, 16;
L_0x600001e72940 .part v0x600001d88ab0_0, 64, 16;
L_0x600001e729e0 .part v0x600001d88ab0_0, 48, 16;
L_0x600001e72a80 .part v0x600001d88ab0_0, 32, 16;
L_0x600001e72b20 .part v0x600001d88ab0_0, 16, 16;
L_0x600001e7bc00 .part v0x600001da4d80_0, 0, 32;
L_0x600001e7bca0 .concat [ 16 4 0 0], L_0x600001e72940, L_0x1500d7cf0;
L_0x600001e7bd40 .concat [ 5 15 0 0], v0x600001daa250_0, L_0x1500d7d38;
L_0x600001e7bde0 .arith/sum 20, L_0x600001e7bca0, L_0x600001e7bd40;
L_0x600001e7be80 .cmp/eq 3, v0x600001daab50_0, L_0x1500d7d80;
L_0x600001e7bf20 .concat [ 16 4 0 0], L_0x600001e728a0, L_0x1500d7dc8;
L_0x600001e7c000 .concat [ 16 4 0 0], v0x600001daa2e0_0, L_0x1500d7e10;
L_0x600001e7c0a0 .arith/sum 20, L_0x600001e7bf20, L_0x600001e7c000;
L_0x600001e7c140 .cmp/eq 3, v0x600001daab50_0, L_0x1500d7e58;
L_0x600001e7c1e0 .concat [ 16 4 0 0], L_0x600001e72800, L_0x1500d7ea0;
L_0x600001e7c280 .concat [ 16 4 0 0], v0x600001daa7f0_0, L_0x1500d7ee8;
L_0x600001e7c320 .arith/sum 20, L_0x600001e7c1e0, L_0x600001e7c280;
L_0x600001e7c460 .part L_0x600001e7b340, 0, 128;
L_0x600001e7c500 .concat [ 128 128 0 0], L_0x600001e7c460, L_0x1500d7f30;
L_0x600001e7c3c0 .cmp/eq 3, v0x600001daab50_0, L_0x1500d7f78;
L_0x600001e7c5a0 .cmp/eq 3, v0x600001daab50_0, L_0x1500d7fc0;
L_0x600001e7f5c0 .reduce/nor L_0x600000470310;
L_0x600001e7f660 .reduce/nor L_0x600001e7f8e0;
S_0x14ef4d9b0 .scope module, "dma_inst" "dma_engine" 7 431, 8 14 0, S_0x14ef4d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14f03d800 .param/l "BYTES_PER_WORD" 1 8 101, +C4<00000000000000000000000000100000>;
P_0x14f03d840 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000100000000>;
P_0x14f03d880 .param/l "DMA_LOAD" 1 8 98, C4<00000001>;
P_0x14f03d8c0 .param/l "DMA_STORE" 1 8 99, C4<00000010>;
P_0x14f03d900 .param/l "EXT_ADDR_W" 0 8 15, +C4<00000000000000000000000000101000>;
P_0x14f03d940 .param/l "INT_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x14f03d980 .param/l "MAX_BURST" 0 8 18, +C4<00000000000000000000000000010000>;
P_0x14f03d9c0 .param/l "S_DECODE" 1 8 108, C4<0001>;
P_0x14f03da00 .param/l "S_DONE" 1 8 123, C4<1100>;
P_0x14f03da40 .param/l "S_IDLE" 1 8 107, C4<0000>;
P_0x14f03da80 .param/l "S_LOAD_ADDR" 1 8 110, C4<0010>;
P_0x14f03dac0 .param/l "S_LOAD_DATA" 1 8 111, C4<0011>;
P_0x14f03db00 .param/l "S_LOAD_WRITE" 1 8 112, C4<0100>;
P_0x14f03db40 .param/l "S_NEXT_COL" 1 8 121, C4<1010>;
P_0x14f03db80 .param/l "S_NEXT_ROW" 1 8 122, C4<1011>;
P_0x14f03dbc0 .param/l "S_STORE_ADDR" 1 8 117, C4<0111>;
P_0x14f03dc00 .param/l "S_STORE_CAP" 1 8 116, C4<1101>;
P_0x14f03dc40 .param/l "S_STORE_DATA" 1 8 118, C4<1000>;
P_0x14f03dc80 .param/l "S_STORE_REQ" 1 8 114, C4<0101>;
P_0x14f03dcc0 .param/l "S_STORE_RESP" 1 8 119, C4<1001>;
P_0x14f03dd00 .param/l "S_STORE_WAIT" 1 8 115, C4<0110>;
L_0x60000046f100 .functor BUFZ 1, v0x600001d85950_0, C4<0>, C4<0>, C4<0>;
L_0x60000046f1e0 .functor BUFZ 256, v0x600001d865b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000046f250 .functor BUFZ 1, v0x600001d866d0_0, C4<0>, C4<0>, C4<0>;
L_0x60000046f2c0 .functor BUFZ 1, v0x600001d86400_0, C4<0>, C4<0>, C4<0>;
L_0x60000046f330 .functor BUFZ 40, v0x600001d847e0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x60000046f3a0 .functor BUFZ 8, v0x600001d84900_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000046f480 .functor BUFZ 256, v0x600001d85050_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000046f5d0 .functor BUFZ 40, v0x600001d843f0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x60000046f640 .functor BUFZ 8, v0x600001d84510_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1500d80e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001d842d0_0 .net/2u *"_ivl_14", 3 0, L_0x1500d80e0;  1 drivers
v0x600001d84360_0 .net "axi_araddr", 39 0, L_0x60000046f5d0;  alias, 1 drivers
v0x600001d843f0_0 .var "axi_araddr_reg", 39 0;
v0x600001d84480_0 .net "axi_arlen", 7 0, L_0x60000046f640;  alias, 1 drivers
v0x600001d84510_0 .var "axi_arlen_reg", 7 0;
v0x600001d845a0_0 .net "axi_arready", 0 0, L_0x600001e7fb60;  alias, 1 drivers
v0x600001d84630_0 .net "axi_arvalid", 0 0, v0x600001d846c0_0;  alias, 1 drivers
v0x600001d846c0_0 .var "axi_arvalid_reg", 0 0;
v0x600001d84750_0 .net "axi_awaddr", 39 0, L_0x60000046f330;  alias, 1 drivers
v0x600001d847e0_0 .var "axi_awaddr_reg", 39 0;
v0x600001d84870_0 .net "axi_awlen", 7 0, L_0x60000046f3a0;  alias, 1 drivers
v0x600001d84900_0 .var "axi_awlen_reg", 7 0;
v0x600001d84990_0 .net "axi_awready", 0 0, L_0x600001e7f980;  alias, 1 drivers
v0x600001d84a20_0 .net "axi_awvalid", 0 0, v0x600001d84ab0_0;  alias, 1 drivers
v0x600001d84ab0_0 .var "axi_awvalid_reg", 0 0;
v0x600001d84b40_0 .net "axi_bready", 0 0, L_0x1500d8128;  alias, 1 drivers
v0x600001d84bd0_0 .net "axi_bresp", 1 0, L_0x600000415ab0;  alias, 1 drivers
v0x600001d84c60_0 .net "axi_bvalid", 0 0, L_0x600001e7fac0;  alias, 1 drivers
v0x600001d84cf0_0 .net "axi_rdata", 255 0, L_0x600000415ce0;  alias, 1 drivers
v0x600001d84d80_0 .net "axi_rlast", 0 0, L_0x600001e7fc00;  alias, 1 drivers
v0x600001d84e10_0 .net "axi_rready", 0 0, v0x600001d84ea0_0;  alias, 1 drivers
v0x600001d84ea0_0 .var "axi_rready_reg", 0 0;
v0x600001d84f30_0 .net "axi_rvalid", 0 0, L_0x600001e7fca0;  alias, 1 drivers
v0x600001d84fc0_0 .net "axi_wdata", 255 0, L_0x60000046f480;  alias, 1 drivers
v0x600001d85050_0 .var "axi_wdata_reg", 255 0;
v0x600001d850e0_0 .net "axi_wlast", 0 0, v0x600001d85170_0;  alias, 1 drivers
v0x600001d85170_0 .var "axi_wlast_reg", 0 0;
v0x600001d85200_0 .net "axi_wready", 0 0, L_0x600001e7fa20;  alias, 1 drivers
v0x600001d85290_0 .net "axi_wvalid", 0 0, v0x600001d85320_0;  alias, 1 drivers
v0x600001d85320_0 .var "axi_wvalid_reg", 0 0;
v0x600001d853b0_0 .net "cfg_cols", 11 0, L_0x600001e7e4e0;  1 drivers
v0x600001d85440_0 .net "cfg_rows", 11 0, L_0x600001e7e440;  1 drivers
v0x600001d854d0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d85560_0 .net "cmd", 127 0, v0x600001d87d50_0;  alias, 1 drivers
v0x600001d855f0_0 .net "cmd_done", 0 0, L_0x60000046f100;  alias, 1 drivers
v0x600001d85680_0 .net "cmd_ready", 0 0, L_0x600001e7e6c0;  alias, 1 drivers
v0x600001d85710_0 .net "cmd_valid", 0 0, L_0x600000470930;  alias, 1 drivers
v0x600001d857a0_0 .var "col_count", 11 0;
v0x600001d85830_0 .var "cols_cfg", 11 0;
v0x600001d858c0_0 .var "data_buf", 255 0;
v0x600001d85950_0 .var "done_reg", 0 0;
v0x600001d859e0_0 .net "ext_addr", 39 0, L_0x600001e7e300;  1 drivers
v0x600001d85a70_0 .var "ext_base", 39 0;
v0x600001d85b00_0 .var "ext_ptr", 39 0;
v0x600001d85b90_0 .net "ext_stride", 11 0, L_0x600001e7e580;  1 drivers
v0x600001d85c20_0 .var "ext_stride_cfg", 11 0;
v0x600001d85cb0_0 .net "int_addr", 19 0, L_0x600001e7e3a0;  1 drivers
v0x600001d85d40_0 .var "int_base", 19 0;
v0x600001d85dd0_0 .var "int_ptr", 19 0;
v0x600001d85e60_0 .net "int_stride", 11 0, L_0x600001e7e620;  1 drivers
v0x600001d85ef0_0 .var "int_stride_cfg", 11 0;
v0x600001d85f80_0 .var "op_type", 7 0;
v0x600001d86010_0 .var "row_count", 11 0;
v0x600001d860a0_0 .var "rows_cfg", 11 0;
v0x600001d86130_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d861c0_0 .net "sram_addr", 19 0, v0x600001d86250_0;  alias, 1 drivers
v0x600001d86250_0 .var "sram_addr_reg", 19 0;
v0x600001d862e0_0 .net "sram_rdata", 255 0, L_0x60000046f8e0;  alias, 1 drivers
v0x600001d86370_0 .net "sram_re", 0 0, L_0x60000046f2c0;  alias, 1 drivers
v0x600001d86400_0 .var "sram_re_reg", 0 0;
v0x600001d86490_0 .net "sram_ready", 0 0, L_0x600001e7f520;  alias, 1 drivers
v0x600001d86520_0 .net "sram_wdata", 255 0, L_0x60000046f1e0;  alias, 1 drivers
v0x600001d865b0_0 .var "sram_wdata_reg", 255 0;
v0x600001d86640_0 .net "sram_we", 0 0, L_0x60000046f250;  alias, 1 drivers
v0x600001d866d0_0 .var "sram_we_reg", 0 0;
v0x600001d86760_0 .var "state", 3 0;
v0x600001d867f0_0 .net "subop", 7 0, L_0x600001e7e260;  1 drivers
L_0x600001e7e260 .part v0x600001d87d50_0, 112, 8;
L_0x600001e7e300 .part v0x600001d87d50_0, 72, 40;
L_0x600001e7e3a0 .part v0x600001d87d50_0, 52, 20;
L_0x600001e7e440 .part v0x600001d87d50_0, 40, 12;
L_0x600001e7e4e0 .part v0x600001d87d50_0, 28, 12;
L_0x600001e7e580 .part v0x600001d87d50_0, 16, 12;
L_0x600001e7e620 .part v0x600001d87d50_0, 4, 12;
L_0x600001e7e6c0 .cmp/eq 4, v0x600001d86760_0, L_0x1500d80e0;
S_0x14efd8d20 .scope module, "lcp_inst" "local_cmd_processor" 7 193, 9 12 0, S_0x14ef4d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14f02de00 .param/l "INSTR_DEPTH" 0 9 14, +C4<00000000000000000001000000000000>;
P_0x14f02de40 .param/l "INSTR_WIDTH" 0 9 13, +C4<00000000000000000000000010000000>;
P_0x14f02de80 .param/l "MAX_LOOP_NEST" 0 9 15, +C4<00000000000000000000000000000100>;
P_0x14f02dec0 .param/l "OP_BARRIER" 1 9 87, C4<00000111>;
P_0x14f02df00 .param/l "OP_DMA" 1 9 83, C4<00000011>;
P_0x14f02df40 .param/l "OP_ENDLOOP" 1 9 86, C4<00000110>;
P_0x14f02df80 .param/l "OP_HALT" 1 9 88, C4<11111111>;
P_0x14f02dfc0 .param/l "OP_LOOP" 1 9 85, C4<00000101>;
P_0x14f02e000 .param/l "OP_NOP" 1 9 80, C4<00000000>;
P_0x14f02e040 .param/l "OP_SYNC" 1 9 84, C4<00000100>;
P_0x14f02e080 .param/l "OP_TENSOR" 1 9 81, C4<00000001>;
P_0x14f02e0c0 .param/l "OP_VECTOR" 1 9 82, C4<00000010>;
P_0x14f02e100 .param/l "SRAM_ADDR_W" 0 9 16, +C4<00000000000000000000000000010100>;
P_0x14f02e140 .param/l "SYNC_ALL" 1 9 94, C4<11111111>;
P_0x14f02e180 .param/l "SYNC_DMA" 1 9 93, C4<00000011>;
P_0x14f02e1c0 .param/l "SYNC_MXU" 1 9 91, C4<00000001>;
P_0x14f02e200 .param/l "SYNC_VPU" 1 9 92, C4<00000010>;
P_0x14f02e240 .param/l "S_BARRIER" 1 9 107, C4<0111>;
P_0x14f02e280 .param/l "S_CHECK_DEP" 1 9 104, C4<0100>;
P_0x14f02e2c0 .param/l "S_DECODE" 1 9 103, C4<0011>;
P_0x14f02e300 .param/l "S_ERROR" 1 9 109, C4<1001>;
P_0x14f02e340 .param/l "S_FETCH" 1 9 101, C4<0001>;
P_0x14f02e380 .param/l "S_FETCH_WAIT" 1 9 102, C4<0010>;
P_0x14f02e3c0 .param/l "S_HALTED" 1 9 108, C4<1000>;
P_0x14f02e400 .param/l "S_IDLE" 1 9 100, C4<0000>;
P_0x14f02e440 .param/l "S_ISSUE" 1 9 105, C4<0101>;
P_0x14f02e480 .param/l "S_WAIT_SYNC" 1 9 106, C4<0110>;
L_0x600000472140 .functor AND 1, L_0x600001e71e00, L_0x600001e71f40, C4<1>, C4<1>;
L_0x600000471ce0 .functor AND 1, L_0x600000472140, L_0x600001e72080, C4<1>, C4<1>;
L_0x600000471880 .functor BUFZ 20, v0x600001d883f0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000471420 .functor BUFZ 1, v0x600001d885a0_0, C4<0>, C4<0>, C4<0>;
L_0x600000470b60 .functor BUFZ 1, v0x600001d88cf0_0, C4<0>, C4<0>, C4<0>;
L_0x600000470a80 .functor BUFZ 1, v0x600001d898c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000470930 .functor BUFZ 1, v0x600001d88000_0, C4<0>, C4<0>, C4<0>;
L_0x6000004709a0 .functor AND 1, L_0x600001e724e0, L_0x600001e72580, C4<1>, C4<1>;
L_0x600000470310 .functor AND 1, L_0x6000004709a0, L_0x600001e72620, C4<1>, C4<1>;
L_0x1500d57d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d86910_0 .net *"_ivl_11", 23 0, L_0x1500d57d0;  1 drivers
L_0x1500d5818 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d869a0_0 .net/2u *"_ivl_12", 31 0, L_0x1500d5818;  1 drivers
v0x600001d86a30_0 .net *"_ivl_14", 0 0, L_0x600001e71e00;  1 drivers
v0x600001d86ac0_0 .net *"_ivl_16", 31 0, L_0x600001e71ea0;  1 drivers
L_0x1500d5860 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d86b50_0 .net *"_ivl_19", 23 0, L_0x1500d5860;  1 drivers
L_0x1500d58a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d86be0_0 .net/2u *"_ivl_20", 31 0, L_0x1500d58a8;  1 drivers
v0x600001d86c70_0 .net *"_ivl_22", 0 0, L_0x600001e71f40;  1 drivers
v0x600001d86d00_0 .net *"_ivl_25", 0 0, L_0x600000472140;  1 drivers
v0x600001d86d90_0 .net *"_ivl_26", 31 0, L_0x600001e71fe0;  1 drivers
L_0x1500d58f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d86e20_0 .net *"_ivl_29", 23 0, L_0x1500d58f0;  1 drivers
L_0x1500d5938 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d86eb0_0 .net/2u *"_ivl_30", 31 0, L_0x1500d5938;  1 drivers
v0x600001d86f40_0 .net *"_ivl_32", 0 0, L_0x600001e72080;  1 drivers
v0x600001d86fd0_0 .net *"_ivl_36", 31 0, L_0x600001e72120;  1 drivers
L_0x1500d5980 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d87060_0 .net *"_ivl_39", 23 0, L_0x1500d5980;  1 drivers
L_0x1500d59c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d870f0_0 .net/2u *"_ivl_40", 31 0, L_0x1500d59c8;  1 drivers
v0x600001d87180_0 .net *"_ivl_44", 31 0, L_0x600001e72260;  1 drivers
L_0x1500d5a10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d87210_0 .net *"_ivl_47", 23 0, L_0x1500d5a10;  1 drivers
L_0x1500d5a58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d872a0_0 .net/2u *"_ivl_48", 31 0, L_0x1500d5a58;  1 drivers
v0x600001d87330_0 .net *"_ivl_52", 31 0, L_0x600001e723a0;  1 drivers
L_0x1500d5aa0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d873c0_0 .net *"_ivl_55", 23 0, L_0x1500d5aa0;  1 drivers
L_0x1500d5ae8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d87450_0 .net/2u *"_ivl_56", 31 0, L_0x1500d5ae8;  1 drivers
L_0x1500d5b30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001d874e0_0 .net/2u *"_ivl_76", 3 0, L_0x1500d5b30;  1 drivers
v0x600001d87570_0 .net *"_ivl_78", 0 0, L_0x600001e724e0;  1 drivers
v0x600001d87600_0 .net *"_ivl_8", 31 0, L_0x600001e71d60;  1 drivers
L_0x1500d5b78 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001d87690_0 .net/2u *"_ivl_80", 3 0, L_0x1500d5b78;  1 drivers
v0x600001d87720_0 .net *"_ivl_82", 0 0, L_0x600001e72580;  1 drivers
v0x600001d877b0_0 .net *"_ivl_85", 0 0, L_0x6000004709a0;  1 drivers
L_0x1500d5bc0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001d87840_0 .net/2u *"_ivl_86", 3 0, L_0x1500d5bc0;  1 drivers
v0x600001d878d0_0 .net *"_ivl_88", 0 0, L_0x600001e72620;  1 drivers
v0x600001d87960_0 .net "all_done", 0 0, L_0x600000471ce0;  1 drivers
v0x600001d879f0_0 .net "busy", 0 0, L_0x600000470310;  alias, 1 drivers
v0x600001d87a80_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d87b10_0 .var "decoded_opcode", 7 0;
v0x600001d87ba0_0 .var "decoded_subop", 7 0;
v0x600001d87c30_0 .net "dma_clear", 0 0, L_0x600001e72440;  1 drivers
v0x600001d87cc0_0 .net "dma_cmd", 127 0, v0x600001d87d50_0;  alias, 1 drivers
v0x600001d87d50_0 .var "dma_cmd_reg", 127 0;
v0x600001d87de0_0 .net "dma_done", 0 0, L_0x60000046f100;  alias, 1 drivers
v0x600001d87e70_0 .net "dma_ready", 0 0, L_0x600001e7e6c0;  alias, 1 drivers
v0x600001d87f00_0 .net "dma_valid", 0 0, L_0x600000470930;  alias, 1 drivers
v0x600001d88000_0 .var "dma_valid_reg", 0 0;
v0x600001d88090_0 .net "done", 0 0, v0x600001d88120_0;  alias, 1 drivers
v0x600001d88120_0 .var "done_reg", 0 0;
v0x600001d881b0_0 .net "error", 0 0, v0x600001d88240_0;  alias, 1 drivers
v0x600001d88240_0 .var "error_reg", 0 0;
v0x600001d882d0_0 .net "global_sync_in", 0 0, L_0x600000417020;  alias, 1 drivers
v0x600001d88360_0 .net "imem_addr", 19 0, L_0x600000471880;  alias, 1 drivers
v0x600001d883f0_0 .var "imem_addr_reg", 19 0;
v0x600001d88480_0 .net "imem_data", 127 0, v0x600001da97a0_0;  alias, 1 drivers
v0x600001d88510_0 .net "imem_re", 0 0, L_0x600000471420;  alias, 1 drivers
v0x600001d885a0_0 .var "imem_re_reg", 0 0;
v0x600001d88630_0 .net "imem_valid", 0 0, L_0x6000004725a0;  alias, 1 drivers
v0x600001d886c0_0 .var "instr_reg", 127 0;
v0x600001d88750_0 .net "loop_count", 15 0, L_0x600001e71c20;  1 drivers
v0x600001d887e0 .array "loop_counter", 3 0, 15 0;
v0x600001d88870_0 .var "loop_sp", 1 0;
v0x600001d88900 .array "loop_start_addr", 3 0, 19 0;
v0x600001d88990_0 .net "mxu_clear", 0 0, L_0x600001e721c0;  1 drivers
v0x600001d88a20_0 .net "mxu_cmd", 127 0, v0x600001d88ab0_0;  alias, 1 drivers
v0x600001d88ab0_0 .var "mxu_cmd_reg", 127 0;
v0x600001d88b40_0 .net "mxu_done", 0 0, L_0x60000046ed80;  alias, 1 drivers
v0x600001d88bd0_0 .net "mxu_ready", 0 0, L_0x60000046ed10;  alias, 1 drivers
v0x600001d88c60_0 .net "mxu_valid", 0 0, L_0x600000470b60;  alias, 1 drivers
v0x600001d88cf0_0 .var "mxu_valid_reg", 0 0;
v0x600001d88d80_0 .net "opcode", 7 0, L_0x600001e71ae0;  1 drivers
v0x600001d88e10_0 .var "pc", 19 0;
v0x600001d88ea0_0 .var "pending_dma", 7 0;
v0x600001d88f30_0 .var "pending_mxu", 7 0;
v0x600001d88fc0_0 .var "pending_vpu", 7 0;
v0x600001d89050_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d890e0_0 .net "start", 0 0, L_0x600001e7f700;  alias, 1 drivers
v0x600001d89170_0 .net "start_pc", 19 0, L_0x600000417250;  alias, 1 drivers
v0x600001d89200_0 .var "state", 3 0;
v0x600001d89290_0 .net "subop", 7 0, L_0x600001e71b80;  1 drivers
v0x600001d89320_0 .net "sync_grant", 0 0, L_0x600001e7f7a0;  alias, 1 drivers
v0x600001d893b0_0 .net "sync_mask", 7 0, L_0x600001e71cc0;  1 drivers
v0x600001d89440_0 .net "sync_request", 0 0, v0x600001d894d0_0;  alias, 1 drivers
v0x600001d894d0_0 .var "sync_request_reg", 0 0;
v0x600001d89560_0 .net "vpu_clear", 0 0, L_0x600001e72300;  1 drivers
v0x600001d895f0_0 .net "vpu_cmd", 127 0, v0x600001d89680_0;  alias, 1 drivers
v0x600001d89680_0 .var "vpu_cmd_reg", 127 0;
v0x600001d89710_0 .net "vpu_done", 0 0, L_0x60000046eed0;  alias, 1 drivers
v0x600001d897a0_0 .net "vpu_ready", 0 0, L_0x600001e7e1c0;  alias, 1 drivers
v0x600001d89830_0 .net "vpu_valid", 0 0, L_0x600000470a80;  alias, 1 drivers
v0x600001d898c0_0 .var "vpu_valid_reg", 0 0;
L_0x600001e71ae0 .part v0x600001da97a0_0, 120, 8;
L_0x600001e71b80 .part v0x600001da97a0_0, 112, 8;
L_0x600001e71c20 .part v0x600001da97a0_0, 32, 16;
L_0x600001e71cc0 .part v0x600001da97a0_0, 104, 8;
L_0x600001e71d60 .concat [ 8 24 0 0], v0x600001d88f30_0, L_0x1500d57d0;
L_0x600001e71e00 .cmp/eq 32, L_0x600001e71d60, L_0x1500d5818;
L_0x600001e71ea0 .concat [ 8 24 0 0], v0x600001d88fc0_0, L_0x1500d5860;
L_0x600001e71f40 .cmp/eq 32, L_0x600001e71ea0, L_0x1500d58a8;
L_0x600001e71fe0 .concat [ 8 24 0 0], v0x600001d88ea0_0, L_0x1500d58f0;
L_0x600001e72080 .cmp/eq 32, L_0x600001e71fe0, L_0x1500d5938;
L_0x600001e72120 .concat [ 8 24 0 0], v0x600001d88f30_0, L_0x1500d5980;
L_0x600001e721c0 .cmp/eq 32, L_0x600001e72120, L_0x1500d59c8;
L_0x600001e72260 .concat [ 8 24 0 0], v0x600001d88fc0_0, L_0x1500d5a10;
L_0x600001e72300 .cmp/eq 32, L_0x600001e72260, L_0x1500d5a58;
L_0x600001e723a0 .concat [ 8 24 0 0], v0x600001d88ea0_0, L_0x1500d5aa0;
L_0x600001e72440 .cmp/eq 32, L_0x600001e723a0, L_0x1500d5ae8;
L_0x600001e724e0 .cmp/ne 4, v0x600001d89200_0, L_0x1500d5b30;
L_0x600001e72580 .cmp/ne 4, v0x600001d89200_0, L_0x1500d5b78;
L_0x600001e72620 .cmp/ne 4, v0x600001d89200_0, L_0x1500d5bc0;
S_0x14ef4db20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 212, 9 212 0, S_0x14efd8d20;
 .timescale 0 0;
v0x600001d86880_0 .var/i "i", 31 0;
S_0x14efd6c80 .scope module, "mxu_array" "systolic_array" 7 296, 10 13 0, S_0x14ef4d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14efd6df0 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x14efd6e30 .param/l "ARRAY_SIZE" 0 10 14, +C4<00000000000000000000000000000100>;
P_0x14efd6e70 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
P_0x14efd6eb0 .param/l "S_COMPUTE" 1 10 51, C4<010>;
P_0x14efd6ef0 .param/l "S_DONE" 1 10 53, C4<100>;
P_0x14efd6f30 .param/l "S_DRAIN" 1 10 52, C4<011>;
P_0x14efd6f70 .param/l "S_IDLE" 1 10 49, C4<000>;
P_0x14efd6fb0 .param/l "S_LOAD" 1 10 50, C4<001>;
L_0x60000046e8b0 .functor OR 1, L_0x600001e7b3e0, L_0x600001e7b480, C4<0>, C4<0>;
L_0x60000046e920 .functor AND 1, L_0x600001e7b520, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x60000046e990 .functor AND 1, L_0x60000046e920, L_0x600001e7b5c0, C4<1>, C4<1>;
L_0x60000046ea00 .functor OR 1, L_0x60000046e8b0, L_0x60000046e990, C4<0>, C4<0>;
L_0x60000046ea70 .functor BUFZ 1, L_0x60000046ea00, C4<0>, C4<0>, C4<0>;
L_0x60000046eae0 .functor AND 1, L_0x600001e7b660, L_0x600001e7b700, C4<1>, C4<1>;
L_0x60000046eb50 .functor AND 1, L_0x600001e7b8e0, L_0x600001e7b980, C4<1>, C4<1>;
L_0x60000046ebc0 .functor AND 1, L_0x60000046eb50, L_0x600001e7bb60, C4<1>, C4<1>;
v0x600001da01b0_0 .net *"_ivl_101", 0 0, L_0x600001e7bb60;  1 drivers
L_0x1500d7948 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001da0240_0 .net/2u *"_ivl_37", 2 0, L_0x1500d7948;  1 drivers
v0x600001da02d0_0 .net *"_ivl_39", 0 0, L_0x600001e7b3e0;  1 drivers
L_0x1500d7990 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001da0360_0 .net/2u *"_ivl_41", 2 0, L_0x1500d7990;  1 drivers
v0x600001da03f0_0 .net *"_ivl_43", 0 0, L_0x600001e7b480;  1 drivers
v0x600001da0480_0 .net *"_ivl_46", 0 0, L_0x60000046e8b0;  1 drivers
L_0x1500d79d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001da0510_0 .net/2u *"_ivl_47", 2 0, L_0x1500d79d8;  1 drivers
v0x600001da05a0_0 .net *"_ivl_49", 0 0, L_0x600001e7b520;  1 drivers
v0x600001da0630_0 .net *"_ivl_52", 0 0, L_0x60000046e920;  1 drivers
v0x600001da06c0_0 .net *"_ivl_54", 0 0, L_0x600001e7b5c0;  1 drivers
v0x600001da0750_0 .net *"_ivl_56", 0 0, L_0x60000046e990;  1 drivers
L_0x1500d7a20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001da07e0_0 .net/2u *"_ivl_61", 2 0, L_0x1500d7a20;  1 drivers
v0x600001da0870_0 .net *"_ivl_63", 0 0, L_0x600001e7b660;  1 drivers
L_0x1500d7a68 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001da0900_0 .net/2u *"_ivl_65", 2 0, L_0x1500d7a68;  1 drivers
v0x600001da0990_0 .net *"_ivl_67", 0 0, L_0x600001e7b700;  1 drivers
L_0x1500d7ab0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001da0a20_0 .net/2u *"_ivl_71", 2 0, L_0x1500d7ab0;  1 drivers
L_0x1500d7af8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001da0ab0_0 .net/2u *"_ivl_75", 2 0, L_0x1500d7af8;  1 drivers
L_0x1500d7b88 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001da0b40_0 .net/2u *"_ivl_81", 2 0, L_0x1500d7b88;  1 drivers
v0x600001da0bd0_0 .net *"_ivl_83", 0 0, L_0x600001e7b8e0;  1 drivers
v0x600001da0c60_0 .net *"_ivl_85", 0 0, L_0x600001e7b980;  1 drivers
v0x600001da0cf0_0 .net *"_ivl_88", 0 0, L_0x60000046eb50;  1 drivers
v0x600001da0d80_0 .net *"_ivl_89", 31 0, L_0x600001e7ba20;  1 drivers
L_0x1500d7bd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001da0e10_0 .net *"_ivl_92", 15 0, L_0x1500d7bd0;  1 drivers
L_0x1500dbfe0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001da0ea0_0 .net *"_ivl_93", 31 0, L_0x1500dbfe0;  1 drivers
L_0x1500d7c18 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001da0f30_0 .net/2u *"_ivl_97", 31 0, L_0x1500d7c18;  1 drivers
v0x600001da0fc0_0 .net *"_ivl_99", 31 0, L_0x600001e7bac0;  1 drivers
v0x600001da1050_0 .net "act_data", 31 0, v0x600001da8510_0;  1 drivers
v0x600001da10e0 .array "act_h", 19 0;
v0x600001da10e0_0 .net v0x600001da10e0 0, 7 0, L_0x60000047afb0; 1 drivers
v0x600001da10e0_1 .net v0x600001da10e0 1, 7 0, v0x600001d8aa30_0; 1 drivers
v0x600001da10e0_2 .net v0x600001da10e0 2, 7 0, v0x600001d8c000_0; 1 drivers
v0x600001da10e0_3 .net v0x600001da10e0 3, 7 0, v0x600001d8d560_0; 1 drivers
v0x600001da10e0_4 .net v0x600001da10e0 4, 7 0, v0x600001d8eac0_0; 1 drivers
v0x600001da10e0_5 .net v0x600001da10e0 5, 7 0, L_0x60000047ab50; 1 drivers
v0x600001da10e0_6 .net v0x600001da10e0 6, 7 0, v0x600001db0090_0; 1 drivers
v0x600001da10e0_7 .net v0x600001da10e0 7, 7 0, v0x600001db15f0_0; 1 drivers
v0x600001da10e0_8 .net v0x600001da10e0 8, 7 0, v0x600001db2b50_0; 1 drivers
v0x600001da10e0_9 .net v0x600001da10e0 9, 7 0, v0x600001db4120_0; 1 drivers
v0x600001da10e0_10 .net v0x600001da10e0 10, 7 0, L_0x60000047a6f0; 1 drivers
v0x600001da10e0_11 .net v0x600001da10e0 11, 7 0, v0x600001db5680_0; 1 drivers
v0x600001da10e0_12 .net v0x600001da10e0 12, 7 0, v0x600001db6be0_0; 1 drivers
v0x600001da10e0_13 .net v0x600001da10e0 13, 7 0, v0x600001db81b0_0; 1 drivers
v0x600001da10e0_14 .net v0x600001da10e0 14, 7 0, v0x600001db9710_0; 1 drivers
v0x600001da10e0_15 .net v0x600001da10e0 15, 7 0, L_0x60000047a290; 1 drivers
v0x600001da10e0_16 .net v0x600001da10e0 16, 7 0, v0x600001dbac70_0; 1 drivers
v0x600001da10e0_17 .net v0x600001da10e0 17, 7 0, v0x600001dbc240_0; 1 drivers
v0x600001da10e0_18 .net v0x600001da10e0 18, 7 0, v0x600001dbd7a0_0; 1 drivers
v0x600001da10e0_19 .net v0x600001da10e0 19, 7 0, v0x600001dbed00_0; 1 drivers
v0x600001da1170_0 .net "act_ready", 0 0, L_0x600001e7b840;  1 drivers
v0x600001da1200_0 .net "act_valid", 0 0, v0x600001da8630_0;  1 drivers
v0x600001da1290_0 .net "busy", 0 0, L_0x60000046eae0;  alias, 1 drivers
v0x600001da1320_0 .net "cfg_k_tiles", 15 0, L_0x600001e72b20;  alias, 1 drivers
L_0x1500d7c60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001da13b0_0 .net "clear_acc", 0 0, L_0x1500d7c60;  1 drivers
v0x600001da1440_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001da14d0_0 .var "cycle_count", 15 0;
v0x600001da1560_0 .var "cycle_count_next", 15 0;
v0x600001d89950_5 .array/port v0x600001d89950, 5;
v0x600001da15f0 .array "deskew_output", 3 0;
v0x600001da15f0_0 .net v0x600001da15f0 0, 31 0, v0x600001d89950_5; 1 drivers
v0x600001d89a70_3 .array/port v0x600001d89a70, 3;
v0x600001da15f0_1 .net v0x600001da15f0 1, 31 0, v0x600001d89a70_3; 1 drivers
v0x600001d89b90_1 .array/port v0x600001d89b90, 1;
v0x600001da15f0_2 .net v0x600001da15f0 2, 31 0, v0x600001d89b90_1; 1 drivers
v0x600001da15f0_3 .net v0x600001da15f0 3, 31 0, L_0x60000046e680; 1 drivers
v0x600001da1680_0 .net "done", 0 0, L_0x600001e7b7a0;  alias, 1 drivers
L_0x1500d7b40 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001da1710_0 .net "drain_delay", 15 0, L_0x1500d7b40;  1 drivers
v0x600001da17a0_0 .net "pe_enable", 0 0, L_0x60000046ea00;  1 drivers
v0x600001da1830 .array "psum_bottom", 3 0;
v0x600001da1830_0 .net v0x600001da1830 0, 31 0, L_0x60000046e370; 1 drivers
v0x600001da1830_1 .net v0x600001da1830 1, 31 0, L_0x60000046e450; 1 drivers
v0x600001da1830_2 .net v0x600001da1830 2, 31 0, L_0x60000046e530; 1 drivers
v0x600001da1830_3 .net v0x600001da1830 3, 31 0, L_0x60000046e610; 1 drivers
L_0x1500d5d28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001da18c0 .array "psum_v", 19 0;
v0x600001da18c0_0 .net v0x600001da18c0 0, 31 0, L_0x1500d5d28; 1 drivers
L_0x1500d5d70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001da18c0_1 .net v0x600001da18c0 1, 31 0, L_0x1500d5d70; 1 drivers
L_0x1500d5db8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001da18c0_2 .net v0x600001da18c0 2, 31 0, L_0x1500d5db8; 1 drivers
L_0x1500d5e00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001da18c0_3 .net v0x600001da18c0 3, 31 0, L_0x1500d5e00; 1 drivers
v0x600001da18c0_4 .net v0x600001da18c0 4, 31 0, v0x600001d8af40_0; 1 drivers
v0x600001da18c0_5 .net v0x600001da18c0 5, 31 0, v0x600001d8c510_0; 1 drivers
v0x600001da18c0_6 .net v0x600001da18c0 6, 31 0, v0x600001d8da70_0; 1 drivers
v0x600001da18c0_7 .net v0x600001da18c0 7, 31 0, v0x600001d8efd0_0; 1 drivers
v0x600001da18c0_8 .net v0x600001da18c0 8, 31 0, v0x600001db05a0_0; 1 drivers
v0x600001da18c0_9 .net v0x600001da18c0 9, 31 0, v0x600001db1b00_0; 1 drivers
v0x600001da18c0_10 .net v0x600001da18c0 10, 31 0, v0x600001db3060_0; 1 drivers
v0x600001da18c0_11 .net v0x600001da18c0 11, 31 0, v0x600001db4630_0; 1 drivers
v0x600001da18c0_12 .net v0x600001da18c0 12, 31 0, v0x600001db5b90_0; 1 drivers
v0x600001da18c0_13 .net v0x600001da18c0 13, 31 0, v0x600001db70f0_0; 1 drivers
v0x600001da18c0_14 .net v0x600001da18c0 14, 31 0, v0x600001db86c0_0; 1 drivers
v0x600001da18c0_15 .net v0x600001da18c0 15, 31 0, v0x600001db9c20_0; 1 drivers
v0x600001da18c0_16 .net v0x600001da18c0 16, 31 0, v0x600001dbb180_0; 1 drivers
v0x600001da18c0_17 .net v0x600001da18c0 17, 31 0, v0x600001dbc750_0; 1 drivers
v0x600001da18c0_18 .net v0x600001da18c0 18, 31 0, v0x600001dbdcb0_0; 1 drivers
v0x600001da18c0_19 .net v0x600001da18c0 19, 31 0, v0x600001dbf210_0; 1 drivers
v0x600001da1950_0 .net "result_data", 127 0, L_0x600001e7b340;  alias, 1 drivers
L_0x1500d7ca8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001da19e0_0 .net "result_ready", 0 0, L_0x1500d7ca8;  1 drivers
v0x600001da1a70_0 .net "result_valid", 0 0, L_0x60000046ebc0;  alias, 1 drivers
v0x600001da1b00_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001da1b90_0 .net "skew_enable", 0 0, L_0x60000046ea70;  1 drivers
v0x600001da1c20 .array "skew_input", 3 0;
v0x600001da1c20_0 .net v0x600001da1c20 0, 7 0, L_0x600001e72c60; 1 drivers
v0x600001da1c20_1 .net v0x600001da1c20 1, 7 0, L_0x600001e72da0; 1 drivers
v0x600001da1c20_2 .net v0x600001da1c20 2, 7 0, L_0x600001e72ee0; 1 drivers
v0x600001da1c20_3 .net v0x600001da1c20 3, 7 0, L_0x600001e73020; 1 drivers
v0x600001da1cb0 .array "skew_output", 3 0;
v0x600001da1cb0_0 .net v0x600001da1cb0 0, 7 0, v0x600001d89cb0_0; 1 drivers
v0x600001da1cb0_1 .net v0x600001da1cb0 1, 7 0, v0x600001d89f80_0; 1 drivers
v0x600001da1cb0_2 .net v0x600001da1cb0 2, 7 0, v0x600001d8a250_0; 1 drivers
v0x600001da1cb0_3 .net v0x600001da1cb0 3, 7 0, v0x600001d8a520_0; 1 drivers
v0x600001da1d40_0 .net "start", 0 0, v0x600001daaac0_0;  1 drivers
v0x600001da1dd0_0 .var "state", 2 0;
v0x600001da1e60_0 .var "state_next", 2 0;
v0x600001da1ef0_0 .net "weight_load_col", 1 0, v0x600001dac000_0;  1 drivers
v0x600001da1f80_0 .net "weight_load_data", 31 0, L_0x600001e7bc00;  1 drivers
v0x600001da2010_0 .net "weight_load_en", 0 0, v0x600001dac090_0;  1 drivers
E_0x600003536c00/0 .event anyedge, v0x600001da1dd0_0, v0x600001da14d0_0, v0x600001da1d40_0, v0x600001da2010_0;
E_0x600003536c00/1 .event anyedge, v0x600001da1320_0, v0x600001da1710_0;
E_0x600003536c00 .event/or E_0x600003536c00/0, E_0x600003536c00/1;
L_0x600001e72bc0 .part v0x600001da8510_0, 0, 8;
L_0x1500d5c08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e72c60 .functor MUXZ 8, L_0x1500d5c08, L_0x600001e72bc0, v0x600001da8630_0, C4<>;
L_0x600001e72d00 .part v0x600001da8510_0, 8, 8;
L_0x1500d5c50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e72da0 .functor MUXZ 8, L_0x1500d5c50, L_0x600001e72d00, v0x600001da8630_0, C4<>;
L_0x600001e72e40 .part v0x600001da8510_0, 16, 8;
L_0x1500d5c98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e72ee0 .functor MUXZ 8, L_0x1500d5c98, L_0x600001e72e40, v0x600001da8630_0, C4<>;
L_0x600001e72f80 .part v0x600001da8510_0, 24, 8;
L_0x1500d5ce0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e73020 .functor MUXZ 8, L_0x1500d5ce0, L_0x600001e72f80, v0x600001da8630_0, C4<>;
L_0x600001e73200 .part L_0x600001e7bc00, 0, 8;
L_0x600001e73a20 .part L_0x600001e7bc00, 0, 8;
L_0x600001e74280 .part L_0x600001e7bc00, 0, 8;
L_0x600001e74aa0 .part L_0x600001e7bc00, 0, 8;
L_0x600001e752c0 .part L_0x600001e7bc00, 8, 8;
L_0x600001e75ae0 .part L_0x600001e7bc00, 8, 8;
L_0x600001e76300 .part L_0x600001e7bc00, 8, 8;
L_0x600001e76b20 .part L_0x600001e7bc00, 8, 8;
L_0x600001e77340 .part L_0x600001e7bc00, 16, 8;
L_0x600001e77b60 .part L_0x600001e7bc00, 16, 8;
L_0x600001e783c0 .part L_0x600001e7bc00, 16, 8;
L_0x600001e78c80 .part L_0x600001e7bc00, 16, 8;
L_0x600001e794a0 .part L_0x600001e7bc00, 24, 8;
L_0x600001e79c20 .part L_0x600001e7bc00, 24, 8;
L_0x600001e7a440 .part L_0x600001e7bc00, 24, 8;
L_0x600001e7ac60 .part L_0x600001e7bc00, 24, 8;
L_0x600001e7b340 .concat8 [ 32 32 32 32], L_0x60000046e6f0, L_0x60000046e760, L_0x60000046e7d0, L_0x60000046e840;
L_0x600001e7b3e0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d7948;
L_0x600001e7b480 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d7990;
L_0x600001e7b520 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d79d8;
L_0x600001e7b5c0 .reduce/nor v0x600001dac090_0;
L_0x600001e7b660 .cmp/ne 3, v0x600001da1dd0_0, L_0x1500d7a20;
L_0x600001e7b700 .cmp/ne 3, v0x600001da1dd0_0, L_0x1500d7a68;
L_0x600001e7b7a0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d7ab0;
L_0x600001e7b840 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d7af8;
L_0x600001e7b8e0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d7b88;
L_0x600001e7b980 .cmp/ge 16, v0x600001da14d0_0, L_0x1500d7b40;
L_0x600001e7ba20 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d7bd0;
L_0x600001e7bac0 .arith/sum 32, L_0x1500dbfe0, L_0x1500d7c18;
L_0x600001e7bb60 .cmp/gt 32, L_0x600001e7bac0, L_0x600001e7ba20;
S_0x14efd7170 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 10 248, 10 248 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x60000013dd00 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000110>;
P_0x60000013dd40 .param/l "col" 1 10 248, +C4<00>;
L_0x60000046e370 .functor BUFZ 32, v0x600001dbb180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efd72e0 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x14efd7170;
 .timescale 0 0;
v0x600001d89950 .array "delay_stages", 5 0, 31 0;
v0x600001d899e0_0 .var/i "i", 31 0;
S_0x14efd7450 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 10 248, 10 248 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x60000013dd80 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000100>;
P_0x60000013ddc0 .param/l "col" 1 10 248, +C4<01>;
L_0x60000046e450 .functor BUFZ 32, v0x600001dbc750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efd75c0 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x14efd7450;
 .timescale 0 0;
v0x600001d89a70 .array "delay_stages", 3 0, 31 0;
v0x600001d89b00_0 .var/i "i", 31 0;
S_0x14efd7730 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 10 248, 10 248 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x60000013de00 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000010>;
P_0x60000013de40 .param/l "col" 1 10 248, +C4<010>;
L_0x60000046e530 .functor BUFZ 32, v0x600001dbdcb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efd78a0 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x14efd7730;
 .timescale 0 0;
v0x600001d89b90 .array "delay_stages", 1 0, 31 0;
v0x600001d89c20_0 .var/i "i", 31 0;
S_0x14efd7a10 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 10 248, 10 248 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x60000013de80 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000000>;
P_0x60000013dec0 .param/l "col" 1 10 248, +C4<011>;
L_0x60000046e610 .functor BUFZ 32, v0x600001dbf210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efd7b80 .scope generate, "col_no_delay" "col_no_delay" 10 253, 10 253 0, S_0x14efd7a10;
 .timescale 0 0;
L_0x60000046e680 .functor BUFZ 32, L_0x60000046e610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efd7cf0 .scope generate, "gen_skew[0]" "gen_skew[0]" 10 142, 10 142 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003536e80 .param/l "row" 1 10 142, +C4<00>;
v0x600001d89d40_0 .net *"_ivl_1", 7 0, L_0x600001e72bc0;  1 drivers
v0x600001d89dd0_0 .net/2u *"_ivl_2", 7 0, L_0x1500d5c08;  1 drivers
S_0x14efd7e60 .scope generate, "row0_skew" "row0_skew" 10 146, 10 146 0, S_0x14efd7cf0;
 .timescale 0 0;
v0x600001d89cb0_0 .var "out_reg", 7 0;
S_0x14efd7fd0 .scope generate, "gen_skew[1]" "gen_skew[1]" 10 142, 10 142 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003536f00 .param/l "row" 1 10 142, +C4<01>;
v0x600001d8a010_0 .net *"_ivl_1", 7 0, L_0x600001e72d00;  1 drivers
v0x600001d8a0a0_0 .net/2u *"_ivl_2", 7 0, L_0x1500d5c50;  1 drivers
S_0x14efd8140 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x14efd7fd0;
 .timescale 0 0;
v0x600001d89e60 .array "delay_stages", 0 0, 7 0;
v0x600001d89ef0_0 .var/i "i", 31 0;
v0x600001d89f80_0 .var "out_reg", 7 0;
S_0x14efd82b0 .scope generate, "gen_skew[2]" "gen_skew[2]" 10 142, 10 142 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003536f80 .param/l "row" 1 10 142, +C4<010>;
v0x600001d8a2e0_0 .net *"_ivl_1", 7 0, L_0x600001e72e40;  1 drivers
v0x600001d8a370_0 .net/2u *"_ivl_2", 7 0, L_0x1500d5c98;  1 drivers
S_0x14ef94260 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x14efd82b0;
 .timescale 0 0;
v0x600001d8a130 .array "delay_stages", 1 0, 7 0;
v0x600001d8a1c0_0 .var/i "i", 31 0;
v0x600001d8a250_0 .var "out_reg", 7 0;
S_0x14ef943d0 .scope generate, "gen_skew[3]" "gen_skew[3]" 10 142, 10 142 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003537000 .param/l "row" 1 10 142, +C4<011>;
v0x600001d8a5b0_0 .net *"_ivl_1", 7 0, L_0x600001e72f80;  1 drivers
v0x600001d8a640_0 .net/2u *"_ivl_2", 7 0, L_0x1500d5ce0;  1 drivers
S_0x14ef94540 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x14ef943d0;
 .timescale 0 0;
v0x600001d8a400 .array "delay_stages", 2 0, 7 0;
v0x600001d8a490_0 .var/i "i", 31 0;
v0x600001d8a520_0 .var "out_reg", 7 0;
S_0x14ef946b0 .scope generate, "pe_row[0]" "pe_row[0]" 10 213, 10 213 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003536e40 .param/l "row" 1 10 213, +C4<00>;
S_0x14ef94820 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14ef946b0;
 .timescale 0 0;
P_0x6000035370c0 .param/l "col" 1 10 214, +C4<00>;
L_0x600000479e30 .functor AND 1, v0x600001dac090_0, L_0x600001e73160, C4<1>, C4<1>;
L_0x6000004799d0 .functor AND 1, L_0x600001e73340, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x600000479570 .functor OR 1, L_0x600001e732a0, L_0x6000004799d0, C4<0>, C4<0>;
L_0x600000479110 .functor AND 1, L_0x1500d7c60, L_0x600000479570, C4<1>, C4<1>;
L_0x600000478cb0 .functor AND 1, L_0x600000479110, L_0x600001e73480, C4<1>, C4<1>;
v0x600001d8b210_0 .net *"_ivl_0", 2 0, L_0x600001e730c0;  1 drivers
L_0x1500d5ed8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001d8b2a0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d5ed8;  1 drivers
v0x600001d8b330_0 .net *"_ivl_13", 0 0, L_0x600001e732a0;  1 drivers
L_0x1500d5f20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d8b3c0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d5f20;  1 drivers
v0x600001d8b450_0 .net *"_ivl_17", 0 0, L_0x600001e73340;  1 drivers
v0x600001d8b4e0_0 .net *"_ivl_20", 0 0, L_0x6000004799d0;  1 drivers
v0x600001d8b570_0 .net *"_ivl_22", 0 0, L_0x600000479570;  1 drivers
v0x600001d8b600_0 .net *"_ivl_24", 0 0, L_0x600000479110;  1 drivers
v0x600001d8b690_0 .net *"_ivl_25", 31 0, L_0x600001e733e0;  1 drivers
L_0x1500d5f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d8b720_0 .net *"_ivl_28", 15 0, L_0x1500d5f68;  1 drivers
L_0x1500d5fb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d8b7b0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d5fb0;  1 drivers
L_0x1500d5e48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001d8b840_0 .net *"_ivl_3", 0 0, L_0x1500d5e48;  1 drivers
v0x600001d8b8d0_0 .net *"_ivl_31", 0 0, L_0x600001e73480;  1 drivers
L_0x1500d5e90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d8b960_0 .net/2u *"_ivl_4", 2 0, L_0x1500d5e90;  1 drivers
v0x600001d8b9f0_0 .net *"_ivl_6", 0 0, L_0x600001e73160;  1 drivers
v0x600001d8ba80_0 .net "do_clear", 0 0, L_0x600000478cb0;  1 drivers
v0x600001d8bb10_0 .net "load_weight", 0 0, L_0x600000479e30;  1 drivers
v0x600001d8bba0_0 .net "weight_in", 7 0, L_0x600001e73200;  1 drivers
L_0x600001e730c0 .concat [ 2 1 0 0], v0x600001dac000_0, L_0x1500d5e48;
L_0x600001e73160 .cmp/eq 3, L_0x600001e730c0, L_0x1500d5e90;
L_0x600001e732a0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d5ed8;
L_0x600001e73340 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d5f20;
L_0x600001e733e0 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d5f68;
L_0x600001e73480 .cmp/eq 32, L_0x600001e733e0, L_0x1500d5fb0;
S_0x14ef925d0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef94820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013df80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013dfc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001d8a6d0_0 .net *"_ivl_11", 0 0, L_0x600001e73700;  1 drivers
v0x600001d8a760_0 .net *"_ivl_12", 15 0, L_0x600001e737a0;  1 drivers
v0x600001d8a7f0_0 .net/s *"_ivl_4", 15 0, L_0x600001e73520;  1 drivers
v0x600001d8a880_0 .net/s *"_ivl_6", 15 0, L_0x600001e735c0;  1 drivers
v0x600001d8a910_0 .net/s "a_signed", 7 0, v0x600001d8aac0_0;  1 drivers
v0x600001d8a9a0_0 .net "act_in", 7 0, L_0x60000047afb0;  alias, 1 drivers
v0x600001d8aa30_0 .var "act_out", 7 0;
v0x600001d8aac0_0 .var "act_reg", 7 0;
v0x600001d8ab50_0 .net "clear_acc", 0 0, L_0x600000478cb0;  alias, 1 drivers
v0x600001d8abe0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d8ac70_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001d8ad00_0 .net "load_weight", 0 0, L_0x600000479e30;  alias, 1 drivers
v0x600001d8ad90_0 .net/s "product", 15 0, L_0x600001e73660;  1 drivers
v0x600001d8ae20_0 .net/s "product_ext", 31 0, L_0x600001e73840;  1 drivers
v0x600001d8aeb0_0 .net "psum_in", 31 0, L_0x1500d5d28;  alias, 1 drivers
v0x600001d8af40_0 .var "psum_out", 31 0;
v0x600001d8afd0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d8b060_0 .net/s "w_signed", 7 0, v0x600001d8b180_0;  1 drivers
v0x600001d8b0f0_0 .net "weight_in", 7 0, L_0x600001e73200;  alias, 1 drivers
v0x600001d8b180_0 .var "weight_reg", 7 0;
L_0x600001e73520 .extend/s 16, v0x600001d8aac0_0;
L_0x600001e735c0 .extend/s 16, v0x600001d8b180_0;
L_0x600001e73660 .arith/mult 16, L_0x600001e73520, L_0x600001e735c0;
L_0x600001e73700 .part L_0x600001e73660, 15, 1;
LS_0x600001e737a0_0_0 .concat [ 1 1 1 1], L_0x600001e73700, L_0x600001e73700, L_0x600001e73700, L_0x600001e73700;
LS_0x600001e737a0_0_4 .concat [ 1 1 1 1], L_0x600001e73700, L_0x600001e73700, L_0x600001e73700, L_0x600001e73700;
LS_0x600001e737a0_0_8 .concat [ 1 1 1 1], L_0x600001e73700, L_0x600001e73700, L_0x600001e73700, L_0x600001e73700;
LS_0x600001e737a0_0_12 .concat [ 1 1 1 1], L_0x600001e73700, L_0x600001e73700, L_0x600001e73700, L_0x600001e73700;
L_0x600001e737a0 .concat [ 4 4 4 4], LS_0x600001e737a0_0_0, LS_0x600001e737a0_0_4, LS_0x600001e737a0_0_8, LS_0x600001e737a0_0_12;
L_0x600001e73840 .concat [ 16 16 0 0], L_0x600001e73660, L_0x600001e737a0;
S_0x14ef92740 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14ef946b0;
 .timescale 0 0;
P_0x6000035371c0 .param/l "col" 1 10 214, +C4<01>;
L_0x600000463f00 .functor AND 1, v0x600001dac090_0, L_0x600001e73980, C4<1>, C4<1>;
L_0x600000463f70 .functor AND 1, L_0x600001e73b60, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x600000463e20 .functor OR 1, L_0x600001e73ac0, L_0x600000463f70, C4<0>, C4<0>;
L_0x600000463e90 .functor AND 1, L_0x1500d7c60, L_0x600000463e20, C4<1>, C4<1>;
L_0x600000463d40 .functor AND 1, L_0x600000463e90, L_0x600001e73ca0, C4<1>, C4<1>;
v0x600001d8c7e0_0 .net *"_ivl_0", 2 0, L_0x600001e738e0;  1 drivers
L_0x1500d6088 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001d8c870_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6088;  1 drivers
v0x600001d8c900_0 .net *"_ivl_13", 0 0, L_0x600001e73ac0;  1 drivers
L_0x1500d60d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d8c990_0 .net/2u *"_ivl_15", 2 0, L_0x1500d60d0;  1 drivers
v0x600001d8ca20_0 .net *"_ivl_17", 0 0, L_0x600001e73b60;  1 drivers
v0x600001d8cab0_0 .net *"_ivl_20", 0 0, L_0x600000463f70;  1 drivers
v0x600001d8cb40_0 .net *"_ivl_22", 0 0, L_0x600000463e20;  1 drivers
v0x600001d8cbd0_0 .net *"_ivl_24", 0 0, L_0x600000463e90;  1 drivers
v0x600001d8cc60_0 .net *"_ivl_25", 31 0, L_0x600001e73c00;  1 drivers
L_0x1500d6118 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d8ccf0_0 .net *"_ivl_28", 15 0, L_0x1500d6118;  1 drivers
L_0x1500d6160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d8cd80_0 .net/2u *"_ivl_29", 31 0, L_0x1500d6160;  1 drivers
L_0x1500d5ff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001d8ce10_0 .net *"_ivl_3", 0 0, L_0x1500d5ff8;  1 drivers
v0x600001d8cea0_0 .net *"_ivl_31", 0 0, L_0x600001e73ca0;  1 drivers
L_0x1500d6040 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001d8cf30_0 .net/2u *"_ivl_4", 2 0, L_0x1500d6040;  1 drivers
v0x600001d8cfc0_0 .net *"_ivl_6", 0 0, L_0x600001e73980;  1 drivers
v0x600001d8d050_0 .net "do_clear", 0 0, L_0x600000463d40;  1 drivers
v0x600001d8d0e0_0 .net "load_weight", 0 0, L_0x600000463f00;  1 drivers
v0x600001d8d170_0 .net "weight_in", 7 0, L_0x600001e73a20;  1 drivers
L_0x600001e738e0 .concat [ 2 1 0 0], v0x600001dac000_0, L_0x1500d5ff8;
L_0x600001e73980 .cmp/eq 3, L_0x600001e738e0, L_0x1500d6040;
L_0x600001e73ac0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d6088;
L_0x600001e73b60 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d60d0;
L_0x600001e73c00 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d6118;
L_0x600001e73ca0 .cmp/eq 32, L_0x600001e73c00, L_0x1500d6160;
S_0x14ef928b0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef92740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013e000 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013e040 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001d8bc30_0 .net *"_ivl_11", 0 0, L_0x600001e73f20;  1 drivers
v0x600001d8bcc0_0 .net *"_ivl_12", 15 0, L_0x600001e74000;  1 drivers
v0x600001d8bd50_0 .net/s *"_ivl_4", 15 0, L_0x600001e73d40;  1 drivers
v0x600001d8bde0_0 .net/s *"_ivl_6", 15 0, L_0x600001e73de0;  1 drivers
v0x600001d8be70_0 .net/s "a_signed", 7 0, v0x600001d8c090_0;  1 drivers
v0x600001d8bf00_0 .net "act_in", 7 0, v0x600001d8aa30_0;  alias, 1 drivers
v0x600001d8c000_0 .var "act_out", 7 0;
v0x600001d8c090_0 .var "act_reg", 7 0;
v0x600001d8c120_0 .net "clear_acc", 0 0, L_0x600000463d40;  alias, 1 drivers
v0x600001d8c1b0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d8c240_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001d8c2d0_0 .net "load_weight", 0 0, L_0x600000463f00;  alias, 1 drivers
v0x600001d8c360_0 .net/s "product", 15 0, L_0x600001e73e80;  1 drivers
v0x600001d8c3f0_0 .net/s "product_ext", 31 0, L_0x600001e740a0;  1 drivers
v0x600001d8c480_0 .net "psum_in", 31 0, L_0x1500d5d70;  alias, 1 drivers
v0x600001d8c510_0 .var "psum_out", 31 0;
v0x600001d8c5a0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d8c630_0 .net/s "w_signed", 7 0, v0x600001d8c750_0;  1 drivers
v0x600001d8c6c0_0 .net "weight_in", 7 0, L_0x600001e73a20;  alias, 1 drivers
v0x600001d8c750_0 .var "weight_reg", 7 0;
L_0x600001e73d40 .extend/s 16, v0x600001d8c090_0;
L_0x600001e73de0 .extend/s 16, v0x600001d8c750_0;
L_0x600001e73e80 .arith/mult 16, L_0x600001e73d40, L_0x600001e73de0;
L_0x600001e73f20 .part L_0x600001e73e80, 15, 1;
LS_0x600001e74000_0_0 .concat [ 1 1 1 1], L_0x600001e73f20, L_0x600001e73f20, L_0x600001e73f20, L_0x600001e73f20;
LS_0x600001e74000_0_4 .concat [ 1 1 1 1], L_0x600001e73f20, L_0x600001e73f20, L_0x600001e73f20, L_0x600001e73f20;
LS_0x600001e74000_0_8 .concat [ 1 1 1 1], L_0x600001e73f20, L_0x600001e73f20, L_0x600001e73f20, L_0x600001e73f20;
LS_0x600001e74000_0_12 .concat [ 1 1 1 1], L_0x600001e73f20, L_0x600001e73f20, L_0x600001e73f20, L_0x600001e73f20;
L_0x600001e74000 .concat [ 4 4 4 4], LS_0x600001e74000_0_0, LS_0x600001e74000_0_4, LS_0x600001e74000_0_8, LS_0x600001e74000_0_12;
L_0x600001e740a0 .concat [ 16 16 0 0], L_0x600001e73e80, L_0x600001e74000;
S_0x14ef92a20 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14ef946b0;
 .timescale 0 0;
P_0x6000035372c0 .param/l "col" 1 10 214, +C4<010>;
L_0x600000463cd0 .functor AND 1, v0x600001dac090_0, L_0x600001e741e0, C4<1>, C4<1>;
L_0x6000004636b0 .functor AND 1, L_0x600001e743c0, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x600000463100 .functor OR 1, L_0x600001e74320, L_0x6000004636b0, C4<0>, C4<0>;
L_0x600000462ca0 .functor AND 1, L_0x1500d7c60, L_0x600000463100, C4<1>, C4<1>;
L_0x600000462840 .functor AND 1, L_0x600000462ca0, L_0x600001e74500, C4<1>, C4<1>;
v0x600001d8dd40_0 .net *"_ivl_0", 3 0, L_0x600001e74140;  1 drivers
L_0x1500d6238 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001d8ddd0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6238;  1 drivers
v0x600001d8de60_0 .net *"_ivl_13", 0 0, L_0x600001e74320;  1 drivers
L_0x1500d6280 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d8def0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d6280;  1 drivers
v0x600001d8df80_0 .net *"_ivl_17", 0 0, L_0x600001e743c0;  1 drivers
v0x600001d8e010_0 .net *"_ivl_20", 0 0, L_0x6000004636b0;  1 drivers
v0x600001d8e0a0_0 .net *"_ivl_22", 0 0, L_0x600000463100;  1 drivers
v0x600001d8e130_0 .net *"_ivl_24", 0 0, L_0x600000462ca0;  1 drivers
v0x600001d8e1c0_0 .net *"_ivl_25", 31 0, L_0x600001e74460;  1 drivers
L_0x1500d62c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d8e250_0 .net *"_ivl_28", 15 0, L_0x1500d62c8;  1 drivers
L_0x1500d6310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d8e2e0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d6310;  1 drivers
L_0x1500d61a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001d8e370_0 .net *"_ivl_3", 1 0, L_0x1500d61a8;  1 drivers
v0x600001d8e400_0 .net *"_ivl_31", 0 0, L_0x600001e74500;  1 drivers
L_0x1500d61f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001d8e490_0 .net/2u *"_ivl_4", 3 0, L_0x1500d61f0;  1 drivers
v0x600001d8e520_0 .net *"_ivl_6", 0 0, L_0x600001e741e0;  1 drivers
v0x600001d8e5b0_0 .net "do_clear", 0 0, L_0x600000462840;  1 drivers
v0x600001d8e640_0 .net "load_weight", 0 0, L_0x600000463cd0;  1 drivers
v0x600001d8e6d0_0 .net "weight_in", 7 0, L_0x600001e74280;  1 drivers
L_0x600001e74140 .concat [ 2 2 0 0], v0x600001dac000_0, L_0x1500d61a8;
L_0x600001e741e0 .cmp/eq 4, L_0x600001e74140, L_0x1500d61f0;
L_0x600001e74320 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d6238;
L_0x600001e743c0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d6280;
L_0x600001e74460 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d62c8;
L_0x600001e74500 .cmp/eq 32, L_0x600001e74460, L_0x1500d6310;
S_0x14ef92b90 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef92a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013e080 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013e0c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001d8d200_0 .net *"_ivl_11", 0 0, L_0x600001e74780;  1 drivers
v0x600001d8d290_0 .net *"_ivl_12", 15 0, L_0x600001e74820;  1 drivers
v0x600001d8d320_0 .net/s *"_ivl_4", 15 0, L_0x600001e745a0;  1 drivers
v0x600001d8d3b0_0 .net/s *"_ivl_6", 15 0, L_0x600001e74640;  1 drivers
v0x600001d8d440_0 .net/s "a_signed", 7 0, v0x600001d8d5f0_0;  1 drivers
v0x600001d8d4d0_0 .net "act_in", 7 0, v0x600001d8c000_0;  alias, 1 drivers
v0x600001d8d560_0 .var "act_out", 7 0;
v0x600001d8d5f0_0 .var "act_reg", 7 0;
v0x600001d8d680_0 .net "clear_acc", 0 0, L_0x600000462840;  alias, 1 drivers
v0x600001d8d710_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d8d7a0_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001d8d830_0 .net "load_weight", 0 0, L_0x600000463cd0;  alias, 1 drivers
v0x600001d8d8c0_0 .net/s "product", 15 0, L_0x600001e746e0;  1 drivers
v0x600001d8d950_0 .net/s "product_ext", 31 0, L_0x600001e748c0;  1 drivers
v0x600001d8d9e0_0 .net "psum_in", 31 0, L_0x1500d5db8;  alias, 1 drivers
v0x600001d8da70_0 .var "psum_out", 31 0;
v0x600001d8db00_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d8db90_0 .net/s "w_signed", 7 0, v0x600001d8dcb0_0;  1 drivers
v0x600001d8dc20_0 .net "weight_in", 7 0, L_0x600001e74280;  alias, 1 drivers
v0x600001d8dcb0_0 .var "weight_reg", 7 0;
L_0x600001e745a0 .extend/s 16, v0x600001d8d5f0_0;
L_0x600001e74640 .extend/s 16, v0x600001d8dcb0_0;
L_0x600001e746e0 .arith/mult 16, L_0x600001e745a0, L_0x600001e74640;
L_0x600001e74780 .part L_0x600001e746e0, 15, 1;
LS_0x600001e74820_0_0 .concat [ 1 1 1 1], L_0x600001e74780, L_0x600001e74780, L_0x600001e74780, L_0x600001e74780;
LS_0x600001e74820_0_4 .concat [ 1 1 1 1], L_0x600001e74780, L_0x600001e74780, L_0x600001e74780, L_0x600001e74780;
LS_0x600001e74820_0_8 .concat [ 1 1 1 1], L_0x600001e74780, L_0x600001e74780, L_0x600001e74780, L_0x600001e74780;
LS_0x600001e74820_0_12 .concat [ 1 1 1 1], L_0x600001e74780, L_0x600001e74780, L_0x600001e74780, L_0x600001e74780;
L_0x600001e74820 .concat [ 4 4 4 4], LS_0x600001e74820_0_0, LS_0x600001e74820_0_4, LS_0x600001e74820_0_8, LS_0x600001e74820_0_12;
L_0x600001e748c0 .concat [ 16 16 0 0], L_0x600001e746e0, L_0x600001e74820;
S_0x14ef92d00 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14ef946b0;
 .timescale 0 0;
P_0x600003537400 .param/l "col" 1 10 214, +C4<011>;
L_0x600000461b20 .functor AND 1, v0x600001dac090_0, L_0x600001e74a00, C4<1>, C4<1>;
L_0x6000004616c0 .functor AND 1, L_0x600001e74be0, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x600000461260 .functor OR 1, L_0x600001e74b40, L_0x6000004616c0, C4<0>, C4<0>;
L_0x600000460e00 .functor AND 1, L_0x1500d7c60, L_0x600000461260, C4<1>, C4<1>;
L_0x6000004609a0 .functor AND 1, L_0x600000460e00, L_0x600001e74d20, C4<1>, C4<1>;
v0x600001d8f2a0_0 .net *"_ivl_0", 3 0, L_0x600001e74960;  1 drivers
L_0x1500d63e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001d8f330_0 .net/2u *"_ivl_11", 2 0, L_0x1500d63e8;  1 drivers
v0x600001d8f3c0_0 .net *"_ivl_13", 0 0, L_0x600001e74b40;  1 drivers
L_0x1500d6430 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001d8f450_0 .net/2u *"_ivl_15", 2 0, L_0x1500d6430;  1 drivers
v0x600001d8f4e0_0 .net *"_ivl_17", 0 0, L_0x600001e74be0;  1 drivers
v0x600001d8f570_0 .net *"_ivl_20", 0 0, L_0x6000004616c0;  1 drivers
v0x600001d8f600_0 .net *"_ivl_22", 0 0, L_0x600000461260;  1 drivers
v0x600001d8f690_0 .net *"_ivl_24", 0 0, L_0x600000460e00;  1 drivers
v0x600001d8f720_0 .net *"_ivl_25", 31 0, L_0x600001e74c80;  1 drivers
L_0x1500d6478 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d8f7b0_0 .net *"_ivl_28", 15 0, L_0x1500d6478;  1 drivers
L_0x1500d64c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001d8f840_0 .net/2u *"_ivl_29", 31 0, L_0x1500d64c0;  1 drivers
L_0x1500d6358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001d8f8d0_0 .net *"_ivl_3", 1 0, L_0x1500d6358;  1 drivers
v0x600001d8f960_0 .net *"_ivl_31", 0 0, L_0x600001e74d20;  1 drivers
L_0x1500d63a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001d8f9f0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d63a0;  1 drivers
v0x600001d8fa80_0 .net *"_ivl_6", 0 0, L_0x600001e74a00;  1 drivers
v0x600001d8fb10_0 .net "do_clear", 0 0, L_0x6000004609a0;  1 drivers
v0x600001d8fba0_0 .net "load_weight", 0 0, L_0x600000461b20;  1 drivers
v0x600001d8fc30_0 .net "weight_in", 7 0, L_0x600001e74aa0;  1 drivers
L_0x600001e74960 .concat [ 2 2 0 0], v0x600001dac000_0, L_0x1500d6358;
L_0x600001e74a00 .cmp/eq 4, L_0x600001e74960, L_0x1500d63a0;
L_0x600001e74b40 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d63e8;
L_0x600001e74be0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d6430;
L_0x600001e74c80 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d6478;
L_0x600001e74d20 .cmp/eq 32, L_0x600001e74c80, L_0x1500d64c0;
S_0x14ef92e70 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef92d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013e100 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013e140 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001d8e760_0 .net *"_ivl_11", 0 0, L_0x600001e74fa0;  1 drivers
v0x600001d8e7f0_0 .net *"_ivl_12", 15 0, L_0x600001e75040;  1 drivers
v0x600001d8e880_0 .net/s *"_ivl_4", 15 0, L_0x600001e74dc0;  1 drivers
v0x600001d8e910_0 .net/s *"_ivl_6", 15 0, L_0x600001e74e60;  1 drivers
v0x600001d8e9a0_0 .net/s "a_signed", 7 0, v0x600001d8eb50_0;  1 drivers
v0x600001d8ea30_0 .net "act_in", 7 0, v0x600001d8d560_0;  alias, 1 drivers
v0x600001d8eac0_0 .var "act_out", 7 0;
v0x600001d8eb50_0 .var "act_reg", 7 0;
v0x600001d8ebe0_0 .net "clear_acc", 0 0, L_0x6000004609a0;  alias, 1 drivers
v0x600001d8ec70_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001d8ed00_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001d8ed90_0 .net "load_weight", 0 0, L_0x600000461b20;  alias, 1 drivers
v0x600001d8ee20_0 .net/s "product", 15 0, L_0x600001e74f00;  1 drivers
v0x600001d8eeb0_0 .net/s "product_ext", 31 0, L_0x600001e750e0;  1 drivers
v0x600001d8ef40_0 .net "psum_in", 31 0, L_0x1500d5e00;  alias, 1 drivers
v0x600001d8efd0_0 .var "psum_out", 31 0;
v0x600001d8f060_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001d8f0f0_0 .net/s "w_signed", 7 0, v0x600001d8f210_0;  1 drivers
v0x600001d8f180_0 .net "weight_in", 7 0, L_0x600001e74aa0;  alias, 1 drivers
v0x600001d8f210_0 .var "weight_reg", 7 0;
L_0x600001e74dc0 .extend/s 16, v0x600001d8eb50_0;
L_0x600001e74e60 .extend/s 16, v0x600001d8f210_0;
L_0x600001e74f00 .arith/mult 16, L_0x600001e74dc0, L_0x600001e74e60;
L_0x600001e74fa0 .part L_0x600001e74f00, 15, 1;
LS_0x600001e75040_0_0 .concat [ 1 1 1 1], L_0x600001e74fa0, L_0x600001e74fa0, L_0x600001e74fa0, L_0x600001e74fa0;
LS_0x600001e75040_0_4 .concat [ 1 1 1 1], L_0x600001e74fa0, L_0x600001e74fa0, L_0x600001e74fa0, L_0x600001e74fa0;
LS_0x600001e75040_0_8 .concat [ 1 1 1 1], L_0x600001e74fa0, L_0x600001e74fa0, L_0x600001e74fa0, L_0x600001e74fa0;
LS_0x600001e75040_0_12 .concat [ 1 1 1 1], L_0x600001e74fa0, L_0x600001e74fa0, L_0x600001e74fa0, L_0x600001e74fa0;
L_0x600001e75040 .concat [ 4 4 4 4], LS_0x600001e75040_0_0, LS_0x600001e75040_0_4, LS_0x600001e75040_0_8, LS_0x600001e75040_0_12;
L_0x600001e750e0 .concat [ 16 16 0 0], L_0x600001e74f00, L_0x600001e75040;
S_0x14ef92fe0 .scope generate, "pe_row[1]" "pe_row[1]" 10 213, 10 213 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003537500 .param/l "row" 1 10 213, +C4<01>;
S_0x14ef93150 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14ef92fe0;
 .timescale 0 0;
P_0x600003537580 .param/l "col" 1 10 214, +C4<00>;
L_0x600000463250 .functor AND 1, v0x600001dac090_0, L_0x600001e75220, C4<1>, C4<1>;
L_0x600000463170 .functor AND 1, L_0x600001e75400, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x6000004635d0 .functor OR 1, L_0x600001e75360, L_0x600000463170, C4<0>, C4<0>;
L_0x60000046c000 .functor AND 1, L_0x1500d7c60, L_0x6000004635d0, C4<1>, C4<1>;
L_0x60000046c070 .functor AND 1, L_0x60000046c000, L_0x600001e75540, C4<1>, C4<1>;
v0x600001db0870_0 .net *"_ivl_0", 2 0, L_0x600001e75180;  1 drivers
L_0x1500d6598 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001db0900_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6598;  1 drivers
v0x600001db0990_0 .net *"_ivl_13", 0 0, L_0x600001e75360;  1 drivers
L_0x1500d65e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001db0a20_0 .net/2u *"_ivl_15", 2 0, L_0x1500d65e0;  1 drivers
v0x600001db0ab0_0 .net *"_ivl_17", 0 0, L_0x600001e75400;  1 drivers
v0x600001db0b40_0 .net *"_ivl_20", 0 0, L_0x600000463170;  1 drivers
v0x600001db0bd0_0 .net *"_ivl_22", 0 0, L_0x6000004635d0;  1 drivers
v0x600001db0c60_0 .net *"_ivl_24", 0 0, L_0x60000046c000;  1 drivers
v0x600001db0cf0_0 .net *"_ivl_25", 31 0, L_0x600001e754a0;  1 drivers
L_0x1500d6628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001db0d80_0 .net *"_ivl_28", 15 0, L_0x1500d6628;  1 drivers
L_0x1500d6670 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001db0e10_0 .net/2u *"_ivl_29", 31 0, L_0x1500d6670;  1 drivers
L_0x1500d6508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001db0ea0_0 .net *"_ivl_3", 0 0, L_0x1500d6508;  1 drivers
v0x600001db0f30_0 .net *"_ivl_31", 0 0, L_0x600001e75540;  1 drivers
L_0x1500d6550 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001db0fc0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d6550;  1 drivers
v0x600001db1050_0 .net *"_ivl_6", 0 0, L_0x600001e75220;  1 drivers
v0x600001db10e0_0 .net "do_clear", 0 0, L_0x60000046c070;  1 drivers
v0x600001db1170_0 .net "load_weight", 0 0, L_0x600000463250;  1 drivers
v0x600001db1200_0 .net "weight_in", 7 0, L_0x600001e752c0;  1 drivers
L_0x600001e75180 .concat [ 2 1 0 0], v0x600001dac000_0, L_0x1500d6508;
L_0x600001e75220 .cmp/eq 3, L_0x600001e75180, L_0x1500d6550;
L_0x600001e75360 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d6598;
L_0x600001e75400 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d65e0;
L_0x600001e754a0 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d6628;
L_0x600001e75540 .cmp/eq 32, L_0x600001e754a0, L_0x1500d6670;
S_0x14ef932c0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef93150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013e180 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013e1c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001d8fcc0_0 .net *"_ivl_11", 0 0, L_0x600001e757c0;  1 drivers
v0x600001d8fd50_0 .net *"_ivl_12", 15 0, L_0x600001e75860;  1 drivers
v0x600001d8fde0_0 .net/s *"_ivl_4", 15 0, L_0x600001e755e0;  1 drivers
v0x600001d8fe70_0 .net/s *"_ivl_6", 15 0, L_0x600001e75680;  1 drivers
v0x600001d8ff00_0 .net/s "a_signed", 7 0, v0x600001db0120_0;  1 drivers
v0x600001db0000_0 .net "act_in", 7 0, L_0x60000047ab50;  alias, 1 drivers
v0x600001db0090_0 .var "act_out", 7 0;
v0x600001db0120_0 .var "act_reg", 7 0;
v0x600001db01b0_0 .net "clear_acc", 0 0, L_0x60000046c070;  alias, 1 drivers
v0x600001db0240_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001db02d0_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001db0360_0 .net "load_weight", 0 0, L_0x600000463250;  alias, 1 drivers
v0x600001db03f0_0 .net/s "product", 15 0, L_0x600001e75720;  1 drivers
v0x600001db0480_0 .net/s "product_ext", 31 0, L_0x600001e75900;  1 drivers
v0x600001db0510_0 .net "psum_in", 31 0, v0x600001d8af40_0;  alias, 1 drivers
v0x600001db05a0_0 .var "psum_out", 31 0;
v0x600001db0630_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001db06c0_0 .net/s "w_signed", 7 0, v0x600001db07e0_0;  1 drivers
v0x600001db0750_0 .net "weight_in", 7 0, L_0x600001e752c0;  alias, 1 drivers
v0x600001db07e0_0 .var "weight_reg", 7 0;
L_0x600001e755e0 .extend/s 16, v0x600001db0120_0;
L_0x600001e75680 .extend/s 16, v0x600001db07e0_0;
L_0x600001e75720 .arith/mult 16, L_0x600001e755e0, L_0x600001e75680;
L_0x600001e757c0 .part L_0x600001e75720, 15, 1;
LS_0x600001e75860_0_0 .concat [ 1 1 1 1], L_0x600001e757c0, L_0x600001e757c0, L_0x600001e757c0, L_0x600001e757c0;
LS_0x600001e75860_0_4 .concat [ 1 1 1 1], L_0x600001e757c0, L_0x600001e757c0, L_0x600001e757c0, L_0x600001e757c0;
LS_0x600001e75860_0_8 .concat [ 1 1 1 1], L_0x600001e757c0, L_0x600001e757c0, L_0x600001e757c0, L_0x600001e757c0;
LS_0x600001e75860_0_12 .concat [ 1 1 1 1], L_0x600001e757c0, L_0x600001e757c0, L_0x600001e757c0, L_0x600001e757c0;
L_0x600001e75860 .concat [ 4 4 4 4], LS_0x600001e75860_0_0, LS_0x600001e75860_0_4, LS_0x600001e75860_0_8, LS_0x600001e75860_0_12;
L_0x600001e75900 .concat [ 16 16 0 0], L_0x600001e75720, L_0x600001e75860;
S_0x14ef93430 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14ef92fe0;
 .timescale 0 0;
P_0x6000035373c0 .param/l "col" 1 10 214, +C4<01>;
L_0x60000046c1c0 .functor AND 1, v0x600001dac090_0, L_0x600001e75a40, C4<1>, C4<1>;
L_0x60000046c230 .functor AND 1, L_0x600001e75c20, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x60000046c2a0 .functor OR 1, L_0x600001e75b80, L_0x60000046c230, C4<0>, C4<0>;
L_0x60000046c310 .functor AND 1, L_0x1500d7c60, L_0x60000046c2a0, C4<1>, C4<1>;
L_0x60000046c380 .functor AND 1, L_0x60000046c310, L_0x600001e75d60, C4<1>, C4<1>;
v0x600001db1dd0_0 .net *"_ivl_0", 2 0, L_0x600001e759a0;  1 drivers
L_0x1500d6748 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001db1e60_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6748;  1 drivers
v0x600001db1ef0_0 .net *"_ivl_13", 0 0, L_0x600001e75b80;  1 drivers
L_0x1500d6790 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001db1f80_0 .net/2u *"_ivl_15", 2 0, L_0x1500d6790;  1 drivers
v0x600001db2010_0 .net *"_ivl_17", 0 0, L_0x600001e75c20;  1 drivers
v0x600001db20a0_0 .net *"_ivl_20", 0 0, L_0x60000046c230;  1 drivers
v0x600001db2130_0 .net *"_ivl_22", 0 0, L_0x60000046c2a0;  1 drivers
v0x600001db21c0_0 .net *"_ivl_24", 0 0, L_0x60000046c310;  1 drivers
v0x600001db2250_0 .net *"_ivl_25", 31 0, L_0x600001e75cc0;  1 drivers
L_0x1500d67d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001db22e0_0 .net *"_ivl_28", 15 0, L_0x1500d67d8;  1 drivers
L_0x1500d6820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001db2370_0 .net/2u *"_ivl_29", 31 0, L_0x1500d6820;  1 drivers
L_0x1500d66b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001db2400_0 .net *"_ivl_3", 0 0, L_0x1500d66b8;  1 drivers
v0x600001db2490_0 .net *"_ivl_31", 0 0, L_0x600001e75d60;  1 drivers
L_0x1500d6700 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001db2520_0 .net/2u *"_ivl_4", 2 0, L_0x1500d6700;  1 drivers
v0x600001db25b0_0 .net *"_ivl_6", 0 0, L_0x600001e75a40;  1 drivers
v0x600001db2640_0 .net "do_clear", 0 0, L_0x60000046c380;  1 drivers
v0x600001db26d0_0 .net "load_weight", 0 0, L_0x60000046c1c0;  1 drivers
v0x600001db2760_0 .net "weight_in", 7 0, L_0x600001e75ae0;  1 drivers
L_0x600001e759a0 .concat [ 2 1 0 0], v0x600001dac000_0, L_0x1500d66b8;
L_0x600001e75a40 .cmp/eq 3, L_0x600001e759a0, L_0x1500d6700;
L_0x600001e75b80 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d6748;
L_0x600001e75c20 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d6790;
L_0x600001e75cc0 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d67d8;
L_0x600001e75d60 .cmp/eq 32, L_0x600001e75cc0, L_0x1500d6820;
S_0x14ef935a0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef93430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013e200 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013e240 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001db1290_0 .net *"_ivl_11", 0 0, L_0x600001e75fe0;  1 drivers
v0x600001db1320_0 .net *"_ivl_12", 15 0, L_0x600001e76080;  1 drivers
v0x600001db13b0_0 .net/s *"_ivl_4", 15 0, L_0x600001e75e00;  1 drivers
v0x600001db1440_0 .net/s *"_ivl_6", 15 0, L_0x600001e75ea0;  1 drivers
v0x600001db14d0_0 .net/s "a_signed", 7 0, v0x600001db1680_0;  1 drivers
v0x600001db1560_0 .net "act_in", 7 0, v0x600001db0090_0;  alias, 1 drivers
v0x600001db15f0_0 .var "act_out", 7 0;
v0x600001db1680_0 .var "act_reg", 7 0;
v0x600001db1710_0 .net "clear_acc", 0 0, L_0x60000046c380;  alias, 1 drivers
v0x600001db17a0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001db1830_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001db18c0_0 .net "load_weight", 0 0, L_0x60000046c1c0;  alias, 1 drivers
v0x600001db1950_0 .net/s "product", 15 0, L_0x600001e75f40;  1 drivers
v0x600001db19e0_0 .net/s "product_ext", 31 0, L_0x600001e76120;  1 drivers
v0x600001db1a70_0 .net "psum_in", 31 0, v0x600001d8c510_0;  alias, 1 drivers
v0x600001db1b00_0 .var "psum_out", 31 0;
v0x600001db1b90_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001db1c20_0 .net/s "w_signed", 7 0, v0x600001db1d40_0;  1 drivers
v0x600001db1cb0_0 .net "weight_in", 7 0, L_0x600001e75ae0;  alias, 1 drivers
v0x600001db1d40_0 .var "weight_reg", 7 0;
L_0x600001e75e00 .extend/s 16, v0x600001db1680_0;
L_0x600001e75ea0 .extend/s 16, v0x600001db1d40_0;
L_0x600001e75f40 .arith/mult 16, L_0x600001e75e00, L_0x600001e75ea0;
L_0x600001e75fe0 .part L_0x600001e75f40, 15, 1;
LS_0x600001e76080_0_0 .concat [ 1 1 1 1], L_0x600001e75fe0, L_0x600001e75fe0, L_0x600001e75fe0, L_0x600001e75fe0;
LS_0x600001e76080_0_4 .concat [ 1 1 1 1], L_0x600001e75fe0, L_0x600001e75fe0, L_0x600001e75fe0, L_0x600001e75fe0;
LS_0x600001e76080_0_8 .concat [ 1 1 1 1], L_0x600001e75fe0, L_0x600001e75fe0, L_0x600001e75fe0, L_0x600001e75fe0;
LS_0x600001e76080_0_12 .concat [ 1 1 1 1], L_0x600001e75fe0, L_0x600001e75fe0, L_0x600001e75fe0, L_0x600001e75fe0;
L_0x600001e76080 .concat [ 4 4 4 4], LS_0x600001e76080_0_0, LS_0x600001e76080_0_4, LS_0x600001e76080_0_8, LS_0x600001e76080_0_12;
L_0x600001e76120 .concat [ 16 16 0 0], L_0x600001e75f40, L_0x600001e76080;
S_0x14ef93710 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14ef92fe0;
 .timescale 0 0;
P_0x600003537740 .param/l "col" 1 10 214, +C4<010>;
L_0x60000046c4d0 .functor AND 1, v0x600001dac090_0, L_0x600001e76260, C4<1>, C4<1>;
L_0x60000046c540 .functor AND 1, L_0x600001e76440, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x60000046c5b0 .functor OR 1, L_0x600001e763a0, L_0x60000046c540, C4<0>, C4<0>;
L_0x60000046c620 .functor AND 1, L_0x1500d7c60, L_0x60000046c5b0, C4<1>, C4<1>;
L_0x60000046c690 .functor AND 1, L_0x60000046c620, L_0x600001e76580, C4<1>, C4<1>;
v0x600001db3330_0 .net *"_ivl_0", 3 0, L_0x600001e761c0;  1 drivers
L_0x1500d68f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001db33c0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d68f8;  1 drivers
v0x600001db3450_0 .net *"_ivl_13", 0 0, L_0x600001e763a0;  1 drivers
L_0x1500d6940 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001db34e0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d6940;  1 drivers
v0x600001db3570_0 .net *"_ivl_17", 0 0, L_0x600001e76440;  1 drivers
v0x600001db3600_0 .net *"_ivl_20", 0 0, L_0x60000046c540;  1 drivers
v0x600001db3690_0 .net *"_ivl_22", 0 0, L_0x60000046c5b0;  1 drivers
v0x600001db3720_0 .net *"_ivl_24", 0 0, L_0x60000046c620;  1 drivers
v0x600001db37b0_0 .net *"_ivl_25", 31 0, L_0x600001e764e0;  1 drivers
L_0x1500d6988 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001db3840_0 .net *"_ivl_28", 15 0, L_0x1500d6988;  1 drivers
L_0x1500d69d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001db38d0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d69d0;  1 drivers
L_0x1500d6868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001db3960_0 .net *"_ivl_3", 1 0, L_0x1500d6868;  1 drivers
v0x600001db39f0_0 .net *"_ivl_31", 0 0, L_0x600001e76580;  1 drivers
L_0x1500d68b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001db3a80_0 .net/2u *"_ivl_4", 3 0, L_0x1500d68b0;  1 drivers
v0x600001db3b10_0 .net *"_ivl_6", 0 0, L_0x600001e76260;  1 drivers
v0x600001db3ba0_0 .net "do_clear", 0 0, L_0x60000046c690;  1 drivers
v0x600001db3c30_0 .net "load_weight", 0 0, L_0x60000046c4d0;  1 drivers
v0x600001db3cc0_0 .net "weight_in", 7 0, L_0x600001e76300;  1 drivers
L_0x600001e761c0 .concat [ 2 2 0 0], v0x600001dac000_0, L_0x1500d6868;
L_0x600001e76260 .cmp/eq 4, L_0x600001e761c0, L_0x1500d68b0;
L_0x600001e763a0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d68f8;
L_0x600001e76440 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d6940;
L_0x600001e764e0 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d6988;
L_0x600001e76580 .cmp/eq 32, L_0x600001e764e0, L_0x1500d69d0;
S_0x14ef93880 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef93710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013e300 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013e340 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001db27f0_0 .net *"_ivl_11", 0 0, L_0x600001e76800;  1 drivers
v0x600001db2880_0 .net *"_ivl_12", 15 0, L_0x600001e768a0;  1 drivers
v0x600001db2910_0 .net/s *"_ivl_4", 15 0, L_0x600001e76620;  1 drivers
v0x600001db29a0_0 .net/s *"_ivl_6", 15 0, L_0x600001e766c0;  1 drivers
v0x600001db2a30_0 .net/s "a_signed", 7 0, v0x600001db2be0_0;  1 drivers
v0x600001db2ac0_0 .net "act_in", 7 0, v0x600001db15f0_0;  alias, 1 drivers
v0x600001db2b50_0 .var "act_out", 7 0;
v0x600001db2be0_0 .var "act_reg", 7 0;
v0x600001db2c70_0 .net "clear_acc", 0 0, L_0x60000046c690;  alias, 1 drivers
v0x600001db2d00_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001db2d90_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001db2e20_0 .net "load_weight", 0 0, L_0x60000046c4d0;  alias, 1 drivers
v0x600001db2eb0_0 .net/s "product", 15 0, L_0x600001e76760;  1 drivers
v0x600001db2f40_0 .net/s "product_ext", 31 0, L_0x600001e76940;  1 drivers
v0x600001db2fd0_0 .net "psum_in", 31 0, v0x600001d8da70_0;  alias, 1 drivers
v0x600001db3060_0 .var "psum_out", 31 0;
v0x600001db30f0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001db3180_0 .net/s "w_signed", 7 0, v0x600001db32a0_0;  1 drivers
v0x600001db3210_0 .net "weight_in", 7 0, L_0x600001e76300;  alias, 1 drivers
v0x600001db32a0_0 .var "weight_reg", 7 0;
L_0x600001e76620 .extend/s 16, v0x600001db2be0_0;
L_0x600001e766c0 .extend/s 16, v0x600001db32a0_0;
L_0x600001e76760 .arith/mult 16, L_0x600001e76620, L_0x600001e766c0;
L_0x600001e76800 .part L_0x600001e76760, 15, 1;
LS_0x600001e768a0_0_0 .concat [ 1 1 1 1], L_0x600001e76800, L_0x600001e76800, L_0x600001e76800, L_0x600001e76800;
LS_0x600001e768a0_0_4 .concat [ 1 1 1 1], L_0x600001e76800, L_0x600001e76800, L_0x600001e76800, L_0x600001e76800;
LS_0x600001e768a0_0_8 .concat [ 1 1 1 1], L_0x600001e76800, L_0x600001e76800, L_0x600001e76800, L_0x600001e76800;
LS_0x600001e768a0_0_12 .concat [ 1 1 1 1], L_0x600001e76800, L_0x600001e76800, L_0x600001e76800, L_0x600001e76800;
L_0x600001e768a0 .concat [ 4 4 4 4], LS_0x600001e768a0_0_0, LS_0x600001e768a0_0_4, LS_0x600001e768a0_0_8, LS_0x600001e768a0_0_12;
L_0x600001e76940 .concat [ 16 16 0 0], L_0x600001e76760, L_0x600001e768a0;
S_0x14ef939f0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14ef92fe0;
 .timescale 0 0;
P_0x600003537840 .param/l "col" 1 10 214, +C4<011>;
L_0x60000046c7e0 .functor AND 1, v0x600001dac090_0, L_0x600001e76a80, C4<1>, C4<1>;
L_0x60000046c850 .functor AND 1, L_0x600001e76c60, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x60000046c8c0 .functor OR 1, L_0x600001e76bc0, L_0x60000046c850, C4<0>, C4<0>;
L_0x60000046c930 .functor AND 1, L_0x1500d7c60, L_0x60000046c8c0, C4<1>, C4<1>;
L_0x60000046c9a0 .functor AND 1, L_0x60000046c930, L_0x600001e76da0, C4<1>, C4<1>;
v0x600001db4900_0 .net *"_ivl_0", 3 0, L_0x600001e769e0;  1 drivers
L_0x1500d6aa8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001db4990_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6aa8;  1 drivers
v0x600001db4a20_0 .net *"_ivl_13", 0 0, L_0x600001e76bc0;  1 drivers
L_0x1500d6af0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001db4ab0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d6af0;  1 drivers
v0x600001db4b40_0 .net *"_ivl_17", 0 0, L_0x600001e76c60;  1 drivers
v0x600001db4bd0_0 .net *"_ivl_20", 0 0, L_0x60000046c850;  1 drivers
v0x600001db4c60_0 .net *"_ivl_22", 0 0, L_0x60000046c8c0;  1 drivers
v0x600001db4cf0_0 .net *"_ivl_24", 0 0, L_0x60000046c930;  1 drivers
v0x600001db4d80_0 .net *"_ivl_25", 31 0, L_0x600001e76d00;  1 drivers
L_0x1500d6b38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001db4e10_0 .net *"_ivl_28", 15 0, L_0x1500d6b38;  1 drivers
L_0x1500d6b80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001db4ea0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d6b80;  1 drivers
L_0x1500d6a18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001db4f30_0 .net *"_ivl_3", 1 0, L_0x1500d6a18;  1 drivers
v0x600001db4fc0_0 .net *"_ivl_31", 0 0, L_0x600001e76da0;  1 drivers
L_0x1500d6a60 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001db5050_0 .net/2u *"_ivl_4", 3 0, L_0x1500d6a60;  1 drivers
v0x600001db50e0_0 .net *"_ivl_6", 0 0, L_0x600001e76a80;  1 drivers
v0x600001db5170_0 .net "do_clear", 0 0, L_0x60000046c9a0;  1 drivers
v0x600001db5200_0 .net "load_weight", 0 0, L_0x60000046c7e0;  1 drivers
v0x600001db5290_0 .net "weight_in", 7 0, L_0x600001e76b20;  1 drivers
L_0x600001e769e0 .concat [ 2 2 0 0], v0x600001dac000_0, L_0x1500d6a18;
L_0x600001e76a80 .cmp/eq 4, L_0x600001e769e0, L_0x1500d6a60;
L_0x600001e76bc0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d6aa8;
L_0x600001e76c60 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d6af0;
L_0x600001e76d00 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d6b38;
L_0x600001e76da0 .cmp/eq 32, L_0x600001e76d00, L_0x1500d6b80;
S_0x14ef93b60 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef939f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013e380 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013e3c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001db3d50_0 .net *"_ivl_11", 0 0, L_0x600001e77020;  1 drivers
v0x600001db3de0_0 .net *"_ivl_12", 15 0, L_0x600001e770c0;  1 drivers
v0x600001db3e70_0 .net/s *"_ivl_4", 15 0, L_0x600001e76e40;  1 drivers
v0x600001db3f00_0 .net/s *"_ivl_6", 15 0, L_0x600001e76ee0;  1 drivers
v0x600001db4000_0 .net/s "a_signed", 7 0, v0x600001db41b0_0;  1 drivers
v0x600001db4090_0 .net "act_in", 7 0, v0x600001db2b50_0;  alias, 1 drivers
v0x600001db4120_0 .var "act_out", 7 0;
v0x600001db41b0_0 .var "act_reg", 7 0;
v0x600001db4240_0 .net "clear_acc", 0 0, L_0x60000046c9a0;  alias, 1 drivers
v0x600001db42d0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001db4360_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001db43f0_0 .net "load_weight", 0 0, L_0x60000046c7e0;  alias, 1 drivers
v0x600001db4480_0 .net/s "product", 15 0, L_0x600001e76f80;  1 drivers
v0x600001db4510_0 .net/s "product_ext", 31 0, L_0x600001e77160;  1 drivers
v0x600001db45a0_0 .net "psum_in", 31 0, v0x600001d8efd0_0;  alias, 1 drivers
v0x600001db4630_0 .var "psum_out", 31 0;
v0x600001db46c0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001db4750_0 .net/s "w_signed", 7 0, v0x600001db4870_0;  1 drivers
v0x600001db47e0_0 .net "weight_in", 7 0, L_0x600001e76b20;  alias, 1 drivers
v0x600001db4870_0 .var "weight_reg", 7 0;
L_0x600001e76e40 .extend/s 16, v0x600001db41b0_0;
L_0x600001e76ee0 .extend/s 16, v0x600001db4870_0;
L_0x600001e76f80 .arith/mult 16, L_0x600001e76e40, L_0x600001e76ee0;
L_0x600001e77020 .part L_0x600001e76f80, 15, 1;
LS_0x600001e770c0_0_0 .concat [ 1 1 1 1], L_0x600001e77020, L_0x600001e77020, L_0x600001e77020, L_0x600001e77020;
LS_0x600001e770c0_0_4 .concat [ 1 1 1 1], L_0x600001e77020, L_0x600001e77020, L_0x600001e77020, L_0x600001e77020;
LS_0x600001e770c0_0_8 .concat [ 1 1 1 1], L_0x600001e77020, L_0x600001e77020, L_0x600001e77020, L_0x600001e77020;
LS_0x600001e770c0_0_12 .concat [ 1 1 1 1], L_0x600001e77020, L_0x600001e77020, L_0x600001e77020, L_0x600001e77020;
L_0x600001e770c0 .concat [ 4 4 4 4], LS_0x600001e770c0_0_0, LS_0x600001e770c0_0_4, LS_0x600001e770c0_0_8, LS_0x600001e770c0_0_12;
L_0x600001e77160 .concat [ 16 16 0 0], L_0x600001e76f80, L_0x600001e770c0;
S_0x14ef93cd0 .scope generate, "pe_row[2]" "pe_row[2]" 10 213, 10 213 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003537940 .param/l "row" 1 10 213, +C4<010>;
S_0x14ef93e40 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14ef93cd0;
 .timescale 0 0;
P_0x6000035379c0 .param/l "col" 1 10 214, +C4<00>;
L_0x60000046caf0 .functor AND 1, v0x600001dac090_0, L_0x600001e772a0, C4<1>, C4<1>;
L_0x60000046cb60 .functor AND 1, L_0x600001e77480, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x60000046cbd0 .functor OR 1, L_0x600001e773e0, L_0x60000046cb60, C4<0>, C4<0>;
L_0x60000046cc40 .functor AND 1, L_0x1500d7c60, L_0x60000046cbd0, C4<1>, C4<1>;
L_0x60000046ccb0 .functor AND 1, L_0x60000046cc40, L_0x600001e775c0, C4<1>, C4<1>;
v0x600001db5e60_0 .net *"_ivl_0", 2 0, L_0x600001e77200;  1 drivers
L_0x1500d6c58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001db5ef0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6c58;  1 drivers
v0x600001db5f80_0 .net *"_ivl_13", 0 0, L_0x600001e773e0;  1 drivers
L_0x1500d6ca0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001db6010_0 .net/2u *"_ivl_15", 2 0, L_0x1500d6ca0;  1 drivers
v0x600001db60a0_0 .net *"_ivl_17", 0 0, L_0x600001e77480;  1 drivers
v0x600001db6130_0 .net *"_ivl_20", 0 0, L_0x60000046cb60;  1 drivers
v0x600001db61c0_0 .net *"_ivl_22", 0 0, L_0x60000046cbd0;  1 drivers
v0x600001db6250_0 .net *"_ivl_24", 0 0, L_0x60000046cc40;  1 drivers
v0x600001db62e0_0 .net *"_ivl_25", 31 0, L_0x600001e77520;  1 drivers
L_0x1500d6ce8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001db6370_0 .net *"_ivl_28", 15 0, L_0x1500d6ce8;  1 drivers
L_0x1500d6d30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001db6400_0 .net/2u *"_ivl_29", 31 0, L_0x1500d6d30;  1 drivers
L_0x1500d6bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001db6490_0 .net *"_ivl_3", 0 0, L_0x1500d6bc8;  1 drivers
v0x600001db6520_0 .net *"_ivl_31", 0 0, L_0x600001e775c0;  1 drivers
L_0x1500d6c10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001db65b0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d6c10;  1 drivers
v0x600001db6640_0 .net *"_ivl_6", 0 0, L_0x600001e772a0;  1 drivers
v0x600001db66d0_0 .net "do_clear", 0 0, L_0x60000046ccb0;  1 drivers
v0x600001db6760_0 .net "load_weight", 0 0, L_0x60000046caf0;  1 drivers
v0x600001db67f0_0 .net "weight_in", 7 0, L_0x600001e77340;  1 drivers
L_0x600001e77200 .concat [ 2 1 0 0], v0x600001dac000_0, L_0x1500d6bc8;
L_0x600001e772a0 .cmp/eq 3, L_0x600001e77200, L_0x1500d6c10;
L_0x600001e773e0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d6c58;
L_0x600001e77480 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d6ca0;
L_0x600001e77520 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d6ce8;
L_0x600001e775c0 .cmp/eq 32, L_0x600001e77520, L_0x1500d6d30;
S_0x14efdccc0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14ef93e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013e400 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013e440 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001db5320_0 .net *"_ivl_11", 0 0, L_0x600001e77840;  1 drivers
v0x600001db53b0_0 .net *"_ivl_12", 15 0, L_0x600001e778e0;  1 drivers
v0x600001db5440_0 .net/s *"_ivl_4", 15 0, L_0x600001e77660;  1 drivers
v0x600001db54d0_0 .net/s *"_ivl_6", 15 0, L_0x600001e77700;  1 drivers
v0x600001db5560_0 .net/s "a_signed", 7 0, v0x600001db5710_0;  1 drivers
v0x600001db55f0_0 .net "act_in", 7 0, L_0x60000047a6f0;  alias, 1 drivers
v0x600001db5680_0 .var "act_out", 7 0;
v0x600001db5710_0 .var "act_reg", 7 0;
v0x600001db57a0_0 .net "clear_acc", 0 0, L_0x60000046ccb0;  alias, 1 drivers
v0x600001db5830_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001db58c0_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001db5950_0 .net "load_weight", 0 0, L_0x60000046caf0;  alias, 1 drivers
v0x600001db59e0_0 .net/s "product", 15 0, L_0x600001e777a0;  1 drivers
v0x600001db5a70_0 .net/s "product_ext", 31 0, L_0x600001e77980;  1 drivers
v0x600001db5b00_0 .net "psum_in", 31 0, v0x600001db05a0_0;  alias, 1 drivers
v0x600001db5b90_0 .var "psum_out", 31 0;
v0x600001db5c20_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001db5cb0_0 .net/s "w_signed", 7 0, v0x600001db5dd0_0;  1 drivers
v0x600001db5d40_0 .net "weight_in", 7 0, L_0x600001e77340;  alias, 1 drivers
v0x600001db5dd0_0 .var "weight_reg", 7 0;
L_0x600001e77660 .extend/s 16, v0x600001db5710_0;
L_0x600001e77700 .extend/s 16, v0x600001db5dd0_0;
L_0x600001e777a0 .arith/mult 16, L_0x600001e77660, L_0x600001e77700;
L_0x600001e77840 .part L_0x600001e777a0, 15, 1;
LS_0x600001e778e0_0_0 .concat [ 1 1 1 1], L_0x600001e77840, L_0x600001e77840, L_0x600001e77840, L_0x600001e77840;
LS_0x600001e778e0_0_4 .concat [ 1 1 1 1], L_0x600001e77840, L_0x600001e77840, L_0x600001e77840, L_0x600001e77840;
LS_0x600001e778e0_0_8 .concat [ 1 1 1 1], L_0x600001e77840, L_0x600001e77840, L_0x600001e77840, L_0x600001e77840;
LS_0x600001e778e0_0_12 .concat [ 1 1 1 1], L_0x600001e77840, L_0x600001e77840, L_0x600001e77840, L_0x600001e77840;
L_0x600001e778e0 .concat [ 4 4 4 4], LS_0x600001e778e0_0_0, LS_0x600001e778e0_0_4, LS_0x600001e778e0_0_8, LS_0x600001e778e0_0_12;
L_0x600001e77980 .concat [ 16 16 0 0], L_0x600001e777a0, L_0x600001e778e0;
S_0x14efdce30 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14ef93cd0;
 .timescale 0 0;
P_0x600003537ac0 .param/l "col" 1 10 214, +C4<01>;
L_0x60000046ce00 .functor AND 1, v0x600001dac090_0, L_0x600001e77ac0, C4<1>, C4<1>;
L_0x60000046ce70 .functor AND 1, L_0x600001e77ca0, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x60000046cee0 .functor OR 1, L_0x600001e77c00, L_0x60000046ce70, C4<0>, C4<0>;
L_0x60000046cf50 .functor AND 1, L_0x1500d7c60, L_0x60000046cee0, C4<1>, C4<1>;
L_0x60000046cfc0 .functor AND 1, L_0x60000046cf50, L_0x600001e77de0, C4<1>, C4<1>;
v0x600001db73c0_0 .net *"_ivl_0", 2 0, L_0x600001e77a20;  1 drivers
L_0x1500d6e08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001db7450_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6e08;  1 drivers
v0x600001db74e0_0 .net *"_ivl_13", 0 0, L_0x600001e77c00;  1 drivers
L_0x1500d6e50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001db7570_0 .net/2u *"_ivl_15", 2 0, L_0x1500d6e50;  1 drivers
v0x600001db7600_0 .net *"_ivl_17", 0 0, L_0x600001e77ca0;  1 drivers
v0x600001db7690_0 .net *"_ivl_20", 0 0, L_0x60000046ce70;  1 drivers
v0x600001db7720_0 .net *"_ivl_22", 0 0, L_0x60000046cee0;  1 drivers
v0x600001db77b0_0 .net *"_ivl_24", 0 0, L_0x60000046cf50;  1 drivers
v0x600001db7840_0 .net *"_ivl_25", 31 0, L_0x600001e77d40;  1 drivers
L_0x1500d6e98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001db78d0_0 .net *"_ivl_28", 15 0, L_0x1500d6e98;  1 drivers
L_0x1500d6ee0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001db7960_0 .net/2u *"_ivl_29", 31 0, L_0x1500d6ee0;  1 drivers
L_0x1500d6d78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001db79f0_0 .net *"_ivl_3", 0 0, L_0x1500d6d78;  1 drivers
v0x600001db7a80_0 .net *"_ivl_31", 0 0, L_0x600001e77de0;  1 drivers
L_0x1500d6dc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001db7b10_0 .net/2u *"_ivl_4", 2 0, L_0x1500d6dc0;  1 drivers
v0x600001db7ba0_0 .net *"_ivl_6", 0 0, L_0x600001e77ac0;  1 drivers
v0x600001db7c30_0 .net "do_clear", 0 0, L_0x60000046cfc0;  1 drivers
v0x600001db7cc0_0 .net "load_weight", 0 0, L_0x60000046ce00;  1 drivers
v0x600001db7d50_0 .net "weight_in", 7 0, L_0x600001e77b60;  1 drivers
L_0x600001e77a20 .concat [ 2 1 0 0], v0x600001dac000_0, L_0x1500d6d78;
L_0x600001e77ac0 .cmp/eq 3, L_0x600001e77a20, L_0x1500d6dc0;
L_0x600001e77c00 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d6e08;
L_0x600001e77ca0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d6e50;
L_0x600001e77d40 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d6e98;
L_0x600001e77de0 .cmp/eq 32, L_0x600001e77d40, L_0x1500d6ee0;
S_0x14efdcfa0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efdce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013e480 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013e4c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001db6880_0 .net *"_ivl_11", 0 0, L_0x600001e780a0;  1 drivers
v0x600001db6910_0 .net *"_ivl_12", 15 0, L_0x600001e78140;  1 drivers
v0x600001db69a0_0 .net/s *"_ivl_4", 15 0, L_0x600001e77e80;  1 drivers
v0x600001db6a30_0 .net/s *"_ivl_6", 15 0, L_0x600001e77f20;  1 drivers
v0x600001db6ac0_0 .net/s "a_signed", 7 0, v0x600001db6c70_0;  1 drivers
v0x600001db6b50_0 .net "act_in", 7 0, v0x600001db5680_0;  alias, 1 drivers
v0x600001db6be0_0 .var "act_out", 7 0;
v0x600001db6c70_0 .var "act_reg", 7 0;
v0x600001db6d00_0 .net "clear_acc", 0 0, L_0x60000046cfc0;  alias, 1 drivers
v0x600001db6d90_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001db6e20_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001db6eb0_0 .net "load_weight", 0 0, L_0x60000046ce00;  alias, 1 drivers
v0x600001db6f40_0 .net/s "product", 15 0, L_0x600001e78000;  1 drivers
v0x600001db6fd0_0 .net/s "product_ext", 31 0, L_0x600001e781e0;  1 drivers
v0x600001db7060_0 .net "psum_in", 31 0, v0x600001db1b00_0;  alias, 1 drivers
v0x600001db70f0_0 .var "psum_out", 31 0;
v0x600001db7180_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001db7210_0 .net/s "w_signed", 7 0, v0x600001db7330_0;  1 drivers
v0x600001db72a0_0 .net "weight_in", 7 0, L_0x600001e77b60;  alias, 1 drivers
v0x600001db7330_0 .var "weight_reg", 7 0;
L_0x600001e77e80 .extend/s 16, v0x600001db6c70_0;
L_0x600001e77f20 .extend/s 16, v0x600001db7330_0;
L_0x600001e78000 .arith/mult 16, L_0x600001e77e80, L_0x600001e77f20;
L_0x600001e780a0 .part L_0x600001e78000, 15, 1;
LS_0x600001e78140_0_0 .concat [ 1 1 1 1], L_0x600001e780a0, L_0x600001e780a0, L_0x600001e780a0, L_0x600001e780a0;
LS_0x600001e78140_0_4 .concat [ 1 1 1 1], L_0x600001e780a0, L_0x600001e780a0, L_0x600001e780a0, L_0x600001e780a0;
LS_0x600001e78140_0_8 .concat [ 1 1 1 1], L_0x600001e780a0, L_0x600001e780a0, L_0x600001e780a0, L_0x600001e780a0;
LS_0x600001e78140_0_12 .concat [ 1 1 1 1], L_0x600001e780a0, L_0x600001e780a0, L_0x600001e780a0, L_0x600001e780a0;
L_0x600001e78140 .concat [ 4 4 4 4], LS_0x600001e78140_0_0, LS_0x600001e78140_0_4, LS_0x600001e78140_0_8, LS_0x600001e78140_0_12;
L_0x600001e781e0 .concat [ 16 16 0 0], L_0x600001e78000, L_0x600001e78140;
S_0x14efdd110 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14ef93cd0;
 .timescale 0 0;
P_0x600003537bc0 .param/l "col" 1 10 214, +C4<010>;
L_0x60000046d110 .functor AND 1, v0x600001dac090_0, L_0x600001e78320, C4<1>, C4<1>;
L_0x60000046d180 .functor AND 1, L_0x600001e785a0, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x60000046d1f0 .functor OR 1, L_0x600001e78500, L_0x60000046d180, C4<0>, C4<0>;
L_0x60000046d260 .functor AND 1, L_0x1500d7c60, L_0x60000046d1f0, C4<1>, C4<1>;
L_0x60000046d2d0 .functor AND 1, L_0x60000046d260, L_0x600001e786e0, C4<1>, C4<1>;
v0x600001db8990_0 .net *"_ivl_0", 3 0, L_0x600001e78280;  1 drivers
L_0x1500d6fb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001db8a20_0 .net/2u *"_ivl_11", 2 0, L_0x1500d6fb8;  1 drivers
v0x600001db8ab0_0 .net *"_ivl_13", 0 0, L_0x600001e78500;  1 drivers
L_0x1500d7000 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001db8b40_0 .net/2u *"_ivl_15", 2 0, L_0x1500d7000;  1 drivers
v0x600001db8bd0_0 .net *"_ivl_17", 0 0, L_0x600001e785a0;  1 drivers
v0x600001db8c60_0 .net *"_ivl_20", 0 0, L_0x60000046d180;  1 drivers
v0x600001db8cf0_0 .net *"_ivl_22", 0 0, L_0x60000046d1f0;  1 drivers
v0x600001db8d80_0 .net *"_ivl_24", 0 0, L_0x60000046d260;  1 drivers
v0x600001db8e10_0 .net *"_ivl_25", 31 0, L_0x600001e78640;  1 drivers
L_0x1500d7048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001db8ea0_0 .net *"_ivl_28", 15 0, L_0x1500d7048;  1 drivers
L_0x1500d7090 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001db8f30_0 .net/2u *"_ivl_29", 31 0, L_0x1500d7090;  1 drivers
L_0x1500d6f28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001db8fc0_0 .net *"_ivl_3", 1 0, L_0x1500d6f28;  1 drivers
v0x600001db9050_0 .net *"_ivl_31", 0 0, L_0x600001e786e0;  1 drivers
L_0x1500d6f70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001db90e0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d6f70;  1 drivers
v0x600001db9170_0 .net *"_ivl_6", 0 0, L_0x600001e78320;  1 drivers
v0x600001db9200_0 .net "do_clear", 0 0, L_0x60000046d2d0;  1 drivers
v0x600001db9290_0 .net "load_weight", 0 0, L_0x60000046d110;  1 drivers
v0x600001db9320_0 .net "weight_in", 7 0, L_0x600001e783c0;  1 drivers
L_0x600001e78280 .concat [ 2 2 0 0], v0x600001dac000_0, L_0x1500d6f28;
L_0x600001e78320 .cmp/eq 4, L_0x600001e78280, L_0x1500d6f70;
L_0x600001e78500 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d6fb8;
L_0x600001e785a0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d7000;
L_0x600001e78640 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d7048;
L_0x600001e786e0 .cmp/eq 32, L_0x600001e78640, L_0x1500d7090;
S_0x14efddd70 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efdd110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013e280 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013e2c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001db7de0_0 .net *"_ivl_11", 0 0, L_0x600001e78960;  1 drivers
v0x600001db7e70_0 .net *"_ivl_12", 15 0, L_0x600001e78a00;  1 drivers
v0x600001db7f00_0 .net/s *"_ivl_4", 15 0, L_0x600001e78780;  1 drivers
v0x600001db8000_0 .net/s *"_ivl_6", 15 0, L_0x600001e78820;  1 drivers
v0x600001db8090_0 .net/s "a_signed", 7 0, v0x600001db8240_0;  1 drivers
v0x600001db8120_0 .net "act_in", 7 0, v0x600001db6be0_0;  alias, 1 drivers
v0x600001db81b0_0 .var "act_out", 7 0;
v0x600001db8240_0 .var "act_reg", 7 0;
v0x600001db82d0_0 .net "clear_acc", 0 0, L_0x60000046d2d0;  alias, 1 drivers
v0x600001db8360_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001db83f0_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001db8480_0 .net "load_weight", 0 0, L_0x60000046d110;  alias, 1 drivers
v0x600001db8510_0 .net/s "product", 15 0, L_0x600001e788c0;  1 drivers
v0x600001db85a0_0 .net/s "product_ext", 31 0, L_0x600001e78aa0;  1 drivers
v0x600001db8630_0 .net "psum_in", 31 0, v0x600001db3060_0;  alias, 1 drivers
v0x600001db86c0_0 .var "psum_out", 31 0;
v0x600001db8750_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001db87e0_0 .net/s "w_signed", 7 0, v0x600001db8900_0;  1 drivers
v0x600001db8870_0 .net "weight_in", 7 0, L_0x600001e783c0;  alias, 1 drivers
v0x600001db8900_0 .var "weight_reg", 7 0;
L_0x600001e78780 .extend/s 16, v0x600001db8240_0;
L_0x600001e78820 .extend/s 16, v0x600001db8900_0;
L_0x600001e788c0 .arith/mult 16, L_0x600001e78780, L_0x600001e78820;
L_0x600001e78960 .part L_0x600001e788c0, 15, 1;
LS_0x600001e78a00_0_0 .concat [ 1 1 1 1], L_0x600001e78960, L_0x600001e78960, L_0x600001e78960, L_0x600001e78960;
LS_0x600001e78a00_0_4 .concat [ 1 1 1 1], L_0x600001e78960, L_0x600001e78960, L_0x600001e78960, L_0x600001e78960;
LS_0x600001e78a00_0_8 .concat [ 1 1 1 1], L_0x600001e78960, L_0x600001e78960, L_0x600001e78960, L_0x600001e78960;
LS_0x600001e78a00_0_12 .concat [ 1 1 1 1], L_0x600001e78960, L_0x600001e78960, L_0x600001e78960, L_0x600001e78960;
L_0x600001e78a00 .concat [ 4 4 4 4], LS_0x600001e78a00_0_0, LS_0x600001e78a00_0_4, LS_0x600001e78a00_0_8, LS_0x600001e78a00_0_12;
L_0x600001e78aa0 .concat [ 16 16 0 0], L_0x600001e788c0, L_0x600001e78a00;
S_0x14efddee0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14ef93cd0;
 .timescale 0 0;
P_0x600003537cc0 .param/l "col" 1 10 214, +C4<011>;
L_0x60000046d420 .functor AND 1, v0x600001dac090_0, L_0x600001e78be0, C4<1>, C4<1>;
L_0x60000046d490 .functor AND 1, L_0x600001e78dc0, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x60000046d500 .functor OR 1, L_0x600001e78d20, L_0x60000046d490, C4<0>, C4<0>;
L_0x60000046d570 .functor AND 1, L_0x1500d7c60, L_0x60000046d500, C4<1>, C4<1>;
L_0x60000046d5e0 .functor AND 1, L_0x60000046d570, L_0x600001e78f00, C4<1>, C4<1>;
v0x600001db9ef0_0 .net *"_ivl_0", 3 0, L_0x600001e78b40;  1 drivers
L_0x1500d7168 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001db9f80_0 .net/2u *"_ivl_11", 2 0, L_0x1500d7168;  1 drivers
v0x600001dba010_0 .net *"_ivl_13", 0 0, L_0x600001e78d20;  1 drivers
L_0x1500d71b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dba0a0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d71b0;  1 drivers
v0x600001dba130_0 .net *"_ivl_17", 0 0, L_0x600001e78dc0;  1 drivers
v0x600001dba1c0_0 .net *"_ivl_20", 0 0, L_0x60000046d490;  1 drivers
v0x600001dba250_0 .net *"_ivl_22", 0 0, L_0x60000046d500;  1 drivers
v0x600001dba2e0_0 .net *"_ivl_24", 0 0, L_0x60000046d570;  1 drivers
v0x600001dba370_0 .net *"_ivl_25", 31 0, L_0x600001e78e60;  1 drivers
L_0x1500d71f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dba400_0 .net *"_ivl_28", 15 0, L_0x1500d71f8;  1 drivers
L_0x1500d7240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dba490_0 .net/2u *"_ivl_29", 31 0, L_0x1500d7240;  1 drivers
L_0x1500d70d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dba520_0 .net *"_ivl_3", 1 0, L_0x1500d70d8;  1 drivers
v0x600001dba5b0_0 .net *"_ivl_31", 0 0, L_0x600001e78f00;  1 drivers
L_0x1500d7120 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001dba640_0 .net/2u *"_ivl_4", 3 0, L_0x1500d7120;  1 drivers
v0x600001dba6d0_0 .net *"_ivl_6", 0 0, L_0x600001e78be0;  1 drivers
v0x600001dba760_0 .net "do_clear", 0 0, L_0x60000046d5e0;  1 drivers
v0x600001dba7f0_0 .net "load_weight", 0 0, L_0x60000046d420;  1 drivers
v0x600001dba880_0 .net "weight_in", 7 0, L_0x600001e78c80;  1 drivers
L_0x600001e78b40 .concat [ 2 2 0 0], v0x600001dac000_0, L_0x1500d70d8;
L_0x600001e78be0 .cmp/eq 4, L_0x600001e78b40, L_0x1500d7120;
L_0x600001e78d20 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d7168;
L_0x600001e78dc0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d71b0;
L_0x600001e78e60 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d71f8;
L_0x600001e78f00 .cmp/eq 32, L_0x600001e78e60, L_0x1500d7240;
S_0x14efde050 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efddee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013e500 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013e540 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001db93b0_0 .net *"_ivl_11", 0 0, L_0x600001e79180;  1 drivers
v0x600001db9440_0 .net *"_ivl_12", 15 0, L_0x600001e79220;  1 drivers
v0x600001db94d0_0 .net/s *"_ivl_4", 15 0, L_0x600001e78fa0;  1 drivers
v0x600001db9560_0 .net/s *"_ivl_6", 15 0, L_0x600001e79040;  1 drivers
v0x600001db95f0_0 .net/s "a_signed", 7 0, v0x600001db97a0_0;  1 drivers
v0x600001db9680_0 .net "act_in", 7 0, v0x600001db81b0_0;  alias, 1 drivers
v0x600001db9710_0 .var "act_out", 7 0;
v0x600001db97a0_0 .var "act_reg", 7 0;
v0x600001db9830_0 .net "clear_acc", 0 0, L_0x60000046d5e0;  alias, 1 drivers
v0x600001db98c0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001db9950_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001db99e0_0 .net "load_weight", 0 0, L_0x60000046d420;  alias, 1 drivers
v0x600001db9a70_0 .net/s "product", 15 0, L_0x600001e790e0;  1 drivers
v0x600001db9b00_0 .net/s "product_ext", 31 0, L_0x600001e792c0;  1 drivers
v0x600001db9b90_0 .net "psum_in", 31 0, v0x600001db4630_0;  alias, 1 drivers
v0x600001db9c20_0 .var "psum_out", 31 0;
v0x600001db9cb0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001db9d40_0 .net/s "w_signed", 7 0, v0x600001db9e60_0;  1 drivers
v0x600001db9dd0_0 .net "weight_in", 7 0, L_0x600001e78c80;  alias, 1 drivers
v0x600001db9e60_0 .var "weight_reg", 7 0;
L_0x600001e78fa0 .extend/s 16, v0x600001db97a0_0;
L_0x600001e79040 .extend/s 16, v0x600001db9e60_0;
L_0x600001e790e0 .arith/mult 16, L_0x600001e78fa0, L_0x600001e79040;
L_0x600001e79180 .part L_0x600001e790e0, 15, 1;
LS_0x600001e79220_0_0 .concat [ 1 1 1 1], L_0x600001e79180, L_0x600001e79180, L_0x600001e79180, L_0x600001e79180;
LS_0x600001e79220_0_4 .concat [ 1 1 1 1], L_0x600001e79180, L_0x600001e79180, L_0x600001e79180, L_0x600001e79180;
LS_0x600001e79220_0_8 .concat [ 1 1 1 1], L_0x600001e79180, L_0x600001e79180, L_0x600001e79180, L_0x600001e79180;
LS_0x600001e79220_0_12 .concat [ 1 1 1 1], L_0x600001e79180, L_0x600001e79180, L_0x600001e79180, L_0x600001e79180;
L_0x600001e79220 .concat [ 4 4 4 4], LS_0x600001e79220_0_0, LS_0x600001e79220_0_4, LS_0x600001e79220_0_8, LS_0x600001e79220_0_12;
L_0x600001e792c0 .concat [ 16 16 0 0], L_0x600001e790e0, L_0x600001e79220;
S_0x14efde1c0 .scope generate, "pe_row[3]" "pe_row[3]" 10 213, 10 213 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003537dc0 .param/l "row" 1 10 213, +C4<011>;
S_0x14efdf3c0 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14efde1c0;
 .timescale 0 0;
P_0x600003537e40 .param/l "col" 1 10 214, +C4<00>;
L_0x60000046d730 .functor AND 1, v0x600001dac090_0, L_0x600001e79400, C4<1>, C4<1>;
L_0x60000046d7a0 .functor AND 1, L_0x600001e79540, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x60000046d810 .functor OR 1, L_0x600001e78460, L_0x60000046d7a0, C4<0>, C4<0>;
L_0x60000046d880 .functor AND 1, L_0x1500d7c60, L_0x60000046d810, C4<1>, C4<1>;
L_0x60000046d8f0 .functor AND 1, L_0x60000046d880, L_0x600001e79680, C4<1>, C4<1>;
v0x600001dbb450_0 .net *"_ivl_0", 2 0, L_0x600001e79360;  1 drivers
L_0x1500d7318 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dbb4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d7318;  1 drivers
v0x600001dbb570_0 .net *"_ivl_13", 0 0, L_0x600001e78460;  1 drivers
L_0x1500d7360 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dbb600_0 .net/2u *"_ivl_15", 2 0, L_0x1500d7360;  1 drivers
v0x600001dbb690_0 .net *"_ivl_17", 0 0, L_0x600001e79540;  1 drivers
v0x600001dbb720_0 .net *"_ivl_20", 0 0, L_0x60000046d7a0;  1 drivers
v0x600001dbb7b0_0 .net *"_ivl_22", 0 0, L_0x60000046d810;  1 drivers
v0x600001dbb840_0 .net *"_ivl_24", 0 0, L_0x60000046d880;  1 drivers
v0x600001dbb8d0_0 .net *"_ivl_25", 31 0, L_0x600001e795e0;  1 drivers
L_0x1500d73a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dbb960_0 .net *"_ivl_28", 15 0, L_0x1500d73a8;  1 drivers
L_0x1500d73f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dbb9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d73f0;  1 drivers
L_0x1500d7288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001dbba80_0 .net *"_ivl_3", 0 0, L_0x1500d7288;  1 drivers
v0x600001dbbb10_0 .net *"_ivl_31", 0 0, L_0x600001e79680;  1 drivers
L_0x1500d72d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dbbba0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d72d0;  1 drivers
v0x600001dbbc30_0 .net *"_ivl_6", 0 0, L_0x600001e79400;  1 drivers
v0x600001dbbcc0_0 .net "do_clear", 0 0, L_0x60000046d8f0;  1 drivers
v0x600001dbbd50_0 .net "load_weight", 0 0, L_0x60000046d730;  1 drivers
v0x600001dbbde0_0 .net "weight_in", 7 0, L_0x600001e794a0;  1 drivers
L_0x600001e79360 .concat [ 2 1 0 0], v0x600001dac000_0, L_0x1500d7288;
L_0x600001e79400 .cmp/eq 3, L_0x600001e79360, L_0x1500d72d0;
L_0x600001e78460 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d7318;
L_0x600001e79540 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d7360;
L_0x600001e795e0 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d73a8;
L_0x600001e79680 .cmp/eq 32, L_0x600001e795e0, L_0x1500d73f0;
S_0x14efdf530 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efdf3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013e580 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013e5c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dba910_0 .net *"_ivl_11", 0 0, L_0x600001e79900;  1 drivers
v0x600001dba9a0_0 .net *"_ivl_12", 15 0, L_0x600001e799a0;  1 drivers
v0x600001dbaa30_0 .net/s *"_ivl_4", 15 0, L_0x600001e79720;  1 drivers
v0x600001dbaac0_0 .net/s *"_ivl_6", 15 0, L_0x600001e797c0;  1 drivers
v0x600001dbab50_0 .net/s "a_signed", 7 0, v0x600001dbad00_0;  1 drivers
v0x600001dbabe0_0 .net "act_in", 7 0, L_0x60000047a290;  alias, 1 drivers
v0x600001dbac70_0 .var "act_out", 7 0;
v0x600001dbad00_0 .var "act_reg", 7 0;
v0x600001dbad90_0 .net "clear_acc", 0 0, L_0x60000046d8f0;  alias, 1 drivers
v0x600001dbae20_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dbaeb0_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001dbaf40_0 .net "load_weight", 0 0, L_0x60000046d730;  alias, 1 drivers
v0x600001dbafd0_0 .net/s "product", 15 0, L_0x600001e79860;  1 drivers
v0x600001dbb060_0 .net/s "product_ext", 31 0, L_0x600001e79a40;  1 drivers
v0x600001dbb0f0_0 .net "psum_in", 31 0, v0x600001db5b90_0;  alias, 1 drivers
v0x600001dbb180_0 .var "psum_out", 31 0;
v0x600001dbb210_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dbb2a0_0 .net/s "w_signed", 7 0, v0x600001dbb3c0_0;  1 drivers
v0x600001dbb330_0 .net "weight_in", 7 0, L_0x600001e794a0;  alias, 1 drivers
v0x600001dbb3c0_0 .var "weight_reg", 7 0;
L_0x600001e79720 .extend/s 16, v0x600001dbad00_0;
L_0x600001e797c0 .extend/s 16, v0x600001dbb3c0_0;
L_0x600001e79860 .arith/mult 16, L_0x600001e79720, L_0x600001e797c0;
L_0x600001e79900 .part L_0x600001e79860, 15, 1;
LS_0x600001e799a0_0_0 .concat [ 1 1 1 1], L_0x600001e79900, L_0x600001e79900, L_0x600001e79900, L_0x600001e79900;
LS_0x600001e799a0_0_4 .concat [ 1 1 1 1], L_0x600001e79900, L_0x600001e79900, L_0x600001e79900, L_0x600001e79900;
LS_0x600001e799a0_0_8 .concat [ 1 1 1 1], L_0x600001e79900, L_0x600001e79900, L_0x600001e79900, L_0x600001e79900;
LS_0x600001e799a0_0_12 .concat [ 1 1 1 1], L_0x600001e79900, L_0x600001e79900, L_0x600001e79900, L_0x600001e79900;
L_0x600001e799a0 .concat [ 4 4 4 4], LS_0x600001e799a0_0_0, LS_0x600001e799a0_0_4, LS_0x600001e799a0_0_8, LS_0x600001e799a0_0_12;
L_0x600001e79a40 .concat [ 16 16 0 0], L_0x600001e79860, L_0x600001e799a0;
S_0x14efdf6a0 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14efde1c0;
 .timescale 0 0;
P_0x600003537f40 .param/l "col" 1 10 214, +C4<01>;
L_0x60000046da40 .functor AND 1, v0x600001dac090_0, L_0x600001e79b80, C4<1>, C4<1>;
L_0x60000046dab0 .functor AND 1, L_0x600001e79d60, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x60000046db20 .functor OR 1, L_0x600001e79cc0, L_0x60000046dab0, C4<0>, C4<0>;
L_0x60000046db90 .functor AND 1, L_0x1500d7c60, L_0x60000046db20, C4<1>, C4<1>;
L_0x60000046dc00 .functor AND 1, L_0x60000046db90, L_0x600001e79ea0, C4<1>, C4<1>;
v0x600001dbca20_0 .net *"_ivl_0", 2 0, L_0x600001e79ae0;  1 drivers
L_0x1500d74c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dbcab0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d74c8;  1 drivers
v0x600001dbcb40_0 .net *"_ivl_13", 0 0, L_0x600001e79cc0;  1 drivers
L_0x1500d7510 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dbcbd0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d7510;  1 drivers
v0x600001dbcc60_0 .net *"_ivl_17", 0 0, L_0x600001e79d60;  1 drivers
v0x600001dbccf0_0 .net *"_ivl_20", 0 0, L_0x60000046dab0;  1 drivers
v0x600001dbcd80_0 .net *"_ivl_22", 0 0, L_0x60000046db20;  1 drivers
v0x600001dbce10_0 .net *"_ivl_24", 0 0, L_0x60000046db90;  1 drivers
v0x600001dbcea0_0 .net *"_ivl_25", 31 0, L_0x600001e79e00;  1 drivers
L_0x1500d7558 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dbcf30_0 .net *"_ivl_28", 15 0, L_0x1500d7558;  1 drivers
L_0x1500d75a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dbcfc0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d75a0;  1 drivers
L_0x1500d7438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001dbd050_0 .net *"_ivl_3", 0 0, L_0x1500d7438;  1 drivers
v0x600001dbd0e0_0 .net *"_ivl_31", 0 0, L_0x600001e79ea0;  1 drivers
L_0x1500d7480 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001dbd170_0 .net/2u *"_ivl_4", 2 0, L_0x1500d7480;  1 drivers
v0x600001dbd200_0 .net *"_ivl_6", 0 0, L_0x600001e79b80;  1 drivers
v0x600001dbd290_0 .net "do_clear", 0 0, L_0x60000046dc00;  1 drivers
v0x600001dbd320_0 .net "load_weight", 0 0, L_0x60000046da40;  1 drivers
v0x600001dbd3b0_0 .net "weight_in", 7 0, L_0x600001e79c20;  1 drivers
L_0x600001e79ae0 .concat [ 2 1 0 0], v0x600001dac000_0, L_0x1500d7438;
L_0x600001e79b80 .cmp/eq 3, L_0x600001e79ae0, L_0x1500d7480;
L_0x600001e79cc0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d74c8;
L_0x600001e79d60 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d7510;
L_0x600001e79e00 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d7558;
L_0x600001e79ea0 .cmp/eq 32, L_0x600001e79e00, L_0x1500d75a0;
S_0x14efdf810 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efdf6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013e600 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013e640 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dbbe70_0 .net *"_ivl_11", 0 0, L_0x600001e7a120;  1 drivers
v0x600001dbbf00_0 .net *"_ivl_12", 15 0, L_0x600001e7a1c0;  1 drivers
v0x600001dbc000_0 .net/s *"_ivl_4", 15 0, L_0x600001e79f40;  1 drivers
v0x600001dbc090_0 .net/s *"_ivl_6", 15 0, L_0x600001e79fe0;  1 drivers
v0x600001dbc120_0 .net/s "a_signed", 7 0, v0x600001dbc2d0_0;  1 drivers
v0x600001dbc1b0_0 .net "act_in", 7 0, v0x600001dbac70_0;  alias, 1 drivers
v0x600001dbc240_0 .var "act_out", 7 0;
v0x600001dbc2d0_0 .var "act_reg", 7 0;
v0x600001dbc360_0 .net "clear_acc", 0 0, L_0x60000046dc00;  alias, 1 drivers
v0x600001dbc3f0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dbc480_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001dbc510_0 .net "load_weight", 0 0, L_0x60000046da40;  alias, 1 drivers
v0x600001dbc5a0_0 .net/s "product", 15 0, L_0x600001e7a080;  1 drivers
v0x600001dbc630_0 .net/s "product_ext", 31 0, L_0x600001e7a260;  1 drivers
v0x600001dbc6c0_0 .net "psum_in", 31 0, v0x600001db70f0_0;  alias, 1 drivers
v0x600001dbc750_0 .var "psum_out", 31 0;
v0x600001dbc7e0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dbc870_0 .net/s "w_signed", 7 0, v0x600001dbc990_0;  1 drivers
v0x600001dbc900_0 .net "weight_in", 7 0, L_0x600001e79c20;  alias, 1 drivers
v0x600001dbc990_0 .var "weight_reg", 7 0;
L_0x600001e79f40 .extend/s 16, v0x600001dbc2d0_0;
L_0x600001e79fe0 .extend/s 16, v0x600001dbc990_0;
L_0x600001e7a080 .arith/mult 16, L_0x600001e79f40, L_0x600001e79fe0;
L_0x600001e7a120 .part L_0x600001e7a080, 15, 1;
LS_0x600001e7a1c0_0_0 .concat [ 1 1 1 1], L_0x600001e7a120, L_0x600001e7a120, L_0x600001e7a120, L_0x600001e7a120;
LS_0x600001e7a1c0_0_4 .concat [ 1 1 1 1], L_0x600001e7a120, L_0x600001e7a120, L_0x600001e7a120, L_0x600001e7a120;
LS_0x600001e7a1c0_0_8 .concat [ 1 1 1 1], L_0x600001e7a120, L_0x600001e7a120, L_0x600001e7a120, L_0x600001e7a120;
LS_0x600001e7a1c0_0_12 .concat [ 1 1 1 1], L_0x600001e7a120, L_0x600001e7a120, L_0x600001e7a120, L_0x600001e7a120;
L_0x600001e7a1c0 .concat [ 4 4 4 4], LS_0x600001e7a1c0_0_0, LS_0x600001e7a1c0_0_4, LS_0x600001e7a1c0_0_8, LS_0x600001e7a1c0_0_12;
L_0x600001e7a260 .concat [ 16 16 0 0], L_0x600001e7a080, L_0x600001e7a1c0;
S_0x14efdf980 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14efde1c0;
 .timescale 0 0;
P_0x600003538000 .param/l "col" 1 10 214, +C4<010>;
L_0x60000046dd50 .functor AND 1, v0x600001dac090_0, L_0x600001e7a3a0, C4<1>, C4<1>;
L_0x60000046ddc0 .functor AND 1, L_0x600001e7a580, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x60000046de30 .functor OR 1, L_0x600001e7a4e0, L_0x60000046ddc0, C4<0>, C4<0>;
L_0x60000046dea0 .functor AND 1, L_0x1500d7c60, L_0x60000046de30, C4<1>, C4<1>;
L_0x60000046df10 .functor AND 1, L_0x60000046dea0, L_0x600001e7a6c0, C4<1>, C4<1>;
v0x600001dbdf80_0 .net *"_ivl_0", 3 0, L_0x600001e7a300;  1 drivers
L_0x1500d7678 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dbe010_0 .net/2u *"_ivl_11", 2 0, L_0x1500d7678;  1 drivers
v0x600001dbe0a0_0 .net *"_ivl_13", 0 0, L_0x600001e7a4e0;  1 drivers
L_0x1500d76c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dbe130_0 .net/2u *"_ivl_15", 2 0, L_0x1500d76c0;  1 drivers
v0x600001dbe1c0_0 .net *"_ivl_17", 0 0, L_0x600001e7a580;  1 drivers
v0x600001dbe250_0 .net *"_ivl_20", 0 0, L_0x60000046ddc0;  1 drivers
v0x600001dbe2e0_0 .net *"_ivl_22", 0 0, L_0x60000046de30;  1 drivers
v0x600001dbe370_0 .net *"_ivl_24", 0 0, L_0x60000046dea0;  1 drivers
v0x600001dbe400_0 .net *"_ivl_25", 31 0, L_0x600001e7a620;  1 drivers
L_0x1500d7708 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dbe490_0 .net *"_ivl_28", 15 0, L_0x1500d7708;  1 drivers
L_0x1500d7750 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dbe520_0 .net/2u *"_ivl_29", 31 0, L_0x1500d7750;  1 drivers
L_0x1500d75e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dbe5b0_0 .net *"_ivl_3", 1 0, L_0x1500d75e8;  1 drivers
v0x600001dbe640_0 .net *"_ivl_31", 0 0, L_0x600001e7a6c0;  1 drivers
L_0x1500d7630 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001dbe6d0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d7630;  1 drivers
v0x600001dbe760_0 .net *"_ivl_6", 0 0, L_0x600001e7a3a0;  1 drivers
v0x600001dbe7f0_0 .net "do_clear", 0 0, L_0x60000046df10;  1 drivers
v0x600001dbe880_0 .net "load_weight", 0 0, L_0x60000046dd50;  1 drivers
v0x600001dbe910_0 .net "weight_in", 7 0, L_0x600001e7a440;  1 drivers
L_0x600001e7a300 .concat [ 2 2 0 0], v0x600001dac000_0, L_0x1500d75e8;
L_0x600001e7a3a0 .cmp/eq 4, L_0x600001e7a300, L_0x1500d7630;
L_0x600001e7a4e0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d7678;
L_0x600001e7a580 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d76c0;
L_0x600001e7a620 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d7708;
L_0x600001e7a6c0 .cmp/eq 32, L_0x600001e7a620, L_0x1500d7750;
S_0x14efdfaf0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efdf980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013e680 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013e6c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dbd440_0 .net *"_ivl_11", 0 0, L_0x600001e7a940;  1 drivers
v0x600001dbd4d0_0 .net *"_ivl_12", 15 0, L_0x600001e7a9e0;  1 drivers
v0x600001dbd560_0 .net/s *"_ivl_4", 15 0, L_0x600001e7a760;  1 drivers
v0x600001dbd5f0_0 .net/s *"_ivl_6", 15 0, L_0x600001e7a800;  1 drivers
v0x600001dbd680_0 .net/s "a_signed", 7 0, v0x600001dbd830_0;  1 drivers
v0x600001dbd710_0 .net "act_in", 7 0, v0x600001dbc240_0;  alias, 1 drivers
v0x600001dbd7a0_0 .var "act_out", 7 0;
v0x600001dbd830_0 .var "act_reg", 7 0;
v0x600001dbd8c0_0 .net "clear_acc", 0 0, L_0x60000046df10;  alias, 1 drivers
v0x600001dbd950_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dbd9e0_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001dbda70_0 .net "load_weight", 0 0, L_0x60000046dd50;  alias, 1 drivers
v0x600001dbdb00_0 .net/s "product", 15 0, L_0x600001e7a8a0;  1 drivers
v0x600001dbdb90_0 .net/s "product_ext", 31 0, L_0x600001e7aa80;  1 drivers
v0x600001dbdc20_0 .net "psum_in", 31 0, v0x600001db86c0_0;  alias, 1 drivers
v0x600001dbdcb0_0 .var "psum_out", 31 0;
v0x600001dbdd40_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dbddd0_0 .net/s "w_signed", 7 0, v0x600001dbdef0_0;  1 drivers
v0x600001dbde60_0 .net "weight_in", 7 0, L_0x600001e7a440;  alias, 1 drivers
v0x600001dbdef0_0 .var "weight_reg", 7 0;
L_0x600001e7a760 .extend/s 16, v0x600001dbd830_0;
L_0x600001e7a800 .extend/s 16, v0x600001dbdef0_0;
L_0x600001e7a8a0 .arith/mult 16, L_0x600001e7a760, L_0x600001e7a800;
L_0x600001e7a940 .part L_0x600001e7a8a0, 15, 1;
LS_0x600001e7a9e0_0_0 .concat [ 1 1 1 1], L_0x600001e7a940, L_0x600001e7a940, L_0x600001e7a940, L_0x600001e7a940;
LS_0x600001e7a9e0_0_4 .concat [ 1 1 1 1], L_0x600001e7a940, L_0x600001e7a940, L_0x600001e7a940, L_0x600001e7a940;
LS_0x600001e7a9e0_0_8 .concat [ 1 1 1 1], L_0x600001e7a940, L_0x600001e7a940, L_0x600001e7a940, L_0x600001e7a940;
LS_0x600001e7a9e0_0_12 .concat [ 1 1 1 1], L_0x600001e7a940, L_0x600001e7a940, L_0x600001e7a940, L_0x600001e7a940;
L_0x600001e7a9e0 .concat [ 4 4 4 4], LS_0x600001e7a9e0_0_0, LS_0x600001e7a9e0_0_4, LS_0x600001e7a9e0_0_8, LS_0x600001e7a9e0_0_12;
L_0x600001e7aa80 .concat [ 16 16 0 0], L_0x600001e7a8a0, L_0x600001e7a9e0;
S_0x14efdfc60 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14efde1c0;
 .timescale 0 0;
P_0x600003538100 .param/l "col" 1 10 214, +C4<011>;
L_0x60000046e060 .functor AND 1, v0x600001dac090_0, L_0x600001e7abc0, C4<1>, C4<1>;
L_0x60000046e0d0 .functor AND 1, L_0x600001e7ada0, v0x600001daaac0_0, C4<1>, C4<1>;
L_0x60000046e140 .functor OR 1, L_0x600001e7ad00, L_0x60000046e0d0, C4<0>, C4<0>;
L_0x60000046e1b0 .functor AND 1, L_0x1500d7c60, L_0x60000046e140, C4<1>, C4<1>;
L_0x60000046e220 .functor AND 1, L_0x60000046e1b0, L_0x600001e7aee0, C4<1>, C4<1>;
v0x600001dbf4e0_0 .net *"_ivl_0", 3 0, L_0x600001e7ab20;  1 drivers
L_0x1500d7828 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001dbf570_0 .net/2u *"_ivl_11", 2 0, L_0x1500d7828;  1 drivers
v0x600001dbf600_0 .net *"_ivl_13", 0 0, L_0x600001e7ad00;  1 drivers
L_0x1500d7870 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001dbf690_0 .net/2u *"_ivl_15", 2 0, L_0x1500d7870;  1 drivers
v0x600001dbf720_0 .net *"_ivl_17", 0 0, L_0x600001e7ada0;  1 drivers
v0x600001dbf7b0_0 .net *"_ivl_20", 0 0, L_0x60000046e0d0;  1 drivers
v0x600001dbf840_0 .net *"_ivl_22", 0 0, L_0x60000046e140;  1 drivers
v0x600001dbf8d0_0 .net *"_ivl_24", 0 0, L_0x60000046e1b0;  1 drivers
v0x600001dbf960_0 .net *"_ivl_25", 31 0, L_0x600001e7ae40;  1 drivers
L_0x1500d78b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dbf9f0_0 .net *"_ivl_28", 15 0, L_0x1500d78b8;  1 drivers
L_0x1500d7900 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dbfa80_0 .net/2u *"_ivl_29", 31 0, L_0x1500d7900;  1 drivers
L_0x1500d7798 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001dbfb10_0 .net *"_ivl_3", 1 0, L_0x1500d7798;  1 drivers
v0x600001dbfba0_0 .net *"_ivl_31", 0 0, L_0x600001e7aee0;  1 drivers
L_0x1500d77e0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001dbfc30_0 .net/2u *"_ivl_4", 3 0, L_0x1500d77e0;  1 drivers
v0x600001dbfcc0_0 .net *"_ivl_6", 0 0, L_0x600001e7abc0;  1 drivers
v0x600001dbfd50_0 .net "do_clear", 0 0, L_0x60000046e220;  1 drivers
v0x600001dbfde0_0 .net "load_weight", 0 0, L_0x60000046e060;  1 drivers
v0x600001dbfe70_0 .net "weight_in", 7 0, L_0x600001e7ac60;  1 drivers
L_0x600001e7ab20 .concat [ 2 2 0 0], v0x600001dac000_0, L_0x1500d7798;
L_0x600001e7abc0 .cmp/eq 4, L_0x600001e7ab20, L_0x1500d77e0;
L_0x600001e7ad00 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d7828;
L_0x600001e7ada0 .cmp/eq 3, v0x600001da1dd0_0, L_0x1500d7870;
L_0x600001e7ae40 .concat [ 16 16 0 0], v0x600001da14d0_0, L_0x1500d78b8;
L_0x600001e7aee0 .cmp/eq 32, L_0x600001e7ae40, L_0x1500d7900;
S_0x14efdfdd0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efdfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013e700 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013e740 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001dbe9a0_0 .net *"_ivl_11", 0 0, L_0x600001e7b160;  1 drivers
v0x600001dbea30_0 .net *"_ivl_12", 15 0, L_0x600001e7b200;  1 drivers
v0x600001dbeac0_0 .net/s *"_ivl_4", 15 0, L_0x600001e7af80;  1 drivers
v0x600001dbeb50_0 .net/s *"_ivl_6", 15 0, L_0x600001e7b020;  1 drivers
v0x600001dbebe0_0 .net/s "a_signed", 7 0, v0x600001dbed90_0;  1 drivers
v0x600001dbec70_0 .net "act_in", 7 0, v0x600001dbd7a0_0;  alias, 1 drivers
v0x600001dbed00_0 .var "act_out", 7 0;
v0x600001dbed90_0 .var "act_reg", 7 0;
v0x600001dbee20_0 .net "clear_acc", 0 0, L_0x60000046e220;  alias, 1 drivers
v0x600001dbeeb0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dbef40_0 .net "enable", 0 0, L_0x60000046ea00;  alias, 1 drivers
v0x600001dbefd0_0 .net "load_weight", 0 0, L_0x60000046e060;  alias, 1 drivers
v0x600001dbf060_0 .net/s "product", 15 0, L_0x600001e7b0c0;  1 drivers
v0x600001dbf0f0_0 .net/s "product_ext", 31 0, L_0x600001e7b2a0;  1 drivers
v0x600001dbf180_0 .net "psum_in", 31 0, v0x600001db9c20_0;  alias, 1 drivers
v0x600001dbf210_0 .var "psum_out", 31 0;
v0x600001dbf2a0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dbf330_0 .net/s "w_signed", 7 0, v0x600001dbf450_0;  1 drivers
v0x600001dbf3c0_0 .net "weight_in", 7 0, L_0x600001e7ac60;  alias, 1 drivers
v0x600001dbf450_0 .var "weight_reg", 7 0;
L_0x600001e7af80 .extend/s 16, v0x600001dbed90_0;
L_0x600001e7b020 .extend/s 16, v0x600001dbf450_0;
L_0x600001e7b0c0 .arith/mult 16, L_0x600001e7af80, L_0x600001e7b020;
L_0x600001e7b160 .part L_0x600001e7b0c0, 15, 1;
LS_0x600001e7b200_0_0 .concat [ 1 1 1 1], L_0x600001e7b160, L_0x600001e7b160, L_0x600001e7b160, L_0x600001e7b160;
LS_0x600001e7b200_0_4 .concat [ 1 1 1 1], L_0x600001e7b160, L_0x600001e7b160, L_0x600001e7b160, L_0x600001e7b160;
LS_0x600001e7b200_0_8 .concat [ 1 1 1 1], L_0x600001e7b160, L_0x600001e7b160, L_0x600001e7b160, L_0x600001e7b160;
LS_0x600001e7b200_0_12 .concat [ 1 1 1 1], L_0x600001e7b160, L_0x600001e7b160, L_0x600001e7b160, L_0x600001e7b160;
L_0x600001e7b200 .concat [ 4 4 4 4], LS_0x600001e7b200_0_0, LS_0x600001e7b200_0_4, LS_0x600001e7b200_0_8, LS_0x600001e7b200_0_12;
L_0x600001e7b2a0 .concat [ 16 16 0 0], L_0x600001e7b0c0, L_0x600001e7b200;
S_0x14efdff40 .scope generate, "wire_col0[0]" "wire_col0[0]" 10 198, 10 198 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003538200 .param/l "row" 1 10 198, +C4<00>;
L_0x60000047afb0 .functor BUFZ 8, v0x600001d89cb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14efe00b0 .scope generate, "wire_col0[1]" "wire_col0[1]" 10 198, 10 198 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003538280 .param/l "row" 1 10 198, +C4<01>;
L_0x60000047ab50 .functor BUFZ 8, v0x600001d89f80_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14effee50 .scope generate, "wire_col0[2]" "wire_col0[2]" 10 198, 10 198 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003538300 .param/l "row" 1 10 198, +C4<010>;
L_0x60000047a6f0 .functor BUFZ 8, v0x600001d8a250_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14effefc0 .scope generate, "wire_col0[3]" "wire_col0[3]" 10 198, 10 198 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003538380 .param/l "row" 1 10 198, +C4<011>;
L_0x60000047a290 .functor BUFZ 8, v0x600001d8a520_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14efff130 .scope generate, "wire_output[0]" "wire_output[0]" 10 279, 10 279 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003538400 .param/l "col" 1 10 279, +C4<00>;
L_0x60000046e6f0 .functor BUFZ 32, v0x600001d89950_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001dbff00_0 .net *"_ivl_2", 31 0, L_0x60000046e6f0;  1 drivers
S_0x14effc800 .scope generate, "wire_output[1]" "wire_output[1]" 10 279, 10 279 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003538480 .param/l "col" 1 10 279, +C4<01>;
L_0x60000046e760 .functor BUFZ 32, v0x600001d89a70_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001da0000_0 .net *"_ivl_2", 31 0, L_0x60000046e760;  1 drivers
S_0x14effc970 .scope generate, "wire_output[2]" "wire_output[2]" 10 279, 10 279 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003538500 .param/l "col" 1 10 279, +C4<010>;
L_0x60000046e7d0 .functor BUFZ 32, v0x600001d89b90_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001da0090_0 .net *"_ivl_2", 31 0, L_0x60000046e7d0;  1 drivers
S_0x14effcae0 .scope generate, "wire_output[3]" "wire_output[3]" 10 279, 10 279 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003538580 .param/l "col" 1 10 279, +C4<011>;
L_0x60000046e840 .functor BUFZ 32, L_0x60000046e680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001da0120_0 .net *"_ivl_2", 31 0, L_0x60000046e840;  1 drivers
S_0x14effa1b0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 10 206, 10 206 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003538600 .param/l "col" 1 10 206, +C4<00>;
S_0x14effa320 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 10 206, 10 206 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003538680 .param/l "col" 1 10 206, +C4<01>;
S_0x14effa490 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 10 206, 10 206 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003538700 .param/l "col" 1 10 206, +C4<010>;
S_0x14eff7b60 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 10 206, 10 206 0, S_0x14efd6c80;
 .timescale 0 0;
P_0x600003538780 .param/l "col" 1 10 206, +C4<011>;
S_0x14eff7ed0 .scope module, "sram_inst" "sram_subsystem" 7 480, 12 11 0, S_0x14ef4d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14eff5710 .param/l "ADDR_WIDTH" 0 12 15, +C4<00000000000000000000000000010100>;
P_0x14eff5750 .param/l "BANK_BITS" 1 12 69, +C4<00000000000000000000000000000010>;
P_0x14eff5790 .param/l "BANK_DEPTH" 0 12 13, +C4<00000000000000000000000100000000>;
P_0x14eff57d0 .param/l "DATA_WIDTH" 0 12 14, +C4<00000000000000000000000100000000>;
P_0x14eff5810 .param/l "NUM_BANKS" 0 12 12, +C4<00000000000000000000000000000100>;
P_0x14eff5850 .param/l "WORD_BITS" 1 12 70, +C4<00000000000000000000000000001000>;
L_0x60000046f800 .functor BUFZ 256, v0x600001da4870_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000046f870 .functor BUFZ 256, v0x600001da53b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000046f8e0 .functor BUFZ 256, v0x600001da41b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600001da3720_0 .var/i "b", 31 0;
v0x600001da37b0 .array "bank_addr", 3 0, 7 0;
v0x600001da3840_0 .net "bank_dma", 1 0, L_0x600001e7eee0;  1 drivers
v0x600001da38d0_0 .var "bank_dma_d", 1 0;
v0x600001da3960_0 .net "bank_mxu_a", 1 0, L_0x600001e7ed00;  1 drivers
v0x600001da39f0_0 .var "bank_mxu_a_d", 1 0;
v0x600001da3a80_0 .net "bank_mxu_o", 1 0, L_0x600001e7eda0;  1 drivers
v0x600001da3b10_0 .net "bank_mxu_w", 1 0, L_0x600001e7ec60;  1 drivers
v0x600001da3ba0_0 .var "bank_mxu_w_d", 1 0;
v0x600001da3c30 .array "bank_rdata", 3 0;
v0x600001da3c30_0 .net v0x600001da3c30 0, 255 0, v0x600001da2370_0; 1 drivers
v0x600001da3c30_1 .net v0x600001da3c30 1, 255 0, v0x600001da2880_0; 1 drivers
v0x600001da3c30_2 .net v0x600001da3c30 2, 255 0, v0x600001da2d90_0; 1 drivers
v0x600001da3c30_3 .net v0x600001da3c30 3, 255 0, v0x600001da32a0_0; 1 drivers
v0x600001da3cc0_0 .var "bank_re", 3 0;
v0x600001da3d50_0 .net "bank_vpu", 1 0, L_0x600001e7ee40;  1 drivers
v0x600001da3de0_0 .var "bank_vpu_d", 1 0;
v0x600001da3e70 .array "bank_wdata", 3 0, 255 0;
v0x600001da3f00_0 .var "bank_we", 3 0;
v0x600001da4000_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001da4090_0 .net "dma_addr", 19 0, v0x600001d86250_0;  alias, 1 drivers
v0x600001da4120_0 .net "dma_rdata", 255 0, L_0x60000046f8e0;  alias, 1 drivers
v0x600001da41b0_0 .var "dma_rdata_reg", 255 0;
v0x600001da4240_0 .net "dma_re", 0 0, L_0x60000046f2c0;  alias, 1 drivers
v0x600001da42d0_0 .net "dma_ready", 0 0, L_0x600001e7f520;  alias, 1 drivers
v0x600001da4360_0 .net "dma_wdata", 255 0, L_0x60000046f1e0;  alias, 1 drivers
v0x600001da43f0_0 .net "dma_we", 0 0, L_0x60000046f250;  alias, 1 drivers
v0x600001da4480_0 .var "grant_dma", 3 0;
v0x600001da4510_0 .var "grant_mxu_a", 3 0;
v0x600001da45a0_0 .var "grant_mxu_o", 3 0;
v0x600001da4630_0 .var "grant_mxu_w", 3 0;
v0x600001da46c0_0 .var "grant_vpu", 3 0;
v0x600001da4750_0 .net "mxu_a_addr", 19 0, L_0x600001e7c0a0;  alias, 1 drivers
v0x600001da47e0_0 .net "mxu_a_rdata", 255 0, L_0x60000046f800;  alias, 1 drivers
v0x600001da4870_0 .var "mxu_a_rdata_reg", 255 0;
v0x600001da4900_0 .net "mxu_a_re", 0 0, L_0x600001e7c140;  alias, 1 drivers
v0x600001da4990_0 .net "mxu_a_ready", 0 0, L_0x600001e7f3e0;  alias, 1 drivers
v0x600001da4a20_0 .net "mxu_o_addr", 19 0, L_0x600001e7c320;  alias, 1 drivers
v0x600001da4ab0_0 .net "mxu_o_ready", 0 0, L_0x600001e7f480;  alias, 1 drivers
v0x600001da4b40_0 .net "mxu_o_wdata", 255 0, L_0x600001e7c500;  alias, 1 drivers
v0x600001da4bd0_0 .net "mxu_o_we", 0 0, L_0x60000046eca0;  alias, 1 drivers
v0x600001da4c60_0 .net "mxu_w_addr", 19 0, L_0x600001e7bde0;  alias, 1 drivers
v0x600001da4cf0_0 .net "mxu_w_rdata", 255 0, v0x600001da4d80_0;  alias, 1 drivers
v0x600001da4d80_0 .var "mxu_w_rdata_reg", 255 0;
v0x600001da4e10_0 .net "mxu_w_re", 0 0, L_0x600001e7be80;  alias, 1 drivers
v0x600001da4ea0_0 .net "mxu_w_ready", 0 0, L_0x600001e7f2a0;  alias, 1 drivers
v0x600001da4f30_0 .var "req_dma", 3 0;
v0x600001da4fc0_0 .var "req_mxu_a", 3 0;
v0x600001da5050_0 .var "req_mxu_o", 3 0;
v0x600001da50e0_0 .var "req_mxu_w", 3 0;
v0x600001da5170_0 .var "req_vpu", 3 0;
v0x600001da5200_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001da5290_0 .net "vpu_addr", 19 0, v0x600001da6b50_0;  alias, 1 drivers
v0x600001da5320_0 .net "vpu_rdata", 255 0, L_0x60000046f870;  alias, 1 drivers
v0x600001da53b0_0 .var "vpu_rdata_reg", 255 0;
v0x600001da5440_0 .net "vpu_re", 0 0, L_0x60000046f090;  alias, 1 drivers
v0x600001da54d0_0 .net "vpu_ready", 0 0, L_0x600001e7f340;  alias, 1 drivers
v0x600001da5560_0 .net "vpu_wdata", 255 0, L_0x60000046efb0;  alias, 1 drivers
v0x600001da55f0_0 .net "vpu_we", 0 0, L_0x60000046f020;  alias, 1 drivers
v0x600001da5680_0 .net "word_dma", 7 0, L_0x600001e7f200;  1 drivers
v0x600001da5710_0 .net "word_mxu_a", 7 0, L_0x600001e7f020;  1 drivers
v0x600001da57a0_0 .net "word_mxu_o", 7 0, L_0x600001e7f0c0;  1 drivers
v0x600001da5830_0 .net "word_mxu_w", 7 0, L_0x600001e7ef80;  1 drivers
v0x600001da58c0_0 .net "word_vpu", 7 0, L_0x600001e7f160;  1 drivers
E_0x600003538f80/0 .event anyedge, v0x600001da3ba0_0, v0x600001da2370_0, v0x600001da2880_0, v0x600001da2d90_0;
E_0x600003538f80/1 .event anyedge, v0x600001da32a0_0, v0x600001da39f0_0, v0x600001da3de0_0, v0x600001da38d0_0;
E_0x600003538f80 .event/or E_0x600003538f80/0, E_0x600003538f80/1;
E_0x600003539000/0 .event anyedge, v0x600001da50e0_0, v0x600001da4fc0_0, v0x600001da5050_0, v0x600001da5170_0;
E_0x600003539000/1 .event anyedge, v0x600001da4f30_0, v0x600001da4630_0, v0x600001da5830_0, v0x600001da4510_0;
E_0x600003539000/2 .event anyedge, v0x600001da5710_0, v0x600001da45a0_0, v0x600001da57a0_0, v0x600001da4b40_0;
E_0x600003539000/3 .event anyedge, v0x600001da46c0_0, v0x600001da58c0_0, v0x600001da5560_0, v0x600001da55f0_0;
E_0x600003539000/4 .event anyedge, v0x600001da5440_0, v0x600001da4480_0, v0x600001da5680_0, v0x600001d86520_0;
E_0x600003539000/5 .event anyedge, v0x600001d86640_0, v0x600001d86370_0;
E_0x600003539000 .event/or E_0x600003539000/0, E_0x600003539000/1, E_0x600003539000/2, E_0x600003539000/3, E_0x600003539000/4, E_0x600003539000/5;
E_0x600003539040/0 .event anyedge, v0x600001da4e10_0, v0x600001da3b10_0, v0x600001da4900_0, v0x600001da3960_0;
E_0x600003539040/1 .event anyedge, v0x600001da4bd0_0, v0x600001da3a80_0, v0x600001da55f0_0, v0x600001da5440_0;
E_0x600003539040/2 .event anyedge, v0x600001da3d50_0, v0x600001d86640_0, v0x600001d86370_0, v0x600001da3840_0;
E_0x600003539040 .event/or E_0x600003539040/0, E_0x600003539040/1, E_0x600003539040/2;
L_0x600001e7e760 .part v0x600001da3f00_0, 0, 1;
L_0x600001e7e800 .part v0x600001da3cc0_0, 0, 1;
L_0x600001e7e8a0 .part v0x600001da3f00_0, 1, 1;
L_0x600001e7e940 .part v0x600001da3cc0_0, 1, 1;
L_0x600001e7e9e0 .part v0x600001da3f00_0, 2, 1;
L_0x600001e7ea80 .part v0x600001da3cc0_0, 2, 1;
L_0x600001e7eb20 .part v0x600001da3f00_0, 3, 1;
L_0x600001e7ebc0 .part v0x600001da3cc0_0, 3, 1;
L_0x600001e7ec60 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001e7bde0 (v0x600001da34e0_0) S_0x14efee500;
L_0x600001e7ed00 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001e7c0a0 (v0x600001da34e0_0) S_0x14efee500;
L_0x600001e7eda0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001e7c320 (v0x600001da34e0_0) S_0x14efee500;
L_0x600001e7ee40 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001da6b50_0 (v0x600001da34e0_0) S_0x14efee500;
L_0x600001e7eee0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001d86250_0 (v0x600001da34e0_0) S_0x14efee500;
L_0x600001e7ef80 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001e7bde0 (v0x600001da3600_0) S_0x14efebbd0;
L_0x600001e7f020 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001e7c0a0 (v0x600001da3600_0) S_0x14efebbd0;
L_0x600001e7f0c0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001e7c320 (v0x600001da3600_0) S_0x14efebbd0;
L_0x600001e7f160 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001da6b50_0 (v0x600001da3600_0) S_0x14efebbd0;
L_0x600001e7f200 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001d86250_0 (v0x600001da3600_0) S_0x14efebbd0;
L_0x600001e7f2a0 .part/v v0x600001da4630_0, L_0x600001e7ec60, 1;
L_0x600001e7f3e0 .part/v v0x600001da4510_0, L_0x600001e7ed00, 1;
L_0x600001e7f480 .part/v v0x600001da45a0_0, L_0x600001e7eda0, 1;
L_0x600001e7f340 .part/v v0x600001da46c0_0, L_0x600001e7ee40, 1;
L_0x600001e7f520 .part/v v0x600001da4480_0, L_0x600001e7eee0, 1;
S_0x14eff5890 .scope generate, "bank_gen[0]" "bank_gen[0]" 12 184, 12 184 0, S_0x14eff7ed0;
 .timescale 0 0;
P_0x600003539080 .param/l "i" 1 12 184, +C4<00>;
S_0x14eff3130 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14eff5890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013dc80 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013dcc0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001da37b0_0 .array/port v0x600001da37b0, 0;
v0x600001da2130_0 .net "addr", 7 0, v0x600001da37b0_0;  1 drivers
v0x600001da21c0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001da2250_0 .var/i "i", 31 0;
v0x600001da22e0 .array "mem", 255 0, 255 0;
v0x600001da2370_0 .var "rdata", 255 0;
v0x600001da2400_0 .net "re", 0 0, L_0x600001e7e800;  1 drivers
v0x600001da3e70_0 .array/port v0x600001da3e70, 0;
v0x600001da2490_0 .net "wdata", 255 0, v0x600001da3e70_0;  1 drivers
v0x600001da2520_0 .net "we", 0 0, L_0x600001e7e760;  1 drivers
S_0x14eff32a0 .scope generate, "bank_gen[1]" "bank_gen[1]" 12 184, 12 184 0, S_0x14eff7ed0;
 .timescale 0 0;
P_0x6000035391c0 .param/l "i" 1 12 184, +C4<01>;
S_0x14eff0870 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14eff32a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013e780 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013e7c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001da37b0_1 .array/port v0x600001da37b0, 1;
v0x600001da2640_0 .net "addr", 7 0, v0x600001da37b0_1;  1 drivers
v0x600001da26d0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001da2760_0 .var/i "i", 31 0;
v0x600001da27f0 .array "mem", 255 0, 255 0;
v0x600001da2880_0 .var "rdata", 255 0;
v0x600001da2910_0 .net "re", 0 0, L_0x600001e7e940;  1 drivers
v0x600001da3e70_1 .array/port v0x600001da3e70, 1;
v0x600001da29a0_0 .net "wdata", 255 0, v0x600001da3e70_1;  1 drivers
v0x600001da2a30_0 .net "we", 0 0, L_0x600001e7e8a0;  1 drivers
S_0x14eff09e0 .scope generate, "bank_gen[2]" "bank_gen[2]" 12 184, 12 184 0, S_0x14eff7ed0;
 .timescale 0 0;
P_0x600003539300 .param/l "i" 1 12 184, +C4<010>;
S_0x14eff0b50 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14eff09e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013e800 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013e840 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001da37b0_2 .array/port v0x600001da37b0, 2;
v0x600001da2b50_0 .net "addr", 7 0, v0x600001da37b0_2;  1 drivers
v0x600001da2be0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001da2c70_0 .var/i "i", 31 0;
v0x600001da2d00 .array "mem", 255 0, 255 0;
v0x600001da2d90_0 .var "rdata", 255 0;
v0x600001da2e20_0 .net "re", 0 0, L_0x600001e7ea80;  1 drivers
v0x600001da3e70_2 .array/port v0x600001da3e70, 2;
v0x600001da2eb0_0 .net "wdata", 255 0, v0x600001da3e70_2;  1 drivers
v0x600001da2f40_0 .net "we", 0 0, L_0x600001e7e9e0;  1 drivers
S_0x14efee220 .scope generate, "bank_gen[3]" "bank_gen[3]" 12 184, 12 184 0, S_0x14eff7ed0;
 .timescale 0 0;
P_0x600003539440 .param/l "i" 1 12 184, +C4<011>;
S_0x14efee390 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14efee220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013e880 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013e8c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001da37b0_3 .array/port v0x600001da37b0, 3;
v0x600001da3060_0 .net "addr", 7 0, v0x600001da37b0_3;  1 drivers
v0x600001da30f0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001da3180_0 .var/i "i", 31 0;
v0x600001da3210 .array "mem", 255 0, 255 0;
v0x600001da32a0_0 .var "rdata", 255 0;
v0x600001da3330_0 .net "re", 0 0, L_0x600001e7ebc0;  1 drivers
v0x600001da3e70_3 .array/port v0x600001da3e70, 3;
v0x600001da33c0_0 .net "wdata", 255 0, v0x600001da3e70_3;  1 drivers
v0x600001da3450_0 .net "we", 0 0, L_0x600001e7eb20;  1 drivers
S_0x14efee500 .scope function.vec4.s2, "get_bank" "get_bank" 12 73, 12 73 0, S_0x14eff7ed0;
 .timescale 0 0;
v0x600001da34e0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14efee500
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x600001da34e0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600001da34e0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14efebbd0 .scope function.vec4.s8, "get_word" "get_word" 12 81, 12 81 0, S_0x14eff7ed0;
 .timescale 0 0;
v0x600001da3600_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14efebbd0
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x600001da3600_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14efebf40 .scope module, "vpu_inst" "vector_unit" 7 407, 13 17 0, S_0x14ef4d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14f02f600 .param/l "DATA_WIDTH" 0 13 19, +C4<00000000000000000000000000010000>;
P_0x14f02f640 .param/l "LANES" 0 13 18, +C4<00000000000000000000000000010000>;
P_0x14f02f680 .param/l "REDUCE_STAGES" 1 13 201, +C4<00000000000000000000000000000100>;
P_0x14f02f6c0 .param/l "SRAM_ADDR_W" 0 13 21, +C4<00000000000000000000000000010100>;
P_0x14f02f700 .param/l "S_DECODE" 1 13 112, C4<001>;
P_0x14f02f740 .param/l "S_DONE" 1 13 117, C4<110>;
P_0x14f02f780 .param/l "S_EXECUTE" 1 13 113, C4<010>;
P_0x14f02f7c0 .param/l "S_IDLE" 1 13 111, C4<000>;
P_0x14f02f800 .param/l "S_MEM_WAIT" 1 13 114, C4<011>;
P_0x14f02f840 .param/l "S_REDUCE" 1 13 115, C4<100>;
P_0x14f02f880 .param/l "S_WRITEBACK" 1 13 116, C4<101>;
P_0x14f02f8c0 .param/l "VOP_ADD" 1 13 78, C4<00000001>;
P_0x14f02f900 .param/l "VOP_BCAST" 1 13 92, C4<00110010>;
P_0x14f02f940 .param/l "VOP_GELU" 1 13 83, C4<00010001>;
P_0x14f02f980 .param/l "VOP_LOAD" 1 13 90, C4<00110000>;
P_0x14f02f9c0 .param/l "VOP_MADD" 1 13 81, C4<00000100>;
P_0x14f02fa00 .param/l "VOP_MAX" 1 13 88, C4<00100001>;
P_0x14f02fa40 .param/l "VOP_MIN" 1 13 89, C4<00100010>;
P_0x14f02fa80 .param/l "VOP_MOV" 1 13 93, C4<00110011>;
P_0x14f02fac0 .param/l "VOP_MUL" 1 13 80, C4<00000011>;
P_0x14f02fb00 .param/l "VOP_RELU" 1 13 82, C4<00010000>;
P_0x14f02fb40 .param/l "VOP_SIGMOID" 1 13 85, C4<00010011>;
P_0x14f02fb80 .param/l "VOP_SILU" 1 13 84, C4<00010010>;
P_0x14f02fbc0 .param/l "VOP_STORE" 1 13 91, C4<00110001>;
P_0x14f02fc00 .param/l "VOP_SUB" 1 13 79, C4<00000010>;
P_0x14f02fc40 .param/l "VOP_SUM" 1 13 87, C4<00100000>;
P_0x14f02fc80 .param/l "VOP_TANH" 1 13 86, C4<00010100>;
P_0x14f02fcc0 .param/l "VOP_ZERO" 1 13 94, C4<00110100>;
P_0x14f02fd00 .param/l "VREG_COUNT" 0 13 20, +C4<00000000000000000000000000100000>;
L_0x60000046edf0 .functor BUFZ 256, L_0x600001e7df40, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000046ee60 .functor BUFZ 256, L_0x600001e7e080, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000046eed0 .functor BUFZ 1, v0x600001da62e0_0, C4<0>, C4<0>, C4<0>;
L_0x60000046efb0 .functor BUFZ 256, v0x600001da6eb0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000046f020 .functor BUFZ 1, v0x600001da6fd0_0, C4<0>, C4<0>, C4<0>;
L_0x60000046f090 .functor BUFZ 1, v0x600001da6d00_0, C4<0>, C4<0>, C4<0>;
v0x600001da5950_0 .net *"_ivl_48", 255 0, L_0x600001e7df40;  1 drivers
v0x600001da59e0_0 .net *"_ivl_50", 6 0, L_0x600001e7dfe0;  1 drivers
L_0x1500d8008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001da5a70_0 .net *"_ivl_53", 1 0, L_0x1500d8008;  1 drivers
v0x600001da5b00_0 .net *"_ivl_56", 255 0, L_0x600001e7e080;  1 drivers
v0x600001da5b90_0 .net *"_ivl_58", 6 0, L_0x600001e7e120;  1 drivers
L_0x1500d8050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001da5c20_0 .net *"_ivl_61", 1 0, L_0x1500d8050;  1 drivers
L_0x1500d8098 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001da5cb0_0 .net/2u *"_ivl_64", 2 0, L_0x1500d8098;  1 drivers
v0x600001da5d40_0 .var "addr_reg", 19 0;
v0x600001da5dd0_0 .var "alu_result", 255 0;
v0x600001da5e60_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001da5ef0_0 .net "cmd", 127 0, v0x600001d89680_0;  alias, 1 drivers
v0x600001da5f80_0 .net "cmd_done", 0 0, L_0x60000046eed0;  alias, 1 drivers
v0x600001da6010_0 .net "cmd_ready", 0 0, L_0x600001e7e1c0;  alias, 1 drivers
v0x600001da60a0_0 .var "cmd_reg", 127 0;
v0x600001da6130_0 .net "cmd_valid", 0 0, L_0x600000470a80;  alias, 1 drivers
v0x600001da61c0_0 .net "count", 15 0, L_0x600001e7dea0;  1 drivers
v0x600001da6250_0 .var "count_reg", 15 0;
v0x600001da62e0_0 .var "done_reg", 0 0;
v0x600001da6370_0 .var "elem_count", 15 0;
v0x600001da6400_0 .net "imm", 15 0, L_0x600001e7dd60;  1 drivers
v0x600001da6490_0 .var "imm_reg", 15 0;
v0x600001da6520_0 .var/i "lane", 31 0;
v0x600001da65b0 .array "lane_a", 15 0;
v0x600001da65b0_0 .net v0x600001da65b0 0, 15 0, L_0x600001e7c640; 1 drivers
v0x600001da65b0_1 .net v0x600001da65b0 1, 15 0, L_0x600001e7c780; 1 drivers
v0x600001da65b0_2 .net v0x600001da65b0 2, 15 0, L_0x600001e7c8c0; 1 drivers
v0x600001da65b0_3 .net v0x600001da65b0 3, 15 0, L_0x600001e7ca00; 1 drivers
v0x600001da65b0_4 .net v0x600001da65b0 4, 15 0, L_0x600001e7cb40; 1 drivers
v0x600001da65b0_5 .net v0x600001da65b0 5, 15 0, L_0x600001e7cc80; 1 drivers
v0x600001da65b0_6 .net v0x600001da65b0 6, 15 0, L_0x600001e7cdc0; 1 drivers
v0x600001da65b0_7 .net v0x600001da65b0 7, 15 0, L_0x600001e7cf00; 1 drivers
v0x600001da65b0_8 .net v0x600001da65b0 8, 15 0, L_0x600001e7d040; 1 drivers
v0x600001da65b0_9 .net v0x600001da65b0 9, 15 0, L_0x600001e7d180; 1 drivers
v0x600001da65b0_10 .net v0x600001da65b0 10, 15 0, L_0x600001e7d360; 1 drivers
v0x600001da65b0_11 .net v0x600001da65b0 11, 15 0, L_0x600001e7d400; 1 drivers
v0x600001da65b0_12 .net v0x600001da65b0 12, 15 0, L_0x600001e7d540; 1 drivers
v0x600001da65b0_13 .net v0x600001da65b0 13, 15 0, L_0x600001e7d680; 1 drivers
v0x600001da65b0_14 .net v0x600001da65b0 14, 15 0, L_0x600001e7d7c0; 1 drivers
v0x600001da65b0_15 .net v0x600001da65b0 15, 15 0, L_0x600001e7d900; 1 drivers
v0x600001da6640 .array "lane_b", 15 0;
v0x600001da6640_0 .net v0x600001da6640 0, 15 0, L_0x600001e7c6e0; 1 drivers
v0x600001da6640_1 .net v0x600001da6640 1, 15 0, L_0x600001e7c820; 1 drivers
v0x600001da6640_2 .net v0x600001da6640 2, 15 0, L_0x600001e7c960; 1 drivers
v0x600001da6640_3 .net v0x600001da6640 3, 15 0, L_0x600001e7caa0; 1 drivers
v0x600001da6640_4 .net v0x600001da6640 4, 15 0, L_0x600001e7cbe0; 1 drivers
v0x600001da6640_5 .net v0x600001da6640 5, 15 0, L_0x600001e7cd20; 1 drivers
v0x600001da6640_6 .net v0x600001da6640 6, 15 0, L_0x600001e7ce60; 1 drivers
v0x600001da6640_7 .net v0x600001da6640 7, 15 0, L_0x600001e7cfa0; 1 drivers
v0x600001da6640_8 .net v0x600001da6640 8, 15 0, L_0x600001e7d0e0; 1 drivers
v0x600001da6640_9 .net v0x600001da6640 9, 15 0, L_0x600001e7d2c0; 1 drivers
v0x600001da6640_10 .net v0x600001da6640 10, 15 0, L_0x600001e7d220; 1 drivers
v0x600001da6640_11 .net v0x600001da6640 11, 15 0, L_0x600001e7d4a0; 1 drivers
v0x600001da6640_12 .net v0x600001da6640 12, 15 0, L_0x600001e7d5e0; 1 drivers
v0x600001da6640_13 .net v0x600001da6640 13, 15 0, L_0x600001e7d720; 1 drivers
v0x600001da6640_14 .net v0x600001da6640 14, 15 0, L_0x600001e7d860; 1 drivers
v0x600001da6640_15 .net v0x600001da6640 15, 15 0, L_0x600001e7d9a0; 1 drivers
v0x600001da66d0 .array "lane_result", 15 0, 15 0;
v0x600001da6760_0 .net "mem_addr", 19 0, L_0x600001e7de00;  1 drivers
v0x600001da67f0_0 .var "mem_addr_reg", 19 0;
v0x600001da6880_0 .net "opcode", 7 0, L_0x600001e7da40;  1 drivers
v0x600001da6910_0 .var "reduce_result", 15 0;
v0x600001da69a0 .array "reduce_tree", 79 0, 15 0;
v0x600001da6a30_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001da6ac0_0 .net "sram_addr", 19 0, v0x600001da6b50_0;  alias, 1 drivers
v0x600001da6b50_0 .var "sram_addr_reg", 19 0;
v0x600001da6be0_0 .net "sram_rdata", 255 0, L_0x60000046f870;  alias, 1 drivers
v0x600001da6c70_0 .net "sram_re", 0 0, L_0x60000046f090;  alias, 1 drivers
v0x600001da6d00_0 .var "sram_re_reg", 0 0;
v0x600001da6d90_0 .net "sram_ready", 0 0, L_0x600001e7f340;  alias, 1 drivers
v0x600001da6e20_0 .net "sram_wdata", 255 0, L_0x60000046efb0;  alias, 1 drivers
v0x600001da6eb0_0 .var "sram_wdata_reg", 255 0;
v0x600001da6f40_0 .net "sram_we", 0 0, L_0x60000046f020;  alias, 1 drivers
v0x600001da6fd0_0 .var "sram_we_reg", 0 0;
v0x600001da7060_0 .var/i "stage", 31 0;
v0x600001da70f0_0 .var "state", 2 0;
v0x600001da7180_0 .net "subop", 7 0, L_0x600001e7dae0;  1 drivers
v0x600001da7210_0 .var "subop_reg", 7 0;
v0x600001da72a0_0 .net "vd", 4 0, L_0x600001e7db80;  1 drivers
v0x600001da7330_0 .var "vd_reg", 4 0;
v0x600001da73c0 .array "vrf", 31 0, 255 0;
v0x600001da7450_0 .net "vs1", 4 0, L_0x600001e7dc20;  1 drivers
v0x600001da74e0_0 .net "vs1_data", 255 0, L_0x60000046edf0;  1 drivers
v0x600001da7570_0 .var "vs1_reg", 4 0;
v0x600001da7600_0 .net "vs2", 4 0, L_0x600001e7dcc0;  1 drivers
v0x600001da7690_0 .net "vs2_data", 255 0, L_0x60000046ee60;  1 drivers
v0x600001da7720_0 .var "vs2_reg", 4 0;
E_0x600003539d40/0 .event anyedge, v0x600001da65b0_0, v0x600001da65b0_1, v0x600001da65b0_2, v0x600001da65b0_3;
E_0x600003539d40/1 .event anyedge, v0x600001da65b0_4, v0x600001da65b0_5, v0x600001da65b0_6, v0x600001da65b0_7;
E_0x600003539d40/2 .event anyedge, v0x600001da65b0_8, v0x600001da65b0_9, v0x600001da65b0_10, v0x600001da65b0_11;
E_0x600003539d40/3 .event anyedge, v0x600001da65b0_12, v0x600001da65b0_13, v0x600001da65b0_14, v0x600001da65b0_15;
v0x600001da69a0_0 .array/port v0x600001da69a0, 0;
v0x600001da69a0_1 .array/port v0x600001da69a0, 1;
v0x600001da69a0_2 .array/port v0x600001da69a0, 2;
E_0x600003539d40/4 .event anyedge, v0x600001da7210_0, v0x600001da69a0_0, v0x600001da69a0_1, v0x600001da69a0_2;
v0x600001da69a0_3 .array/port v0x600001da69a0, 3;
v0x600001da69a0_4 .array/port v0x600001da69a0, 4;
v0x600001da69a0_5 .array/port v0x600001da69a0, 5;
v0x600001da69a0_6 .array/port v0x600001da69a0, 6;
E_0x600003539d40/5 .event anyedge, v0x600001da69a0_3, v0x600001da69a0_4, v0x600001da69a0_5, v0x600001da69a0_6;
v0x600001da69a0_7 .array/port v0x600001da69a0, 7;
v0x600001da69a0_8 .array/port v0x600001da69a0, 8;
v0x600001da69a0_9 .array/port v0x600001da69a0, 9;
v0x600001da69a0_10 .array/port v0x600001da69a0, 10;
E_0x600003539d40/6 .event anyedge, v0x600001da69a0_7, v0x600001da69a0_8, v0x600001da69a0_9, v0x600001da69a0_10;
v0x600001da69a0_11 .array/port v0x600001da69a0, 11;
v0x600001da69a0_12 .array/port v0x600001da69a0, 12;
v0x600001da69a0_13 .array/port v0x600001da69a0, 13;
v0x600001da69a0_14 .array/port v0x600001da69a0, 14;
E_0x600003539d40/7 .event anyedge, v0x600001da69a0_11, v0x600001da69a0_12, v0x600001da69a0_13, v0x600001da69a0_14;
v0x600001da69a0_15 .array/port v0x600001da69a0, 15;
v0x600001da69a0_16 .array/port v0x600001da69a0, 16;
v0x600001da69a0_17 .array/port v0x600001da69a0, 17;
v0x600001da69a0_18 .array/port v0x600001da69a0, 18;
E_0x600003539d40/8 .event anyedge, v0x600001da69a0_15, v0x600001da69a0_16, v0x600001da69a0_17, v0x600001da69a0_18;
v0x600001da69a0_19 .array/port v0x600001da69a0, 19;
v0x600001da69a0_20 .array/port v0x600001da69a0, 20;
v0x600001da69a0_21 .array/port v0x600001da69a0, 21;
v0x600001da69a0_22 .array/port v0x600001da69a0, 22;
E_0x600003539d40/9 .event anyedge, v0x600001da69a0_19, v0x600001da69a0_20, v0x600001da69a0_21, v0x600001da69a0_22;
v0x600001da69a0_23 .array/port v0x600001da69a0, 23;
v0x600001da69a0_24 .array/port v0x600001da69a0, 24;
v0x600001da69a0_25 .array/port v0x600001da69a0, 25;
v0x600001da69a0_26 .array/port v0x600001da69a0, 26;
E_0x600003539d40/10 .event anyedge, v0x600001da69a0_23, v0x600001da69a0_24, v0x600001da69a0_25, v0x600001da69a0_26;
v0x600001da69a0_27 .array/port v0x600001da69a0, 27;
v0x600001da69a0_28 .array/port v0x600001da69a0, 28;
v0x600001da69a0_29 .array/port v0x600001da69a0, 29;
v0x600001da69a0_30 .array/port v0x600001da69a0, 30;
E_0x600003539d40/11 .event anyedge, v0x600001da69a0_27, v0x600001da69a0_28, v0x600001da69a0_29, v0x600001da69a0_30;
v0x600001da69a0_31 .array/port v0x600001da69a0, 31;
v0x600001da69a0_32 .array/port v0x600001da69a0, 32;
v0x600001da69a0_33 .array/port v0x600001da69a0, 33;
v0x600001da69a0_34 .array/port v0x600001da69a0, 34;
E_0x600003539d40/12 .event anyedge, v0x600001da69a0_31, v0x600001da69a0_32, v0x600001da69a0_33, v0x600001da69a0_34;
v0x600001da69a0_35 .array/port v0x600001da69a0, 35;
v0x600001da69a0_36 .array/port v0x600001da69a0, 36;
v0x600001da69a0_37 .array/port v0x600001da69a0, 37;
v0x600001da69a0_38 .array/port v0x600001da69a0, 38;
E_0x600003539d40/13 .event anyedge, v0x600001da69a0_35, v0x600001da69a0_36, v0x600001da69a0_37, v0x600001da69a0_38;
v0x600001da69a0_39 .array/port v0x600001da69a0, 39;
v0x600001da69a0_40 .array/port v0x600001da69a0, 40;
v0x600001da69a0_41 .array/port v0x600001da69a0, 41;
v0x600001da69a0_42 .array/port v0x600001da69a0, 42;
E_0x600003539d40/14 .event anyedge, v0x600001da69a0_39, v0x600001da69a0_40, v0x600001da69a0_41, v0x600001da69a0_42;
v0x600001da69a0_43 .array/port v0x600001da69a0, 43;
v0x600001da69a0_44 .array/port v0x600001da69a0, 44;
v0x600001da69a0_45 .array/port v0x600001da69a0, 45;
v0x600001da69a0_46 .array/port v0x600001da69a0, 46;
E_0x600003539d40/15 .event anyedge, v0x600001da69a0_43, v0x600001da69a0_44, v0x600001da69a0_45, v0x600001da69a0_46;
v0x600001da69a0_47 .array/port v0x600001da69a0, 47;
v0x600001da69a0_48 .array/port v0x600001da69a0, 48;
v0x600001da69a0_49 .array/port v0x600001da69a0, 49;
v0x600001da69a0_50 .array/port v0x600001da69a0, 50;
E_0x600003539d40/16 .event anyedge, v0x600001da69a0_47, v0x600001da69a0_48, v0x600001da69a0_49, v0x600001da69a0_50;
v0x600001da69a0_51 .array/port v0x600001da69a0, 51;
v0x600001da69a0_52 .array/port v0x600001da69a0, 52;
v0x600001da69a0_53 .array/port v0x600001da69a0, 53;
v0x600001da69a0_54 .array/port v0x600001da69a0, 54;
E_0x600003539d40/17 .event anyedge, v0x600001da69a0_51, v0x600001da69a0_52, v0x600001da69a0_53, v0x600001da69a0_54;
v0x600001da69a0_55 .array/port v0x600001da69a0, 55;
v0x600001da69a0_56 .array/port v0x600001da69a0, 56;
v0x600001da69a0_57 .array/port v0x600001da69a0, 57;
v0x600001da69a0_58 .array/port v0x600001da69a0, 58;
E_0x600003539d40/18 .event anyedge, v0x600001da69a0_55, v0x600001da69a0_56, v0x600001da69a0_57, v0x600001da69a0_58;
v0x600001da69a0_59 .array/port v0x600001da69a0, 59;
v0x600001da69a0_60 .array/port v0x600001da69a0, 60;
v0x600001da69a0_61 .array/port v0x600001da69a0, 61;
v0x600001da69a0_62 .array/port v0x600001da69a0, 62;
E_0x600003539d40/19 .event anyedge, v0x600001da69a0_59, v0x600001da69a0_60, v0x600001da69a0_61, v0x600001da69a0_62;
v0x600001da69a0_63 .array/port v0x600001da69a0, 63;
v0x600001da69a0_64 .array/port v0x600001da69a0, 64;
v0x600001da69a0_65 .array/port v0x600001da69a0, 65;
v0x600001da69a0_66 .array/port v0x600001da69a0, 66;
E_0x600003539d40/20 .event anyedge, v0x600001da69a0_63, v0x600001da69a0_64, v0x600001da69a0_65, v0x600001da69a0_66;
v0x600001da69a0_67 .array/port v0x600001da69a0, 67;
v0x600001da69a0_68 .array/port v0x600001da69a0, 68;
v0x600001da69a0_69 .array/port v0x600001da69a0, 69;
v0x600001da69a0_70 .array/port v0x600001da69a0, 70;
E_0x600003539d40/21 .event anyedge, v0x600001da69a0_67, v0x600001da69a0_68, v0x600001da69a0_69, v0x600001da69a0_70;
v0x600001da69a0_71 .array/port v0x600001da69a0, 71;
v0x600001da69a0_72 .array/port v0x600001da69a0, 72;
v0x600001da69a0_73 .array/port v0x600001da69a0, 73;
v0x600001da69a0_74 .array/port v0x600001da69a0, 74;
E_0x600003539d40/22 .event anyedge, v0x600001da69a0_71, v0x600001da69a0_72, v0x600001da69a0_73, v0x600001da69a0_74;
v0x600001da69a0_75 .array/port v0x600001da69a0, 75;
v0x600001da69a0_76 .array/port v0x600001da69a0, 76;
v0x600001da69a0_77 .array/port v0x600001da69a0, 77;
v0x600001da69a0_78 .array/port v0x600001da69a0, 78;
E_0x600003539d40/23 .event anyedge, v0x600001da69a0_75, v0x600001da69a0_76, v0x600001da69a0_77, v0x600001da69a0_78;
v0x600001da69a0_79 .array/port v0x600001da69a0, 79;
E_0x600003539d40/24 .event anyedge, v0x600001da69a0_79;
E_0x600003539d40 .event/or E_0x600003539d40/0, E_0x600003539d40/1, E_0x600003539d40/2, E_0x600003539d40/3, E_0x600003539d40/4, E_0x600003539d40/5, E_0x600003539d40/6, E_0x600003539d40/7, E_0x600003539d40/8, E_0x600003539d40/9, E_0x600003539d40/10, E_0x600003539d40/11, E_0x600003539d40/12, E_0x600003539d40/13, E_0x600003539d40/14, E_0x600003539d40/15, E_0x600003539d40/16, E_0x600003539d40/17, E_0x600003539d40/18, E_0x600003539d40/19, E_0x600003539d40/20, E_0x600003539d40/21, E_0x600003539d40/22, E_0x600003539d40/23, E_0x600003539d40/24;
L_0x600001e7c640 .part L_0x60000046edf0, 0, 16;
L_0x600001e7c6e0 .part L_0x60000046ee60, 0, 16;
L_0x600001e7c780 .part L_0x60000046edf0, 16, 16;
L_0x600001e7c820 .part L_0x60000046ee60, 16, 16;
L_0x600001e7c8c0 .part L_0x60000046edf0, 32, 16;
L_0x600001e7c960 .part L_0x60000046ee60, 32, 16;
L_0x600001e7ca00 .part L_0x60000046edf0, 48, 16;
L_0x600001e7caa0 .part L_0x60000046ee60, 48, 16;
L_0x600001e7cb40 .part L_0x60000046edf0, 64, 16;
L_0x600001e7cbe0 .part L_0x60000046ee60, 64, 16;
L_0x600001e7cc80 .part L_0x60000046edf0, 80, 16;
L_0x600001e7cd20 .part L_0x60000046ee60, 80, 16;
L_0x600001e7cdc0 .part L_0x60000046edf0, 96, 16;
L_0x600001e7ce60 .part L_0x60000046ee60, 96, 16;
L_0x600001e7cf00 .part L_0x60000046edf0, 112, 16;
L_0x600001e7cfa0 .part L_0x60000046ee60, 112, 16;
L_0x600001e7d040 .part L_0x60000046edf0, 128, 16;
L_0x600001e7d0e0 .part L_0x60000046ee60, 128, 16;
L_0x600001e7d180 .part L_0x60000046edf0, 144, 16;
L_0x600001e7d2c0 .part L_0x60000046ee60, 144, 16;
L_0x600001e7d360 .part L_0x60000046edf0, 160, 16;
L_0x600001e7d220 .part L_0x60000046ee60, 160, 16;
L_0x600001e7d400 .part L_0x60000046edf0, 176, 16;
L_0x600001e7d4a0 .part L_0x60000046ee60, 176, 16;
L_0x600001e7d540 .part L_0x60000046edf0, 192, 16;
L_0x600001e7d5e0 .part L_0x60000046ee60, 192, 16;
L_0x600001e7d680 .part L_0x60000046edf0, 208, 16;
L_0x600001e7d720 .part L_0x60000046ee60, 208, 16;
L_0x600001e7d7c0 .part L_0x60000046edf0, 224, 16;
L_0x600001e7d860 .part L_0x60000046ee60, 224, 16;
L_0x600001e7d900 .part L_0x60000046edf0, 240, 16;
L_0x600001e7d9a0 .part L_0x60000046ee60, 240, 16;
L_0x600001e7da40 .part v0x600001d89680_0, 120, 8;
L_0x600001e7dae0 .part v0x600001d89680_0, 112, 8;
L_0x600001e7db80 .part v0x600001d89680_0, 107, 5;
L_0x600001e7dc20 .part v0x600001d89680_0, 102, 5;
L_0x600001e7dcc0 .part v0x600001d89680_0, 97, 5;
L_0x600001e7dd60 .part v0x600001d89680_0, 32, 16;
L_0x600001e7de00 .part v0x600001d89680_0, 76, 20;
L_0x600001e7dea0 .part v0x600001d89680_0, 48, 16;
L_0x600001e7df40 .array/port v0x600001da73c0, L_0x600001e7dfe0;
L_0x600001e7dfe0 .concat [ 5 2 0 0], v0x600001da7570_0, L_0x1500d8008;
L_0x600001e7e080 .array/port v0x600001da73c0, L_0x600001e7e120;
L_0x600001e7e120 .concat [ 5 2 0 0], v0x600001da7720_0, L_0x1500d8050;
L_0x600001e7e1c0 .cmp/eq 3, v0x600001da70f0_0, L_0x1500d8098;
S_0x14efe9890 .scope generate, "lane_extract[0]" "lane_extract[0]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x600003539d80 .param/l "i" 1 13 137, +C4<00>;
v0x600001da66d0_0 .array/port v0x600001da66d0, 0;
v0x600001da66d0_1 .array/port v0x600001da66d0, 1;
v0x600001da66d0_2 .array/port v0x600001da66d0, 2;
v0x600001da66d0_3 .array/port v0x600001da66d0, 3;
E_0x600003539e00/0 .event anyedge, v0x600001da66d0_0, v0x600001da66d0_1, v0x600001da66d0_2, v0x600001da66d0_3;
v0x600001da66d0_4 .array/port v0x600001da66d0, 4;
v0x600001da66d0_5 .array/port v0x600001da66d0, 5;
v0x600001da66d0_6 .array/port v0x600001da66d0, 6;
v0x600001da66d0_7 .array/port v0x600001da66d0, 7;
E_0x600003539e00/1 .event anyedge, v0x600001da66d0_4, v0x600001da66d0_5, v0x600001da66d0_6, v0x600001da66d0_7;
v0x600001da66d0_8 .array/port v0x600001da66d0, 8;
v0x600001da66d0_9 .array/port v0x600001da66d0, 9;
v0x600001da66d0_10 .array/port v0x600001da66d0, 10;
v0x600001da66d0_11 .array/port v0x600001da66d0, 11;
E_0x600003539e00/2 .event anyedge, v0x600001da66d0_8, v0x600001da66d0_9, v0x600001da66d0_10, v0x600001da66d0_11;
v0x600001da66d0_12 .array/port v0x600001da66d0, 12;
v0x600001da66d0_13 .array/port v0x600001da66d0, 13;
v0x600001da66d0_14 .array/port v0x600001da66d0, 14;
v0x600001da66d0_15 .array/port v0x600001da66d0, 15;
E_0x600003539e00/3 .event anyedge, v0x600001da66d0_12, v0x600001da66d0_13, v0x600001da66d0_14, v0x600001da66d0_15;
E_0x600003539e00 .event/or E_0x600003539e00/0, E_0x600003539e00/1, E_0x600003539e00/2, E_0x600003539e00/3;
E_0x600003539e40/0 .event anyedge, v0x600001da7210_0, v0x600001da65b0_0, v0x600001da65b0_1, v0x600001da65b0_2;
E_0x600003539e40/1 .event anyedge, v0x600001da65b0_3, v0x600001da65b0_4, v0x600001da65b0_5, v0x600001da65b0_6;
E_0x600003539e40/2 .event anyedge, v0x600001da65b0_7, v0x600001da65b0_8, v0x600001da65b0_9, v0x600001da65b0_10;
E_0x600003539e40/3 .event anyedge, v0x600001da65b0_11, v0x600001da65b0_12, v0x600001da65b0_13, v0x600001da65b0_14;
E_0x600003539e40/4 .event anyedge, v0x600001da65b0_15, v0x600001da6640_0, v0x600001da6640_1, v0x600001da6640_2;
E_0x600003539e40/5 .event anyedge, v0x600001da6640_3, v0x600001da6640_4, v0x600001da6640_5, v0x600001da6640_6;
E_0x600003539e40/6 .event anyedge, v0x600001da6640_7, v0x600001da6640_8, v0x600001da6640_9, v0x600001da6640_10;
E_0x600003539e40/7 .event anyedge, v0x600001da6640_11, v0x600001da6640_12, v0x600001da6640_13, v0x600001da6640_14;
E_0x600003539e40/8 .event anyedge, v0x600001da6640_15, v0x600001da6490_0;
E_0x600003539e40 .event/or E_0x600003539e40/0, E_0x600003539e40/1, E_0x600003539e40/2, E_0x600003539e40/3, E_0x600003539e40/4, E_0x600003539e40/5, E_0x600003539e40/6, E_0x600003539e40/7, E_0x600003539e40/8;
S_0x14efe6f30 .scope generate, "lane_extract[1]" "lane_extract[1]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x600003539e80 .param/l "i" 1 13 137, +C4<01>;
S_0x14efe70a0 .scope generate, "lane_extract[2]" "lane_extract[2]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x600003539f00 .param/l "i" 1 13 137, +C4<010>;
S_0x14efe7210 .scope generate, "lane_extract[3]" "lane_extract[3]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x600003539f80 .param/l "i" 1 13 137, +C4<011>;
S_0x14efe48e0 .scope generate, "lane_extract[4]" "lane_extract[4]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x60000353a040 .param/l "i" 1 13 137, +C4<0100>;
S_0x14efe4a50 .scope generate, "lane_extract[5]" "lane_extract[5]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x60000353a0c0 .param/l "i" 1 13 137, +C4<0101>;
S_0x14efe4bc0 .scope generate, "lane_extract[6]" "lane_extract[6]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x60000353a140 .param/l "i" 1 13 137, +C4<0110>;
S_0x14efe2290 .scope generate, "lane_extract[7]" "lane_extract[7]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x60000353a1c0 .param/l "i" 1 13 137, +C4<0111>;
S_0x14efe2400 .scope generate, "lane_extract[8]" "lane_extract[8]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x60000353a000 .param/l "i" 1 13 137, +C4<01000>;
S_0x14efe2570 .scope generate, "lane_extract[9]" "lane_extract[9]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x60000353a280 .param/l "i" 1 13 137, +C4<01001>;
S_0x14efdb9a0 .scope generate, "lane_extract[10]" "lane_extract[10]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x60000353a300 .param/l "i" 1 13 137, +C4<01010>;
S_0x14efdbb10 .scope generate, "lane_extract[11]" "lane_extract[11]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x60000353a380 .param/l "i" 1 13 137, +C4<01011>;
S_0x14efdbc80 .scope generate, "lane_extract[12]" "lane_extract[12]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x60000353a400 .param/l "i" 1 13 137, +C4<01100>;
S_0x14efdbdf0 .scope generate, "lane_extract[13]" "lane_extract[13]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x60000353a480 .param/l "i" 1 13 137, +C4<01101>;
S_0x14efdbf60 .scope generate, "lane_extract[14]" "lane_extract[14]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x60000353a500 .param/l "i" 1 13 137, +C4<01110>;
S_0x14efd9140 .scope generate, "lane_extract[15]" "lane_extract[15]" 13 137, 13 137 0, S_0x14efebf40;
 .timescale 0 0;
P_0x60000353a580 .param/l "i" 1 13 137, +C4<01111>;
S_0x14efd5e40 .scope generate, "tpc_gen[3]" "tpc_gen[3]" 5 212, 5 212 0, S_0x14efdeb40;
 .timescale -9 -12;
P_0x60000353ab00 .param/l "t" 1 5 212, +C4<011>;
v0x600001c74090_0 .net/2u *"_ivl_28", 0 0, L_0x1500daf00;  1 drivers
v0x600001c74120_0 .net/2u *"_ivl_30", 0 0, L_0x1500daf48;  1 drivers
S_0x14efd5fb0 .scope module, "tpc_inst" "tensor_processing_cluster" 5 226, 7 15 0, S_0x14efd5e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x14f030600 .param/l "ACC_WIDTH" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x14f030640 .param/l "ARRAY_SIZE" 0 7 17, +C4<00000000000000000000000000000100>;
P_0x14f030680 .param/l "DATA_WIDTH" 0 7 18, +C4<00000000000000000000000000001000>;
P_0x14f0306c0 .param/l "EXT_ADDR_W" 0 7 32, +C4<00000000000000000000000000101000>;
P_0x14f030700 .param/l "EXT_DATA_W" 0 7 33, +C4<00000000000000000000000100000000>;
P_0x14f030740 .param/l "MXU_COMPUTE" 1 7 250, C4<010>;
P_0x14f030780 .param/l "MXU_DONE" 1 7 252, C4<100>;
P_0x14f0307c0 .param/l "MXU_DRAIN" 1 7 251, C4<011>;
P_0x14f030800 .param/l "MXU_IDLE" 1 7 248, C4<000>;
P_0x14f030840 .param/l "MXU_LOAD_W" 1 7 249, C4<001>;
P_0x14f030880 .param/l "SRAM_ADDR_W" 0 7 29, +C4<00000000000000000000000000010100>;
P_0x14f0308c0 .param/l "SRAM_BANKS" 0 7 26, +C4<00000000000000000000000000000100>;
P_0x14f030900 .param/l "SRAM_DEPTH" 0 7 27, +C4<00000000000000000000000100000000>;
P_0x14f030940 .param/l "SRAM_WIDTH" 0 7 28, +C4<00000000000000000000000100000000>;
P_0x14f030980 .param/l "TPC_ID" 0 7 36, +C4<00000000000000000000000000000011>;
P_0x14f0309c0 .param/l "VPU_DATA_W" 0 7 23, +C4<00000000000000000000000000010000>;
P_0x14f030a00 .param/l "VPU_LANES" 0 7 22, +C4<00000000000000000000000000010000>;
L_0x60000046faa0 .functor BUFZ 1, v0x600001c717a0_0, C4<0>, C4<0>, C4<0>;
L_0x600000413e90 .functor OR 1, L_0x600001e6a580, L_0x600001e6a760, C4<0>, C4<0>;
L_0x600000413f00 .functor AND 1, L_0x600000413e20, L_0x600000413e90, C4<1>, C4<1>;
L_0x600000413f70 .functor BUFZ 1, v0x600001c727f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000414000 .functor BUFZ 1, v0x600001c722e0_0, C4<0>, C4<0>, C4<0>;
L_0x600000414bd0 .functor AND 1, L_0x600001e6dcc0, L_0x600001e6d7c0, C4<1>, C4<1>;
L_0x600000414c40 .functor AND 1, L_0x600000414bd0, L_0x600001e6d860, C4<1>, C4<1>;
v0x600001c4f720_0 .net *"_ivl_24", 19 0, L_0x600001e69ea0;  1 drivers
L_0x1500da8d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001c4f7b0_0 .net *"_ivl_27", 3 0, L_0x1500da8d0;  1 drivers
v0x600001c4f840_0 .net *"_ivl_28", 19 0, L_0x600001e69f40;  1 drivers
L_0x1500da918 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c4f8d0_0 .net *"_ivl_31", 14 0, L_0x1500da918;  1 drivers
L_0x1500da960 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001c4f960_0 .net/2u *"_ivl_34", 2 0, L_0x1500da960;  1 drivers
v0x600001c4f9f0_0 .net *"_ivl_38", 19 0, L_0x600001e6a120;  1 drivers
L_0x1500da9a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001c4fa80_0 .net *"_ivl_41", 3 0, L_0x1500da9a8;  1 drivers
v0x600001c4fb10_0 .net *"_ivl_42", 19 0, L_0x600001e6a1c0;  1 drivers
L_0x1500da9f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001c4fba0_0 .net *"_ivl_45", 3 0, L_0x1500da9f0;  1 drivers
L_0x1500daa38 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c4fc30_0 .net/2u *"_ivl_48", 2 0, L_0x1500daa38;  1 drivers
v0x600001c4fcc0_0 .net *"_ivl_52", 19 0, L_0x600001e6a3a0;  1 drivers
L_0x1500daa80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001c4fd50_0 .net *"_ivl_55", 3 0, L_0x1500daa80;  1 drivers
v0x600001c4fde0_0 .net *"_ivl_56", 19 0, L_0x600001e6a440;  1 drivers
L_0x1500daac8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001c4fe70_0 .net *"_ivl_59", 3 0, L_0x1500daac8;  1 drivers
L_0x1500dab10 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001c4ff00_0 .net *"_ivl_63", 127 0, L_0x1500dab10;  1 drivers
v0x600001c70000_0 .net *"_ivl_65", 127 0, L_0x600001e6a620;  1 drivers
L_0x1500dab58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c70090_0 .net/2u *"_ivl_68", 2 0, L_0x1500dab58;  1 drivers
v0x600001c70120_0 .net *"_ivl_70", 0 0, L_0x600001e6a580;  1 drivers
L_0x1500daba0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001c701b0_0 .net/2u *"_ivl_72", 2 0, L_0x1500daba0;  1 drivers
v0x600001c70240_0 .net *"_ivl_74", 0 0, L_0x600001e6a760;  1 drivers
v0x600001c702d0_0 .net *"_ivl_77", 0 0, L_0x600000413e90;  1 drivers
v0x600001c70360_0 .net *"_ivl_87", 0 0, L_0x600000414bd0;  1 drivers
v0x600001c703f0_0 .net *"_ivl_89", 0 0, L_0x600001e6d860;  1 drivers
v0x600001c70480_0 .var "act_data_d", 31 0;
v0x600001c70510_0 .var "act_valid_d", 0 0;
v0x600001c705a0_0 .var "act_valid_d2", 0 0;
v0x600001c70630_0 .net "axi_araddr", 39 0, L_0x600000414850;  alias, 1 drivers
v0x600001c706c0_0 .net "axi_arlen", 7 0, L_0x6000004148c0;  alias, 1 drivers
v0x600001c70750_0 .net "axi_arready", 0 0, L_0x600001e6e3a0;  1 drivers
v0x600001c707e0_0 .net "axi_arvalid", 0 0, v0x600001dac630_0;  1 drivers
v0x600001c70870_0 .net "axi_awaddr", 39 0, L_0x6000004145b0;  alias, 1 drivers
v0x600001c70900_0 .net "axi_awlen", 7 0, L_0x600000414620;  alias, 1 drivers
v0x600001c70990_0 .net "axi_awready", 0 0, L_0x600001e6df40;  1 drivers
v0x600001c70a20_0 .net "axi_awvalid", 0 0, v0x600001daca20_0;  1 drivers
v0x600001c70ab0_0 .net "axi_bready", 0 0, L_0x1500dad08;  1 drivers
v0x600001c70b40_0 .net "axi_bresp", 1 0, L_0x6000004160d0;  alias, 1 drivers
v0x600001c70bd0_0 .net "axi_bvalid", 0 0, L_0x600001e6e1c0;  1 drivers
v0x600001c70c60_0 .net "axi_rdata", 255 0, L_0x600000416300;  alias, 1 drivers
v0x600001c70cf0_0 .net "axi_rlast", 0 0, L_0x600001e6e440;  1 drivers
v0x600001c70d80_0 .net "axi_rready", 0 0, v0x600001dace10_0;  1 drivers
v0x600001c70e10_0 .net "axi_rvalid", 0 0, L_0x600001e6e4e0;  1 drivers
v0x600001c70ea0_0 .net "axi_wdata", 255 0, L_0x600000414700;  alias, 1 drivers
v0x600001c70f30_0 .net "axi_wlast", 0 0, v0x600001dad0e0_0;  1 drivers
v0x600001c70fc0_0 .net "axi_wready", 0 0, L_0x600001e6e120;  1 drivers
v0x600001c71050_0 .net "axi_wvalid", 0 0, v0x600001dad290_0;  1 drivers
v0x600001c710e0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c71170_0 .net "dma_lcp_done", 0 0, L_0x600000414380;  1 drivers
v0x600001c71200_0 .net "dma_lcp_ready", 0 0, L_0x600001e6c8c0;  1 drivers
v0x600001c71290_0 .net "dma_sram_addr", 19 0, v0x600001dae1c0_0;  1 drivers
v0x600001c71320_0 .net "dma_sram_rdata", 255 0, L_0x600000414b60;  1 drivers
v0x600001c713b0_0 .net "dma_sram_re", 0 0, L_0x600000414540;  1 drivers
v0x600001c71440_0 .net "dma_sram_ready", 0 0, L_0x600001e6d720;  1 drivers
v0x600001c714d0_0 .net "dma_sram_wdata", 255 0, L_0x600000414460;  1 drivers
v0x600001c71560_0 .net "dma_sram_we", 0 0, L_0x6000004144d0;  1 drivers
v0x600001c715f0_0 .net "global_sync_in", 0 0, L_0x600000417020;  alias, 1 drivers
v0x600001c71680 .array "instr_mem", 4095 0, 127 0;
v0x600001c71710_0 .var "instr_rdata_reg", 127 0;
v0x600001c717a0_0 .var "instr_valid_reg", 0 0;
v0x600001c71830_0 .net "lcp_dma_cmd", 127 0, v0x600001dafcc0_0;  1 drivers
v0x600001c718c0_0 .net "lcp_dma_valid", 0 0, L_0x60000046ff00;  1 drivers
v0x600001c71950_0 .net "lcp_imem_addr", 19 0, L_0x60000046fbf0;  1 drivers
v0x600001c719e0_0 .net "lcp_imem_data", 127 0, v0x600001c71710_0;  1 drivers
v0x600001c71a70_0 .net "lcp_imem_re", 0 0, L_0x60000046fc60;  1 drivers
v0x600001c71b00_0 .net "lcp_imem_valid", 0 0, L_0x60000046faa0;  1 drivers
v0x600001c71b90_0 .net "lcp_mxu_cmd", 127 0, v0x600001c50a20_0;  1 drivers
v0x600001c71c20_0 .net "lcp_mxu_valid", 0 0, L_0x60000046fd40;  1 drivers
v0x600001c71cb0_0 .net "lcp_vpu_cmd", 127 0, v0x600001c515f0_0;  1 drivers
v0x600001c71d40_0 .net "lcp_vpu_valid", 0 0, L_0x60000046fe20;  1 drivers
v0x600001c71dd0_0 .net "mxu_a_addr", 19 0, L_0x600001e6a260;  1 drivers
v0x600001c71e60_0 .net "mxu_a_rdata", 255 0, L_0x600000414a80;  1 drivers
v0x600001c71ef0_0 .net "mxu_a_re", 0 0, L_0x600001e6a300;  1 drivers
v0x600001c71f80_0 .net "mxu_a_ready", 0 0, L_0x600001e6d5e0;  1 drivers
v0x600001c72010_0 .net "mxu_cfg_k", 15 0, L_0x600001e60d20;  1 drivers
v0x600001c720a0_0 .net "mxu_cfg_m", 15 0, L_0x600001e60be0;  1 drivers
v0x600001c72130_0 .net "mxu_cfg_n", 15 0, L_0x600001e60c80;  1 drivers
v0x600001c721c0_0 .var "mxu_col_cnt", 4 0;
v0x600001c72250_0 .var "mxu_cycle_cnt", 15 0;
v0x600001c722e0_0 .var "mxu_done_reg", 0 0;
v0x600001c72370_0 .net "mxu_dst_addr", 15 0, L_0x600001e60a00;  1 drivers
v0x600001c72400_0 .net "mxu_lcp_done", 0 0, L_0x600000414000;  1 drivers
v0x600001c72490_0 .net "mxu_lcp_ready", 0 0, L_0x600000413f70;  1 drivers
v0x600001c72520_0 .net "mxu_o_addr", 19 0, L_0x600001e6a4e0;  1 drivers
v0x600001c725b0_0 .net "mxu_o_ready", 0 0, L_0x600001e6d680;  1 drivers
v0x600001c72640_0 .net "mxu_o_wdata", 255 0, L_0x600001e6a6c0;  1 drivers
v0x600001c726d0_0 .net "mxu_o_we", 0 0, L_0x600000413f00;  1 drivers
v0x600001c72760_0 .var "mxu_out_cnt", 15 0;
v0x600001c727f0_0 .var "mxu_ready_reg", 0 0;
v0x600001c72880_0 .net "mxu_src0_addr", 15 0, L_0x600001e60aa0;  1 drivers
v0x600001c72910_0 .net "mxu_src1_addr", 15 0, L_0x600001e60b40;  1 drivers
v0x600001c729a0_0 .var "mxu_start_array", 0 0;
v0x600001c72a30_0 .var "mxu_start_array_d", 0 0;
v0x600001c72ac0_0 .var "mxu_state", 2 0;
v0x600001c72b50_0 .net "mxu_subop", 7 0, L_0x600001e60960;  1 drivers
v0x600001c72be0_0 .net "mxu_w_addr", 19 0, L_0x600001e69fe0;  1 drivers
v0x600001c72c70_0 .net "mxu_w_rdata", 255 0, v0x600001c4ccf0_0;  1 drivers
v0x600001c72d00_0 .net "mxu_w_re", 0 0, L_0x600001e6a080;  1 drivers
v0x600001c72d90_0 .net "mxu_w_ready", 0 0, L_0x600001e6d4a0;  1 drivers
v0x600001c72e20_0 .net "noc_data_write", 0 0, L_0x600000414c40;  1 drivers
v0x600001c72eb0_0 .net "noc_rx_addr", 19 0, L_0x1500daeb8;  alias, 1 drivers
v0x600001c72f40_0 .net "noc_rx_data", 255 0, L_0x1500dae70;  alias, 1 drivers
v0x600001c72fd0_0 .net "noc_rx_is_instr", 0 0, L_0x600001e6de00;  1 drivers
v0x600001c73060_0 .net "noc_rx_ready", 0 0, L_0x600001e6d7c0;  1 drivers
v0x600001c730f0_0 .net "noc_rx_valid", 0 0, L_0x600001e6dcc0;  1 drivers
L_0x1500dad98 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c73180_0 .net "noc_tx_addr", 19 0, L_0x1500dad98;  1 drivers
L_0x1500dad50 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c73210_0 .net "noc_tx_data", 255 0, L_0x1500dad50;  1 drivers
L_0x1500dae28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001c732a0_0 .net "noc_tx_ready", 0 0, L_0x1500dae28;  1 drivers
L_0x1500dade0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c73330_0 .net "noc_tx_valid", 0 0, L_0x1500dade0;  1 drivers
v0x600001c733c0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c73450_0 .net "sync_grant", 0 0, L_0x600001e6dc20;  1 drivers
v0x600001c734e0_0 .net "sync_request", 0 0, v0x600001c51440_0;  1 drivers
v0x600001c73570_0 .net "systolic_busy", 0 0, L_0x600000413d40;  1 drivers
v0x600001c73600_0 .net "systolic_done", 0 0, L_0x600001e699a0;  1 drivers
v0x600001c73690_0 .net "systolic_result", 127 0, L_0x600001e69540;  1 drivers
v0x600001c73720_0 .net "systolic_result_valid", 0 0, L_0x600000413e20;  1 drivers
v0x600001c737b0_0 .net "tpc_busy", 0 0, L_0x6000004631e0;  1 drivers
v0x600001c73840_0 .net "tpc_done", 0 0, v0x600001c50090_0;  1 drivers
v0x600001c738d0_0 .net "tpc_error", 0 0, v0x600001c501b0_0;  1 drivers
v0x600001c73960_0 .net "tpc_start", 0 0, L_0x600001e6d900;  1 drivers
v0x600001c739f0_0 .net "tpc_start_pc", 19 0, L_0x6000004172c0;  alias, 1 drivers
v0x600001c73a80_0 .net "vpu_lcp_done", 0 0, L_0x600000414150;  1 drivers
v0x600001c73b10_0 .net "vpu_lcp_ready", 0 0, L_0x600001e6c3c0;  1 drivers
v0x600001c73ba0_0 .net "vpu_sram_addr", 19 0, v0x600001c4eac0_0;  1 drivers
v0x600001c73c30_0 .net "vpu_sram_rdata", 255 0, L_0x600000414af0;  1 drivers
v0x600001c73cc0_0 .net "vpu_sram_re", 0 0, L_0x600000414310;  1 drivers
v0x600001c73d50_0 .net "vpu_sram_ready", 0 0, L_0x600001e6d540;  1 drivers
v0x600001c73de0_0 .net "vpu_sram_wdata", 255 0, L_0x600000414230;  1 drivers
v0x600001c73e70_0 .net "vpu_sram_we", 0 0, L_0x6000004142a0;  1 drivers
v0x600001c73f00_0 .var "weight_load_col_d", 1 0;
v0x600001c74000_0 .var "weight_load_en_d", 0 0;
L_0x600001e60960 .part v0x600001c50a20_0, 112, 8;
L_0x600001e60a00 .part v0x600001c50a20_0, 96, 16;
L_0x600001e60aa0 .part v0x600001c50a20_0, 80, 16;
L_0x600001e60b40 .part v0x600001c50a20_0, 64, 16;
L_0x600001e60be0 .part v0x600001c50a20_0, 48, 16;
L_0x600001e60c80 .part v0x600001c50a20_0, 32, 16;
L_0x600001e60d20 .part v0x600001c50a20_0, 16, 16;
L_0x600001e69e00 .part v0x600001c4ccf0_0, 0, 32;
L_0x600001e69ea0 .concat [ 16 4 0 0], L_0x600001e60b40, L_0x1500da8d0;
L_0x600001e69f40 .concat [ 5 15 0 0], v0x600001c721c0_0, L_0x1500da918;
L_0x600001e69fe0 .arith/sum 20, L_0x600001e69ea0, L_0x600001e69f40;
L_0x600001e6a080 .cmp/eq 3, v0x600001c72ac0_0, L_0x1500da960;
L_0x600001e6a120 .concat [ 16 4 0 0], L_0x600001e60aa0, L_0x1500da9a8;
L_0x600001e6a1c0 .concat [ 16 4 0 0], v0x600001c72250_0, L_0x1500da9f0;
L_0x600001e6a260 .arith/sum 20, L_0x600001e6a120, L_0x600001e6a1c0;
L_0x600001e6a300 .cmp/eq 3, v0x600001c72ac0_0, L_0x1500daa38;
L_0x600001e6a3a0 .concat [ 16 4 0 0], L_0x600001e60a00, L_0x1500daa80;
L_0x600001e6a440 .concat [ 16 4 0 0], v0x600001c72760_0, L_0x1500daac8;
L_0x600001e6a4e0 .arith/sum 20, L_0x600001e6a3a0, L_0x600001e6a440;
L_0x600001e6a620 .part L_0x600001e69540, 0, 128;
L_0x600001e6a6c0 .concat [ 128 128 0 0], L_0x600001e6a620, L_0x1500dab10;
L_0x600001e6a580 .cmp/eq 3, v0x600001c72ac0_0, L_0x1500dab58;
L_0x600001e6a760 .cmp/eq 3, v0x600001c72ac0_0, L_0x1500daba0;
L_0x600001e6d7c0 .reduce/nor L_0x6000004631e0;
L_0x600001e6d860 .reduce/nor L_0x600001e6de00;
S_0x14efc96b0 .scope module, "dma_inst" "dma_engine" 7 431, 8 14 0, S_0x14efd5fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14f030c00 .param/l "BYTES_PER_WORD" 1 8 101, +C4<00000000000000000000000000100000>;
P_0x14f030c40 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000100000000>;
P_0x14f030c80 .param/l "DMA_LOAD" 1 8 98, C4<00000001>;
P_0x14f030cc0 .param/l "DMA_STORE" 1 8 99, C4<00000010>;
P_0x14f030d00 .param/l "EXT_ADDR_W" 0 8 15, +C4<00000000000000000000000000101000>;
P_0x14f030d40 .param/l "INT_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x14f030d80 .param/l "MAX_BURST" 0 8 18, +C4<00000000000000000000000000010000>;
P_0x14f030dc0 .param/l "S_DECODE" 1 8 108, C4<0001>;
P_0x14f030e00 .param/l "S_DONE" 1 8 123, C4<1100>;
P_0x14f030e40 .param/l "S_IDLE" 1 8 107, C4<0000>;
P_0x14f030e80 .param/l "S_LOAD_ADDR" 1 8 110, C4<0010>;
P_0x14f030ec0 .param/l "S_LOAD_DATA" 1 8 111, C4<0011>;
P_0x14f030f00 .param/l "S_LOAD_WRITE" 1 8 112, C4<0100>;
P_0x14f030f40 .param/l "S_NEXT_COL" 1 8 121, C4<1010>;
P_0x14f030f80 .param/l "S_NEXT_ROW" 1 8 122, C4<1011>;
P_0x14f030fc0 .param/l "S_STORE_ADDR" 1 8 117, C4<0111>;
P_0x14f031000 .param/l "S_STORE_CAP" 1 8 116, C4<1101>;
P_0x14f031040 .param/l "S_STORE_DATA" 1 8 118, C4<1000>;
P_0x14f031080 .param/l "S_STORE_REQ" 1 8 114, C4<0101>;
P_0x14f0310c0 .param/l "S_STORE_RESP" 1 8 119, C4<1001>;
P_0x14f031100 .param/l "S_STORE_WAIT" 1 8 115, C4<0110>;
L_0x600000414380 .functor BUFZ 1, v0x600001dad8c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000414460 .functor BUFZ 256, v0x600001dae520_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000004144d0 .functor BUFZ 1, v0x600001dae640_0, C4<0>, C4<0>, C4<0>;
L_0x600000414540 .functor BUFZ 1, v0x600001dae370_0, C4<0>, C4<0>, C4<0>;
L_0x6000004145b0 .functor BUFZ 40, v0x600001dac750_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000414620 .functor BUFZ 8, v0x600001dac870_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000414700 .functor BUFZ 256, v0x600001dacfc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000414850 .functor BUFZ 40, v0x600001dac360_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000004148c0 .functor BUFZ 8, v0x600001dac480_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1500dacc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001dac240_0 .net/2u *"_ivl_14", 3 0, L_0x1500dacc0;  1 drivers
v0x600001dac2d0_0 .net "axi_araddr", 39 0, L_0x600000414850;  alias, 1 drivers
v0x600001dac360_0 .var "axi_araddr_reg", 39 0;
v0x600001dac3f0_0 .net "axi_arlen", 7 0, L_0x6000004148c0;  alias, 1 drivers
v0x600001dac480_0 .var "axi_arlen_reg", 7 0;
v0x600001dac510_0 .net "axi_arready", 0 0, L_0x600001e6e3a0;  alias, 1 drivers
v0x600001dac5a0_0 .net "axi_arvalid", 0 0, v0x600001dac630_0;  alias, 1 drivers
v0x600001dac630_0 .var "axi_arvalid_reg", 0 0;
v0x600001dac6c0_0 .net "axi_awaddr", 39 0, L_0x6000004145b0;  alias, 1 drivers
v0x600001dac750_0 .var "axi_awaddr_reg", 39 0;
v0x600001dac7e0_0 .net "axi_awlen", 7 0, L_0x600000414620;  alias, 1 drivers
v0x600001dac870_0 .var "axi_awlen_reg", 7 0;
v0x600001dac900_0 .net "axi_awready", 0 0, L_0x600001e6df40;  alias, 1 drivers
v0x600001dac990_0 .net "axi_awvalid", 0 0, v0x600001daca20_0;  alias, 1 drivers
v0x600001daca20_0 .var "axi_awvalid_reg", 0 0;
v0x600001dacab0_0 .net "axi_bready", 0 0, L_0x1500dad08;  alias, 1 drivers
v0x600001dacb40_0 .net "axi_bresp", 1 0, L_0x6000004160d0;  alias, 1 drivers
v0x600001dacbd0_0 .net "axi_bvalid", 0 0, L_0x600001e6e1c0;  alias, 1 drivers
v0x600001dacc60_0 .net "axi_rdata", 255 0, L_0x600000416300;  alias, 1 drivers
v0x600001daccf0_0 .net "axi_rlast", 0 0, L_0x600001e6e440;  alias, 1 drivers
v0x600001dacd80_0 .net "axi_rready", 0 0, v0x600001dace10_0;  alias, 1 drivers
v0x600001dace10_0 .var "axi_rready_reg", 0 0;
v0x600001dacea0_0 .net "axi_rvalid", 0 0, L_0x600001e6e4e0;  alias, 1 drivers
v0x600001dacf30_0 .net "axi_wdata", 255 0, L_0x600000414700;  alias, 1 drivers
v0x600001dacfc0_0 .var "axi_wdata_reg", 255 0;
v0x600001dad050_0 .net "axi_wlast", 0 0, v0x600001dad0e0_0;  alias, 1 drivers
v0x600001dad0e0_0 .var "axi_wlast_reg", 0 0;
v0x600001dad170_0 .net "axi_wready", 0 0, L_0x600001e6e120;  alias, 1 drivers
v0x600001dad200_0 .net "axi_wvalid", 0 0, v0x600001dad290_0;  alias, 1 drivers
v0x600001dad290_0 .var "axi_wvalid_reg", 0 0;
v0x600001dad320_0 .net "cfg_cols", 11 0, L_0x600001e6c6e0;  1 drivers
v0x600001dad3b0_0 .net "cfg_rows", 11 0, L_0x600001e6c640;  1 drivers
v0x600001dad440_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dad4d0_0 .net "cmd", 127 0, v0x600001dafcc0_0;  alias, 1 drivers
v0x600001dad560_0 .net "cmd_done", 0 0, L_0x600000414380;  alias, 1 drivers
v0x600001dad5f0_0 .net "cmd_ready", 0 0, L_0x600001e6c8c0;  alias, 1 drivers
v0x600001dad680_0 .net "cmd_valid", 0 0, L_0x60000046ff00;  alias, 1 drivers
v0x600001dad710_0 .var "col_count", 11 0;
v0x600001dad7a0_0 .var "cols_cfg", 11 0;
v0x600001dad830_0 .var "data_buf", 255 0;
v0x600001dad8c0_0 .var "done_reg", 0 0;
v0x600001dad950_0 .net "ext_addr", 39 0, L_0x600001e6c500;  1 drivers
v0x600001dad9e0_0 .var "ext_base", 39 0;
v0x600001dada70_0 .var "ext_ptr", 39 0;
v0x600001dadb00_0 .net "ext_stride", 11 0, L_0x600001e6c780;  1 drivers
v0x600001dadb90_0 .var "ext_stride_cfg", 11 0;
v0x600001dadc20_0 .net "int_addr", 19 0, L_0x600001e6c5a0;  1 drivers
v0x600001dadcb0_0 .var "int_base", 19 0;
v0x600001dadd40_0 .var "int_ptr", 19 0;
v0x600001daddd0_0 .net "int_stride", 11 0, L_0x600001e6c820;  1 drivers
v0x600001dade60_0 .var "int_stride_cfg", 11 0;
v0x600001dadef0_0 .var "op_type", 7 0;
v0x600001dadf80_0 .var "row_count", 11 0;
v0x600001dae010_0 .var "rows_cfg", 11 0;
v0x600001dae0a0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001dae130_0 .net "sram_addr", 19 0, v0x600001dae1c0_0;  alias, 1 drivers
v0x600001dae1c0_0 .var "sram_addr_reg", 19 0;
v0x600001dae250_0 .net "sram_rdata", 255 0, L_0x600000414b60;  alias, 1 drivers
v0x600001dae2e0_0 .net "sram_re", 0 0, L_0x600000414540;  alias, 1 drivers
v0x600001dae370_0 .var "sram_re_reg", 0 0;
v0x600001dae400_0 .net "sram_ready", 0 0, L_0x600001e6d720;  alias, 1 drivers
v0x600001dae490_0 .net "sram_wdata", 255 0, L_0x600000414460;  alias, 1 drivers
v0x600001dae520_0 .var "sram_wdata_reg", 255 0;
v0x600001dae5b0_0 .net "sram_we", 0 0, L_0x6000004144d0;  alias, 1 drivers
v0x600001dae640_0 .var "sram_we_reg", 0 0;
v0x600001dae6d0_0 .var "state", 3 0;
v0x600001dae760_0 .net "subop", 7 0, L_0x600001e6c460;  1 drivers
L_0x600001e6c460 .part v0x600001dafcc0_0, 112, 8;
L_0x600001e6c500 .part v0x600001dafcc0_0, 72, 40;
L_0x600001e6c5a0 .part v0x600001dafcc0_0, 52, 20;
L_0x600001e6c640 .part v0x600001dafcc0_0, 40, 12;
L_0x600001e6c6e0 .part v0x600001dafcc0_0, 28, 12;
L_0x600001e6c780 .part v0x600001dafcc0_0, 16, 12;
L_0x600001e6c820 .part v0x600001dafcc0_0, 4, 12;
L_0x600001e6c8c0 .cmp/eq 4, v0x600001dae6d0_0, L_0x1500dacc0;
S_0x14ef98880 .scope module, "lcp_inst" "local_cmd_processor" 7 193, 9 12 0, S_0x14efd5fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14f031200 .param/l "INSTR_DEPTH" 0 9 14, +C4<00000000000000000001000000000000>;
P_0x14f031240 .param/l "INSTR_WIDTH" 0 9 13, +C4<00000000000000000000000010000000>;
P_0x14f031280 .param/l "MAX_LOOP_NEST" 0 9 15, +C4<00000000000000000000000000000100>;
P_0x14f0312c0 .param/l "OP_BARRIER" 1 9 87, C4<00000111>;
P_0x14f031300 .param/l "OP_DMA" 1 9 83, C4<00000011>;
P_0x14f031340 .param/l "OP_ENDLOOP" 1 9 86, C4<00000110>;
P_0x14f031380 .param/l "OP_HALT" 1 9 88, C4<11111111>;
P_0x14f0313c0 .param/l "OP_LOOP" 1 9 85, C4<00000101>;
P_0x14f031400 .param/l "OP_NOP" 1 9 80, C4<00000000>;
P_0x14f031440 .param/l "OP_SYNC" 1 9 84, C4<00000100>;
P_0x14f031480 .param/l "OP_TENSOR" 1 9 81, C4<00000001>;
P_0x14f0314c0 .param/l "OP_VECTOR" 1 9 82, C4<00000010>;
P_0x14f031500 .param/l "SRAM_ADDR_W" 0 9 16, +C4<00000000000000000000000000010100>;
P_0x14f031540 .param/l "SYNC_ALL" 1 9 94, C4<11111111>;
P_0x14f031580 .param/l "SYNC_DMA" 1 9 93, C4<00000011>;
P_0x14f0315c0 .param/l "SYNC_MXU" 1 9 91, C4<00000001>;
P_0x14f031600 .param/l "SYNC_VPU" 1 9 92, C4<00000010>;
P_0x14f031640 .param/l "S_BARRIER" 1 9 107, C4<0111>;
P_0x14f031680 .param/l "S_CHECK_DEP" 1 9 104, C4<0100>;
P_0x14f0316c0 .param/l "S_DECODE" 1 9 103, C4<0011>;
P_0x14f031700 .param/l "S_ERROR" 1 9 109, C4<1001>;
P_0x14f031740 .param/l "S_FETCH" 1 9 101, C4<0001>;
P_0x14f031780 .param/l "S_FETCH_WAIT" 1 9 102, C4<0010>;
P_0x14f0317c0 .param/l "S_HALTED" 1 9 108, C4<1000>;
P_0x14f031800 .param/l "S_IDLE" 1 9 100, C4<0000>;
P_0x14f031840 .param/l "S_ISSUE" 1 9 105, C4<0101>;
P_0x14f031880 .param/l "S_WAIT_SYNC" 1 9 106, C4<0110>;
L_0x60000046fb10 .functor AND 1, L_0x600001e60000, L_0x600001e60140, C4<1>, C4<1>;
L_0x60000046fb80 .functor AND 1, L_0x60000046fb10, L_0x600001e60280, C4<1>, C4<1>;
L_0x60000046fbf0 .functor BUFZ 20, v0x600001c50360_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000046fc60 .functor BUFZ 1, v0x600001c50510_0, C4<0>, C4<0>, C4<0>;
L_0x60000046fd40 .functor BUFZ 1, v0x600001c50c60_0, C4<0>, C4<0>, C4<0>;
L_0x60000046fe20 .functor BUFZ 1, v0x600001c51830_0, C4<0>, C4<0>, C4<0>;
L_0x60000046ff00 .functor BUFZ 1, v0x600001daff00_0, C4<0>, C4<0>, C4<0>;
L_0x60000046ff70 .functor AND 1, L_0x600001e606e0, L_0x600001e60780, C4<1>, C4<1>;
L_0x6000004631e0 .functor AND 1, L_0x60000046ff70, L_0x600001e60820, C4<1>, C4<1>;
L_0x1500d83b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dae880_0 .net *"_ivl_11", 23 0, L_0x1500d83b0;  1 drivers
L_0x1500d83f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001dae910_0 .net/2u *"_ivl_12", 31 0, L_0x1500d83f8;  1 drivers
v0x600001dae9a0_0 .net *"_ivl_14", 0 0, L_0x600001e60000;  1 drivers
v0x600001daea30_0 .net *"_ivl_16", 31 0, L_0x600001e600a0;  1 drivers
L_0x1500d8440 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001daeac0_0 .net *"_ivl_19", 23 0, L_0x1500d8440;  1 drivers
L_0x1500d8488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001daeb50_0 .net/2u *"_ivl_20", 31 0, L_0x1500d8488;  1 drivers
v0x600001daebe0_0 .net *"_ivl_22", 0 0, L_0x600001e60140;  1 drivers
v0x600001daec70_0 .net *"_ivl_25", 0 0, L_0x60000046fb10;  1 drivers
v0x600001daed00_0 .net *"_ivl_26", 31 0, L_0x600001e601e0;  1 drivers
L_0x1500d84d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001daed90_0 .net *"_ivl_29", 23 0, L_0x1500d84d0;  1 drivers
L_0x1500d8518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001daee20_0 .net/2u *"_ivl_30", 31 0, L_0x1500d8518;  1 drivers
v0x600001daeeb0_0 .net *"_ivl_32", 0 0, L_0x600001e60280;  1 drivers
v0x600001daef40_0 .net *"_ivl_36", 31 0, L_0x600001e60320;  1 drivers
L_0x1500d8560 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001daefd0_0 .net *"_ivl_39", 23 0, L_0x1500d8560;  1 drivers
L_0x1500d85a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001daf060_0 .net/2u *"_ivl_40", 31 0, L_0x1500d85a8;  1 drivers
v0x600001daf0f0_0 .net *"_ivl_44", 31 0, L_0x600001e60460;  1 drivers
L_0x1500d85f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001daf180_0 .net *"_ivl_47", 23 0, L_0x1500d85f0;  1 drivers
L_0x1500d8638 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001daf210_0 .net/2u *"_ivl_48", 31 0, L_0x1500d8638;  1 drivers
v0x600001daf2a0_0 .net *"_ivl_52", 31 0, L_0x600001e605a0;  1 drivers
L_0x1500d8680 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001daf330_0 .net *"_ivl_55", 23 0, L_0x1500d8680;  1 drivers
L_0x1500d86c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001daf3c0_0 .net/2u *"_ivl_56", 31 0, L_0x1500d86c8;  1 drivers
L_0x1500d8710 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001daf450_0 .net/2u *"_ivl_76", 3 0, L_0x1500d8710;  1 drivers
v0x600001daf4e0_0 .net *"_ivl_78", 0 0, L_0x600001e606e0;  1 drivers
v0x600001daf570_0 .net *"_ivl_8", 31 0, L_0x600001e719a0;  1 drivers
L_0x1500d8758 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001daf600_0 .net/2u *"_ivl_80", 3 0, L_0x1500d8758;  1 drivers
v0x600001daf690_0 .net *"_ivl_82", 0 0, L_0x600001e60780;  1 drivers
v0x600001daf720_0 .net *"_ivl_85", 0 0, L_0x60000046ff70;  1 drivers
L_0x1500d87a0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001daf7b0_0 .net/2u *"_ivl_86", 3 0, L_0x1500d87a0;  1 drivers
v0x600001daf840_0 .net *"_ivl_88", 0 0, L_0x600001e60820;  1 drivers
v0x600001daf8d0_0 .net "all_done", 0 0, L_0x60000046fb80;  1 drivers
v0x600001daf960_0 .net "busy", 0 0, L_0x6000004631e0;  alias, 1 drivers
v0x600001daf9f0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001dafa80_0 .var "decoded_opcode", 7 0;
v0x600001dafb10_0 .var "decoded_subop", 7 0;
v0x600001dafba0_0 .net "dma_clear", 0 0, L_0x600001e60640;  1 drivers
v0x600001dafc30_0 .net "dma_cmd", 127 0, v0x600001dafcc0_0;  alias, 1 drivers
v0x600001dafcc0_0 .var "dma_cmd_reg", 127 0;
v0x600001dafd50_0 .net "dma_done", 0 0, L_0x600000414380;  alias, 1 drivers
v0x600001dafde0_0 .net "dma_ready", 0 0, L_0x600001e6c8c0;  alias, 1 drivers
v0x600001dafe70_0 .net "dma_valid", 0 0, L_0x60000046ff00;  alias, 1 drivers
v0x600001daff00_0 .var "dma_valid_reg", 0 0;
v0x600001c50000_0 .net "done", 0 0, v0x600001c50090_0;  alias, 1 drivers
v0x600001c50090_0 .var "done_reg", 0 0;
v0x600001c50120_0 .net "error", 0 0, v0x600001c501b0_0;  alias, 1 drivers
v0x600001c501b0_0 .var "error_reg", 0 0;
v0x600001c50240_0 .net "global_sync_in", 0 0, L_0x600000417020;  alias, 1 drivers
v0x600001c502d0_0 .net "imem_addr", 19 0, L_0x60000046fbf0;  alias, 1 drivers
v0x600001c50360_0 .var "imem_addr_reg", 19 0;
v0x600001c503f0_0 .net "imem_data", 127 0, v0x600001c71710_0;  alias, 1 drivers
v0x600001c50480_0 .net "imem_re", 0 0, L_0x60000046fc60;  alias, 1 drivers
v0x600001c50510_0 .var "imem_re_reg", 0 0;
v0x600001c505a0_0 .net "imem_valid", 0 0, L_0x60000046faa0;  alias, 1 drivers
v0x600001c50630_0 .var "instr_reg", 127 0;
v0x600001c506c0_0 .net "loop_count", 15 0, L_0x600001e7fe80;  1 drivers
v0x600001c50750 .array "loop_counter", 3 0, 15 0;
v0x600001c507e0_0 .var "loop_sp", 1 0;
v0x600001c50870 .array "loop_start_addr", 3 0, 19 0;
v0x600001c50900_0 .net "mxu_clear", 0 0, L_0x600001e603c0;  1 drivers
v0x600001c50990_0 .net "mxu_cmd", 127 0, v0x600001c50a20_0;  alias, 1 drivers
v0x600001c50a20_0 .var "mxu_cmd_reg", 127 0;
v0x600001c50ab0_0 .net "mxu_done", 0 0, L_0x600000414000;  alias, 1 drivers
v0x600001c50b40_0 .net "mxu_ready", 0 0, L_0x600000413f70;  alias, 1 drivers
v0x600001c50bd0_0 .net "mxu_valid", 0 0, L_0x60000046fd40;  alias, 1 drivers
v0x600001c50c60_0 .var "mxu_valid_reg", 0 0;
v0x600001c50cf0_0 .net "opcode", 7 0, L_0x600001e7fd40;  1 drivers
v0x600001c50d80_0 .var "pc", 19 0;
v0x600001c50e10_0 .var "pending_dma", 7 0;
v0x600001c50ea0_0 .var "pending_mxu", 7 0;
v0x600001c50f30_0 .var "pending_vpu", 7 0;
v0x600001c50fc0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c51050_0 .net "start", 0 0, L_0x600001e6d900;  alias, 1 drivers
v0x600001c510e0_0 .net "start_pc", 19 0, L_0x6000004172c0;  alias, 1 drivers
v0x600001c51170_0 .var "state", 3 0;
v0x600001c51200_0 .net "subop", 7 0, L_0x600001e7fde0;  1 drivers
v0x600001c51290_0 .net "sync_grant", 0 0, L_0x600001e6dc20;  alias, 1 drivers
v0x600001c51320_0 .net "sync_mask", 7 0, L_0x600001e7ff20;  1 drivers
v0x600001c513b0_0 .net "sync_request", 0 0, v0x600001c51440_0;  alias, 1 drivers
v0x600001c51440_0 .var "sync_request_reg", 0 0;
v0x600001c514d0_0 .net "vpu_clear", 0 0, L_0x600001e60500;  1 drivers
v0x600001c51560_0 .net "vpu_cmd", 127 0, v0x600001c515f0_0;  alias, 1 drivers
v0x600001c515f0_0 .var "vpu_cmd_reg", 127 0;
v0x600001c51680_0 .net "vpu_done", 0 0, L_0x600000414150;  alias, 1 drivers
v0x600001c51710_0 .net "vpu_ready", 0 0, L_0x600001e6c3c0;  alias, 1 drivers
v0x600001c517a0_0 .net "vpu_valid", 0 0, L_0x60000046fe20;  alias, 1 drivers
v0x600001c51830_0 .var "vpu_valid_reg", 0 0;
L_0x600001e7fd40 .part v0x600001c71710_0, 120, 8;
L_0x600001e7fde0 .part v0x600001c71710_0, 112, 8;
L_0x600001e7fe80 .part v0x600001c71710_0, 32, 16;
L_0x600001e7ff20 .part v0x600001c71710_0, 104, 8;
L_0x600001e719a0 .concat [ 8 24 0 0], v0x600001c50ea0_0, L_0x1500d83b0;
L_0x600001e60000 .cmp/eq 32, L_0x600001e719a0, L_0x1500d83f8;
L_0x600001e600a0 .concat [ 8 24 0 0], v0x600001c50f30_0, L_0x1500d8440;
L_0x600001e60140 .cmp/eq 32, L_0x600001e600a0, L_0x1500d8488;
L_0x600001e601e0 .concat [ 8 24 0 0], v0x600001c50e10_0, L_0x1500d84d0;
L_0x600001e60280 .cmp/eq 32, L_0x600001e601e0, L_0x1500d8518;
L_0x600001e60320 .concat [ 8 24 0 0], v0x600001c50ea0_0, L_0x1500d8560;
L_0x600001e603c0 .cmp/eq 32, L_0x600001e60320, L_0x1500d85a8;
L_0x600001e60460 .concat [ 8 24 0 0], v0x600001c50f30_0, L_0x1500d85f0;
L_0x600001e60500 .cmp/eq 32, L_0x600001e60460, L_0x1500d8638;
L_0x600001e605a0 .concat [ 8 24 0 0], v0x600001c50e10_0, L_0x1500d8680;
L_0x600001e60640 .cmp/eq 32, L_0x600001e605a0, L_0x1500d86c8;
L_0x600001e606e0 .cmp/ne 4, v0x600001c51170_0, L_0x1500d8710;
L_0x600001e60780 .cmp/ne 4, v0x600001c51170_0, L_0x1500d8758;
L_0x600001e60820 .cmp/ne 4, v0x600001c51170_0, L_0x1500d87a0;
S_0x14ef98c60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 212, 9 212 0, S_0x14ef98880;
 .timescale 0 0;
v0x600001dae7f0_0 .var/i "i", 31 0;
S_0x14ef99930 .scope module, "mxu_array" "systolic_array" 7 296, 10 13 0, S_0x14efd5fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14ef99aa0 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x14ef99ae0 .param/l "ARRAY_SIZE" 0 10 14, +C4<00000000000000000000000000000100>;
P_0x14ef99b20 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
P_0x14ef99b60 .param/l "S_COMPUTE" 1 10 51, C4<010>;
P_0x14ef99ba0 .param/l "S_DONE" 1 10 53, C4<100>;
P_0x14ef99be0 .param/l "S_DRAIN" 1 10 52, C4<011>;
P_0x14ef99c20 .param/l "S_IDLE" 1 10 49, C4<000>;
P_0x14ef99c60 .param/l "S_LOAD" 1 10 50, C4<001>;
L_0x600000413b10 .functor OR 1, L_0x600001e695e0, L_0x600001e69680, C4<0>, C4<0>;
L_0x600000413b80 .functor AND 1, L_0x600001e69720, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x600000413bf0 .functor AND 1, L_0x600000413b80, L_0x600001e697c0, C4<1>, C4<1>;
L_0x600000413c60 .functor OR 1, L_0x600000413b10, L_0x600000413bf0, C4<0>, C4<0>;
L_0x600000413cd0 .functor BUFZ 1, L_0x600000413c60, C4<0>, C4<0>, C4<0>;
L_0x600000413d40 .functor AND 1, L_0x600001e69860, L_0x600001e69900, C4<1>, C4<1>;
L_0x600000413db0 .functor AND 1, L_0x600001e69ae0, L_0x600001e69b80, C4<1>, C4<1>;
L_0x600000413e20 .functor AND 1, L_0x600000413db0, L_0x600001e69d60, C4<1>, C4<1>;
v0x600001c48120_0 .net *"_ivl_101", 0 0, L_0x600001e69d60;  1 drivers
L_0x1500da528 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c481b0_0 .net/2u *"_ivl_37", 2 0, L_0x1500da528;  1 drivers
v0x600001c48240_0 .net *"_ivl_39", 0 0, L_0x600001e695e0;  1 drivers
L_0x1500da570 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001c482d0_0 .net/2u *"_ivl_41", 2 0, L_0x1500da570;  1 drivers
v0x600001c48360_0 .net *"_ivl_43", 0 0, L_0x600001e69680;  1 drivers
v0x600001c483f0_0 .net *"_ivl_46", 0 0, L_0x600000413b10;  1 drivers
L_0x1500da5b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c48480_0 .net/2u *"_ivl_47", 2 0, L_0x1500da5b8;  1 drivers
v0x600001c48510_0 .net *"_ivl_49", 0 0, L_0x600001e69720;  1 drivers
v0x600001c485a0_0 .net *"_ivl_52", 0 0, L_0x600000413b80;  1 drivers
v0x600001c48630_0 .net *"_ivl_54", 0 0, L_0x600001e697c0;  1 drivers
v0x600001c486c0_0 .net *"_ivl_56", 0 0, L_0x600000413bf0;  1 drivers
L_0x1500da600 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c48750_0 .net/2u *"_ivl_61", 2 0, L_0x1500da600;  1 drivers
v0x600001c487e0_0 .net *"_ivl_63", 0 0, L_0x600001e69860;  1 drivers
L_0x1500da648 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001c48870_0 .net/2u *"_ivl_65", 2 0, L_0x1500da648;  1 drivers
v0x600001c48900_0 .net *"_ivl_67", 0 0, L_0x600001e69900;  1 drivers
L_0x1500da690 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001c48990_0 .net/2u *"_ivl_71", 2 0, L_0x1500da690;  1 drivers
L_0x1500da6d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c48a20_0 .net/2u *"_ivl_75", 2 0, L_0x1500da6d8;  1 drivers
L_0x1500da768 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001c48ab0_0 .net/2u *"_ivl_81", 2 0, L_0x1500da768;  1 drivers
v0x600001c48b40_0 .net *"_ivl_83", 0 0, L_0x600001e69ae0;  1 drivers
v0x600001c48bd0_0 .net *"_ivl_85", 0 0, L_0x600001e69b80;  1 drivers
v0x600001c48c60_0 .net *"_ivl_88", 0 0, L_0x600000413db0;  1 drivers
v0x600001c48cf0_0 .net *"_ivl_89", 31 0, L_0x600001e69c20;  1 drivers
L_0x1500da7b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c48d80_0 .net *"_ivl_92", 15 0, L_0x1500da7b0;  1 drivers
L_0x1500dc028 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001c48e10_0 .net *"_ivl_93", 31 0, L_0x1500dc028;  1 drivers
L_0x1500da7f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001c48ea0_0 .net/2u *"_ivl_97", 31 0, L_0x1500da7f8;  1 drivers
v0x600001c48f30_0 .net *"_ivl_99", 31 0, L_0x600001e69cc0;  1 drivers
v0x600001c48fc0_0 .net "act_data", 31 0, v0x600001c70480_0;  1 drivers
v0x600001c49050 .array "act_h", 19 0;
v0x600001c49050_0 .net v0x600001c49050 0, 7 0, L_0x600000410310; 1 drivers
v0x600001c49050_1 .net v0x600001c49050 1, 7 0, v0x600001c529a0_0; 1 drivers
v0x600001c49050_2 .net v0x600001c49050 2, 7 0, v0x600001c53f00_0; 1 drivers
v0x600001c49050_3 .net v0x600001c49050 3, 7 0, v0x600001c554d0_0; 1 drivers
v0x600001c49050_4 .net v0x600001c49050 4, 7 0, v0x600001c56a30_0; 1 drivers
v0x600001c49050_5 .net v0x600001c49050 5, 7 0, L_0x600000410380; 1 drivers
v0x600001c49050_6 .net v0x600001c49050 6, 7 0, v0x600001c58000_0; 1 drivers
v0x600001c49050_7 .net v0x600001c49050 7, 7 0, v0x600001c59560_0; 1 drivers
v0x600001c49050_8 .net v0x600001c49050 8, 7 0, v0x600001c5aac0_0; 1 drivers
v0x600001c49050_9 .net v0x600001c49050 9, 7 0, v0x600001c5c090_0; 1 drivers
v0x600001c49050_10 .net v0x600001c49050 10, 7 0, L_0x6000004103f0; 1 drivers
v0x600001c49050_11 .net v0x600001c49050 11, 7 0, v0x600001c5d5f0_0; 1 drivers
v0x600001c49050_12 .net v0x600001c49050 12, 7 0, v0x600001c5eb50_0; 1 drivers
v0x600001c49050_13 .net v0x600001c49050 13, 7 0, v0x600001c40120_0; 1 drivers
v0x600001c49050_14 .net v0x600001c49050 14, 7 0, v0x600001c41680_0; 1 drivers
v0x600001c49050_15 .net v0x600001c49050 15, 7 0, L_0x600000410460; 1 drivers
v0x600001c49050_16 .net v0x600001c49050 16, 7 0, v0x600001c42be0_0; 1 drivers
v0x600001c49050_17 .net v0x600001c49050 17, 7 0, v0x600001c441b0_0; 1 drivers
v0x600001c49050_18 .net v0x600001c49050 18, 7 0, v0x600001c45710_0; 1 drivers
v0x600001c49050_19 .net v0x600001c49050 19, 7 0, v0x600001c46c70_0; 1 drivers
v0x600001c490e0_0 .net "act_ready", 0 0, L_0x600001e69a40;  1 drivers
v0x600001c49170_0 .net "act_valid", 0 0, v0x600001c705a0_0;  1 drivers
v0x600001c49200_0 .net "busy", 0 0, L_0x600000413d40;  alias, 1 drivers
v0x600001c49290_0 .net "cfg_k_tiles", 15 0, L_0x600001e60d20;  alias, 1 drivers
L_0x1500da840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001c49320_0 .net "clear_acc", 0 0, L_0x1500da840;  1 drivers
v0x600001c493b0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c49440_0 .var "cycle_count", 15 0;
v0x600001c494d0_0 .var "cycle_count_next", 15 0;
v0x600001c518c0_5 .array/port v0x600001c518c0, 5;
v0x600001c49560 .array "deskew_output", 3 0;
v0x600001c49560_0 .net v0x600001c49560 0, 31 0, v0x600001c518c0_5; 1 drivers
v0x600001c519e0_3 .array/port v0x600001c519e0, 3;
v0x600001c49560_1 .net v0x600001c49560 1, 31 0, v0x600001c519e0_3; 1 drivers
v0x600001c51b00_1 .array/port v0x600001c51b00, 1;
v0x600001c49560_2 .net v0x600001c49560 2, 31 0, v0x600001c51b00_1; 1 drivers
v0x600001c49560_3 .net v0x600001c49560 3, 31 0, L_0x6000004138e0; 1 drivers
v0x600001c495f0_0 .net "done", 0 0, L_0x600001e699a0;  alias, 1 drivers
L_0x1500da720 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001c49680_0 .net "drain_delay", 15 0, L_0x1500da720;  1 drivers
v0x600001c49710_0 .net "pe_enable", 0 0, L_0x600000413c60;  1 drivers
v0x600001c497a0 .array "psum_bottom", 3 0;
v0x600001c497a0_0 .net v0x600001c497a0 0, 31 0, L_0x6000004135d0; 1 drivers
v0x600001c497a0_1 .net v0x600001c497a0 1, 31 0, L_0x6000004136b0; 1 drivers
v0x600001c497a0_2 .net v0x600001c497a0 2, 31 0, L_0x600000413790; 1 drivers
v0x600001c497a0_3 .net v0x600001c497a0 3, 31 0, L_0x600000413870; 1 drivers
L_0x1500d8908 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c49830 .array "psum_v", 19 0;
v0x600001c49830_0 .net v0x600001c49830 0, 31 0, L_0x1500d8908; 1 drivers
L_0x1500d8950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c49830_1 .net v0x600001c49830 1, 31 0, L_0x1500d8950; 1 drivers
L_0x1500d8998 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c49830_2 .net v0x600001c49830 2, 31 0, L_0x1500d8998; 1 drivers
L_0x1500d89e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c49830_3 .net v0x600001c49830 3, 31 0, L_0x1500d89e0; 1 drivers
v0x600001c49830_4 .net v0x600001c49830 4, 31 0, v0x600001c52eb0_0; 1 drivers
v0x600001c49830_5 .net v0x600001c49830 5, 31 0, v0x600001c54480_0; 1 drivers
v0x600001c49830_6 .net v0x600001c49830 6, 31 0, v0x600001c559e0_0; 1 drivers
v0x600001c49830_7 .net v0x600001c49830 7, 31 0, v0x600001c56f40_0; 1 drivers
v0x600001c49830_8 .net v0x600001c49830 8, 31 0, v0x600001c58510_0; 1 drivers
v0x600001c49830_9 .net v0x600001c49830 9, 31 0, v0x600001c59a70_0; 1 drivers
v0x600001c49830_10 .net v0x600001c49830 10, 31 0, v0x600001c5afd0_0; 1 drivers
v0x600001c49830_11 .net v0x600001c49830 11, 31 0, v0x600001c5c5a0_0; 1 drivers
v0x600001c49830_12 .net v0x600001c49830 12, 31 0, v0x600001c5db00_0; 1 drivers
v0x600001c49830_13 .net v0x600001c49830 13, 31 0, v0x600001c5f060_0; 1 drivers
v0x600001c49830_14 .net v0x600001c49830 14, 31 0, v0x600001c40630_0; 1 drivers
v0x600001c49830_15 .net v0x600001c49830 15, 31 0, v0x600001c41b90_0; 1 drivers
v0x600001c49830_16 .net v0x600001c49830 16, 31 0, v0x600001c430f0_0; 1 drivers
v0x600001c49830_17 .net v0x600001c49830 17, 31 0, v0x600001c446c0_0; 1 drivers
v0x600001c49830_18 .net v0x600001c49830 18, 31 0, v0x600001c45c20_0; 1 drivers
v0x600001c49830_19 .net v0x600001c49830 19, 31 0, v0x600001c47180_0; 1 drivers
v0x600001c498c0_0 .net "result_data", 127 0, L_0x600001e69540;  alias, 1 drivers
L_0x1500da888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001c49950_0 .net "result_ready", 0 0, L_0x1500da888;  1 drivers
v0x600001c499e0_0 .net "result_valid", 0 0, L_0x600000413e20;  alias, 1 drivers
v0x600001c49a70_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c49b00_0 .net "skew_enable", 0 0, L_0x600000413cd0;  1 drivers
v0x600001c49b90 .array "skew_input", 3 0;
v0x600001c49b90_0 .net v0x600001c49b90 0, 7 0, L_0x600001e60e60; 1 drivers
v0x600001c49b90_1 .net v0x600001c49b90 1, 7 0, L_0x600001e60fa0; 1 drivers
v0x600001c49b90_2 .net v0x600001c49b90 2, 7 0, L_0x600001e610e0; 1 drivers
v0x600001c49b90_3 .net v0x600001c49b90 3, 7 0, L_0x600001e61220; 1 drivers
v0x600001c49c20 .array "skew_output", 3 0;
v0x600001c49c20_0 .net v0x600001c49c20 0, 7 0, v0x600001c51c20_0; 1 drivers
v0x600001c49c20_1 .net v0x600001c49c20 1, 7 0, v0x600001c51ef0_0; 1 drivers
v0x600001c49c20_2 .net v0x600001c49c20 2, 7 0, v0x600001c521c0_0; 1 drivers
v0x600001c49c20_3 .net v0x600001c49c20 3, 7 0, v0x600001c52490_0; 1 drivers
v0x600001c49cb0_0 .net "start", 0 0, v0x600001c72a30_0;  1 drivers
v0x600001c49d40_0 .var "state", 2 0;
v0x600001c49dd0_0 .var "state_next", 2 0;
v0x600001c49e60_0 .net "weight_load_col", 1 0, v0x600001c73f00_0;  1 drivers
v0x600001c49ef0_0 .net "weight_load_data", 31 0, L_0x600001e69e00;  1 drivers
v0x600001c49f80_0 .net "weight_load_en", 0 0, v0x600001c74000_0;  1 drivers
E_0x60000353bdc0/0 .event anyedge, v0x600001c49d40_0, v0x600001c49440_0, v0x600001c49cb0_0, v0x600001c49f80_0;
E_0x60000353bdc0/1 .event anyedge, v0x600001c49290_0, v0x600001c49680_0;
E_0x60000353bdc0 .event/or E_0x60000353bdc0/0, E_0x60000353bdc0/1;
L_0x600001e60dc0 .part v0x600001c70480_0, 0, 8;
L_0x1500d87e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e60e60 .functor MUXZ 8, L_0x1500d87e8, L_0x600001e60dc0, v0x600001c705a0_0, C4<>;
L_0x600001e60f00 .part v0x600001c70480_0, 8, 8;
L_0x1500d8830 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e60fa0 .functor MUXZ 8, L_0x1500d8830, L_0x600001e60f00, v0x600001c705a0_0, C4<>;
L_0x600001e61040 .part v0x600001c70480_0, 16, 8;
L_0x1500d8878 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e610e0 .functor MUXZ 8, L_0x1500d8878, L_0x600001e61040, v0x600001c705a0_0, C4<>;
L_0x600001e61180 .part v0x600001c70480_0, 24, 8;
L_0x1500d88c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001e61220 .functor MUXZ 8, L_0x1500d88c0, L_0x600001e61180, v0x600001c705a0_0, C4<>;
L_0x600001e61400 .part L_0x600001e69e00, 0, 8;
L_0x600001e61c20 .part L_0x600001e69e00, 0, 8;
L_0x600001e62440 .part L_0x600001e69e00, 0, 8;
L_0x600001e62c60 .part L_0x600001e69e00, 0, 8;
L_0x600001e63480 .part L_0x600001e69e00, 8, 8;
L_0x600001e63ca0 .part L_0x600001e69e00, 8, 8;
L_0x600001e64500 .part L_0x600001e69e00, 8, 8;
L_0x600001e64d20 .part L_0x600001e69e00, 8, 8;
L_0x600001e65540 .part L_0x600001e69e00, 16, 8;
L_0x600001e65d60 .part L_0x600001e69e00, 16, 8;
L_0x600001e66580 .part L_0x600001e69e00, 16, 8;
L_0x600001e66e40 .part L_0x600001e69e00, 16, 8;
L_0x600001e67660 .part L_0x600001e69e00, 24, 8;
L_0x600001e67de0 .part L_0x600001e69e00, 24, 8;
L_0x600001e68640 .part L_0x600001e69e00, 24, 8;
L_0x600001e68e60 .part L_0x600001e69e00, 24, 8;
L_0x600001e69540 .concat8 [ 32 32 32 32], L_0x600000413950, L_0x6000004139c0, L_0x600000413a30, L_0x600000413aa0;
L_0x600001e695e0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500da528;
L_0x600001e69680 .cmp/eq 3, v0x600001c49d40_0, L_0x1500da570;
L_0x600001e69720 .cmp/eq 3, v0x600001c49d40_0, L_0x1500da5b8;
L_0x600001e697c0 .reduce/nor v0x600001c74000_0;
L_0x600001e69860 .cmp/ne 3, v0x600001c49d40_0, L_0x1500da600;
L_0x600001e69900 .cmp/ne 3, v0x600001c49d40_0, L_0x1500da648;
L_0x600001e699a0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500da690;
L_0x600001e69a40 .cmp/eq 3, v0x600001c49d40_0, L_0x1500da6d8;
L_0x600001e69ae0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500da768;
L_0x600001e69b80 .cmp/ge 16, v0x600001c49440_0, L_0x1500da720;
L_0x600001e69c20 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500da7b0;
L_0x600001e69cc0 .arith/sum 32, L_0x1500dc028, L_0x1500da7f8;
L_0x600001e69d60 .cmp/gt 32, L_0x600001e69cc0, L_0x600001e69c20;
S_0x14ef99e20 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 10 248, 10 248 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000013ec80 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000110>;
P_0x60000013ecc0 .param/l "col" 1 10 248, +C4<00>;
L_0x6000004135d0 .functor BUFZ 32, v0x600001c430f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efcfd90 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x14ef99e20;
 .timescale 0 0;
v0x600001c518c0 .array "delay_stages", 5 0, 31 0;
v0x600001c51950_0 .var/i "i", 31 0;
S_0x14efcff00 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 10 248, 10 248 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000013ed00 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000100>;
P_0x60000013ed40 .param/l "col" 1 10 248, +C4<01>;
L_0x6000004136b0 .functor BUFZ 32, v0x600001c446c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efd0070 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x14efcff00;
 .timescale 0 0;
v0x600001c519e0 .array "delay_stages", 3 0, 31 0;
v0x600001c51a70_0 .var/i "i", 31 0;
S_0x14efc9f90 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 10 248, 10 248 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000013ed80 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000010>;
P_0x60000013edc0 .param/l "col" 1 10 248, +C4<010>;
L_0x600000413790 .functor BUFZ 32, v0x600001c45c20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efca100 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x14efc9f90;
 .timescale 0 0;
v0x600001c51b00 .array "delay_stages", 1 0, 31 0;
v0x600001c51b90_0 .var/i "i", 31 0;
S_0x14efca270 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 10 248, 10 248 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000013ee00 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000000>;
P_0x60000013ee40 .param/l "col" 1 10 248, +C4<011>;
L_0x600000413870 .functor BUFZ 32, v0x600001c47180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efca3e0 .scope generate, "col_no_delay" "col_no_delay" 10 253, 10 253 0, S_0x14efca270;
 .timescale 0 0;
L_0x6000004138e0 .functor BUFZ 32, L_0x600000413870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14efca550 .scope generate, "gen_skew[0]" "gen_skew[0]" 10 142, 10 142 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353c000 .param/l "row" 1 10 142, +C4<00>;
v0x600001c51cb0_0 .net *"_ivl_1", 7 0, L_0x600001e60dc0;  1 drivers
v0x600001c51d40_0 .net/2u *"_ivl_2", 7 0, L_0x1500d87e8;  1 drivers
S_0x14efca6c0 .scope generate, "row0_skew" "row0_skew" 10 146, 10 146 0, S_0x14efca550;
 .timescale 0 0;
v0x600001c51c20_0 .var "out_reg", 7 0;
S_0x14efca830 .scope generate, "gen_skew[1]" "gen_skew[1]" 10 142, 10 142 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353c080 .param/l "row" 1 10 142, +C4<01>;
v0x600001c51f80_0 .net *"_ivl_1", 7 0, L_0x600001e60f00;  1 drivers
v0x600001c52010_0 .net/2u *"_ivl_2", 7 0, L_0x1500d8830;  1 drivers
S_0x14efca9a0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x14efca830;
 .timescale 0 0;
v0x600001c51dd0 .array "delay_stages", 0 0, 7 0;
v0x600001c51e60_0 .var/i "i", 31 0;
v0x600001c51ef0_0 .var "out_reg", 7 0;
S_0x14efcab10 .scope generate, "gen_skew[2]" "gen_skew[2]" 10 142, 10 142 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353c100 .param/l "row" 1 10 142, +C4<010>;
v0x600001c52250_0 .net *"_ivl_1", 7 0, L_0x600001e61040;  1 drivers
v0x600001c522e0_0 .net/2u *"_ivl_2", 7 0, L_0x1500d8878;  1 drivers
S_0x14efcac80 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x14efcab10;
 .timescale 0 0;
v0x600001c520a0 .array "delay_stages", 1 0, 7 0;
v0x600001c52130_0 .var/i "i", 31 0;
v0x600001c521c0_0 .var "out_reg", 7 0;
S_0x14efcadf0 .scope generate, "gen_skew[3]" "gen_skew[3]" 10 142, 10 142 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353c180 .param/l "row" 1 10 142, +C4<011>;
v0x600001c52520_0 .net *"_ivl_1", 7 0, L_0x600001e61180;  1 drivers
v0x600001c525b0_0 .net/2u *"_ivl_2", 7 0, L_0x1500d88c0;  1 drivers
S_0x14efcaf60 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x14efcadf0;
 .timescale 0 0;
v0x600001c52370 .array "delay_stages", 2 0, 7 0;
v0x600001c52400_0 .var/i "i", 31 0;
v0x600001c52490_0 .var "out_reg", 7 0;
S_0x14efcb0d0 .scope generate, "pe_row[0]" "pe_row[0]" 10 213, 10 213 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353c200 .param/l "row" 1 10 213, +C4<00>;
S_0x14efcb240 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14efcb0d0;
 .timescale 0 0;
P_0x60000353c280 .param/l "col" 1 10 214, +C4<00>;
L_0x6000004104d0 .functor AND 1, v0x600001c74000_0, L_0x600001e61360, C4<1>, C4<1>;
L_0x600000410540 .functor AND 1, L_0x600001e61540, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x6000004105b0 .functor OR 1, L_0x600001e614a0, L_0x600000410540, C4<0>, C4<0>;
L_0x600000410620 .functor AND 1, L_0x1500da840, L_0x6000004105b0, C4<1>, C4<1>;
L_0x600000410690 .functor AND 1, L_0x600000410620, L_0x600001e61680, C4<1>, C4<1>;
v0x600001c53180_0 .net *"_ivl_0", 2 0, L_0x600001e612c0;  1 drivers
L_0x1500d8ab8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c53210_0 .net/2u *"_ivl_11", 2 0, L_0x1500d8ab8;  1 drivers
v0x600001c532a0_0 .net *"_ivl_13", 0 0, L_0x600001e614a0;  1 drivers
L_0x1500d8b00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c53330_0 .net/2u *"_ivl_15", 2 0, L_0x1500d8b00;  1 drivers
v0x600001c533c0_0 .net *"_ivl_17", 0 0, L_0x600001e61540;  1 drivers
v0x600001c53450_0 .net *"_ivl_20", 0 0, L_0x600000410540;  1 drivers
v0x600001c534e0_0 .net *"_ivl_22", 0 0, L_0x6000004105b0;  1 drivers
v0x600001c53570_0 .net *"_ivl_24", 0 0, L_0x600000410620;  1 drivers
v0x600001c53600_0 .net *"_ivl_25", 31 0, L_0x600001e615e0;  1 drivers
L_0x1500d8b48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c53690_0 .net *"_ivl_28", 15 0, L_0x1500d8b48;  1 drivers
L_0x1500d8b90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c53720_0 .net/2u *"_ivl_29", 31 0, L_0x1500d8b90;  1 drivers
L_0x1500d8a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c537b0_0 .net *"_ivl_3", 0 0, L_0x1500d8a28;  1 drivers
v0x600001c53840_0 .net *"_ivl_31", 0 0, L_0x600001e61680;  1 drivers
L_0x1500d8a70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c538d0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d8a70;  1 drivers
v0x600001c53960_0 .net *"_ivl_6", 0 0, L_0x600001e61360;  1 drivers
v0x600001c539f0_0 .net "do_clear", 0 0, L_0x600000410690;  1 drivers
v0x600001c53a80_0 .net "load_weight", 0 0, L_0x6000004104d0;  1 drivers
v0x600001c53b10_0 .net "weight_in", 7 0, L_0x600001e61400;  1 drivers
L_0x600001e612c0 .concat [ 2 1 0 0], v0x600001c73f00_0, L_0x1500d8a28;
L_0x600001e61360 .cmp/eq 3, L_0x600001e612c0, L_0x1500d8a70;
L_0x600001e614a0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d8ab8;
L_0x600001e61540 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d8b00;
L_0x600001e615e0 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500d8b48;
L_0x600001e61680 .cmp/eq 32, L_0x600001e615e0, L_0x1500d8b90;
S_0x14efcb3b0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efcb240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013ef00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013ef40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c52640_0 .net *"_ivl_11", 0 0, L_0x600001e61900;  1 drivers
v0x600001c526d0_0 .net *"_ivl_12", 15 0, L_0x600001e619a0;  1 drivers
v0x600001c52760_0 .net/s *"_ivl_4", 15 0, L_0x600001e61720;  1 drivers
v0x600001c527f0_0 .net/s *"_ivl_6", 15 0, L_0x600001e617c0;  1 drivers
v0x600001c52880_0 .net/s "a_signed", 7 0, v0x600001c52a30_0;  1 drivers
v0x600001c52910_0 .net "act_in", 7 0, L_0x600000410310;  alias, 1 drivers
v0x600001c529a0_0 .var "act_out", 7 0;
v0x600001c52a30_0 .var "act_reg", 7 0;
v0x600001c52ac0_0 .net "clear_acc", 0 0, L_0x600000410690;  alias, 1 drivers
v0x600001c52b50_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c52be0_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c52c70_0 .net "load_weight", 0 0, L_0x6000004104d0;  alias, 1 drivers
v0x600001c52d00_0 .net/s "product", 15 0, L_0x600001e61860;  1 drivers
v0x600001c52d90_0 .net/s "product_ext", 31 0, L_0x600001e61a40;  1 drivers
v0x600001c52e20_0 .net "psum_in", 31 0, L_0x1500d8908;  alias, 1 drivers
v0x600001c52eb0_0 .var "psum_out", 31 0;
v0x600001c52f40_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c52fd0_0 .net/s "w_signed", 7 0, v0x600001c530f0_0;  1 drivers
v0x600001c53060_0 .net "weight_in", 7 0, L_0x600001e61400;  alias, 1 drivers
v0x600001c530f0_0 .var "weight_reg", 7 0;
L_0x600001e61720 .extend/s 16, v0x600001c52a30_0;
L_0x600001e617c0 .extend/s 16, v0x600001c530f0_0;
L_0x600001e61860 .arith/mult 16, L_0x600001e61720, L_0x600001e617c0;
L_0x600001e61900 .part L_0x600001e61860, 15, 1;
LS_0x600001e619a0_0_0 .concat [ 1 1 1 1], L_0x600001e61900, L_0x600001e61900, L_0x600001e61900, L_0x600001e61900;
LS_0x600001e619a0_0_4 .concat [ 1 1 1 1], L_0x600001e61900, L_0x600001e61900, L_0x600001e61900, L_0x600001e61900;
LS_0x600001e619a0_0_8 .concat [ 1 1 1 1], L_0x600001e61900, L_0x600001e61900, L_0x600001e61900, L_0x600001e61900;
LS_0x600001e619a0_0_12 .concat [ 1 1 1 1], L_0x600001e61900, L_0x600001e61900, L_0x600001e61900, L_0x600001e61900;
L_0x600001e619a0 .concat [ 4 4 4 4], LS_0x600001e619a0_0_0, LS_0x600001e619a0_0_4, LS_0x600001e619a0_0_8, LS_0x600001e619a0_0_12;
L_0x600001e61a40 .concat [ 16 16 0 0], L_0x600001e61860, L_0x600001e619a0;
S_0x14efcb520 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14efcb0d0;
 .timescale 0 0;
P_0x60000353c380 .param/l "col" 1 10 214, +C4<01>;
L_0x6000004107e0 .functor AND 1, v0x600001c74000_0, L_0x600001e61b80, C4<1>, C4<1>;
L_0x600000410850 .functor AND 1, L_0x600001e61d60, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x6000004108c0 .functor OR 1, L_0x600001e61cc0, L_0x600000410850, C4<0>, C4<0>;
L_0x600000410930 .functor AND 1, L_0x1500da840, L_0x6000004108c0, C4<1>, C4<1>;
L_0x6000004109a0 .functor AND 1, L_0x600000410930, L_0x600001e61ea0, C4<1>, C4<1>;
v0x600001c54750_0 .net *"_ivl_0", 2 0, L_0x600001e61ae0;  1 drivers
L_0x1500d8c68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c547e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d8c68;  1 drivers
v0x600001c54870_0 .net *"_ivl_13", 0 0, L_0x600001e61cc0;  1 drivers
L_0x1500d8cb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c54900_0 .net/2u *"_ivl_15", 2 0, L_0x1500d8cb0;  1 drivers
v0x600001c54990_0 .net *"_ivl_17", 0 0, L_0x600001e61d60;  1 drivers
v0x600001c54a20_0 .net *"_ivl_20", 0 0, L_0x600000410850;  1 drivers
v0x600001c54ab0_0 .net *"_ivl_22", 0 0, L_0x6000004108c0;  1 drivers
v0x600001c54b40_0 .net *"_ivl_24", 0 0, L_0x600000410930;  1 drivers
v0x600001c54bd0_0 .net *"_ivl_25", 31 0, L_0x600001e61e00;  1 drivers
L_0x1500d8cf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c54c60_0 .net *"_ivl_28", 15 0, L_0x1500d8cf8;  1 drivers
L_0x1500d8d40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c54cf0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d8d40;  1 drivers
L_0x1500d8bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c54d80_0 .net *"_ivl_3", 0 0, L_0x1500d8bd8;  1 drivers
v0x600001c54e10_0 .net *"_ivl_31", 0 0, L_0x600001e61ea0;  1 drivers
L_0x1500d8c20 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001c54ea0_0 .net/2u *"_ivl_4", 2 0, L_0x1500d8c20;  1 drivers
v0x600001c54f30_0 .net *"_ivl_6", 0 0, L_0x600001e61b80;  1 drivers
v0x600001c54fc0_0 .net "do_clear", 0 0, L_0x6000004109a0;  1 drivers
v0x600001c55050_0 .net "load_weight", 0 0, L_0x6000004107e0;  1 drivers
v0x600001c550e0_0 .net "weight_in", 7 0, L_0x600001e61c20;  1 drivers
L_0x600001e61ae0 .concat [ 2 1 0 0], v0x600001c73f00_0, L_0x1500d8bd8;
L_0x600001e61b80 .cmp/eq 3, L_0x600001e61ae0, L_0x1500d8c20;
L_0x600001e61cc0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d8c68;
L_0x600001e61d60 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d8cb0;
L_0x600001e61e00 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500d8cf8;
L_0x600001e61ea0 .cmp/eq 32, L_0x600001e61e00, L_0x1500d8d40;
S_0x14efcb690 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efcb520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013ef80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013efc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c53ba0_0 .net *"_ivl_11", 0 0, L_0x600001e62120;  1 drivers
v0x600001c53c30_0 .net *"_ivl_12", 15 0, L_0x600001e621c0;  1 drivers
v0x600001c53cc0_0 .net/s *"_ivl_4", 15 0, L_0x600001e61f40;  1 drivers
v0x600001c53d50_0 .net/s *"_ivl_6", 15 0, L_0x600001e61fe0;  1 drivers
v0x600001c53de0_0 .net/s "a_signed", 7 0, v0x600001c54000_0;  1 drivers
v0x600001c53e70_0 .net "act_in", 7 0, v0x600001c529a0_0;  alias, 1 drivers
v0x600001c53f00_0 .var "act_out", 7 0;
v0x600001c54000_0 .var "act_reg", 7 0;
v0x600001c54090_0 .net "clear_acc", 0 0, L_0x6000004109a0;  alias, 1 drivers
v0x600001c54120_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c541b0_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c54240_0 .net "load_weight", 0 0, L_0x6000004107e0;  alias, 1 drivers
v0x600001c542d0_0 .net/s "product", 15 0, L_0x600001e62080;  1 drivers
v0x600001c54360_0 .net/s "product_ext", 31 0, L_0x600001e62260;  1 drivers
v0x600001c543f0_0 .net "psum_in", 31 0, L_0x1500d8950;  alias, 1 drivers
v0x600001c54480_0 .var "psum_out", 31 0;
v0x600001c54510_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c545a0_0 .net/s "w_signed", 7 0, v0x600001c546c0_0;  1 drivers
v0x600001c54630_0 .net "weight_in", 7 0, L_0x600001e61c20;  alias, 1 drivers
v0x600001c546c0_0 .var "weight_reg", 7 0;
L_0x600001e61f40 .extend/s 16, v0x600001c54000_0;
L_0x600001e61fe0 .extend/s 16, v0x600001c546c0_0;
L_0x600001e62080 .arith/mult 16, L_0x600001e61f40, L_0x600001e61fe0;
L_0x600001e62120 .part L_0x600001e62080, 15, 1;
LS_0x600001e621c0_0_0 .concat [ 1 1 1 1], L_0x600001e62120, L_0x600001e62120, L_0x600001e62120, L_0x600001e62120;
LS_0x600001e621c0_0_4 .concat [ 1 1 1 1], L_0x600001e62120, L_0x600001e62120, L_0x600001e62120, L_0x600001e62120;
LS_0x600001e621c0_0_8 .concat [ 1 1 1 1], L_0x600001e62120, L_0x600001e62120, L_0x600001e62120, L_0x600001e62120;
LS_0x600001e621c0_0_12 .concat [ 1 1 1 1], L_0x600001e62120, L_0x600001e62120, L_0x600001e62120, L_0x600001e62120;
L_0x600001e621c0 .concat [ 4 4 4 4], LS_0x600001e621c0_0_0, LS_0x600001e621c0_0_4, LS_0x600001e621c0_0_8, LS_0x600001e621c0_0_12;
L_0x600001e62260 .concat [ 16 16 0 0], L_0x600001e62080, L_0x600001e621c0;
S_0x14efcb800 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14efcb0d0;
 .timescale 0 0;
P_0x60000353c480 .param/l "col" 1 10 214, +C4<010>;
L_0x600000410af0 .functor AND 1, v0x600001c74000_0, L_0x600001e623a0, C4<1>, C4<1>;
L_0x600000410b60 .functor AND 1, L_0x600001e62580, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x600000410bd0 .functor OR 1, L_0x600001e624e0, L_0x600000410b60, C4<0>, C4<0>;
L_0x600000410c40 .functor AND 1, L_0x1500da840, L_0x600000410bd0, C4<1>, C4<1>;
L_0x600000410cb0 .functor AND 1, L_0x600000410c40, L_0x600001e626c0, C4<1>, C4<1>;
v0x600001c55cb0_0 .net *"_ivl_0", 3 0, L_0x600001e62300;  1 drivers
L_0x1500d8e18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c55d40_0 .net/2u *"_ivl_11", 2 0, L_0x1500d8e18;  1 drivers
v0x600001c55dd0_0 .net *"_ivl_13", 0 0, L_0x600001e624e0;  1 drivers
L_0x1500d8e60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c55e60_0 .net/2u *"_ivl_15", 2 0, L_0x1500d8e60;  1 drivers
v0x600001c55ef0_0 .net *"_ivl_17", 0 0, L_0x600001e62580;  1 drivers
v0x600001c55f80_0 .net *"_ivl_20", 0 0, L_0x600000410b60;  1 drivers
v0x600001c56010_0 .net *"_ivl_22", 0 0, L_0x600000410bd0;  1 drivers
v0x600001c560a0_0 .net *"_ivl_24", 0 0, L_0x600000410c40;  1 drivers
v0x600001c56130_0 .net *"_ivl_25", 31 0, L_0x600001e62620;  1 drivers
L_0x1500d8ea8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c561c0_0 .net *"_ivl_28", 15 0, L_0x1500d8ea8;  1 drivers
L_0x1500d8ef0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c56250_0 .net/2u *"_ivl_29", 31 0, L_0x1500d8ef0;  1 drivers
L_0x1500d8d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c562e0_0 .net *"_ivl_3", 1 0, L_0x1500d8d88;  1 drivers
v0x600001c56370_0 .net *"_ivl_31", 0 0, L_0x600001e626c0;  1 drivers
L_0x1500d8dd0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001c56400_0 .net/2u *"_ivl_4", 3 0, L_0x1500d8dd0;  1 drivers
v0x600001c56490_0 .net *"_ivl_6", 0 0, L_0x600001e623a0;  1 drivers
v0x600001c56520_0 .net "do_clear", 0 0, L_0x600000410cb0;  1 drivers
v0x600001c565b0_0 .net "load_weight", 0 0, L_0x600000410af0;  1 drivers
v0x600001c56640_0 .net "weight_in", 7 0, L_0x600001e62440;  1 drivers
L_0x600001e62300 .concat [ 2 2 0 0], v0x600001c73f00_0, L_0x1500d8d88;
L_0x600001e623a0 .cmp/eq 4, L_0x600001e62300, L_0x1500d8dd0;
L_0x600001e624e0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d8e18;
L_0x600001e62580 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d8e60;
L_0x600001e62620 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500d8ea8;
L_0x600001e626c0 .cmp/eq 32, L_0x600001e62620, L_0x1500d8ef0;
S_0x14efcb970 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efcb800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013f000 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013f040 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c55170_0 .net *"_ivl_11", 0 0, L_0x600001e62940;  1 drivers
v0x600001c55200_0 .net *"_ivl_12", 15 0, L_0x600001e629e0;  1 drivers
v0x600001c55290_0 .net/s *"_ivl_4", 15 0, L_0x600001e62760;  1 drivers
v0x600001c55320_0 .net/s *"_ivl_6", 15 0, L_0x600001e62800;  1 drivers
v0x600001c553b0_0 .net/s "a_signed", 7 0, v0x600001c55560_0;  1 drivers
v0x600001c55440_0 .net "act_in", 7 0, v0x600001c53f00_0;  alias, 1 drivers
v0x600001c554d0_0 .var "act_out", 7 0;
v0x600001c55560_0 .var "act_reg", 7 0;
v0x600001c555f0_0 .net "clear_acc", 0 0, L_0x600000410cb0;  alias, 1 drivers
v0x600001c55680_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c55710_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c557a0_0 .net "load_weight", 0 0, L_0x600000410af0;  alias, 1 drivers
v0x600001c55830_0 .net/s "product", 15 0, L_0x600001e628a0;  1 drivers
v0x600001c558c0_0 .net/s "product_ext", 31 0, L_0x600001e62a80;  1 drivers
v0x600001c55950_0 .net "psum_in", 31 0, L_0x1500d8998;  alias, 1 drivers
v0x600001c559e0_0 .var "psum_out", 31 0;
v0x600001c55a70_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c55b00_0 .net/s "w_signed", 7 0, v0x600001c55c20_0;  1 drivers
v0x600001c55b90_0 .net "weight_in", 7 0, L_0x600001e62440;  alias, 1 drivers
v0x600001c55c20_0 .var "weight_reg", 7 0;
L_0x600001e62760 .extend/s 16, v0x600001c55560_0;
L_0x600001e62800 .extend/s 16, v0x600001c55c20_0;
L_0x600001e628a0 .arith/mult 16, L_0x600001e62760, L_0x600001e62800;
L_0x600001e62940 .part L_0x600001e628a0, 15, 1;
LS_0x600001e629e0_0_0 .concat [ 1 1 1 1], L_0x600001e62940, L_0x600001e62940, L_0x600001e62940, L_0x600001e62940;
LS_0x600001e629e0_0_4 .concat [ 1 1 1 1], L_0x600001e62940, L_0x600001e62940, L_0x600001e62940, L_0x600001e62940;
LS_0x600001e629e0_0_8 .concat [ 1 1 1 1], L_0x600001e62940, L_0x600001e62940, L_0x600001e62940, L_0x600001e62940;
LS_0x600001e629e0_0_12 .concat [ 1 1 1 1], L_0x600001e62940, L_0x600001e62940, L_0x600001e62940, L_0x600001e62940;
L_0x600001e629e0 .concat [ 4 4 4 4], LS_0x600001e629e0_0_0, LS_0x600001e629e0_0_4, LS_0x600001e629e0_0_8, LS_0x600001e629e0_0_12;
L_0x600001e62a80 .concat [ 16 16 0 0], L_0x600001e628a0, L_0x600001e629e0;
S_0x14efcbae0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14efcb0d0;
 .timescale 0 0;
P_0x60000353c5c0 .param/l "col" 1 10 214, +C4<011>;
L_0x600000410e00 .functor AND 1, v0x600001c74000_0, L_0x600001e62bc0, C4<1>, C4<1>;
L_0x600000410e70 .functor AND 1, L_0x600001e62da0, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x600000410ee0 .functor OR 1, L_0x600001e62d00, L_0x600000410e70, C4<0>, C4<0>;
L_0x600000410f50 .functor AND 1, L_0x1500da840, L_0x600000410ee0, C4<1>, C4<1>;
L_0x600000410fc0 .functor AND 1, L_0x600000410f50, L_0x600001e62ee0, C4<1>, C4<1>;
v0x600001c57210_0 .net *"_ivl_0", 3 0, L_0x600001e62b20;  1 drivers
L_0x1500d8fc8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c572a0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d8fc8;  1 drivers
v0x600001c57330_0 .net *"_ivl_13", 0 0, L_0x600001e62d00;  1 drivers
L_0x1500d9010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c573c0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9010;  1 drivers
v0x600001c57450_0 .net *"_ivl_17", 0 0, L_0x600001e62da0;  1 drivers
v0x600001c574e0_0 .net *"_ivl_20", 0 0, L_0x600000410e70;  1 drivers
v0x600001c57570_0 .net *"_ivl_22", 0 0, L_0x600000410ee0;  1 drivers
v0x600001c57600_0 .net *"_ivl_24", 0 0, L_0x600000410f50;  1 drivers
v0x600001c57690_0 .net *"_ivl_25", 31 0, L_0x600001e62e40;  1 drivers
L_0x1500d9058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c57720_0 .net *"_ivl_28", 15 0, L_0x1500d9058;  1 drivers
L_0x1500d90a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c577b0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d90a0;  1 drivers
L_0x1500d8f38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c57840_0 .net *"_ivl_3", 1 0, L_0x1500d8f38;  1 drivers
v0x600001c578d0_0 .net *"_ivl_31", 0 0, L_0x600001e62ee0;  1 drivers
L_0x1500d8f80 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001c57960_0 .net/2u *"_ivl_4", 3 0, L_0x1500d8f80;  1 drivers
v0x600001c579f0_0 .net *"_ivl_6", 0 0, L_0x600001e62bc0;  1 drivers
v0x600001c57a80_0 .net "do_clear", 0 0, L_0x600000410fc0;  1 drivers
v0x600001c57b10_0 .net "load_weight", 0 0, L_0x600000410e00;  1 drivers
v0x600001c57ba0_0 .net "weight_in", 7 0, L_0x600001e62c60;  1 drivers
L_0x600001e62b20 .concat [ 2 2 0 0], v0x600001c73f00_0, L_0x1500d8f38;
L_0x600001e62bc0 .cmp/eq 4, L_0x600001e62b20, L_0x1500d8f80;
L_0x600001e62d00 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d8fc8;
L_0x600001e62da0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d9010;
L_0x600001e62e40 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500d9058;
L_0x600001e62ee0 .cmp/eq 32, L_0x600001e62e40, L_0x1500d90a0;
S_0x14efcbc50 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efcbae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013f080 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013f0c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c566d0_0 .net *"_ivl_11", 0 0, L_0x600001e63160;  1 drivers
v0x600001c56760_0 .net *"_ivl_12", 15 0, L_0x600001e63200;  1 drivers
v0x600001c567f0_0 .net/s *"_ivl_4", 15 0, L_0x600001e62f80;  1 drivers
v0x600001c56880_0 .net/s *"_ivl_6", 15 0, L_0x600001e63020;  1 drivers
v0x600001c56910_0 .net/s "a_signed", 7 0, v0x600001c56ac0_0;  1 drivers
v0x600001c569a0_0 .net "act_in", 7 0, v0x600001c554d0_0;  alias, 1 drivers
v0x600001c56a30_0 .var "act_out", 7 0;
v0x600001c56ac0_0 .var "act_reg", 7 0;
v0x600001c56b50_0 .net "clear_acc", 0 0, L_0x600000410fc0;  alias, 1 drivers
v0x600001c56be0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c56c70_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c56d00_0 .net "load_weight", 0 0, L_0x600000410e00;  alias, 1 drivers
v0x600001c56d90_0 .net/s "product", 15 0, L_0x600001e630c0;  1 drivers
v0x600001c56e20_0 .net/s "product_ext", 31 0, L_0x600001e632a0;  1 drivers
v0x600001c56eb0_0 .net "psum_in", 31 0, L_0x1500d89e0;  alias, 1 drivers
v0x600001c56f40_0 .var "psum_out", 31 0;
v0x600001c56fd0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c57060_0 .net/s "w_signed", 7 0, v0x600001c57180_0;  1 drivers
v0x600001c570f0_0 .net "weight_in", 7 0, L_0x600001e62c60;  alias, 1 drivers
v0x600001c57180_0 .var "weight_reg", 7 0;
L_0x600001e62f80 .extend/s 16, v0x600001c56ac0_0;
L_0x600001e63020 .extend/s 16, v0x600001c57180_0;
L_0x600001e630c0 .arith/mult 16, L_0x600001e62f80, L_0x600001e63020;
L_0x600001e63160 .part L_0x600001e630c0, 15, 1;
LS_0x600001e63200_0_0 .concat [ 1 1 1 1], L_0x600001e63160, L_0x600001e63160, L_0x600001e63160, L_0x600001e63160;
LS_0x600001e63200_0_4 .concat [ 1 1 1 1], L_0x600001e63160, L_0x600001e63160, L_0x600001e63160, L_0x600001e63160;
LS_0x600001e63200_0_8 .concat [ 1 1 1 1], L_0x600001e63160, L_0x600001e63160, L_0x600001e63160, L_0x600001e63160;
LS_0x600001e63200_0_12 .concat [ 1 1 1 1], L_0x600001e63160, L_0x600001e63160, L_0x600001e63160, L_0x600001e63160;
L_0x600001e63200 .concat [ 4 4 4 4], LS_0x600001e63200_0_0, LS_0x600001e63200_0_4, LS_0x600001e63200_0_8, LS_0x600001e63200_0_12;
L_0x600001e632a0 .concat [ 16 16 0 0], L_0x600001e630c0, L_0x600001e63200;
S_0x14efcbdc0 .scope generate, "pe_row[1]" "pe_row[1]" 10 213, 10 213 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353c6c0 .param/l "row" 1 10 213, +C4<01>;
S_0x14efcbf30 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14efcbdc0;
 .timescale 0 0;
P_0x60000353c740 .param/l "col" 1 10 214, +C4<00>;
L_0x600000411110 .functor AND 1, v0x600001c74000_0, L_0x600001e633e0, C4<1>, C4<1>;
L_0x6000004111f0 .functor AND 1, L_0x600001e635c0, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x600000411260 .functor OR 1, L_0x600001e63520, L_0x6000004111f0, C4<0>, C4<0>;
L_0x6000004112d0 .functor AND 1, L_0x1500da840, L_0x600000411260, C4<1>, C4<1>;
L_0x600000411340 .functor AND 1, L_0x6000004112d0, L_0x600001e63700, C4<1>, C4<1>;
v0x600001c587e0_0 .net *"_ivl_0", 2 0, L_0x600001e63340;  1 drivers
L_0x1500d9178 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c58870_0 .net/2u *"_ivl_11", 2 0, L_0x1500d9178;  1 drivers
v0x600001c58900_0 .net *"_ivl_13", 0 0, L_0x600001e63520;  1 drivers
L_0x1500d91c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c58990_0 .net/2u *"_ivl_15", 2 0, L_0x1500d91c0;  1 drivers
v0x600001c58a20_0 .net *"_ivl_17", 0 0, L_0x600001e635c0;  1 drivers
v0x600001c58ab0_0 .net *"_ivl_20", 0 0, L_0x6000004111f0;  1 drivers
v0x600001c58b40_0 .net *"_ivl_22", 0 0, L_0x600000411260;  1 drivers
v0x600001c58bd0_0 .net *"_ivl_24", 0 0, L_0x6000004112d0;  1 drivers
v0x600001c58c60_0 .net *"_ivl_25", 31 0, L_0x600001e63660;  1 drivers
L_0x1500d9208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c58cf0_0 .net *"_ivl_28", 15 0, L_0x1500d9208;  1 drivers
L_0x1500d9250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c58d80_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9250;  1 drivers
L_0x1500d90e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c58e10_0 .net *"_ivl_3", 0 0, L_0x1500d90e8;  1 drivers
v0x600001c58ea0_0 .net *"_ivl_31", 0 0, L_0x600001e63700;  1 drivers
L_0x1500d9130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c58f30_0 .net/2u *"_ivl_4", 2 0, L_0x1500d9130;  1 drivers
v0x600001c58fc0_0 .net *"_ivl_6", 0 0, L_0x600001e633e0;  1 drivers
v0x600001c59050_0 .net "do_clear", 0 0, L_0x600000411340;  1 drivers
v0x600001c590e0_0 .net "load_weight", 0 0, L_0x600000411110;  1 drivers
v0x600001c59170_0 .net "weight_in", 7 0, L_0x600001e63480;  1 drivers
L_0x600001e63340 .concat [ 2 1 0 0], v0x600001c73f00_0, L_0x1500d90e8;
L_0x600001e633e0 .cmp/eq 3, L_0x600001e63340, L_0x1500d9130;
L_0x600001e63520 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d9178;
L_0x600001e635c0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d91c0;
L_0x600001e63660 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500d9208;
L_0x600001e63700 .cmp/eq 32, L_0x600001e63660, L_0x1500d9250;
S_0x14efcc0a0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efcbf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013f100 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013f140 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c57c30_0 .net *"_ivl_11", 0 0, L_0x600001e63980;  1 drivers
v0x600001c57cc0_0 .net *"_ivl_12", 15 0, L_0x600001e63a20;  1 drivers
v0x600001c57d50_0 .net/s *"_ivl_4", 15 0, L_0x600001e637a0;  1 drivers
v0x600001c57de0_0 .net/s *"_ivl_6", 15 0, L_0x600001e63840;  1 drivers
v0x600001c57e70_0 .net/s "a_signed", 7 0, v0x600001c58090_0;  1 drivers
v0x600001c57f00_0 .net "act_in", 7 0, L_0x600000410380;  alias, 1 drivers
v0x600001c58000_0 .var "act_out", 7 0;
v0x600001c58090_0 .var "act_reg", 7 0;
v0x600001c58120_0 .net "clear_acc", 0 0, L_0x600000411340;  alias, 1 drivers
v0x600001c581b0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c58240_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c582d0_0 .net "load_weight", 0 0, L_0x600000411110;  alias, 1 drivers
v0x600001c58360_0 .net/s "product", 15 0, L_0x600001e638e0;  1 drivers
v0x600001c583f0_0 .net/s "product_ext", 31 0, L_0x600001e63ac0;  1 drivers
v0x600001c58480_0 .net "psum_in", 31 0, v0x600001c52eb0_0;  alias, 1 drivers
v0x600001c58510_0 .var "psum_out", 31 0;
v0x600001c585a0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c58630_0 .net/s "w_signed", 7 0, v0x600001c58750_0;  1 drivers
v0x600001c586c0_0 .net "weight_in", 7 0, L_0x600001e63480;  alias, 1 drivers
v0x600001c58750_0 .var "weight_reg", 7 0;
L_0x600001e637a0 .extend/s 16, v0x600001c58090_0;
L_0x600001e63840 .extend/s 16, v0x600001c58750_0;
L_0x600001e638e0 .arith/mult 16, L_0x600001e637a0, L_0x600001e63840;
L_0x600001e63980 .part L_0x600001e638e0, 15, 1;
LS_0x600001e63a20_0_0 .concat [ 1 1 1 1], L_0x600001e63980, L_0x600001e63980, L_0x600001e63980, L_0x600001e63980;
LS_0x600001e63a20_0_4 .concat [ 1 1 1 1], L_0x600001e63980, L_0x600001e63980, L_0x600001e63980, L_0x600001e63980;
LS_0x600001e63a20_0_8 .concat [ 1 1 1 1], L_0x600001e63980, L_0x600001e63980, L_0x600001e63980, L_0x600001e63980;
LS_0x600001e63a20_0_12 .concat [ 1 1 1 1], L_0x600001e63980, L_0x600001e63980, L_0x600001e63980, L_0x600001e63980;
L_0x600001e63a20 .concat [ 4 4 4 4], LS_0x600001e63a20_0_0, LS_0x600001e63a20_0_4, LS_0x600001e63a20_0_8, LS_0x600001e63a20_0_12;
L_0x600001e63ac0 .concat [ 16 16 0 0], L_0x600001e638e0, L_0x600001e63a20;
S_0x14efcc210 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14efcbdc0;
 .timescale 0 0;
P_0x60000353c580 .param/l "col" 1 10 214, +C4<01>;
L_0x600000411490 .functor AND 1, v0x600001c74000_0, L_0x600001e63c00, C4<1>, C4<1>;
L_0x600000411500 .functor AND 1, L_0x600001e63de0, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x600000411570 .functor OR 1, L_0x600001e63d40, L_0x600000411500, C4<0>, C4<0>;
L_0x6000004115e0 .functor AND 1, L_0x1500da840, L_0x600000411570, C4<1>, C4<1>;
L_0x600000411650 .functor AND 1, L_0x6000004115e0, L_0x600001e63f20, C4<1>, C4<1>;
v0x600001c59d40_0 .net *"_ivl_0", 2 0, L_0x600001e63b60;  1 drivers
L_0x1500d9328 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c59dd0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d9328;  1 drivers
v0x600001c59e60_0 .net *"_ivl_13", 0 0, L_0x600001e63d40;  1 drivers
L_0x1500d9370 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c59ef0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9370;  1 drivers
v0x600001c59f80_0 .net *"_ivl_17", 0 0, L_0x600001e63de0;  1 drivers
v0x600001c5a010_0 .net *"_ivl_20", 0 0, L_0x600000411500;  1 drivers
v0x600001c5a0a0_0 .net *"_ivl_22", 0 0, L_0x600000411570;  1 drivers
v0x600001c5a130_0 .net *"_ivl_24", 0 0, L_0x6000004115e0;  1 drivers
v0x600001c5a1c0_0 .net *"_ivl_25", 31 0, L_0x600001e63e80;  1 drivers
L_0x1500d93b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5a250_0 .net *"_ivl_28", 15 0, L_0x1500d93b8;  1 drivers
L_0x1500d9400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5a2e0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9400;  1 drivers
L_0x1500d9298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c5a370_0 .net *"_ivl_3", 0 0, L_0x1500d9298;  1 drivers
v0x600001c5a400_0 .net *"_ivl_31", 0 0, L_0x600001e63f20;  1 drivers
L_0x1500d92e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001c5a490_0 .net/2u *"_ivl_4", 2 0, L_0x1500d92e0;  1 drivers
v0x600001c5a520_0 .net *"_ivl_6", 0 0, L_0x600001e63c00;  1 drivers
v0x600001c5a5b0_0 .net "do_clear", 0 0, L_0x600000411650;  1 drivers
v0x600001c5a640_0 .net "load_weight", 0 0, L_0x600000411490;  1 drivers
v0x600001c5a6d0_0 .net "weight_in", 7 0, L_0x600001e63ca0;  1 drivers
L_0x600001e63b60 .concat [ 2 1 0 0], v0x600001c73f00_0, L_0x1500d9298;
L_0x600001e63c00 .cmp/eq 3, L_0x600001e63b60, L_0x1500d92e0;
L_0x600001e63d40 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d9328;
L_0x600001e63de0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d9370;
L_0x600001e63e80 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500d93b8;
L_0x600001e63f20 .cmp/eq 32, L_0x600001e63e80, L_0x1500d9400;
S_0x14efcc380 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efcc210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013f180 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013f1c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c59200_0 .net *"_ivl_11", 0 0, L_0x600001e641e0;  1 drivers
v0x600001c59290_0 .net *"_ivl_12", 15 0, L_0x600001e64280;  1 drivers
v0x600001c59320_0 .net/s *"_ivl_4", 15 0, L_0x600001e64000;  1 drivers
v0x600001c593b0_0 .net/s *"_ivl_6", 15 0, L_0x600001e640a0;  1 drivers
v0x600001c59440_0 .net/s "a_signed", 7 0, v0x600001c595f0_0;  1 drivers
v0x600001c594d0_0 .net "act_in", 7 0, v0x600001c58000_0;  alias, 1 drivers
v0x600001c59560_0 .var "act_out", 7 0;
v0x600001c595f0_0 .var "act_reg", 7 0;
v0x600001c59680_0 .net "clear_acc", 0 0, L_0x600000411650;  alias, 1 drivers
v0x600001c59710_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c597a0_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c59830_0 .net "load_weight", 0 0, L_0x600000411490;  alias, 1 drivers
v0x600001c598c0_0 .net/s "product", 15 0, L_0x600001e64140;  1 drivers
v0x600001c59950_0 .net/s "product_ext", 31 0, L_0x600001e64320;  1 drivers
v0x600001c599e0_0 .net "psum_in", 31 0, v0x600001c54480_0;  alias, 1 drivers
v0x600001c59a70_0 .var "psum_out", 31 0;
v0x600001c59b00_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c59b90_0 .net/s "w_signed", 7 0, v0x600001c59cb0_0;  1 drivers
v0x600001c59c20_0 .net "weight_in", 7 0, L_0x600001e63ca0;  alias, 1 drivers
v0x600001c59cb0_0 .var "weight_reg", 7 0;
L_0x600001e64000 .extend/s 16, v0x600001c595f0_0;
L_0x600001e640a0 .extend/s 16, v0x600001c59cb0_0;
L_0x600001e64140 .arith/mult 16, L_0x600001e64000, L_0x600001e640a0;
L_0x600001e641e0 .part L_0x600001e64140, 15, 1;
LS_0x600001e64280_0_0 .concat [ 1 1 1 1], L_0x600001e641e0, L_0x600001e641e0, L_0x600001e641e0, L_0x600001e641e0;
LS_0x600001e64280_0_4 .concat [ 1 1 1 1], L_0x600001e641e0, L_0x600001e641e0, L_0x600001e641e0, L_0x600001e641e0;
LS_0x600001e64280_0_8 .concat [ 1 1 1 1], L_0x600001e641e0, L_0x600001e641e0, L_0x600001e641e0, L_0x600001e641e0;
LS_0x600001e64280_0_12 .concat [ 1 1 1 1], L_0x600001e641e0, L_0x600001e641e0, L_0x600001e641e0, L_0x600001e641e0;
L_0x600001e64280 .concat [ 4 4 4 4], LS_0x600001e64280_0_0, LS_0x600001e64280_0_4, LS_0x600001e64280_0_8, LS_0x600001e64280_0_12;
L_0x600001e64320 .concat [ 16 16 0 0], L_0x600001e64140, L_0x600001e64280;
S_0x14efcc4f0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14efcbdc0;
 .timescale 0 0;
P_0x60000353c900 .param/l "col" 1 10 214, +C4<010>;
L_0x6000004117a0 .functor AND 1, v0x600001c74000_0, L_0x600001e64460, C4<1>, C4<1>;
L_0x600000411180 .functor AND 1, L_0x600001e64640, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x600000411810 .functor OR 1, L_0x600001e645a0, L_0x600000411180, C4<0>, C4<0>;
L_0x600000411880 .functor AND 1, L_0x1500da840, L_0x600000411810, C4<1>, C4<1>;
L_0x6000004118f0 .functor AND 1, L_0x600000411880, L_0x600001e64780, C4<1>, C4<1>;
v0x600001c5b2a0_0 .net *"_ivl_0", 3 0, L_0x600001e643c0;  1 drivers
L_0x1500d94d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c5b330_0 .net/2u *"_ivl_11", 2 0, L_0x1500d94d8;  1 drivers
v0x600001c5b3c0_0 .net *"_ivl_13", 0 0, L_0x600001e645a0;  1 drivers
L_0x1500d9520 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c5b450_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9520;  1 drivers
v0x600001c5b4e0_0 .net *"_ivl_17", 0 0, L_0x600001e64640;  1 drivers
v0x600001c5b570_0 .net *"_ivl_20", 0 0, L_0x600000411180;  1 drivers
v0x600001c5b600_0 .net *"_ivl_22", 0 0, L_0x600000411810;  1 drivers
v0x600001c5b690_0 .net *"_ivl_24", 0 0, L_0x600000411880;  1 drivers
v0x600001c5b720_0 .net *"_ivl_25", 31 0, L_0x600001e646e0;  1 drivers
L_0x1500d9568 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5b7b0_0 .net *"_ivl_28", 15 0, L_0x1500d9568;  1 drivers
L_0x1500d95b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5b840_0 .net/2u *"_ivl_29", 31 0, L_0x1500d95b0;  1 drivers
L_0x1500d9448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c5b8d0_0 .net *"_ivl_3", 1 0, L_0x1500d9448;  1 drivers
v0x600001c5b960_0 .net *"_ivl_31", 0 0, L_0x600001e64780;  1 drivers
L_0x1500d9490 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001c5b9f0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d9490;  1 drivers
v0x600001c5ba80_0 .net *"_ivl_6", 0 0, L_0x600001e64460;  1 drivers
v0x600001c5bb10_0 .net "do_clear", 0 0, L_0x6000004118f0;  1 drivers
v0x600001c5bba0_0 .net "load_weight", 0 0, L_0x6000004117a0;  1 drivers
v0x600001c5bc30_0 .net "weight_in", 7 0, L_0x600001e64500;  1 drivers
L_0x600001e643c0 .concat [ 2 2 0 0], v0x600001c73f00_0, L_0x1500d9448;
L_0x600001e64460 .cmp/eq 4, L_0x600001e643c0, L_0x1500d9490;
L_0x600001e645a0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d94d8;
L_0x600001e64640 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d9520;
L_0x600001e646e0 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500d9568;
L_0x600001e64780 .cmp/eq 32, L_0x600001e646e0, L_0x1500d95b0;
S_0x14efcc660 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efcc4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013f280 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013f2c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c5a760_0 .net *"_ivl_11", 0 0, L_0x600001e64a00;  1 drivers
v0x600001c5a7f0_0 .net *"_ivl_12", 15 0, L_0x600001e64aa0;  1 drivers
v0x600001c5a880_0 .net/s *"_ivl_4", 15 0, L_0x600001e64820;  1 drivers
v0x600001c5a910_0 .net/s *"_ivl_6", 15 0, L_0x600001e648c0;  1 drivers
v0x600001c5a9a0_0 .net/s "a_signed", 7 0, v0x600001c5ab50_0;  1 drivers
v0x600001c5aa30_0 .net "act_in", 7 0, v0x600001c59560_0;  alias, 1 drivers
v0x600001c5aac0_0 .var "act_out", 7 0;
v0x600001c5ab50_0 .var "act_reg", 7 0;
v0x600001c5abe0_0 .net "clear_acc", 0 0, L_0x6000004118f0;  alias, 1 drivers
v0x600001c5ac70_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c5ad00_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c5ad90_0 .net "load_weight", 0 0, L_0x6000004117a0;  alias, 1 drivers
v0x600001c5ae20_0 .net/s "product", 15 0, L_0x600001e64960;  1 drivers
v0x600001c5aeb0_0 .net/s "product_ext", 31 0, L_0x600001e64b40;  1 drivers
v0x600001c5af40_0 .net "psum_in", 31 0, v0x600001c559e0_0;  alias, 1 drivers
v0x600001c5afd0_0 .var "psum_out", 31 0;
v0x600001c5b060_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c5b0f0_0 .net/s "w_signed", 7 0, v0x600001c5b210_0;  1 drivers
v0x600001c5b180_0 .net "weight_in", 7 0, L_0x600001e64500;  alias, 1 drivers
v0x600001c5b210_0 .var "weight_reg", 7 0;
L_0x600001e64820 .extend/s 16, v0x600001c5ab50_0;
L_0x600001e648c0 .extend/s 16, v0x600001c5b210_0;
L_0x600001e64960 .arith/mult 16, L_0x600001e64820, L_0x600001e648c0;
L_0x600001e64a00 .part L_0x600001e64960, 15, 1;
LS_0x600001e64aa0_0_0 .concat [ 1 1 1 1], L_0x600001e64a00, L_0x600001e64a00, L_0x600001e64a00, L_0x600001e64a00;
LS_0x600001e64aa0_0_4 .concat [ 1 1 1 1], L_0x600001e64a00, L_0x600001e64a00, L_0x600001e64a00, L_0x600001e64a00;
LS_0x600001e64aa0_0_8 .concat [ 1 1 1 1], L_0x600001e64a00, L_0x600001e64a00, L_0x600001e64a00, L_0x600001e64a00;
LS_0x600001e64aa0_0_12 .concat [ 1 1 1 1], L_0x600001e64a00, L_0x600001e64a00, L_0x600001e64a00, L_0x600001e64a00;
L_0x600001e64aa0 .concat [ 4 4 4 4], LS_0x600001e64aa0_0_0, LS_0x600001e64aa0_0_4, LS_0x600001e64aa0_0_8, LS_0x600001e64aa0_0_12;
L_0x600001e64b40 .concat [ 16 16 0 0], L_0x600001e64960, L_0x600001e64aa0;
S_0x14efcc7d0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14efcbdc0;
 .timescale 0 0;
P_0x60000353ca00 .param/l "col" 1 10 214, +C4<011>;
L_0x600000411a40 .functor AND 1, v0x600001c74000_0, L_0x600001e64c80, C4<1>, C4<1>;
L_0x600000411ab0 .functor AND 1, L_0x600001e64e60, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x600000411b20 .functor OR 1, L_0x600001e64dc0, L_0x600000411ab0, C4<0>, C4<0>;
L_0x600000411b90 .functor AND 1, L_0x1500da840, L_0x600000411b20, C4<1>, C4<1>;
L_0x600000411c00 .functor AND 1, L_0x600000411b90, L_0x600001e64fa0, C4<1>, C4<1>;
v0x600001c5c870_0 .net *"_ivl_0", 3 0, L_0x600001e64be0;  1 drivers
L_0x1500d9688 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c5c900_0 .net/2u *"_ivl_11", 2 0, L_0x1500d9688;  1 drivers
v0x600001c5c990_0 .net *"_ivl_13", 0 0, L_0x600001e64dc0;  1 drivers
L_0x1500d96d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c5ca20_0 .net/2u *"_ivl_15", 2 0, L_0x1500d96d0;  1 drivers
v0x600001c5cab0_0 .net *"_ivl_17", 0 0, L_0x600001e64e60;  1 drivers
v0x600001c5cb40_0 .net *"_ivl_20", 0 0, L_0x600000411ab0;  1 drivers
v0x600001c5cbd0_0 .net *"_ivl_22", 0 0, L_0x600000411b20;  1 drivers
v0x600001c5cc60_0 .net *"_ivl_24", 0 0, L_0x600000411b90;  1 drivers
v0x600001c5ccf0_0 .net *"_ivl_25", 31 0, L_0x600001e64f00;  1 drivers
L_0x1500d9718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5cd80_0 .net *"_ivl_28", 15 0, L_0x1500d9718;  1 drivers
L_0x1500d9760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5ce10_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9760;  1 drivers
L_0x1500d95f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c5cea0_0 .net *"_ivl_3", 1 0, L_0x1500d95f8;  1 drivers
v0x600001c5cf30_0 .net *"_ivl_31", 0 0, L_0x600001e64fa0;  1 drivers
L_0x1500d9640 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001c5cfc0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d9640;  1 drivers
v0x600001c5d050_0 .net *"_ivl_6", 0 0, L_0x600001e64c80;  1 drivers
v0x600001c5d0e0_0 .net "do_clear", 0 0, L_0x600000411c00;  1 drivers
v0x600001c5d170_0 .net "load_weight", 0 0, L_0x600000411a40;  1 drivers
v0x600001c5d200_0 .net "weight_in", 7 0, L_0x600001e64d20;  1 drivers
L_0x600001e64be0 .concat [ 2 2 0 0], v0x600001c73f00_0, L_0x1500d95f8;
L_0x600001e64c80 .cmp/eq 4, L_0x600001e64be0, L_0x1500d9640;
L_0x600001e64dc0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d9688;
L_0x600001e64e60 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d96d0;
L_0x600001e64f00 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500d9718;
L_0x600001e64fa0 .cmp/eq 32, L_0x600001e64f00, L_0x1500d9760;
S_0x14efcc940 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efcc7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013f300 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013f340 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c5bcc0_0 .net *"_ivl_11", 0 0, L_0x600001e65220;  1 drivers
v0x600001c5bd50_0 .net *"_ivl_12", 15 0, L_0x600001e652c0;  1 drivers
v0x600001c5bde0_0 .net/s *"_ivl_4", 15 0, L_0x600001e65040;  1 drivers
v0x600001c5be70_0 .net/s *"_ivl_6", 15 0, L_0x600001e650e0;  1 drivers
v0x600001c5bf00_0 .net/s "a_signed", 7 0, v0x600001c5c120_0;  1 drivers
v0x600001c5c000_0 .net "act_in", 7 0, v0x600001c5aac0_0;  alias, 1 drivers
v0x600001c5c090_0 .var "act_out", 7 0;
v0x600001c5c120_0 .var "act_reg", 7 0;
v0x600001c5c1b0_0 .net "clear_acc", 0 0, L_0x600000411c00;  alias, 1 drivers
v0x600001c5c240_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c5c2d0_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c5c360_0 .net "load_weight", 0 0, L_0x600000411a40;  alias, 1 drivers
v0x600001c5c3f0_0 .net/s "product", 15 0, L_0x600001e65180;  1 drivers
v0x600001c5c480_0 .net/s "product_ext", 31 0, L_0x600001e65360;  1 drivers
v0x600001c5c510_0 .net "psum_in", 31 0, v0x600001c56f40_0;  alias, 1 drivers
v0x600001c5c5a0_0 .var "psum_out", 31 0;
v0x600001c5c630_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c5c6c0_0 .net/s "w_signed", 7 0, v0x600001c5c7e0_0;  1 drivers
v0x600001c5c750_0 .net "weight_in", 7 0, L_0x600001e64d20;  alias, 1 drivers
v0x600001c5c7e0_0 .var "weight_reg", 7 0;
L_0x600001e65040 .extend/s 16, v0x600001c5c120_0;
L_0x600001e650e0 .extend/s 16, v0x600001c5c7e0_0;
L_0x600001e65180 .arith/mult 16, L_0x600001e65040, L_0x600001e650e0;
L_0x600001e65220 .part L_0x600001e65180, 15, 1;
LS_0x600001e652c0_0_0 .concat [ 1 1 1 1], L_0x600001e65220, L_0x600001e65220, L_0x600001e65220, L_0x600001e65220;
LS_0x600001e652c0_0_4 .concat [ 1 1 1 1], L_0x600001e65220, L_0x600001e65220, L_0x600001e65220, L_0x600001e65220;
LS_0x600001e652c0_0_8 .concat [ 1 1 1 1], L_0x600001e65220, L_0x600001e65220, L_0x600001e65220, L_0x600001e65220;
LS_0x600001e652c0_0_12 .concat [ 1 1 1 1], L_0x600001e65220, L_0x600001e65220, L_0x600001e65220, L_0x600001e65220;
L_0x600001e652c0 .concat [ 4 4 4 4], LS_0x600001e652c0_0_0, LS_0x600001e652c0_0_4, LS_0x600001e652c0_0_8, LS_0x600001e652c0_0_12;
L_0x600001e65360 .concat [ 16 16 0 0], L_0x600001e65180, L_0x600001e652c0;
S_0x14efccab0 .scope generate, "pe_row[2]" "pe_row[2]" 10 213, 10 213 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353cb00 .param/l "row" 1 10 213, +C4<010>;
S_0x14efccc20 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14efccab0;
 .timescale 0 0;
P_0x60000353cb80 .param/l "col" 1 10 214, +C4<00>;
L_0x600000411d50 .functor AND 1, v0x600001c74000_0, L_0x600001e654a0, C4<1>, C4<1>;
L_0x600000411dc0 .functor AND 1, L_0x600001e65680, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x600000411e30 .functor OR 1, L_0x600001e655e0, L_0x600000411dc0, C4<0>, C4<0>;
L_0x600000411ea0 .functor AND 1, L_0x1500da840, L_0x600000411e30, C4<1>, C4<1>;
L_0x600000411f10 .functor AND 1, L_0x600000411ea0, L_0x600001e657c0, C4<1>, C4<1>;
v0x600001c5ddd0_0 .net *"_ivl_0", 2 0, L_0x600001e65400;  1 drivers
L_0x1500d9838 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c5de60_0 .net/2u *"_ivl_11", 2 0, L_0x1500d9838;  1 drivers
v0x600001c5def0_0 .net *"_ivl_13", 0 0, L_0x600001e655e0;  1 drivers
L_0x1500d9880 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c5df80_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9880;  1 drivers
v0x600001c5e010_0 .net *"_ivl_17", 0 0, L_0x600001e65680;  1 drivers
v0x600001c5e0a0_0 .net *"_ivl_20", 0 0, L_0x600000411dc0;  1 drivers
v0x600001c5e130_0 .net *"_ivl_22", 0 0, L_0x600000411e30;  1 drivers
v0x600001c5e1c0_0 .net *"_ivl_24", 0 0, L_0x600000411ea0;  1 drivers
v0x600001c5e250_0 .net *"_ivl_25", 31 0, L_0x600001e65720;  1 drivers
L_0x1500d98c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5e2e0_0 .net *"_ivl_28", 15 0, L_0x1500d98c8;  1 drivers
L_0x1500d9910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5e370_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9910;  1 drivers
L_0x1500d97a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c5e400_0 .net *"_ivl_3", 0 0, L_0x1500d97a8;  1 drivers
v0x600001c5e490_0 .net *"_ivl_31", 0 0, L_0x600001e657c0;  1 drivers
L_0x1500d97f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c5e520_0 .net/2u *"_ivl_4", 2 0, L_0x1500d97f0;  1 drivers
v0x600001c5e5b0_0 .net *"_ivl_6", 0 0, L_0x600001e654a0;  1 drivers
v0x600001c5e640_0 .net "do_clear", 0 0, L_0x600000411f10;  1 drivers
v0x600001c5e6d0_0 .net "load_weight", 0 0, L_0x600000411d50;  1 drivers
v0x600001c5e760_0 .net "weight_in", 7 0, L_0x600001e65540;  1 drivers
L_0x600001e65400 .concat [ 2 1 0 0], v0x600001c73f00_0, L_0x1500d97a8;
L_0x600001e654a0 .cmp/eq 3, L_0x600001e65400, L_0x1500d97f0;
L_0x600001e655e0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d9838;
L_0x600001e65680 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d9880;
L_0x600001e65720 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500d98c8;
L_0x600001e657c0 .cmp/eq 32, L_0x600001e65720, L_0x1500d9910;
S_0x14efccd90 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efccc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013f380 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013f3c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c5d290_0 .net *"_ivl_11", 0 0, L_0x600001e65a40;  1 drivers
v0x600001c5d320_0 .net *"_ivl_12", 15 0, L_0x600001e65ae0;  1 drivers
v0x600001c5d3b0_0 .net/s *"_ivl_4", 15 0, L_0x600001e65860;  1 drivers
v0x600001c5d440_0 .net/s *"_ivl_6", 15 0, L_0x600001e65900;  1 drivers
v0x600001c5d4d0_0 .net/s "a_signed", 7 0, v0x600001c5d680_0;  1 drivers
v0x600001c5d560_0 .net "act_in", 7 0, L_0x6000004103f0;  alias, 1 drivers
v0x600001c5d5f0_0 .var "act_out", 7 0;
v0x600001c5d680_0 .var "act_reg", 7 0;
v0x600001c5d710_0 .net "clear_acc", 0 0, L_0x600000411f10;  alias, 1 drivers
v0x600001c5d7a0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c5d830_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c5d8c0_0 .net "load_weight", 0 0, L_0x600000411d50;  alias, 1 drivers
v0x600001c5d950_0 .net/s "product", 15 0, L_0x600001e659a0;  1 drivers
v0x600001c5d9e0_0 .net/s "product_ext", 31 0, L_0x600001e65b80;  1 drivers
v0x600001c5da70_0 .net "psum_in", 31 0, v0x600001c58510_0;  alias, 1 drivers
v0x600001c5db00_0 .var "psum_out", 31 0;
v0x600001c5db90_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c5dc20_0 .net/s "w_signed", 7 0, v0x600001c5dd40_0;  1 drivers
v0x600001c5dcb0_0 .net "weight_in", 7 0, L_0x600001e65540;  alias, 1 drivers
v0x600001c5dd40_0 .var "weight_reg", 7 0;
L_0x600001e65860 .extend/s 16, v0x600001c5d680_0;
L_0x600001e65900 .extend/s 16, v0x600001c5dd40_0;
L_0x600001e659a0 .arith/mult 16, L_0x600001e65860, L_0x600001e65900;
L_0x600001e65a40 .part L_0x600001e659a0, 15, 1;
LS_0x600001e65ae0_0_0 .concat [ 1 1 1 1], L_0x600001e65a40, L_0x600001e65a40, L_0x600001e65a40, L_0x600001e65a40;
LS_0x600001e65ae0_0_4 .concat [ 1 1 1 1], L_0x600001e65a40, L_0x600001e65a40, L_0x600001e65a40, L_0x600001e65a40;
LS_0x600001e65ae0_0_8 .concat [ 1 1 1 1], L_0x600001e65a40, L_0x600001e65a40, L_0x600001e65a40, L_0x600001e65a40;
LS_0x600001e65ae0_0_12 .concat [ 1 1 1 1], L_0x600001e65a40, L_0x600001e65a40, L_0x600001e65a40, L_0x600001e65a40;
L_0x600001e65ae0 .concat [ 4 4 4 4], LS_0x600001e65ae0_0_0, LS_0x600001e65ae0_0_4, LS_0x600001e65ae0_0_8, LS_0x600001e65ae0_0_12;
L_0x600001e65b80 .concat [ 16 16 0 0], L_0x600001e659a0, L_0x600001e65ae0;
S_0x14efccf00 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14efccab0;
 .timescale 0 0;
P_0x60000353cc80 .param/l "col" 1 10 214, +C4<01>;
L_0x600000412060 .functor AND 1, v0x600001c74000_0, L_0x600001e65cc0, C4<1>, C4<1>;
L_0x6000004120d0 .functor AND 1, L_0x600001e65ea0, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x600000412140 .functor OR 1, L_0x600001e65e00, L_0x6000004120d0, C4<0>, C4<0>;
L_0x6000004121b0 .functor AND 1, L_0x1500da840, L_0x600000412140, C4<1>, C4<1>;
L_0x600000412220 .functor AND 1, L_0x6000004121b0, L_0x600001e65fe0, C4<1>, C4<1>;
v0x600001c5f330_0 .net *"_ivl_0", 2 0, L_0x600001e65c20;  1 drivers
L_0x1500d99e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c5f3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d99e8;  1 drivers
v0x600001c5f450_0 .net *"_ivl_13", 0 0, L_0x600001e65e00;  1 drivers
L_0x1500d9a30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c5f4e0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9a30;  1 drivers
v0x600001c5f570_0 .net *"_ivl_17", 0 0, L_0x600001e65ea0;  1 drivers
v0x600001c5f600_0 .net *"_ivl_20", 0 0, L_0x6000004120d0;  1 drivers
v0x600001c5f690_0 .net *"_ivl_22", 0 0, L_0x600000412140;  1 drivers
v0x600001c5f720_0 .net *"_ivl_24", 0 0, L_0x6000004121b0;  1 drivers
v0x600001c5f7b0_0 .net *"_ivl_25", 31 0, L_0x600001e65f40;  1 drivers
L_0x1500d9a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5f840_0 .net *"_ivl_28", 15 0, L_0x1500d9a78;  1 drivers
L_0x1500d9ac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5f8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9ac0;  1 drivers
L_0x1500d9958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c5f960_0 .net *"_ivl_3", 0 0, L_0x1500d9958;  1 drivers
v0x600001c5f9f0_0 .net *"_ivl_31", 0 0, L_0x600001e65fe0;  1 drivers
L_0x1500d99a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001c5fa80_0 .net/2u *"_ivl_4", 2 0, L_0x1500d99a0;  1 drivers
v0x600001c5fb10_0 .net *"_ivl_6", 0 0, L_0x600001e65cc0;  1 drivers
v0x600001c5fba0_0 .net "do_clear", 0 0, L_0x600000412220;  1 drivers
v0x600001c5fc30_0 .net "load_weight", 0 0, L_0x600000412060;  1 drivers
v0x600001c5fcc0_0 .net "weight_in", 7 0, L_0x600001e65d60;  1 drivers
L_0x600001e65c20 .concat [ 2 1 0 0], v0x600001c73f00_0, L_0x1500d9958;
L_0x600001e65cc0 .cmp/eq 3, L_0x600001e65c20, L_0x1500d99a0;
L_0x600001e65e00 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d99e8;
L_0x600001e65ea0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d9a30;
L_0x600001e65f40 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500d9a78;
L_0x600001e65fe0 .cmp/eq 32, L_0x600001e65f40, L_0x1500d9ac0;
S_0x14efcd070 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efccf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013f400 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013f440 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c5e7f0_0 .net *"_ivl_11", 0 0, L_0x600001e66260;  1 drivers
v0x600001c5e880_0 .net *"_ivl_12", 15 0, L_0x600001e66300;  1 drivers
v0x600001c5e910_0 .net/s *"_ivl_4", 15 0, L_0x600001e66080;  1 drivers
v0x600001c5e9a0_0 .net/s *"_ivl_6", 15 0, L_0x600001e66120;  1 drivers
v0x600001c5ea30_0 .net/s "a_signed", 7 0, v0x600001c5ebe0_0;  1 drivers
v0x600001c5eac0_0 .net "act_in", 7 0, v0x600001c5d5f0_0;  alias, 1 drivers
v0x600001c5eb50_0 .var "act_out", 7 0;
v0x600001c5ebe0_0 .var "act_reg", 7 0;
v0x600001c5ec70_0 .net "clear_acc", 0 0, L_0x600000412220;  alias, 1 drivers
v0x600001c5ed00_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c5ed90_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c5ee20_0 .net "load_weight", 0 0, L_0x600000412060;  alias, 1 drivers
v0x600001c5eeb0_0 .net/s "product", 15 0, L_0x600001e661c0;  1 drivers
v0x600001c5ef40_0 .net/s "product_ext", 31 0, L_0x600001e663a0;  1 drivers
v0x600001c5efd0_0 .net "psum_in", 31 0, v0x600001c59a70_0;  alias, 1 drivers
v0x600001c5f060_0 .var "psum_out", 31 0;
v0x600001c5f0f0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c5f180_0 .net/s "w_signed", 7 0, v0x600001c5f2a0_0;  1 drivers
v0x600001c5f210_0 .net "weight_in", 7 0, L_0x600001e65d60;  alias, 1 drivers
v0x600001c5f2a0_0 .var "weight_reg", 7 0;
L_0x600001e66080 .extend/s 16, v0x600001c5ebe0_0;
L_0x600001e66120 .extend/s 16, v0x600001c5f2a0_0;
L_0x600001e661c0 .arith/mult 16, L_0x600001e66080, L_0x600001e66120;
L_0x600001e66260 .part L_0x600001e661c0, 15, 1;
LS_0x600001e66300_0_0 .concat [ 1 1 1 1], L_0x600001e66260, L_0x600001e66260, L_0x600001e66260, L_0x600001e66260;
LS_0x600001e66300_0_4 .concat [ 1 1 1 1], L_0x600001e66260, L_0x600001e66260, L_0x600001e66260, L_0x600001e66260;
LS_0x600001e66300_0_8 .concat [ 1 1 1 1], L_0x600001e66260, L_0x600001e66260, L_0x600001e66260, L_0x600001e66260;
LS_0x600001e66300_0_12 .concat [ 1 1 1 1], L_0x600001e66260, L_0x600001e66260, L_0x600001e66260, L_0x600001e66260;
L_0x600001e66300 .concat [ 4 4 4 4], LS_0x600001e66300_0_0, LS_0x600001e66300_0_4, LS_0x600001e66300_0_8, LS_0x600001e66300_0_12;
L_0x600001e663a0 .concat [ 16 16 0 0], L_0x600001e661c0, L_0x600001e66300;
S_0x14efcd1e0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14efccab0;
 .timescale 0 0;
P_0x60000353cd80 .param/l "col" 1 10 214, +C4<010>;
L_0x600000412370 .functor AND 1, v0x600001c74000_0, L_0x600001e664e0, C4<1>, C4<1>;
L_0x6000004123e0 .functor AND 1, L_0x600001e66760, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x600000412450 .functor OR 1, L_0x600001e666c0, L_0x6000004123e0, C4<0>, C4<0>;
L_0x6000004124c0 .functor AND 1, L_0x1500da840, L_0x600000412450, C4<1>, C4<1>;
L_0x600000412530 .functor AND 1, L_0x6000004124c0, L_0x600001e668a0, C4<1>, C4<1>;
v0x600001c40900_0 .net *"_ivl_0", 3 0, L_0x600001e66440;  1 drivers
L_0x1500d9b98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c40990_0 .net/2u *"_ivl_11", 2 0, L_0x1500d9b98;  1 drivers
v0x600001c40a20_0 .net *"_ivl_13", 0 0, L_0x600001e666c0;  1 drivers
L_0x1500d9be0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c40ab0_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9be0;  1 drivers
v0x600001c40b40_0 .net *"_ivl_17", 0 0, L_0x600001e66760;  1 drivers
v0x600001c40bd0_0 .net *"_ivl_20", 0 0, L_0x6000004123e0;  1 drivers
v0x600001c40c60_0 .net *"_ivl_22", 0 0, L_0x600000412450;  1 drivers
v0x600001c40cf0_0 .net *"_ivl_24", 0 0, L_0x6000004124c0;  1 drivers
v0x600001c40d80_0 .net *"_ivl_25", 31 0, L_0x600001e66800;  1 drivers
L_0x1500d9c28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c40e10_0 .net *"_ivl_28", 15 0, L_0x1500d9c28;  1 drivers
L_0x1500d9c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c40ea0_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9c70;  1 drivers
L_0x1500d9b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c40f30_0 .net *"_ivl_3", 1 0, L_0x1500d9b08;  1 drivers
v0x600001c40fc0_0 .net *"_ivl_31", 0 0, L_0x600001e668a0;  1 drivers
L_0x1500d9b50 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001c41050_0 .net/2u *"_ivl_4", 3 0, L_0x1500d9b50;  1 drivers
v0x600001c410e0_0 .net *"_ivl_6", 0 0, L_0x600001e664e0;  1 drivers
v0x600001c41170_0 .net "do_clear", 0 0, L_0x600000412530;  1 drivers
v0x600001c41200_0 .net "load_weight", 0 0, L_0x600000412370;  1 drivers
v0x600001c41290_0 .net "weight_in", 7 0, L_0x600001e66580;  1 drivers
L_0x600001e66440 .concat [ 2 2 0 0], v0x600001c73f00_0, L_0x1500d9b08;
L_0x600001e664e0 .cmp/eq 4, L_0x600001e66440, L_0x1500d9b50;
L_0x600001e666c0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d9b98;
L_0x600001e66760 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d9be0;
L_0x600001e66800 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500d9c28;
L_0x600001e668a0 .cmp/eq 32, L_0x600001e66800, L_0x1500d9c70;
S_0x14efcd350 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efcd1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013f200 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013f240 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c5fd50_0 .net *"_ivl_11", 0 0, L_0x600001e66b20;  1 drivers
v0x600001c5fde0_0 .net *"_ivl_12", 15 0, L_0x600001e66bc0;  1 drivers
v0x600001c5fe70_0 .net/s *"_ivl_4", 15 0, L_0x600001e66940;  1 drivers
v0x600001c5ff00_0 .net/s *"_ivl_6", 15 0, L_0x600001e669e0;  1 drivers
v0x600001c40000_0 .net/s "a_signed", 7 0, v0x600001c401b0_0;  1 drivers
v0x600001c40090_0 .net "act_in", 7 0, v0x600001c5eb50_0;  alias, 1 drivers
v0x600001c40120_0 .var "act_out", 7 0;
v0x600001c401b0_0 .var "act_reg", 7 0;
v0x600001c40240_0 .net "clear_acc", 0 0, L_0x600000412530;  alias, 1 drivers
v0x600001c402d0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c40360_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c403f0_0 .net "load_weight", 0 0, L_0x600000412370;  alias, 1 drivers
v0x600001c40480_0 .net/s "product", 15 0, L_0x600001e66a80;  1 drivers
v0x600001c40510_0 .net/s "product_ext", 31 0, L_0x600001e66c60;  1 drivers
v0x600001c405a0_0 .net "psum_in", 31 0, v0x600001c5afd0_0;  alias, 1 drivers
v0x600001c40630_0 .var "psum_out", 31 0;
v0x600001c406c0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c40750_0 .net/s "w_signed", 7 0, v0x600001c40870_0;  1 drivers
v0x600001c407e0_0 .net "weight_in", 7 0, L_0x600001e66580;  alias, 1 drivers
v0x600001c40870_0 .var "weight_reg", 7 0;
L_0x600001e66940 .extend/s 16, v0x600001c401b0_0;
L_0x600001e669e0 .extend/s 16, v0x600001c40870_0;
L_0x600001e66a80 .arith/mult 16, L_0x600001e66940, L_0x600001e669e0;
L_0x600001e66b20 .part L_0x600001e66a80, 15, 1;
LS_0x600001e66bc0_0_0 .concat [ 1 1 1 1], L_0x600001e66b20, L_0x600001e66b20, L_0x600001e66b20, L_0x600001e66b20;
LS_0x600001e66bc0_0_4 .concat [ 1 1 1 1], L_0x600001e66b20, L_0x600001e66b20, L_0x600001e66b20, L_0x600001e66b20;
LS_0x600001e66bc0_0_8 .concat [ 1 1 1 1], L_0x600001e66b20, L_0x600001e66b20, L_0x600001e66b20, L_0x600001e66b20;
LS_0x600001e66bc0_0_12 .concat [ 1 1 1 1], L_0x600001e66b20, L_0x600001e66b20, L_0x600001e66b20, L_0x600001e66b20;
L_0x600001e66bc0 .concat [ 4 4 4 4], LS_0x600001e66bc0_0_0, LS_0x600001e66bc0_0_4, LS_0x600001e66bc0_0_8, LS_0x600001e66bc0_0_12;
L_0x600001e66c60 .concat [ 16 16 0 0], L_0x600001e66a80, L_0x600001e66bc0;
S_0x14efcd4c0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14efccab0;
 .timescale 0 0;
P_0x60000353ce80 .param/l "col" 1 10 214, +C4<011>;
L_0x600000412680 .functor AND 1, v0x600001c74000_0, L_0x600001e66da0, C4<1>, C4<1>;
L_0x6000004126f0 .functor AND 1, L_0x600001e66f80, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x600000412760 .functor OR 1, L_0x600001e66ee0, L_0x6000004126f0, C4<0>, C4<0>;
L_0x6000004127d0 .functor AND 1, L_0x1500da840, L_0x600000412760, C4<1>, C4<1>;
L_0x600000412840 .functor AND 1, L_0x6000004127d0, L_0x600001e670c0, C4<1>, C4<1>;
v0x600001c41e60_0 .net *"_ivl_0", 3 0, L_0x600001e66d00;  1 drivers
L_0x1500d9d48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c41ef0_0 .net/2u *"_ivl_11", 2 0, L_0x1500d9d48;  1 drivers
v0x600001c41f80_0 .net *"_ivl_13", 0 0, L_0x600001e66ee0;  1 drivers
L_0x1500d9d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c42010_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9d90;  1 drivers
v0x600001c420a0_0 .net *"_ivl_17", 0 0, L_0x600001e66f80;  1 drivers
v0x600001c42130_0 .net *"_ivl_20", 0 0, L_0x6000004126f0;  1 drivers
v0x600001c421c0_0 .net *"_ivl_22", 0 0, L_0x600000412760;  1 drivers
v0x600001c42250_0 .net *"_ivl_24", 0 0, L_0x6000004127d0;  1 drivers
v0x600001c422e0_0 .net *"_ivl_25", 31 0, L_0x600001e67020;  1 drivers
L_0x1500d9dd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c42370_0 .net *"_ivl_28", 15 0, L_0x1500d9dd8;  1 drivers
L_0x1500d9e20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c42400_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9e20;  1 drivers
L_0x1500d9cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c42490_0 .net *"_ivl_3", 1 0, L_0x1500d9cb8;  1 drivers
v0x600001c42520_0 .net *"_ivl_31", 0 0, L_0x600001e670c0;  1 drivers
L_0x1500d9d00 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001c425b0_0 .net/2u *"_ivl_4", 3 0, L_0x1500d9d00;  1 drivers
v0x600001c42640_0 .net *"_ivl_6", 0 0, L_0x600001e66da0;  1 drivers
v0x600001c426d0_0 .net "do_clear", 0 0, L_0x600000412840;  1 drivers
v0x600001c42760_0 .net "load_weight", 0 0, L_0x600000412680;  1 drivers
v0x600001c427f0_0 .net "weight_in", 7 0, L_0x600001e66e40;  1 drivers
L_0x600001e66d00 .concat [ 2 2 0 0], v0x600001c73f00_0, L_0x1500d9cb8;
L_0x600001e66da0 .cmp/eq 4, L_0x600001e66d00, L_0x1500d9d00;
L_0x600001e66ee0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d9d48;
L_0x600001e66f80 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d9d90;
L_0x600001e67020 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500d9dd8;
L_0x600001e670c0 .cmp/eq 32, L_0x600001e67020, L_0x1500d9e20;
S_0x14efcd630 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efcd4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013f480 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013f4c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c41320_0 .net *"_ivl_11", 0 0, L_0x600001e67340;  1 drivers
v0x600001c413b0_0 .net *"_ivl_12", 15 0, L_0x600001e673e0;  1 drivers
v0x600001c41440_0 .net/s *"_ivl_4", 15 0, L_0x600001e67160;  1 drivers
v0x600001c414d0_0 .net/s *"_ivl_6", 15 0, L_0x600001e67200;  1 drivers
v0x600001c41560_0 .net/s "a_signed", 7 0, v0x600001c41710_0;  1 drivers
v0x600001c415f0_0 .net "act_in", 7 0, v0x600001c40120_0;  alias, 1 drivers
v0x600001c41680_0 .var "act_out", 7 0;
v0x600001c41710_0 .var "act_reg", 7 0;
v0x600001c417a0_0 .net "clear_acc", 0 0, L_0x600000412840;  alias, 1 drivers
v0x600001c41830_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c418c0_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c41950_0 .net "load_weight", 0 0, L_0x600000412680;  alias, 1 drivers
v0x600001c419e0_0 .net/s "product", 15 0, L_0x600001e672a0;  1 drivers
v0x600001c41a70_0 .net/s "product_ext", 31 0, L_0x600001e67480;  1 drivers
v0x600001c41b00_0 .net "psum_in", 31 0, v0x600001c5c5a0_0;  alias, 1 drivers
v0x600001c41b90_0 .var "psum_out", 31 0;
v0x600001c41c20_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c41cb0_0 .net/s "w_signed", 7 0, v0x600001c41dd0_0;  1 drivers
v0x600001c41d40_0 .net "weight_in", 7 0, L_0x600001e66e40;  alias, 1 drivers
v0x600001c41dd0_0 .var "weight_reg", 7 0;
L_0x600001e67160 .extend/s 16, v0x600001c41710_0;
L_0x600001e67200 .extend/s 16, v0x600001c41dd0_0;
L_0x600001e672a0 .arith/mult 16, L_0x600001e67160, L_0x600001e67200;
L_0x600001e67340 .part L_0x600001e672a0, 15, 1;
LS_0x600001e673e0_0_0 .concat [ 1 1 1 1], L_0x600001e67340, L_0x600001e67340, L_0x600001e67340, L_0x600001e67340;
LS_0x600001e673e0_0_4 .concat [ 1 1 1 1], L_0x600001e67340, L_0x600001e67340, L_0x600001e67340, L_0x600001e67340;
LS_0x600001e673e0_0_8 .concat [ 1 1 1 1], L_0x600001e67340, L_0x600001e67340, L_0x600001e67340, L_0x600001e67340;
LS_0x600001e673e0_0_12 .concat [ 1 1 1 1], L_0x600001e67340, L_0x600001e67340, L_0x600001e67340, L_0x600001e67340;
L_0x600001e673e0 .concat [ 4 4 4 4], LS_0x600001e673e0_0_0, LS_0x600001e673e0_0_4, LS_0x600001e673e0_0_8, LS_0x600001e673e0_0_12;
L_0x600001e67480 .concat [ 16 16 0 0], L_0x600001e672a0, L_0x600001e673e0;
S_0x14efcd7a0 .scope generate, "pe_row[3]" "pe_row[3]" 10 213, 10 213 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353cf80 .param/l "row" 1 10 213, +C4<011>;
S_0x14efcd910 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x14efcd7a0;
 .timescale 0 0;
P_0x60000353d000 .param/l "col" 1 10 214, +C4<00>;
L_0x600000412990 .functor AND 1, v0x600001c74000_0, L_0x600001e675c0, C4<1>, C4<1>;
L_0x600000412a00 .functor AND 1, L_0x600001e67700, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x600000412a70 .functor OR 1, L_0x600001e66620, L_0x600000412a00, C4<0>, C4<0>;
L_0x600000412ae0 .functor AND 1, L_0x1500da840, L_0x600000412a70, C4<1>, C4<1>;
L_0x600000412b50 .functor AND 1, L_0x600000412ae0, L_0x600001e67840, C4<1>, C4<1>;
v0x600001c433c0_0 .net *"_ivl_0", 2 0, L_0x600001e67520;  1 drivers
L_0x1500d9ef8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c43450_0 .net/2u *"_ivl_11", 2 0, L_0x1500d9ef8;  1 drivers
v0x600001c434e0_0 .net *"_ivl_13", 0 0, L_0x600001e66620;  1 drivers
L_0x1500d9f40 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c43570_0 .net/2u *"_ivl_15", 2 0, L_0x1500d9f40;  1 drivers
v0x600001c43600_0 .net *"_ivl_17", 0 0, L_0x600001e67700;  1 drivers
v0x600001c43690_0 .net *"_ivl_20", 0 0, L_0x600000412a00;  1 drivers
v0x600001c43720_0 .net *"_ivl_22", 0 0, L_0x600000412a70;  1 drivers
v0x600001c437b0_0 .net *"_ivl_24", 0 0, L_0x600000412ae0;  1 drivers
v0x600001c43840_0 .net *"_ivl_25", 31 0, L_0x600001e677a0;  1 drivers
L_0x1500d9f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c438d0_0 .net *"_ivl_28", 15 0, L_0x1500d9f88;  1 drivers
L_0x1500d9fd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c43960_0 .net/2u *"_ivl_29", 31 0, L_0x1500d9fd0;  1 drivers
L_0x1500d9e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c439f0_0 .net *"_ivl_3", 0 0, L_0x1500d9e68;  1 drivers
v0x600001c43a80_0 .net *"_ivl_31", 0 0, L_0x600001e67840;  1 drivers
L_0x1500d9eb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c43b10_0 .net/2u *"_ivl_4", 2 0, L_0x1500d9eb0;  1 drivers
v0x600001c43ba0_0 .net *"_ivl_6", 0 0, L_0x600001e675c0;  1 drivers
v0x600001c43c30_0 .net "do_clear", 0 0, L_0x600000412b50;  1 drivers
v0x600001c43cc0_0 .net "load_weight", 0 0, L_0x600000412990;  1 drivers
v0x600001c43d50_0 .net "weight_in", 7 0, L_0x600001e67660;  1 drivers
L_0x600001e67520 .concat [ 2 1 0 0], v0x600001c73f00_0, L_0x1500d9e68;
L_0x600001e675c0 .cmp/eq 3, L_0x600001e67520, L_0x1500d9eb0;
L_0x600001e66620 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d9ef8;
L_0x600001e67700 .cmp/eq 3, v0x600001c49d40_0, L_0x1500d9f40;
L_0x600001e677a0 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500d9f88;
L_0x600001e67840 .cmp/eq 32, L_0x600001e677a0, L_0x1500d9fd0;
S_0x14efcda80 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efcd910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013f500 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013f540 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c42880_0 .net *"_ivl_11", 0 0, L_0x600001e67ac0;  1 drivers
v0x600001c42910_0 .net *"_ivl_12", 15 0, L_0x600001e67b60;  1 drivers
v0x600001c429a0_0 .net/s *"_ivl_4", 15 0, L_0x600001e678e0;  1 drivers
v0x600001c42a30_0 .net/s *"_ivl_6", 15 0, L_0x600001e67980;  1 drivers
v0x600001c42ac0_0 .net/s "a_signed", 7 0, v0x600001c42c70_0;  1 drivers
v0x600001c42b50_0 .net "act_in", 7 0, L_0x600000410460;  alias, 1 drivers
v0x600001c42be0_0 .var "act_out", 7 0;
v0x600001c42c70_0 .var "act_reg", 7 0;
v0x600001c42d00_0 .net "clear_acc", 0 0, L_0x600000412b50;  alias, 1 drivers
v0x600001c42d90_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c42e20_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c42eb0_0 .net "load_weight", 0 0, L_0x600000412990;  alias, 1 drivers
v0x600001c42f40_0 .net/s "product", 15 0, L_0x600001e67a20;  1 drivers
v0x600001c42fd0_0 .net/s "product_ext", 31 0, L_0x600001e67c00;  1 drivers
v0x600001c43060_0 .net "psum_in", 31 0, v0x600001c5db00_0;  alias, 1 drivers
v0x600001c430f0_0 .var "psum_out", 31 0;
v0x600001c43180_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c43210_0 .net/s "w_signed", 7 0, v0x600001c43330_0;  1 drivers
v0x600001c432a0_0 .net "weight_in", 7 0, L_0x600001e67660;  alias, 1 drivers
v0x600001c43330_0 .var "weight_reg", 7 0;
L_0x600001e678e0 .extend/s 16, v0x600001c42c70_0;
L_0x600001e67980 .extend/s 16, v0x600001c43330_0;
L_0x600001e67a20 .arith/mult 16, L_0x600001e678e0, L_0x600001e67980;
L_0x600001e67ac0 .part L_0x600001e67a20, 15, 1;
LS_0x600001e67b60_0_0 .concat [ 1 1 1 1], L_0x600001e67ac0, L_0x600001e67ac0, L_0x600001e67ac0, L_0x600001e67ac0;
LS_0x600001e67b60_0_4 .concat [ 1 1 1 1], L_0x600001e67ac0, L_0x600001e67ac0, L_0x600001e67ac0, L_0x600001e67ac0;
LS_0x600001e67b60_0_8 .concat [ 1 1 1 1], L_0x600001e67ac0, L_0x600001e67ac0, L_0x600001e67ac0, L_0x600001e67ac0;
LS_0x600001e67b60_0_12 .concat [ 1 1 1 1], L_0x600001e67ac0, L_0x600001e67ac0, L_0x600001e67ac0, L_0x600001e67ac0;
L_0x600001e67b60 .concat [ 4 4 4 4], LS_0x600001e67b60_0_0, LS_0x600001e67b60_0_4, LS_0x600001e67b60_0_8, LS_0x600001e67b60_0_12;
L_0x600001e67c00 .concat [ 16 16 0 0], L_0x600001e67a20, L_0x600001e67b60;
S_0x14efcdbf0 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x14efcd7a0;
 .timescale 0 0;
P_0x60000353d100 .param/l "col" 1 10 214, +C4<01>;
L_0x600000412ca0 .functor AND 1, v0x600001c74000_0, L_0x600001e67d40, C4<1>, C4<1>;
L_0x600000412d10 .functor AND 1, L_0x600001e67f20, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x600000412d80 .functor OR 1, L_0x600001e67e80, L_0x600000412d10, C4<0>, C4<0>;
L_0x600000412df0 .functor AND 1, L_0x1500da840, L_0x600000412d80, C4<1>, C4<1>;
L_0x600000412e60 .functor AND 1, L_0x600000412df0, L_0x600001e680a0, C4<1>, C4<1>;
v0x600001c44990_0 .net *"_ivl_0", 2 0, L_0x600001e67ca0;  1 drivers
L_0x1500da0a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c44a20_0 .net/2u *"_ivl_11", 2 0, L_0x1500da0a8;  1 drivers
v0x600001c44ab0_0 .net *"_ivl_13", 0 0, L_0x600001e67e80;  1 drivers
L_0x1500da0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c44b40_0 .net/2u *"_ivl_15", 2 0, L_0x1500da0f0;  1 drivers
v0x600001c44bd0_0 .net *"_ivl_17", 0 0, L_0x600001e67f20;  1 drivers
v0x600001c44c60_0 .net *"_ivl_20", 0 0, L_0x600000412d10;  1 drivers
v0x600001c44cf0_0 .net *"_ivl_22", 0 0, L_0x600000412d80;  1 drivers
v0x600001c44d80_0 .net *"_ivl_24", 0 0, L_0x600000412df0;  1 drivers
v0x600001c44e10_0 .net *"_ivl_25", 31 0, L_0x600001e68000;  1 drivers
L_0x1500da138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c44ea0_0 .net *"_ivl_28", 15 0, L_0x1500da138;  1 drivers
L_0x1500da180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c44f30_0 .net/2u *"_ivl_29", 31 0, L_0x1500da180;  1 drivers
L_0x1500da018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c44fc0_0 .net *"_ivl_3", 0 0, L_0x1500da018;  1 drivers
v0x600001c45050_0 .net *"_ivl_31", 0 0, L_0x600001e680a0;  1 drivers
L_0x1500da060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001c450e0_0 .net/2u *"_ivl_4", 2 0, L_0x1500da060;  1 drivers
v0x600001c45170_0 .net *"_ivl_6", 0 0, L_0x600001e67d40;  1 drivers
v0x600001c45200_0 .net "do_clear", 0 0, L_0x600000412e60;  1 drivers
v0x600001c45290_0 .net "load_weight", 0 0, L_0x600000412ca0;  1 drivers
v0x600001c45320_0 .net "weight_in", 7 0, L_0x600001e67de0;  1 drivers
L_0x600001e67ca0 .concat [ 2 1 0 0], v0x600001c73f00_0, L_0x1500da018;
L_0x600001e67d40 .cmp/eq 3, L_0x600001e67ca0, L_0x1500da060;
L_0x600001e67e80 .cmp/eq 3, v0x600001c49d40_0, L_0x1500da0a8;
L_0x600001e67f20 .cmp/eq 3, v0x600001c49d40_0, L_0x1500da0f0;
L_0x600001e68000 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500da138;
L_0x600001e680a0 .cmp/eq 32, L_0x600001e68000, L_0x1500da180;
S_0x14efcdd60 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efcdbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013f580 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013f5c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c43de0_0 .net *"_ivl_11", 0 0, L_0x600001e68320;  1 drivers
v0x600001c43e70_0 .net *"_ivl_12", 15 0, L_0x600001e683c0;  1 drivers
v0x600001c43f00_0 .net/s *"_ivl_4", 15 0, L_0x600001e68140;  1 drivers
v0x600001c44000_0 .net/s *"_ivl_6", 15 0, L_0x600001e681e0;  1 drivers
v0x600001c44090_0 .net/s "a_signed", 7 0, v0x600001c44240_0;  1 drivers
v0x600001c44120_0 .net "act_in", 7 0, v0x600001c42be0_0;  alias, 1 drivers
v0x600001c441b0_0 .var "act_out", 7 0;
v0x600001c44240_0 .var "act_reg", 7 0;
v0x600001c442d0_0 .net "clear_acc", 0 0, L_0x600000412e60;  alias, 1 drivers
v0x600001c44360_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c443f0_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c44480_0 .net "load_weight", 0 0, L_0x600000412ca0;  alias, 1 drivers
v0x600001c44510_0 .net/s "product", 15 0, L_0x600001e68280;  1 drivers
v0x600001c445a0_0 .net/s "product_ext", 31 0, L_0x600001e68460;  1 drivers
v0x600001c44630_0 .net "psum_in", 31 0, v0x600001c5f060_0;  alias, 1 drivers
v0x600001c446c0_0 .var "psum_out", 31 0;
v0x600001c44750_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c447e0_0 .net/s "w_signed", 7 0, v0x600001c44900_0;  1 drivers
v0x600001c44870_0 .net "weight_in", 7 0, L_0x600001e67de0;  alias, 1 drivers
v0x600001c44900_0 .var "weight_reg", 7 0;
L_0x600001e68140 .extend/s 16, v0x600001c44240_0;
L_0x600001e681e0 .extend/s 16, v0x600001c44900_0;
L_0x600001e68280 .arith/mult 16, L_0x600001e68140, L_0x600001e681e0;
L_0x600001e68320 .part L_0x600001e68280, 15, 1;
LS_0x600001e683c0_0_0 .concat [ 1 1 1 1], L_0x600001e68320, L_0x600001e68320, L_0x600001e68320, L_0x600001e68320;
LS_0x600001e683c0_0_4 .concat [ 1 1 1 1], L_0x600001e68320, L_0x600001e68320, L_0x600001e68320, L_0x600001e68320;
LS_0x600001e683c0_0_8 .concat [ 1 1 1 1], L_0x600001e68320, L_0x600001e68320, L_0x600001e68320, L_0x600001e68320;
LS_0x600001e683c0_0_12 .concat [ 1 1 1 1], L_0x600001e68320, L_0x600001e68320, L_0x600001e68320, L_0x600001e68320;
L_0x600001e683c0 .concat [ 4 4 4 4], LS_0x600001e683c0_0_0, LS_0x600001e683c0_0_4, LS_0x600001e683c0_0_8, LS_0x600001e683c0_0_12;
L_0x600001e68460 .concat [ 16 16 0 0], L_0x600001e68280, L_0x600001e683c0;
S_0x14efcded0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x14efcd7a0;
 .timescale 0 0;
P_0x60000353d200 .param/l "col" 1 10 214, +C4<010>;
L_0x600000412fb0 .functor AND 1, v0x600001c74000_0, L_0x600001e685a0, C4<1>, C4<1>;
L_0x600000413020 .functor AND 1, L_0x600001e68780, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x600000413090 .functor OR 1, L_0x600001e686e0, L_0x600000413020, C4<0>, C4<0>;
L_0x600000413100 .functor AND 1, L_0x1500da840, L_0x600000413090, C4<1>, C4<1>;
L_0x600000413170 .functor AND 1, L_0x600000413100, L_0x600001e688c0, C4<1>, C4<1>;
v0x600001c45ef0_0 .net *"_ivl_0", 3 0, L_0x600001e68500;  1 drivers
L_0x1500da258 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c45f80_0 .net/2u *"_ivl_11", 2 0, L_0x1500da258;  1 drivers
v0x600001c46010_0 .net *"_ivl_13", 0 0, L_0x600001e686e0;  1 drivers
L_0x1500da2a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c460a0_0 .net/2u *"_ivl_15", 2 0, L_0x1500da2a0;  1 drivers
v0x600001c46130_0 .net *"_ivl_17", 0 0, L_0x600001e68780;  1 drivers
v0x600001c461c0_0 .net *"_ivl_20", 0 0, L_0x600000413020;  1 drivers
v0x600001c46250_0 .net *"_ivl_22", 0 0, L_0x600000413090;  1 drivers
v0x600001c462e0_0 .net *"_ivl_24", 0 0, L_0x600000413100;  1 drivers
v0x600001c46370_0 .net *"_ivl_25", 31 0, L_0x600001e68820;  1 drivers
L_0x1500da2e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c46400_0 .net *"_ivl_28", 15 0, L_0x1500da2e8;  1 drivers
L_0x1500da330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c46490_0 .net/2u *"_ivl_29", 31 0, L_0x1500da330;  1 drivers
L_0x1500da1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c46520_0 .net *"_ivl_3", 1 0, L_0x1500da1c8;  1 drivers
v0x600001c465b0_0 .net *"_ivl_31", 0 0, L_0x600001e688c0;  1 drivers
L_0x1500da210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001c46640_0 .net/2u *"_ivl_4", 3 0, L_0x1500da210;  1 drivers
v0x600001c466d0_0 .net *"_ivl_6", 0 0, L_0x600001e685a0;  1 drivers
v0x600001c46760_0 .net "do_clear", 0 0, L_0x600000413170;  1 drivers
v0x600001c467f0_0 .net "load_weight", 0 0, L_0x600000412fb0;  1 drivers
v0x600001c46880_0 .net "weight_in", 7 0, L_0x600001e68640;  1 drivers
L_0x600001e68500 .concat [ 2 2 0 0], v0x600001c73f00_0, L_0x1500da1c8;
L_0x600001e685a0 .cmp/eq 4, L_0x600001e68500, L_0x1500da210;
L_0x600001e686e0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500da258;
L_0x600001e68780 .cmp/eq 3, v0x600001c49d40_0, L_0x1500da2a0;
L_0x600001e68820 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500da2e8;
L_0x600001e688c0 .cmp/eq 32, L_0x600001e68820, L_0x1500da330;
S_0x14efce040 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efcded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013f600 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013f640 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c453b0_0 .net *"_ivl_11", 0 0, L_0x600001e68b40;  1 drivers
v0x600001c45440_0 .net *"_ivl_12", 15 0, L_0x600001e68be0;  1 drivers
v0x600001c454d0_0 .net/s *"_ivl_4", 15 0, L_0x600001e68960;  1 drivers
v0x600001c45560_0 .net/s *"_ivl_6", 15 0, L_0x600001e68a00;  1 drivers
v0x600001c455f0_0 .net/s "a_signed", 7 0, v0x600001c457a0_0;  1 drivers
v0x600001c45680_0 .net "act_in", 7 0, v0x600001c441b0_0;  alias, 1 drivers
v0x600001c45710_0 .var "act_out", 7 0;
v0x600001c457a0_0 .var "act_reg", 7 0;
v0x600001c45830_0 .net "clear_acc", 0 0, L_0x600000413170;  alias, 1 drivers
v0x600001c458c0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c45950_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c459e0_0 .net "load_weight", 0 0, L_0x600000412fb0;  alias, 1 drivers
v0x600001c45a70_0 .net/s "product", 15 0, L_0x600001e68aa0;  1 drivers
v0x600001c45b00_0 .net/s "product_ext", 31 0, L_0x600001e68c80;  1 drivers
v0x600001c45b90_0 .net "psum_in", 31 0, v0x600001c40630_0;  alias, 1 drivers
v0x600001c45c20_0 .var "psum_out", 31 0;
v0x600001c45cb0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c45d40_0 .net/s "w_signed", 7 0, v0x600001c45e60_0;  1 drivers
v0x600001c45dd0_0 .net "weight_in", 7 0, L_0x600001e68640;  alias, 1 drivers
v0x600001c45e60_0 .var "weight_reg", 7 0;
L_0x600001e68960 .extend/s 16, v0x600001c457a0_0;
L_0x600001e68a00 .extend/s 16, v0x600001c45e60_0;
L_0x600001e68aa0 .arith/mult 16, L_0x600001e68960, L_0x600001e68a00;
L_0x600001e68b40 .part L_0x600001e68aa0, 15, 1;
LS_0x600001e68be0_0_0 .concat [ 1 1 1 1], L_0x600001e68b40, L_0x600001e68b40, L_0x600001e68b40, L_0x600001e68b40;
LS_0x600001e68be0_0_4 .concat [ 1 1 1 1], L_0x600001e68b40, L_0x600001e68b40, L_0x600001e68b40, L_0x600001e68b40;
LS_0x600001e68be0_0_8 .concat [ 1 1 1 1], L_0x600001e68b40, L_0x600001e68b40, L_0x600001e68b40, L_0x600001e68b40;
LS_0x600001e68be0_0_12 .concat [ 1 1 1 1], L_0x600001e68b40, L_0x600001e68b40, L_0x600001e68b40, L_0x600001e68b40;
L_0x600001e68be0 .concat [ 4 4 4 4], LS_0x600001e68be0_0_0, LS_0x600001e68be0_0_4, LS_0x600001e68be0_0_8, LS_0x600001e68be0_0_12;
L_0x600001e68c80 .concat [ 16 16 0 0], L_0x600001e68aa0, L_0x600001e68be0;
S_0x14efce1b0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x14efcd7a0;
 .timescale 0 0;
P_0x60000353d300 .param/l "col" 1 10 214, +C4<011>;
L_0x6000004132c0 .functor AND 1, v0x600001c74000_0, L_0x600001e68dc0, C4<1>, C4<1>;
L_0x600000413330 .functor AND 1, L_0x600001e68fa0, v0x600001c72a30_0, C4<1>, C4<1>;
L_0x6000004133a0 .functor OR 1, L_0x600001e68f00, L_0x600000413330, C4<0>, C4<0>;
L_0x600000413410 .functor AND 1, L_0x1500da840, L_0x6000004133a0, C4<1>, C4<1>;
L_0x600000413480 .functor AND 1, L_0x600000413410, L_0x600001e690e0, C4<1>, C4<1>;
v0x600001c47450_0 .net *"_ivl_0", 3 0, L_0x600001e68d20;  1 drivers
L_0x1500da408 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c474e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500da408;  1 drivers
v0x600001c47570_0 .net *"_ivl_13", 0 0, L_0x600001e68f00;  1 drivers
L_0x1500da450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c47600_0 .net/2u *"_ivl_15", 2 0, L_0x1500da450;  1 drivers
v0x600001c47690_0 .net *"_ivl_17", 0 0, L_0x600001e68fa0;  1 drivers
v0x600001c47720_0 .net *"_ivl_20", 0 0, L_0x600000413330;  1 drivers
v0x600001c477b0_0 .net *"_ivl_22", 0 0, L_0x6000004133a0;  1 drivers
v0x600001c47840_0 .net *"_ivl_24", 0 0, L_0x600000413410;  1 drivers
v0x600001c478d0_0 .net *"_ivl_25", 31 0, L_0x600001e69040;  1 drivers
L_0x1500da498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c47960_0 .net *"_ivl_28", 15 0, L_0x1500da498;  1 drivers
L_0x1500da4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c479f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500da4e0;  1 drivers
L_0x1500da378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c47a80_0 .net *"_ivl_3", 1 0, L_0x1500da378;  1 drivers
v0x600001c47b10_0 .net *"_ivl_31", 0 0, L_0x600001e690e0;  1 drivers
L_0x1500da3c0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001c47ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1500da3c0;  1 drivers
v0x600001c47c30_0 .net *"_ivl_6", 0 0, L_0x600001e68dc0;  1 drivers
v0x600001c47cc0_0 .net "do_clear", 0 0, L_0x600000413480;  1 drivers
v0x600001c47d50_0 .net "load_weight", 0 0, L_0x6000004132c0;  1 drivers
v0x600001c47de0_0 .net "weight_in", 7 0, L_0x600001e68e60;  1 drivers
L_0x600001e68d20 .concat [ 2 2 0 0], v0x600001c73f00_0, L_0x1500da378;
L_0x600001e68dc0 .cmp/eq 4, L_0x600001e68d20, L_0x1500da3c0;
L_0x600001e68f00 .cmp/eq 3, v0x600001c49d40_0, L_0x1500da408;
L_0x600001e68fa0 .cmp/eq 3, v0x600001c49d40_0, L_0x1500da450;
L_0x600001e69040 .concat [ 16 16 0 0], v0x600001c49440_0, L_0x1500da498;
L_0x600001e690e0 .cmp/eq 32, L_0x600001e69040, L_0x1500da4e0;
S_0x14efce320 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x14efce1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000013f680 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000013f6c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600001c46910_0 .net *"_ivl_11", 0 0, L_0x600001e69360;  1 drivers
v0x600001c469a0_0 .net *"_ivl_12", 15 0, L_0x600001e69400;  1 drivers
v0x600001c46a30_0 .net/s *"_ivl_4", 15 0, L_0x600001e69180;  1 drivers
v0x600001c46ac0_0 .net/s *"_ivl_6", 15 0, L_0x600001e69220;  1 drivers
v0x600001c46b50_0 .net/s "a_signed", 7 0, v0x600001c46d00_0;  1 drivers
v0x600001c46be0_0 .net "act_in", 7 0, v0x600001c45710_0;  alias, 1 drivers
v0x600001c46c70_0 .var "act_out", 7 0;
v0x600001c46d00_0 .var "act_reg", 7 0;
v0x600001c46d90_0 .net "clear_acc", 0 0, L_0x600000413480;  alias, 1 drivers
v0x600001c46e20_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c46eb0_0 .net "enable", 0 0, L_0x600000413c60;  alias, 1 drivers
v0x600001c46f40_0 .net "load_weight", 0 0, L_0x6000004132c0;  alias, 1 drivers
v0x600001c46fd0_0 .net/s "product", 15 0, L_0x600001e692c0;  1 drivers
v0x600001c47060_0 .net/s "product_ext", 31 0, L_0x600001e694a0;  1 drivers
v0x600001c470f0_0 .net "psum_in", 31 0, v0x600001c41b90_0;  alias, 1 drivers
v0x600001c47180_0 .var "psum_out", 31 0;
v0x600001c47210_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c472a0_0 .net/s "w_signed", 7 0, v0x600001c473c0_0;  1 drivers
v0x600001c47330_0 .net "weight_in", 7 0, L_0x600001e68e60;  alias, 1 drivers
v0x600001c473c0_0 .var "weight_reg", 7 0;
L_0x600001e69180 .extend/s 16, v0x600001c46d00_0;
L_0x600001e69220 .extend/s 16, v0x600001c473c0_0;
L_0x600001e692c0 .arith/mult 16, L_0x600001e69180, L_0x600001e69220;
L_0x600001e69360 .part L_0x600001e692c0, 15, 1;
LS_0x600001e69400_0_0 .concat [ 1 1 1 1], L_0x600001e69360, L_0x600001e69360, L_0x600001e69360, L_0x600001e69360;
LS_0x600001e69400_0_4 .concat [ 1 1 1 1], L_0x600001e69360, L_0x600001e69360, L_0x600001e69360, L_0x600001e69360;
LS_0x600001e69400_0_8 .concat [ 1 1 1 1], L_0x600001e69360, L_0x600001e69360, L_0x600001e69360, L_0x600001e69360;
LS_0x600001e69400_0_12 .concat [ 1 1 1 1], L_0x600001e69360, L_0x600001e69360, L_0x600001e69360, L_0x600001e69360;
L_0x600001e69400 .concat [ 4 4 4 4], LS_0x600001e69400_0_0, LS_0x600001e69400_0_4, LS_0x600001e69400_0_8, LS_0x600001e69400_0_12;
L_0x600001e694a0 .concat [ 16 16 0 0], L_0x600001e692c0, L_0x600001e69400;
S_0x14efce490 .scope generate, "wire_col0[0]" "wire_col0[0]" 10 198, 10 198 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353d400 .param/l "row" 1 10 198, +C4<00>;
L_0x600000410310 .functor BUFZ 8, v0x600001c51c20_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14efce600 .scope generate, "wire_col0[1]" "wire_col0[1]" 10 198, 10 198 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353d480 .param/l "row" 1 10 198, +C4<01>;
L_0x600000410380 .functor BUFZ 8, v0x600001c51ef0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14efce770 .scope generate, "wire_col0[2]" "wire_col0[2]" 10 198, 10 198 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353d500 .param/l "row" 1 10 198, +C4<010>;
L_0x6000004103f0 .functor BUFZ 8, v0x600001c521c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14efce8e0 .scope generate, "wire_col0[3]" "wire_col0[3]" 10 198, 10 198 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353d580 .param/l "row" 1 10 198, +C4<011>;
L_0x600000410460 .functor BUFZ 8, v0x600001c52490_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14efcea50 .scope generate, "wire_output[0]" "wire_output[0]" 10 279, 10 279 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353d600 .param/l "col" 1 10 279, +C4<00>;
L_0x600000413950 .functor BUFZ 32, v0x600001c518c0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001c47e70_0 .net *"_ivl_2", 31 0, L_0x600000413950;  1 drivers
S_0x14efcebc0 .scope generate, "wire_output[1]" "wire_output[1]" 10 279, 10 279 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353d680 .param/l "col" 1 10 279, +C4<01>;
L_0x6000004139c0 .functor BUFZ 32, v0x600001c519e0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001c47f00_0 .net *"_ivl_2", 31 0, L_0x6000004139c0;  1 drivers
S_0x14efced30 .scope generate, "wire_output[2]" "wire_output[2]" 10 279, 10 279 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353d700 .param/l "col" 1 10 279, +C4<010>;
L_0x600000413a30 .functor BUFZ 32, v0x600001c51b00_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001c48000_0 .net *"_ivl_2", 31 0, L_0x600000413a30;  1 drivers
S_0x14efceea0 .scope generate, "wire_output[3]" "wire_output[3]" 10 279, 10 279 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353d780 .param/l "col" 1 10 279, +C4<011>;
L_0x600000413aa0 .functor BUFZ 32, L_0x6000004138e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001c48090_0 .net *"_ivl_2", 31 0, L_0x600000413aa0;  1 drivers
S_0x14efcf010 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 10 206, 10 206 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353d800 .param/l "col" 1 10 206, +C4<00>;
S_0x14efd29c0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 10 206, 10 206 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353d880 .param/l "col" 1 10 206, +C4<01>;
S_0x14efd2b30 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 10 206, 10 206 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353d900 .param/l "col" 1 10 206, +C4<010>;
S_0x14efd2ca0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 10 206, 10 206 0, S_0x14ef99930;
 .timescale 0 0;
P_0x60000353d980 .param/l "col" 1 10 206, +C4<011>;
S_0x14efd3210 .scope module, "sram_inst" "sram_subsystem" 7 480, 12 11 0, S_0x14efd5fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14efd3380 .param/l "ADDR_WIDTH" 0 12 15, +C4<00000000000000000000000000010100>;
P_0x14efd33c0 .param/l "BANK_BITS" 1 12 69, +C4<00000000000000000000000000000010>;
P_0x14efd3400 .param/l "BANK_DEPTH" 0 12 13, +C4<00000000000000000000000100000000>;
P_0x14efd3440 .param/l "DATA_WIDTH" 0 12 14, +C4<00000000000000000000000100000000>;
P_0x14efd3480 .param/l "NUM_BANKS" 0 12 12, +C4<00000000000000000000000000000100>;
P_0x14efd34c0 .param/l "WORD_BITS" 1 12 70, +C4<00000000000000000000000000001000>;
L_0x600000414a80 .functor BUFZ 256, v0x600001c4c7e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000414af0 .functor BUFZ 256, v0x600001c4d320_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000414b60 .functor BUFZ 256, v0x600001c4c120_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600001c4b690_0 .var/i "b", 31 0;
v0x600001c4b720 .array "bank_addr", 3 0, 7 0;
v0x600001c4b7b0_0 .net "bank_dma", 1 0, L_0x600001e6d0e0;  1 drivers
v0x600001c4b840_0 .var "bank_dma_d", 1 0;
v0x600001c4b8d0_0 .net "bank_mxu_a", 1 0, L_0x600001e6cf00;  1 drivers
v0x600001c4b960_0 .var "bank_mxu_a_d", 1 0;
v0x600001c4b9f0_0 .net "bank_mxu_o", 1 0, L_0x600001e6cfa0;  1 drivers
v0x600001c4ba80_0 .net "bank_mxu_w", 1 0, L_0x600001e6ce60;  1 drivers
v0x600001c4bb10_0 .var "bank_mxu_w_d", 1 0;
v0x600001c4bba0 .array "bank_rdata", 3 0;
v0x600001c4bba0_0 .net v0x600001c4bba0 0, 255 0, v0x600001c4a2e0_0; 1 drivers
v0x600001c4bba0_1 .net v0x600001c4bba0 1, 255 0, v0x600001c4a7f0_0; 1 drivers
v0x600001c4bba0_2 .net v0x600001c4bba0 2, 255 0, v0x600001c4ad00_0; 1 drivers
v0x600001c4bba0_3 .net v0x600001c4bba0 3, 255 0, v0x600001c4b210_0; 1 drivers
v0x600001c4bc30_0 .var "bank_re", 3 0;
v0x600001c4bcc0_0 .net "bank_vpu", 1 0, L_0x600001e6d040;  1 drivers
v0x600001c4bd50_0 .var "bank_vpu_d", 1 0;
v0x600001c4bde0 .array "bank_wdata", 3 0, 255 0;
v0x600001c4be70_0 .var "bank_we", 3 0;
v0x600001c4bf00_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c4c000_0 .net "dma_addr", 19 0, v0x600001dae1c0_0;  alias, 1 drivers
v0x600001c4c090_0 .net "dma_rdata", 255 0, L_0x600000414b60;  alias, 1 drivers
v0x600001c4c120_0 .var "dma_rdata_reg", 255 0;
v0x600001c4c1b0_0 .net "dma_re", 0 0, L_0x600000414540;  alias, 1 drivers
v0x600001c4c240_0 .net "dma_ready", 0 0, L_0x600001e6d720;  alias, 1 drivers
v0x600001c4c2d0_0 .net "dma_wdata", 255 0, L_0x600000414460;  alias, 1 drivers
v0x600001c4c360_0 .net "dma_we", 0 0, L_0x6000004144d0;  alias, 1 drivers
v0x600001c4c3f0_0 .var "grant_dma", 3 0;
v0x600001c4c480_0 .var "grant_mxu_a", 3 0;
v0x600001c4c510_0 .var "grant_mxu_o", 3 0;
v0x600001c4c5a0_0 .var "grant_mxu_w", 3 0;
v0x600001c4c630_0 .var "grant_vpu", 3 0;
v0x600001c4c6c0_0 .net "mxu_a_addr", 19 0, L_0x600001e6a260;  alias, 1 drivers
v0x600001c4c750_0 .net "mxu_a_rdata", 255 0, L_0x600000414a80;  alias, 1 drivers
v0x600001c4c7e0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600001c4c870_0 .net "mxu_a_re", 0 0, L_0x600001e6a300;  alias, 1 drivers
v0x600001c4c900_0 .net "mxu_a_ready", 0 0, L_0x600001e6d5e0;  alias, 1 drivers
v0x600001c4c990_0 .net "mxu_o_addr", 19 0, L_0x600001e6a4e0;  alias, 1 drivers
v0x600001c4ca20_0 .net "mxu_o_ready", 0 0, L_0x600001e6d680;  alias, 1 drivers
v0x600001c4cab0_0 .net "mxu_o_wdata", 255 0, L_0x600001e6a6c0;  alias, 1 drivers
v0x600001c4cb40_0 .net "mxu_o_we", 0 0, L_0x600000413f00;  alias, 1 drivers
v0x600001c4cbd0_0 .net "mxu_w_addr", 19 0, L_0x600001e69fe0;  alias, 1 drivers
v0x600001c4cc60_0 .net "mxu_w_rdata", 255 0, v0x600001c4ccf0_0;  alias, 1 drivers
v0x600001c4ccf0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600001c4cd80_0 .net "mxu_w_re", 0 0, L_0x600001e6a080;  alias, 1 drivers
v0x600001c4ce10_0 .net "mxu_w_ready", 0 0, L_0x600001e6d4a0;  alias, 1 drivers
v0x600001c4cea0_0 .var "req_dma", 3 0;
v0x600001c4cf30_0 .var "req_mxu_a", 3 0;
v0x600001c4cfc0_0 .var "req_mxu_o", 3 0;
v0x600001c4d050_0 .var "req_mxu_w", 3 0;
v0x600001c4d0e0_0 .var "req_vpu", 3 0;
v0x600001c4d170_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c4d200_0 .net "vpu_addr", 19 0, v0x600001c4eac0_0;  alias, 1 drivers
v0x600001c4d290_0 .net "vpu_rdata", 255 0, L_0x600000414af0;  alias, 1 drivers
v0x600001c4d320_0 .var "vpu_rdata_reg", 255 0;
v0x600001c4d3b0_0 .net "vpu_re", 0 0, L_0x600000414310;  alias, 1 drivers
v0x600001c4d440_0 .net "vpu_ready", 0 0, L_0x600001e6d540;  alias, 1 drivers
v0x600001c4d4d0_0 .net "vpu_wdata", 255 0, L_0x600000414230;  alias, 1 drivers
v0x600001c4d560_0 .net "vpu_we", 0 0, L_0x6000004142a0;  alias, 1 drivers
v0x600001c4d5f0_0 .net "word_dma", 7 0, L_0x600001e6d400;  1 drivers
v0x600001c4d680_0 .net "word_mxu_a", 7 0, L_0x600001e6d220;  1 drivers
v0x600001c4d710_0 .net "word_mxu_o", 7 0, L_0x600001e6d2c0;  1 drivers
v0x600001c4d7a0_0 .net "word_mxu_w", 7 0, L_0x600001e6d180;  1 drivers
v0x600001c4d830_0 .net "word_vpu", 7 0, L_0x600001e6d360;  1 drivers
E_0x60000353e180/0 .event anyedge, v0x600001c4bb10_0, v0x600001c4a2e0_0, v0x600001c4a7f0_0, v0x600001c4ad00_0;
E_0x60000353e180/1 .event anyedge, v0x600001c4b210_0, v0x600001c4b960_0, v0x600001c4bd50_0, v0x600001c4b840_0;
E_0x60000353e180 .event/or E_0x60000353e180/0, E_0x60000353e180/1;
E_0x60000353e200/0 .event anyedge, v0x600001c4d050_0, v0x600001c4cf30_0, v0x600001c4cfc0_0, v0x600001c4d0e0_0;
E_0x60000353e200/1 .event anyedge, v0x600001c4cea0_0, v0x600001c4c5a0_0, v0x600001c4d7a0_0, v0x600001c4c480_0;
E_0x60000353e200/2 .event anyedge, v0x600001c4d680_0, v0x600001c4c510_0, v0x600001c4d710_0, v0x600001c4cab0_0;
E_0x60000353e200/3 .event anyedge, v0x600001c4c630_0, v0x600001c4d830_0, v0x600001c4d4d0_0, v0x600001c4d560_0;
E_0x60000353e200/4 .event anyedge, v0x600001c4d3b0_0, v0x600001c4c3f0_0, v0x600001c4d5f0_0, v0x600001dae490_0;
E_0x60000353e200/5 .event anyedge, v0x600001dae5b0_0, v0x600001dae2e0_0;
E_0x60000353e200 .event/or E_0x60000353e200/0, E_0x60000353e200/1, E_0x60000353e200/2, E_0x60000353e200/3, E_0x60000353e200/4, E_0x60000353e200/5;
E_0x60000353e240/0 .event anyedge, v0x600001c4cd80_0, v0x600001c4ba80_0, v0x600001c4c870_0, v0x600001c4b8d0_0;
E_0x60000353e240/1 .event anyedge, v0x600001c4cb40_0, v0x600001c4b9f0_0, v0x600001c4d560_0, v0x600001c4d3b0_0;
E_0x60000353e240/2 .event anyedge, v0x600001c4bcc0_0, v0x600001dae5b0_0, v0x600001dae2e0_0, v0x600001c4b7b0_0;
E_0x60000353e240 .event/or E_0x60000353e240/0, E_0x60000353e240/1, E_0x60000353e240/2;
L_0x600001e6c960 .part v0x600001c4be70_0, 0, 1;
L_0x600001e6ca00 .part v0x600001c4bc30_0, 0, 1;
L_0x600001e6caa0 .part v0x600001c4be70_0, 1, 1;
L_0x600001e6cb40 .part v0x600001c4bc30_0, 1, 1;
L_0x600001e6cbe0 .part v0x600001c4be70_0, 2, 1;
L_0x600001e6cc80 .part v0x600001c4bc30_0, 2, 1;
L_0x600001e6cd20 .part v0x600001c4be70_0, 3, 1;
L_0x600001e6cdc0 .part v0x600001c4bc30_0, 3, 1;
L_0x600001e6ce60 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001e69fe0 (v0x600001c4b450_0) S_0x14efd42f0;
L_0x600001e6cf00 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001e6a260 (v0x600001c4b450_0) S_0x14efd42f0;
L_0x600001e6cfa0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001e6a4e0 (v0x600001c4b450_0) S_0x14efd42f0;
L_0x600001e6d040 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001c4eac0_0 (v0x600001c4b450_0) S_0x14efd42f0;
L_0x600001e6d0e0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001dae1c0_0 (v0x600001c4b450_0) S_0x14efd42f0;
L_0x600001e6d180 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001e69fe0 (v0x600001c4b570_0) S_0x14efd4460;
L_0x600001e6d220 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001e6a260 (v0x600001c4b570_0) S_0x14efd4460;
L_0x600001e6d2c0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001e6a4e0 (v0x600001c4b570_0) S_0x14efd4460;
L_0x600001e6d360 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001c4eac0_0 (v0x600001c4b570_0) S_0x14efd4460;
L_0x600001e6d400 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001dae1c0_0 (v0x600001c4b570_0) S_0x14efd4460;
L_0x600001e6d4a0 .part/v v0x600001c4c5a0_0, L_0x600001e6ce60, 1;
L_0x600001e6d5e0 .part/v v0x600001c4c480_0, L_0x600001e6cf00, 1;
L_0x600001e6d680 .part/v v0x600001c4c510_0, L_0x600001e6cfa0, 1;
L_0x600001e6d540 .part/v v0x600001c4c630_0, L_0x600001e6d040, 1;
L_0x600001e6d720 .part/v v0x600001c4c3f0_0, L_0x600001e6d0e0, 1;
S_0x14efd3770 .scope generate, "bank_gen[0]" "bank_gen[0]" 12 184, 12 184 0, S_0x14efd3210;
 .timescale 0 0;
P_0x60000353e280 .param/l "i" 1 12 184, +C4<00>;
S_0x14efd38e0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14efd3770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013ec00 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013ec40 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001c4b720_0 .array/port v0x600001c4b720, 0;
v0x600001c4a0a0_0 .net "addr", 7 0, v0x600001c4b720_0;  1 drivers
v0x600001c4a130_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c4a1c0_0 .var/i "i", 31 0;
v0x600001c4a250 .array "mem", 255 0, 255 0;
v0x600001c4a2e0_0 .var "rdata", 255 0;
v0x600001c4a370_0 .net "re", 0 0, L_0x600001e6ca00;  1 drivers
v0x600001c4bde0_0 .array/port v0x600001c4bde0, 0;
v0x600001c4a400_0 .net "wdata", 255 0, v0x600001c4bde0_0;  1 drivers
v0x600001c4a490_0 .net "we", 0 0, L_0x600001e6c960;  1 drivers
S_0x14efd3a50 .scope generate, "bank_gen[1]" "bank_gen[1]" 12 184, 12 184 0, S_0x14efd3210;
 .timescale 0 0;
P_0x60000353e3c0 .param/l "i" 1 12 184, +C4<01>;
S_0x14efd3bc0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14efd3a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013f700 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013f740 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001c4b720_1 .array/port v0x600001c4b720, 1;
v0x600001c4a5b0_0 .net "addr", 7 0, v0x600001c4b720_1;  1 drivers
v0x600001c4a640_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c4a6d0_0 .var/i "i", 31 0;
v0x600001c4a760 .array "mem", 255 0, 255 0;
v0x600001c4a7f0_0 .var "rdata", 255 0;
v0x600001c4a880_0 .net "re", 0 0, L_0x600001e6cb40;  1 drivers
v0x600001c4bde0_1 .array/port v0x600001c4bde0, 1;
v0x600001c4a910_0 .net "wdata", 255 0, v0x600001c4bde0_1;  1 drivers
v0x600001c4a9a0_0 .net "we", 0 0, L_0x600001e6caa0;  1 drivers
S_0x14efd3d30 .scope generate, "bank_gen[2]" "bank_gen[2]" 12 184, 12 184 0, S_0x14efd3210;
 .timescale 0 0;
P_0x60000353e500 .param/l "i" 1 12 184, +C4<010>;
S_0x14efd3ea0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14efd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013f780 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013f7c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001c4b720_2 .array/port v0x600001c4b720, 2;
v0x600001c4aac0_0 .net "addr", 7 0, v0x600001c4b720_2;  1 drivers
v0x600001c4ab50_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c4abe0_0 .var/i "i", 31 0;
v0x600001c4ac70 .array "mem", 255 0, 255 0;
v0x600001c4ad00_0 .var "rdata", 255 0;
v0x600001c4ad90_0 .net "re", 0 0, L_0x600001e6cc80;  1 drivers
v0x600001c4bde0_2 .array/port v0x600001c4bde0, 2;
v0x600001c4ae20_0 .net "wdata", 255 0, v0x600001c4bde0_2;  1 drivers
v0x600001c4aeb0_0 .net "we", 0 0, L_0x600001e6cbe0;  1 drivers
S_0x14efd4010 .scope generate, "bank_gen[3]" "bank_gen[3]" 12 184, 12 184 0, S_0x14efd3210;
 .timescale 0 0;
P_0x60000353e640 .param/l "i" 1 12 184, +C4<011>;
S_0x14efd4180 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x14efd4010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000013f800 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000013f840 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600001c4b720_3 .array/port v0x600001c4b720, 3;
v0x600001c4afd0_0 .net "addr", 7 0, v0x600001c4b720_3;  1 drivers
v0x600001c4b060_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c4b0f0_0 .var/i "i", 31 0;
v0x600001c4b180 .array "mem", 255 0, 255 0;
v0x600001c4b210_0 .var "rdata", 255 0;
v0x600001c4b2a0_0 .net "re", 0 0, L_0x600001e6cdc0;  1 drivers
v0x600001c4bde0_3 .array/port v0x600001c4bde0, 3;
v0x600001c4b330_0 .net "wdata", 255 0, v0x600001c4bde0_3;  1 drivers
v0x600001c4b3c0_0 .net "we", 0 0, L_0x600001e6cd20;  1 drivers
S_0x14efd42f0 .scope function.vec4.s2, "get_bank" "get_bank" 12 73, 12 73 0, S_0x14efd3210;
 .timescale 0 0;
v0x600001c4b450_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14efd42f0
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x600001c4b450_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600001c4b450_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14efd4460 .scope function.vec4.s8, "get_word" "get_word" 12 81, 12 81 0, S_0x14efd3210;
 .timescale 0 0;
v0x600001c4b570_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14efd4460
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x600001c4b570_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14efd47d0 .scope module, "vpu_inst" "vector_unit" 7 407, 13 17 0, S_0x14efd5fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14f031a00 .param/l "DATA_WIDTH" 0 13 19, +C4<00000000000000000000000000010000>;
P_0x14f031a40 .param/l "LANES" 0 13 18, +C4<00000000000000000000000000010000>;
P_0x14f031a80 .param/l "REDUCE_STAGES" 1 13 201, +C4<00000000000000000000000000000100>;
P_0x14f031ac0 .param/l "SRAM_ADDR_W" 0 13 21, +C4<00000000000000000000000000010100>;
P_0x14f031b00 .param/l "S_DECODE" 1 13 112, C4<001>;
P_0x14f031b40 .param/l "S_DONE" 1 13 117, C4<110>;
P_0x14f031b80 .param/l "S_EXECUTE" 1 13 113, C4<010>;
P_0x14f031bc0 .param/l "S_IDLE" 1 13 111, C4<000>;
P_0x14f031c00 .param/l "S_MEM_WAIT" 1 13 114, C4<011>;
P_0x14f031c40 .param/l "S_REDUCE" 1 13 115, C4<100>;
P_0x14f031c80 .param/l "S_WRITEBACK" 1 13 116, C4<101>;
P_0x14f031cc0 .param/l "VOP_ADD" 1 13 78, C4<00000001>;
P_0x14f031d00 .param/l "VOP_BCAST" 1 13 92, C4<00110010>;
P_0x14f031d40 .param/l "VOP_GELU" 1 13 83, C4<00010001>;
P_0x14f031d80 .param/l "VOP_LOAD" 1 13 90, C4<00110000>;
P_0x14f031dc0 .param/l "VOP_MADD" 1 13 81, C4<00000100>;
P_0x14f031e00 .param/l "VOP_MAX" 1 13 88, C4<00100001>;
P_0x14f031e40 .param/l "VOP_MIN" 1 13 89, C4<00100010>;
P_0x14f031e80 .param/l "VOP_MOV" 1 13 93, C4<00110011>;
P_0x14f031ec0 .param/l "VOP_MUL" 1 13 80, C4<00000011>;
P_0x14f031f00 .param/l "VOP_RELU" 1 13 82, C4<00010000>;
P_0x14f031f40 .param/l "VOP_SIGMOID" 1 13 85, C4<00010011>;
P_0x14f031f80 .param/l "VOP_SILU" 1 13 84, C4<00010010>;
P_0x14f031fc0 .param/l "VOP_STORE" 1 13 91, C4<00110001>;
P_0x14f032000 .param/l "VOP_SUB" 1 13 79, C4<00000010>;
P_0x14f032040 .param/l "VOP_SUM" 1 13 87, C4<00100000>;
P_0x14f032080 .param/l "VOP_TANH" 1 13 86, C4<00010100>;
P_0x14f0320c0 .param/l "VOP_ZERO" 1 13 94, C4<00110100>;
P_0x14f032100 .param/l "VREG_COUNT" 0 13 20, +C4<00000000000000000000000000100000>;
L_0x600000414070 .functor BUFZ 256, L_0x600001e6c140, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000004140e0 .functor BUFZ 256, L_0x600001e6c280, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000414150 .functor BUFZ 1, v0x600001c4e250_0, C4<0>, C4<0>, C4<0>;
L_0x600000414230 .functor BUFZ 256, v0x600001c4ee20_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000004142a0 .functor BUFZ 1, v0x600001c4ef40_0, C4<0>, C4<0>, C4<0>;
L_0x600000414310 .functor BUFZ 1, v0x600001c4ec70_0, C4<0>, C4<0>, C4<0>;
v0x600001c4d8c0_0 .net *"_ivl_48", 255 0, L_0x600001e6c140;  1 drivers
v0x600001c4d950_0 .net *"_ivl_50", 6 0, L_0x600001e6c1e0;  1 drivers
L_0x1500dabe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c4d9e0_0 .net *"_ivl_53", 1 0, L_0x1500dabe8;  1 drivers
v0x600001c4da70_0 .net *"_ivl_56", 255 0, L_0x600001e6c280;  1 drivers
v0x600001c4db00_0 .net *"_ivl_58", 6 0, L_0x600001e6c320;  1 drivers
L_0x1500dac30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c4db90_0 .net *"_ivl_61", 1 0, L_0x1500dac30;  1 drivers
L_0x1500dac78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c4dc20_0 .net/2u *"_ivl_64", 2 0, L_0x1500dac78;  1 drivers
v0x600001c4dcb0_0 .var "addr_reg", 19 0;
v0x600001c4dd40_0 .var "alu_result", 255 0;
v0x600001c4ddd0_0 .net "clk", 0 0, v0x600001c79e60_0;  alias, 1 drivers
v0x600001c4de60_0 .net "cmd", 127 0, v0x600001c515f0_0;  alias, 1 drivers
v0x600001c4def0_0 .net "cmd_done", 0 0, L_0x600000414150;  alias, 1 drivers
v0x600001c4df80_0 .net "cmd_ready", 0 0, L_0x600001e6c3c0;  alias, 1 drivers
v0x600001c4e010_0 .var "cmd_reg", 127 0;
v0x600001c4e0a0_0 .net "cmd_valid", 0 0, L_0x60000046fe20;  alias, 1 drivers
v0x600001c4e130_0 .net "count", 15 0, L_0x600001e6c0a0;  1 drivers
v0x600001c4e1c0_0 .var "count_reg", 15 0;
v0x600001c4e250_0 .var "done_reg", 0 0;
v0x600001c4e2e0_0 .var "elem_count", 15 0;
v0x600001c4e370_0 .net "imm", 15 0, L_0x600001e6bf20;  1 drivers
v0x600001c4e400_0 .var "imm_reg", 15 0;
v0x600001c4e490_0 .var/i "lane", 31 0;
v0x600001c4e520 .array "lane_a", 15 0;
v0x600001c4e520_0 .net v0x600001c4e520 0, 15 0, L_0x600001e6a800; 1 drivers
v0x600001c4e520_1 .net v0x600001c4e520 1, 15 0, L_0x600001e6a940; 1 drivers
v0x600001c4e520_2 .net v0x600001c4e520 2, 15 0, L_0x600001e6aa80; 1 drivers
v0x600001c4e520_3 .net v0x600001c4e520 3, 15 0, L_0x600001e6abc0; 1 drivers
v0x600001c4e520_4 .net v0x600001c4e520 4, 15 0, L_0x600001e6ad00; 1 drivers
v0x600001c4e520_5 .net v0x600001c4e520 5, 15 0, L_0x600001e6ae40; 1 drivers
v0x600001c4e520_6 .net v0x600001c4e520 6, 15 0, L_0x600001e6af80; 1 drivers
v0x600001c4e520_7 .net v0x600001c4e520 7, 15 0, L_0x600001e6b0c0; 1 drivers
v0x600001c4e520_8 .net v0x600001c4e520 8, 15 0, L_0x600001e6b200; 1 drivers
v0x600001c4e520_9 .net v0x600001c4e520 9, 15 0, L_0x600001e6b340; 1 drivers
v0x600001c4e520_10 .net v0x600001c4e520 10, 15 0, L_0x600001e6b520; 1 drivers
v0x600001c4e520_11 .net v0x600001c4e520 11, 15 0, L_0x600001e6b5c0; 1 drivers
v0x600001c4e520_12 .net v0x600001c4e520 12, 15 0, L_0x600001e6b700; 1 drivers
v0x600001c4e520_13 .net v0x600001c4e520 13, 15 0, L_0x600001e6b840; 1 drivers
v0x600001c4e520_14 .net v0x600001c4e520 14, 15 0, L_0x600001e6b980; 1 drivers
v0x600001c4e520_15 .net v0x600001c4e520 15, 15 0, L_0x600001e6bac0; 1 drivers
v0x600001c4e5b0 .array "lane_b", 15 0;
v0x600001c4e5b0_0 .net v0x600001c4e5b0 0, 15 0, L_0x600001e6a8a0; 1 drivers
v0x600001c4e5b0_1 .net v0x600001c4e5b0 1, 15 0, L_0x600001e6a9e0; 1 drivers
v0x600001c4e5b0_2 .net v0x600001c4e5b0 2, 15 0, L_0x600001e6ab20; 1 drivers
v0x600001c4e5b0_3 .net v0x600001c4e5b0 3, 15 0, L_0x600001e6ac60; 1 drivers
v0x600001c4e5b0_4 .net v0x600001c4e5b0 4, 15 0, L_0x600001e6ada0; 1 drivers
v0x600001c4e5b0_5 .net v0x600001c4e5b0 5, 15 0, L_0x600001e6aee0; 1 drivers
v0x600001c4e5b0_6 .net v0x600001c4e5b0 6, 15 0, L_0x600001e6b020; 1 drivers
v0x600001c4e5b0_7 .net v0x600001c4e5b0 7, 15 0, L_0x600001e6b160; 1 drivers
v0x600001c4e5b0_8 .net v0x600001c4e5b0 8, 15 0, L_0x600001e6b2a0; 1 drivers
v0x600001c4e5b0_9 .net v0x600001c4e5b0 9, 15 0, L_0x600001e6b480; 1 drivers
v0x600001c4e5b0_10 .net v0x600001c4e5b0 10, 15 0, L_0x600001e6b3e0; 1 drivers
v0x600001c4e5b0_11 .net v0x600001c4e5b0 11, 15 0, L_0x600001e6b660; 1 drivers
v0x600001c4e5b0_12 .net v0x600001c4e5b0 12, 15 0, L_0x600001e6b7a0; 1 drivers
v0x600001c4e5b0_13 .net v0x600001c4e5b0 13, 15 0, L_0x600001e6b8e0; 1 drivers
v0x600001c4e5b0_14 .net v0x600001c4e5b0 14, 15 0, L_0x600001e6ba20; 1 drivers
v0x600001c4e5b0_15 .net v0x600001c4e5b0 15, 15 0, L_0x600001e6bb60; 1 drivers
v0x600001c4e640 .array "lane_result", 15 0, 15 0;
v0x600001c4e6d0_0 .net "mem_addr", 19 0, L_0x600001e6c000;  1 drivers
v0x600001c4e760_0 .var "mem_addr_reg", 19 0;
v0x600001c4e7f0_0 .net "opcode", 7 0, L_0x600001e6bc00;  1 drivers
v0x600001c4e880_0 .var "reduce_result", 15 0;
v0x600001c4e910 .array "reduce_tree", 79 0, 15 0;
v0x600001c4e9a0_0 .net "rst_n", 0 0, v0x600001c7b3c0_0;  alias, 1 drivers
v0x600001c4ea30_0 .net "sram_addr", 19 0, v0x600001c4eac0_0;  alias, 1 drivers
v0x600001c4eac0_0 .var "sram_addr_reg", 19 0;
v0x600001c4eb50_0 .net "sram_rdata", 255 0, L_0x600000414af0;  alias, 1 drivers
v0x600001c4ebe0_0 .net "sram_re", 0 0, L_0x600000414310;  alias, 1 drivers
v0x600001c4ec70_0 .var "sram_re_reg", 0 0;
v0x600001c4ed00_0 .net "sram_ready", 0 0, L_0x600001e6d540;  alias, 1 drivers
v0x600001c4ed90_0 .net "sram_wdata", 255 0, L_0x600000414230;  alias, 1 drivers
v0x600001c4ee20_0 .var "sram_wdata_reg", 255 0;
v0x600001c4eeb0_0 .net "sram_we", 0 0, L_0x6000004142a0;  alias, 1 drivers
v0x600001c4ef40_0 .var "sram_we_reg", 0 0;
v0x600001c4efd0_0 .var/i "stage", 31 0;
v0x600001c4f060_0 .var "state", 2 0;
v0x600001c4f0f0_0 .net "subop", 7 0, L_0x600001e6bca0;  1 drivers
v0x600001c4f180_0 .var "subop_reg", 7 0;
v0x600001c4f210_0 .net "vd", 4 0, L_0x600001e6bd40;  1 drivers
v0x600001c4f2a0_0 .var "vd_reg", 4 0;
v0x600001c4f330 .array "vrf", 31 0, 255 0;
v0x600001c4f3c0_0 .net "vs1", 4 0, L_0x600001e6bde0;  1 drivers
v0x600001c4f450_0 .net "vs1_data", 255 0, L_0x600000414070;  1 drivers
v0x600001c4f4e0_0 .var "vs1_reg", 4 0;
v0x600001c4f570_0 .net "vs2", 4 0, L_0x600001e6be80;  1 drivers
v0x600001c4f600_0 .net "vs2_data", 255 0, L_0x6000004140e0;  1 drivers
v0x600001c4f690_0 .var "vs2_reg", 4 0;
E_0x60000353ef40/0 .event anyedge, v0x600001c4e520_0, v0x600001c4e520_1, v0x600001c4e520_2, v0x600001c4e520_3;
E_0x60000353ef40/1 .event anyedge, v0x600001c4e520_4, v0x600001c4e520_5, v0x600001c4e520_6, v0x600001c4e520_7;
E_0x60000353ef40/2 .event anyedge, v0x600001c4e520_8, v0x600001c4e520_9, v0x600001c4e520_10, v0x600001c4e520_11;
E_0x60000353ef40/3 .event anyedge, v0x600001c4e520_12, v0x600001c4e520_13, v0x600001c4e520_14, v0x600001c4e520_15;
v0x600001c4e910_0 .array/port v0x600001c4e910, 0;
v0x600001c4e910_1 .array/port v0x600001c4e910, 1;
v0x600001c4e910_2 .array/port v0x600001c4e910, 2;
E_0x60000353ef40/4 .event anyedge, v0x600001c4f180_0, v0x600001c4e910_0, v0x600001c4e910_1, v0x600001c4e910_2;
v0x600001c4e910_3 .array/port v0x600001c4e910, 3;
v0x600001c4e910_4 .array/port v0x600001c4e910, 4;
v0x600001c4e910_5 .array/port v0x600001c4e910, 5;
v0x600001c4e910_6 .array/port v0x600001c4e910, 6;
E_0x60000353ef40/5 .event anyedge, v0x600001c4e910_3, v0x600001c4e910_4, v0x600001c4e910_5, v0x600001c4e910_6;
v0x600001c4e910_7 .array/port v0x600001c4e910, 7;
v0x600001c4e910_8 .array/port v0x600001c4e910, 8;
v0x600001c4e910_9 .array/port v0x600001c4e910, 9;
v0x600001c4e910_10 .array/port v0x600001c4e910, 10;
E_0x60000353ef40/6 .event anyedge, v0x600001c4e910_7, v0x600001c4e910_8, v0x600001c4e910_9, v0x600001c4e910_10;
v0x600001c4e910_11 .array/port v0x600001c4e910, 11;
v0x600001c4e910_12 .array/port v0x600001c4e910, 12;
v0x600001c4e910_13 .array/port v0x600001c4e910, 13;
v0x600001c4e910_14 .array/port v0x600001c4e910, 14;
E_0x60000353ef40/7 .event anyedge, v0x600001c4e910_11, v0x600001c4e910_12, v0x600001c4e910_13, v0x600001c4e910_14;
v0x600001c4e910_15 .array/port v0x600001c4e910, 15;
v0x600001c4e910_16 .array/port v0x600001c4e910, 16;
v0x600001c4e910_17 .array/port v0x600001c4e910, 17;
v0x600001c4e910_18 .array/port v0x600001c4e910, 18;
E_0x60000353ef40/8 .event anyedge, v0x600001c4e910_15, v0x600001c4e910_16, v0x600001c4e910_17, v0x600001c4e910_18;
v0x600001c4e910_19 .array/port v0x600001c4e910, 19;
v0x600001c4e910_20 .array/port v0x600001c4e910, 20;
v0x600001c4e910_21 .array/port v0x600001c4e910, 21;
v0x600001c4e910_22 .array/port v0x600001c4e910, 22;
E_0x60000353ef40/9 .event anyedge, v0x600001c4e910_19, v0x600001c4e910_20, v0x600001c4e910_21, v0x600001c4e910_22;
v0x600001c4e910_23 .array/port v0x600001c4e910, 23;
v0x600001c4e910_24 .array/port v0x600001c4e910, 24;
v0x600001c4e910_25 .array/port v0x600001c4e910, 25;
v0x600001c4e910_26 .array/port v0x600001c4e910, 26;
E_0x60000353ef40/10 .event anyedge, v0x600001c4e910_23, v0x600001c4e910_24, v0x600001c4e910_25, v0x600001c4e910_26;
v0x600001c4e910_27 .array/port v0x600001c4e910, 27;
v0x600001c4e910_28 .array/port v0x600001c4e910, 28;
v0x600001c4e910_29 .array/port v0x600001c4e910, 29;
v0x600001c4e910_30 .array/port v0x600001c4e910, 30;
E_0x60000353ef40/11 .event anyedge, v0x600001c4e910_27, v0x600001c4e910_28, v0x600001c4e910_29, v0x600001c4e910_30;
v0x600001c4e910_31 .array/port v0x600001c4e910, 31;
v0x600001c4e910_32 .array/port v0x600001c4e910, 32;
v0x600001c4e910_33 .array/port v0x600001c4e910, 33;
v0x600001c4e910_34 .array/port v0x600001c4e910, 34;
E_0x60000353ef40/12 .event anyedge, v0x600001c4e910_31, v0x600001c4e910_32, v0x600001c4e910_33, v0x600001c4e910_34;
v0x600001c4e910_35 .array/port v0x600001c4e910, 35;
v0x600001c4e910_36 .array/port v0x600001c4e910, 36;
v0x600001c4e910_37 .array/port v0x600001c4e910, 37;
v0x600001c4e910_38 .array/port v0x600001c4e910, 38;
E_0x60000353ef40/13 .event anyedge, v0x600001c4e910_35, v0x600001c4e910_36, v0x600001c4e910_37, v0x600001c4e910_38;
v0x600001c4e910_39 .array/port v0x600001c4e910, 39;
v0x600001c4e910_40 .array/port v0x600001c4e910, 40;
v0x600001c4e910_41 .array/port v0x600001c4e910, 41;
v0x600001c4e910_42 .array/port v0x600001c4e910, 42;
E_0x60000353ef40/14 .event anyedge, v0x600001c4e910_39, v0x600001c4e910_40, v0x600001c4e910_41, v0x600001c4e910_42;
v0x600001c4e910_43 .array/port v0x600001c4e910, 43;
v0x600001c4e910_44 .array/port v0x600001c4e910, 44;
v0x600001c4e910_45 .array/port v0x600001c4e910, 45;
v0x600001c4e910_46 .array/port v0x600001c4e910, 46;
E_0x60000353ef40/15 .event anyedge, v0x600001c4e910_43, v0x600001c4e910_44, v0x600001c4e910_45, v0x600001c4e910_46;
v0x600001c4e910_47 .array/port v0x600001c4e910, 47;
v0x600001c4e910_48 .array/port v0x600001c4e910, 48;
v0x600001c4e910_49 .array/port v0x600001c4e910, 49;
v0x600001c4e910_50 .array/port v0x600001c4e910, 50;
E_0x60000353ef40/16 .event anyedge, v0x600001c4e910_47, v0x600001c4e910_48, v0x600001c4e910_49, v0x600001c4e910_50;
v0x600001c4e910_51 .array/port v0x600001c4e910, 51;
v0x600001c4e910_52 .array/port v0x600001c4e910, 52;
v0x600001c4e910_53 .array/port v0x600001c4e910, 53;
v0x600001c4e910_54 .array/port v0x600001c4e910, 54;
E_0x60000353ef40/17 .event anyedge, v0x600001c4e910_51, v0x600001c4e910_52, v0x600001c4e910_53, v0x600001c4e910_54;
v0x600001c4e910_55 .array/port v0x600001c4e910, 55;
v0x600001c4e910_56 .array/port v0x600001c4e910, 56;
v0x600001c4e910_57 .array/port v0x600001c4e910, 57;
v0x600001c4e910_58 .array/port v0x600001c4e910, 58;
E_0x60000353ef40/18 .event anyedge, v0x600001c4e910_55, v0x600001c4e910_56, v0x600001c4e910_57, v0x600001c4e910_58;
v0x600001c4e910_59 .array/port v0x600001c4e910, 59;
v0x600001c4e910_60 .array/port v0x600001c4e910, 60;
v0x600001c4e910_61 .array/port v0x600001c4e910, 61;
v0x600001c4e910_62 .array/port v0x600001c4e910, 62;
E_0x60000353ef40/19 .event anyedge, v0x600001c4e910_59, v0x600001c4e910_60, v0x600001c4e910_61, v0x600001c4e910_62;
v0x600001c4e910_63 .array/port v0x600001c4e910, 63;
v0x600001c4e910_64 .array/port v0x600001c4e910, 64;
v0x600001c4e910_65 .array/port v0x600001c4e910, 65;
v0x600001c4e910_66 .array/port v0x600001c4e910, 66;
E_0x60000353ef40/20 .event anyedge, v0x600001c4e910_63, v0x600001c4e910_64, v0x600001c4e910_65, v0x600001c4e910_66;
v0x600001c4e910_67 .array/port v0x600001c4e910, 67;
v0x600001c4e910_68 .array/port v0x600001c4e910, 68;
v0x600001c4e910_69 .array/port v0x600001c4e910, 69;
v0x600001c4e910_70 .array/port v0x600001c4e910, 70;
E_0x60000353ef40/21 .event anyedge, v0x600001c4e910_67, v0x600001c4e910_68, v0x600001c4e910_69, v0x600001c4e910_70;
v0x600001c4e910_71 .array/port v0x600001c4e910, 71;
v0x600001c4e910_72 .array/port v0x600001c4e910, 72;
v0x600001c4e910_73 .array/port v0x600001c4e910, 73;
v0x600001c4e910_74 .array/port v0x600001c4e910, 74;
E_0x60000353ef40/22 .event anyedge, v0x600001c4e910_71, v0x600001c4e910_72, v0x600001c4e910_73, v0x600001c4e910_74;
v0x600001c4e910_75 .array/port v0x600001c4e910, 75;
v0x600001c4e910_76 .array/port v0x600001c4e910, 76;
v0x600001c4e910_77 .array/port v0x600001c4e910, 77;
v0x600001c4e910_78 .array/port v0x600001c4e910, 78;
E_0x60000353ef40/23 .event anyedge, v0x600001c4e910_75, v0x600001c4e910_76, v0x600001c4e910_77, v0x600001c4e910_78;
v0x600001c4e910_79 .array/port v0x600001c4e910, 79;
E_0x60000353ef40/24 .event anyedge, v0x600001c4e910_79;
E_0x60000353ef40 .event/or E_0x60000353ef40/0, E_0x60000353ef40/1, E_0x60000353ef40/2, E_0x60000353ef40/3, E_0x60000353ef40/4, E_0x60000353ef40/5, E_0x60000353ef40/6, E_0x60000353ef40/7, E_0x60000353ef40/8, E_0x60000353ef40/9, E_0x60000353ef40/10, E_0x60000353ef40/11, E_0x60000353ef40/12, E_0x60000353ef40/13, E_0x60000353ef40/14, E_0x60000353ef40/15, E_0x60000353ef40/16, E_0x60000353ef40/17, E_0x60000353ef40/18, E_0x60000353ef40/19, E_0x60000353ef40/20, E_0x60000353ef40/21, E_0x60000353ef40/22, E_0x60000353ef40/23, E_0x60000353ef40/24;
L_0x600001e6a800 .part L_0x600000414070, 0, 16;
L_0x600001e6a8a0 .part L_0x6000004140e0, 0, 16;
L_0x600001e6a940 .part L_0x600000414070, 16, 16;
L_0x600001e6a9e0 .part L_0x6000004140e0, 16, 16;
L_0x600001e6aa80 .part L_0x600000414070, 32, 16;
L_0x600001e6ab20 .part L_0x6000004140e0, 32, 16;
L_0x600001e6abc0 .part L_0x600000414070, 48, 16;
L_0x600001e6ac60 .part L_0x6000004140e0, 48, 16;
L_0x600001e6ad00 .part L_0x600000414070, 64, 16;
L_0x600001e6ada0 .part L_0x6000004140e0, 64, 16;
L_0x600001e6ae40 .part L_0x600000414070, 80, 16;
L_0x600001e6aee0 .part L_0x6000004140e0, 80, 16;
L_0x600001e6af80 .part L_0x600000414070, 96, 16;
L_0x600001e6b020 .part L_0x6000004140e0, 96, 16;
L_0x600001e6b0c0 .part L_0x600000414070, 112, 16;
L_0x600001e6b160 .part L_0x6000004140e0, 112, 16;
L_0x600001e6b200 .part L_0x600000414070, 128, 16;
L_0x600001e6b2a0 .part L_0x6000004140e0, 128, 16;
L_0x600001e6b340 .part L_0x600000414070, 144, 16;
L_0x600001e6b480 .part L_0x6000004140e0, 144, 16;
L_0x600001e6b520 .part L_0x600000414070, 160, 16;
L_0x600001e6b3e0 .part L_0x6000004140e0, 160, 16;
L_0x600001e6b5c0 .part L_0x600000414070, 176, 16;
L_0x600001e6b660 .part L_0x6000004140e0, 176, 16;
L_0x600001e6b700 .part L_0x600000414070, 192, 16;
L_0x600001e6b7a0 .part L_0x6000004140e0, 192, 16;
L_0x600001e6b840 .part L_0x600000414070, 208, 16;
L_0x600001e6b8e0 .part L_0x6000004140e0, 208, 16;
L_0x600001e6b980 .part L_0x600000414070, 224, 16;
L_0x600001e6ba20 .part L_0x6000004140e0, 224, 16;
L_0x600001e6bac0 .part L_0x600000414070, 240, 16;
L_0x600001e6bb60 .part L_0x6000004140e0, 240, 16;
L_0x600001e6bc00 .part v0x600001c515f0_0, 120, 8;
L_0x600001e6bca0 .part v0x600001c515f0_0, 112, 8;
L_0x600001e6bd40 .part v0x600001c515f0_0, 107, 5;
L_0x600001e6bde0 .part v0x600001c515f0_0, 102, 5;
L_0x600001e6be80 .part v0x600001c515f0_0, 97, 5;
L_0x600001e6bf20 .part v0x600001c515f0_0, 32, 16;
L_0x600001e6c000 .part v0x600001c515f0_0, 76, 20;
L_0x600001e6c0a0 .part v0x600001c515f0_0, 48, 16;
L_0x600001e6c140 .array/port v0x600001c4f330, L_0x600001e6c1e0;
L_0x600001e6c1e0 .concat [ 5 2 0 0], v0x600001c4f4e0_0, L_0x1500dabe8;
L_0x600001e6c280 .array/port v0x600001c4f330, L_0x600001e6c320;
L_0x600001e6c320 .concat [ 5 2 0 0], v0x600001c4f690_0, L_0x1500dac30;
L_0x600001e6c3c0 .cmp/eq 3, v0x600001c4f060_0, L_0x1500dac78;
S_0x14efd4c50 .scope generate, "lane_extract[0]" "lane_extract[0]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353ef80 .param/l "i" 1 13 137, +C4<00>;
v0x600001c4e640_0 .array/port v0x600001c4e640, 0;
v0x600001c4e640_1 .array/port v0x600001c4e640, 1;
v0x600001c4e640_2 .array/port v0x600001c4e640, 2;
v0x600001c4e640_3 .array/port v0x600001c4e640, 3;
E_0x60000353f000/0 .event anyedge, v0x600001c4e640_0, v0x600001c4e640_1, v0x600001c4e640_2, v0x600001c4e640_3;
v0x600001c4e640_4 .array/port v0x600001c4e640, 4;
v0x600001c4e640_5 .array/port v0x600001c4e640, 5;
v0x600001c4e640_6 .array/port v0x600001c4e640, 6;
v0x600001c4e640_7 .array/port v0x600001c4e640, 7;
E_0x60000353f000/1 .event anyedge, v0x600001c4e640_4, v0x600001c4e640_5, v0x600001c4e640_6, v0x600001c4e640_7;
v0x600001c4e640_8 .array/port v0x600001c4e640, 8;
v0x600001c4e640_9 .array/port v0x600001c4e640, 9;
v0x600001c4e640_10 .array/port v0x600001c4e640, 10;
v0x600001c4e640_11 .array/port v0x600001c4e640, 11;
E_0x60000353f000/2 .event anyedge, v0x600001c4e640_8, v0x600001c4e640_9, v0x600001c4e640_10, v0x600001c4e640_11;
v0x600001c4e640_12 .array/port v0x600001c4e640, 12;
v0x600001c4e640_13 .array/port v0x600001c4e640, 13;
v0x600001c4e640_14 .array/port v0x600001c4e640, 14;
v0x600001c4e640_15 .array/port v0x600001c4e640, 15;
E_0x60000353f000/3 .event anyedge, v0x600001c4e640_12, v0x600001c4e640_13, v0x600001c4e640_14, v0x600001c4e640_15;
E_0x60000353f000 .event/or E_0x60000353f000/0, E_0x60000353f000/1, E_0x60000353f000/2, E_0x60000353f000/3;
E_0x60000353f040/0 .event anyedge, v0x600001c4f180_0, v0x600001c4e520_0, v0x600001c4e520_1, v0x600001c4e520_2;
E_0x60000353f040/1 .event anyedge, v0x600001c4e520_3, v0x600001c4e520_4, v0x600001c4e520_5, v0x600001c4e520_6;
E_0x60000353f040/2 .event anyedge, v0x600001c4e520_7, v0x600001c4e520_8, v0x600001c4e520_9, v0x600001c4e520_10;
E_0x60000353f040/3 .event anyedge, v0x600001c4e520_11, v0x600001c4e520_12, v0x600001c4e520_13, v0x600001c4e520_14;
E_0x60000353f040/4 .event anyedge, v0x600001c4e520_15, v0x600001c4e5b0_0, v0x600001c4e5b0_1, v0x600001c4e5b0_2;
E_0x60000353f040/5 .event anyedge, v0x600001c4e5b0_3, v0x600001c4e5b0_4, v0x600001c4e5b0_5, v0x600001c4e5b0_6;
E_0x60000353f040/6 .event anyedge, v0x600001c4e5b0_7, v0x600001c4e5b0_8, v0x600001c4e5b0_9, v0x600001c4e5b0_10;
E_0x60000353f040/7 .event anyedge, v0x600001c4e5b0_11, v0x600001c4e5b0_12, v0x600001c4e5b0_13, v0x600001c4e5b0_14;
E_0x60000353f040/8 .event anyedge, v0x600001c4e5b0_15, v0x600001c4e400_0;
E_0x60000353f040 .event/or E_0x60000353f040/0, E_0x60000353f040/1, E_0x60000353f040/2, E_0x60000353f040/3, E_0x60000353f040/4, E_0x60000353f040/5, E_0x60000353f040/6, E_0x60000353f040/7, E_0x60000353f040/8;
S_0x14efd4dc0 .scope generate, "lane_extract[1]" "lane_extract[1]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353f080 .param/l "i" 1 13 137, +C4<01>;
S_0x14efd4f30 .scope generate, "lane_extract[2]" "lane_extract[2]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353f100 .param/l "i" 1 13 137, +C4<010>;
S_0x14efd50a0 .scope generate, "lane_extract[3]" "lane_extract[3]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353f180 .param/l "i" 1 13 137, +C4<011>;
S_0x14ef9af80 .scope generate, "lane_extract[4]" "lane_extract[4]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353f240 .param/l "i" 1 13 137, +C4<0100>;
S_0x14ef9b0f0 .scope generate, "lane_extract[5]" "lane_extract[5]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353f2c0 .param/l "i" 1 13 137, +C4<0101>;
S_0x14ef9b260 .scope generate, "lane_extract[6]" "lane_extract[6]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353f340 .param/l "i" 1 13 137, +C4<0110>;
S_0x14ef9b3d0 .scope generate, "lane_extract[7]" "lane_extract[7]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353f3c0 .param/l "i" 1 13 137, +C4<0111>;
S_0x14ef9b540 .scope generate, "lane_extract[8]" "lane_extract[8]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353f200 .param/l "i" 1 13 137, +C4<01000>;
S_0x14ef9b6b0 .scope generate, "lane_extract[9]" "lane_extract[9]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353f480 .param/l "i" 1 13 137, +C4<01001>;
S_0x14ef9b820 .scope generate, "lane_extract[10]" "lane_extract[10]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353f500 .param/l "i" 1 13 137, +C4<01010>;
S_0x14ef9b990 .scope generate, "lane_extract[11]" "lane_extract[11]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353f580 .param/l "i" 1 13 137, +C4<01011>;
S_0x14ef9bb00 .scope generate, "lane_extract[12]" "lane_extract[12]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353f600 .param/l "i" 1 13 137, +C4<01100>;
S_0x14ef9bc70 .scope generate, "lane_extract[13]" "lane_extract[13]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353f680 .param/l "i" 1 13 137, +C4<01101>;
S_0x14efc2360 .scope generate, "lane_extract[14]" "lane_extract[14]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353f700 .param/l "i" 1 13 137, +C4<01110>;
S_0x14efc24d0 .scope generate, "lane_extract[15]" "lane_extract[15]" 13 137, 13 137 0, S_0x14efd47d0;
 .timescale 0 0;
P_0x60000353f780 .param/l "i" 1 13 137, +C4<01111>;
S_0x14efde700 .scope task, "init_ddr_matrices" "init_ddr_matrices" 3 313, 3 313 0, S_0x14ee2abe0;
 .timescale -9 -12;
TD_tb_multi_tpc_gemm.init_ddr_matrices ;
    %vpi_call/w 3 315 "$display", "  Initializing DDR with 16x16 matrices..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c7a010_0, 0, 32;
T_11.14 ;
    %load/vec4 v0x600001c7a010_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.15, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c7a1c0_0, 0, 32;
T_11.16 ;
    %load/vec4 v0x600001c7a1c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.17, 5;
    %load/vec4 v0x600001c7a010_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %store/vec4 v0x600001c79d40_0, 0, 8;
    %load/vec4 v0x600001c7a010_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %muli 4, 0, 32;
    %load/vec4 v0x600001c7a1c0_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %add;
    %store/vec4 v0x600001c7a0a0_0, 0, 32;
    %load/vec4 v0x600001c7a1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c7a1c0_0, 0, 32;
    %jmp T_11.16;
T_11.17 ;
    %load/vec4 v0x600001c7a010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c7a010_0, 0, 32;
    %jmp T_11.14;
T_11.15 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001c7be70_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c7a010_0, 0, 32;
T_11.18 ;
    %load/vec4 v0x600001c7a010_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.19, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c7a1c0_0, 0, 32;
T_11.20 ;
    %load/vec4 v0x600001c7a1c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.21, 5;
    %load/vec4 v0x600001c7a010_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %load/vec4 v0x600001c7a010_0;
    %muli 4, 0, 32;
    %load/vec4 v0x600001c7a1c0_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x600001c7be70_0, 4, 8;
    %load/vec4 v0x600001c7a1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c7a1c0_0, 0, 32;
    %jmp T_11.20;
T_11.21 ;
    %load/vec4 v0x600001c7a010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c7a010_0, 0, 32;
    %jmp T_11.18;
T_11.19 ;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001c7be70_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c7a010_0, 0, 32;
T_11.22 ;
    %load/vec4 v0x600001c7a010_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.23, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c7a1c0_0, 0, 32;
T_11.24 ;
    %load/vec4 v0x600001c7a1c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.25, 5;
    %load/vec4 v0x600001c7a010_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %load/vec4 v0x600001c7a010_0;
    %muli 4, 0, 32;
    %load/vec4 v0x600001c7a1c0_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x600001c7be70_0, 4, 8;
    %load/vec4 v0x600001c7a1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c7a1c0_0, 0, 32;
    %jmp T_11.24;
T_11.25 ;
    %load/vec4 v0x600001c7a010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c7a010_0, 0, 32;
    %jmp T_11.22;
T_11.23 ;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001c7be70_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c7a010_0, 0, 32;
T_11.26 ;
    %load/vec4 v0x600001c7a010_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.27, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c7a1c0_0, 0, 32;
T_11.28 ;
    %load/vec4 v0x600001c7a1c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.29, 5;
    %load/vec4 v0x600001c7a010_0;
    %addi 5, 0, 32;
    %pad/s 8;
    %load/vec4 v0x600001c7a010_0;
    %muli 4, 0, 32;
    %load/vec4 v0x600001c7a1c0_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x600001c7be70_0, 4, 8;
    %load/vec4 v0x600001c7a1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c7a1c0_0, 0, 32;
    %jmp T_11.28;
T_11.29 ;
    %load/vec4 v0x600001c7a010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c7a010_0, 0, 32;
    %jmp T_11.26;
T_11.27 ;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001c7be70_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c7a010_0, 0, 32;
T_11.30 ;
    %load/vec4 v0x600001c7a010_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.31, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c7a1c0_0, 0, 32;
T_11.32 ;
    %load/vec4 v0x600001c7a1c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.33, 5;
    %load/vec4 v0x600001c7a010_0;
    %addi 9, 0, 32;
    %pad/s 8;
    %load/vec4 v0x600001c7a010_0;
    %muli 4, 0, 32;
    %load/vec4 v0x600001c7a1c0_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x600001c7be70_0, 4, 8;
    %load/vec4 v0x600001c7a1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c7a1c0_0, 0, 32;
    %jmp T_11.32;
T_11.33 ;
    %load/vec4 v0x600001c7a010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c7a010_0, 0, 32;
    %jmp T_11.30;
T_11.31 ;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001c7be70_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c7a010_0, 0, 32;
T_11.34 ;
    %load/vec4 v0x600001c7a010_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.35, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c7a1c0_0, 0, 32;
T_11.36 ;
    %load/vec4 v0x600001c7a1c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.37, 5;
    %load/vec4 v0x600001c7a010_0;
    %addi 13, 0, 32;
    %pad/s 8;
    %load/vec4 v0x600001c7a010_0;
    %muli 4, 0, 32;
    %load/vec4 v0x600001c7a1c0_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x600001c7be70_0, 4, 8;
    %load/vec4 v0x600001c7a1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c7a1c0_0, 0, 32;
    %jmp T_11.36;
T_11.37 ;
    %load/vec4 v0x600001c7a010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c7a010_0, 0, 32;
    %jmp T_11.34;
T_11.35 ;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001c7be70_0, 0, 256;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c7be70_0, 4, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c7be70_0, 4, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c7be70_0, 4, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c7be70_0, 4, 8;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 129, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 130, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 131, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 132, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 133, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 134, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 135, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 136, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 137, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 138, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 139, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 140, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 141, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 142, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %load/vec4 v0x600001c7be70_0;
    %ix/load 4, 143, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %vpi_call/w 3 427 "$display", "  A matrix: A[i,j] = row_index + 1" {0 0 0};
    %vpi_call/w 3 428 "$display", "  B matrix: Block-diagonal identity" {0 0 0};
    %vpi_call/w 3 429 "$display", "  Expected C = A \303\227 B = A (since B \342\211\210 I)" {0 0 0};
    %end;
S_0x14efc2c50 .scope task, "load_tpc0_program" "load_tpc0_program" 3 439, 3 439 0, S_0x14ee2abe0;
 .timescale -9 -12;
v0x600001c78000_0 .var "a_tile_addr", 39 0;
v0x600001c78090_0 .var "b_tile_addr", 39 0;
v0x600001c78120_0 .var "c_tile_addr", 39 0;
v0x600001c781b0_0 .var/i "pc", 31 0;
v0x600001c78240_0 .var "sram_a", 19 0;
v0x600001c782d0_0 .var "sram_b", 19 0;
v0x600001c78360_0 .var "sram_p0", 19 0;
v0x600001c783f0_0 .var "sram_p1", 19 0;
v0x600001c78480_0 .var "ti", 1 0;
v0x600001c78510_0 .var "tj", 1 0;
TD_tb_multi_tpc_gemm.load_tpc0_program ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001c78240_0, 0, 20;
    %pushi/vec4 256, 0, 20;
    %store/vec4 v0x600001c782d0_0, 0, 20;
    %pushi/vec4 512, 0, 20;
    %store/vec4 v0x600001c78360_0, 0, 20;
    %pushi/vec4 768, 0, 20;
    %store/vec4 v0x600001c783f0_0, 0, 20;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001c78480_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001c78510_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c781b0_0, 0, 32;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v0x600001c78000_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x600001c78000_0;
    %load/vec4 v0x600001c78240_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x600001c79170_0, 0, 12;
    %store/vec4 v0x600001c793b0_0, 0, 12;
    %store/vec4 v0x600001c79290_0, 0, 20;
    %store/vec4 v0x600001c79200_0, 0, 40;
    %store/vec4 v0x600001c79440_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x14efc3380;
    %ix/getv/s 4, v0x600001c781b0_0;
    %store/vec4a v0x600001df9830, 4, 0;
    %load/vec4 v0x600001c781b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c781b0_0, 0, 32;
    %pushi/vec4 4096, 0, 40;
    %store/vec4 v0x600001c78090_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x600001c78090_0;
    %load/vec4 v0x600001c782d0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x600001c79170_0, 0, 12;
    %store/vec4 v0x600001c793b0_0, 0, 12;
    %store/vec4 v0x600001c79290_0, 0, 20;
    %store/vec4 v0x600001c79200_0, 0, 40;
    %store/vec4 v0x600001c79440_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x14efc3380;
    %ix/getv/s 4, v0x600001c781b0_0;
    %store/vec4a v0x600001df9830, 4, 0;
    %load/vec4 v0x600001c781b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c781b0_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600001c79560_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x14efc1d00;
    %ix/getv/s 4, v0x600001c781b0_0;
    %store/vec4a v0x600001df9830, 4, 0;
    %load/vec4 v0x600001c781b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c781b0_0, 0, 32;
    %load/vec4 v0x600001c78360_0;
    %load/vec4 v0x600001c78240_0;
    %load/vec4 v0x600001c782d0_0;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x600001c79680_0, 0, 16;
    %store/vec4 v0x600001c79710_0, 0, 16;
    %store/vec4 v0x600001c79830_0, 0, 16;
    %store/vec4 v0x600001c79950_0, 0, 16;
    %store/vec4 v0x600001c798c0_0, 0, 16;
    %store/vec4 v0x600001c795f0_0, 0, 16;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_tensor_cmd, S_0x14efc1e70;
    %ix/getv/s 4, v0x600001c781b0_0;
    %store/vec4a v0x600001df9830, 4, 0;
    %load/vec4 v0x600001c781b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c781b0_0, 0, 32;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600001c79560_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x14efc1d00;
    %ix/getv/s 4, v0x600001c781b0_0;
    %store/vec4a v0x600001df9830, 4, 0;
    %load/vec4 v0x600001c781b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c781b0_0, 0, 32;
    %pushi/vec4 8192, 0, 40;
    %store/vec4 v0x600001c78120_0, 0, 40;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x600001c78120_0;
    %load/vec4 v0x600001c78360_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x600001c79170_0, 0, 12;
    %store/vec4 v0x600001c793b0_0, 0, 12;
    %store/vec4 v0x600001c79290_0, 0, 20;
    %store/vec4 v0x600001c79200_0, 0, 40;
    %store/vec4 v0x600001c79440_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x14efc3380;
    %ix/getv/s 4, v0x600001c781b0_0;
    %store/vec4a v0x600001df9830, 4, 0;
    %load/vec4 v0x600001c781b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c781b0_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600001c79560_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x14efc1d00;
    %ix/getv/s 4, v0x600001c781b0_0;
    %store/vec4a v0x600001df9830, 4, 0;
    %load/vec4 v0x600001c781b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c781b0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600001c781b0_0;
    %store/vec4a v0x600001df9830, 4, 0;
    %load/vec4 v0x600001c781b0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 486 "$display", "    TPC0: Computes C[0,0], %0d instructions", S<0,vec4,s32> {1 0 0};
    %end;
S_0x14efc2dc0 .scope task, "load_tpc1_program" "load_tpc1_program" 3 490, 3 490 0, S_0x14ee2abe0;
 .timescale -9 -12;
v0x600001c785a0_0 .var "a_tile_addr", 39 0;
v0x600001c78630_0 .var "b_tile_addr", 39 0;
v0x600001c786c0_0 .var "c_tile_addr", 39 0;
v0x600001c78750_0 .var/i "pc", 31 0;
v0x600001c787e0_0 .var "sram_a", 19 0;
v0x600001c78870_0 .var "sram_b", 19 0;
v0x600001c78900_0 .var "sram_p0", 19 0;
TD_tb_multi_tpc_gemm.load_tpc1_program ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001c787e0_0, 0, 20;
    %pushi/vec4 256, 0, 20;
    %store/vec4 v0x600001c78870_0, 0, 20;
    %pushi/vec4 512, 0, 20;
    %store/vec4 v0x600001c78900_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c78750_0, 0, 32;
    %pushi/vec4 32, 0, 40;
    %store/vec4 v0x600001c785a0_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x600001c785a0_0;
    %load/vec4 v0x600001c787e0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x600001c79170_0, 0, 12;
    %store/vec4 v0x600001c793b0_0, 0, 12;
    %store/vec4 v0x600001c79290_0, 0, 20;
    %store/vec4 v0x600001c79200_0, 0, 40;
    %store/vec4 v0x600001c79440_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x14efc3380;
    %ix/getv/s 4, v0x600001c78750_0;
    %store/vec4a v0x600001d817a0, 4, 0;
    %load/vec4 v0x600001c78750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78750_0, 0, 32;
    %pushi/vec4 4256, 0, 40;
    %store/vec4 v0x600001c78630_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x600001c78630_0;
    %load/vec4 v0x600001c78870_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x600001c79170_0, 0, 12;
    %store/vec4 v0x600001c793b0_0, 0, 12;
    %store/vec4 v0x600001c79290_0, 0, 20;
    %store/vec4 v0x600001c79200_0, 0, 40;
    %store/vec4 v0x600001c79440_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x14efc3380;
    %ix/getv/s 4, v0x600001c78750_0;
    %store/vec4a v0x600001d817a0, 4, 0;
    %load/vec4 v0x600001c78750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78750_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600001c79560_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x14efc1d00;
    %ix/getv/s 4, v0x600001c78750_0;
    %store/vec4a v0x600001d817a0, 4, 0;
    %load/vec4 v0x600001c78750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78750_0, 0, 32;
    %load/vec4 v0x600001c78900_0;
    %load/vec4 v0x600001c787e0_0;
    %load/vec4 v0x600001c78870_0;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x600001c79680_0, 0, 16;
    %store/vec4 v0x600001c79710_0, 0, 16;
    %store/vec4 v0x600001c79830_0, 0, 16;
    %store/vec4 v0x600001c79950_0, 0, 16;
    %store/vec4 v0x600001c798c0_0, 0, 16;
    %store/vec4 v0x600001c795f0_0, 0, 16;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_tensor_cmd, S_0x14efc1e70;
    %ix/getv/s 4, v0x600001c78750_0;
    %store/vec4a v0x600001d817a0, 4, 0;
    %load/vec4 v0x600001c78750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78750_0, 0, 32;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600001c79560_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x14efc1d00;
    %ix/getv/s 4, v0x600001c78750_0;
    %store/vec4a v0x600001d817a0, 4, 0;
    %load/vec4 v0x600001c78750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78750_0, 0, 32;
    %pushi/vec4 8320, 0, 40;
    %store/vec4 v0x600001c786c0_0, 0, 40;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x600001c786c0_0;
    %load/vec4 v0x600001c78900_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x600001c79170_0, 0, 12;
    %store/vec4 v0x600001c793b0_0, 0, 12;
    %store/vec4 v0x600001c79290_0, 0, 20;
    %store/vec4 v0x600001c79200_0, 0, 40;
    %store/vec4 v0x600001c79440_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x14efc3380;
    %ix/getv/s 4, v0x600001c78750_0;
    %store/vec4a v0x600001d817a0, 4, 0;
    %load/vec4 v0x600001c78750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78750_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600001c79560_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x14efc1d00;
    %ix/getv/s 4, v0x600001c78750_0;
    %store/vec4a v0x600001d817a0, 4, 0;
    %load/vec4 v0x600001c78750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78750_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600001c78750_0;
    %store/vec4a v0x600001d817a0, 4, 0;
    %load/vec4 v0x600001c78750_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 529 "$display", "    TPC1: Computes C[0,1], %0d instructions", S<0,vec4,s32> {1 0 0};
    %end;
S_0x14efc2f30 .scope task, "load_tpc2_program" "load_tpc2_program" 3 533, 3 533 0, S_0x14ee2abe0;
 .timescale -9 -12;
v0x600001c78990_0 .var "a_tile_addr", 39 0;
v0x600001c78a20_0 .var "b_tile_addr", 39 0;
v0x600001c78ab0_0 .var "c_tile_addr", 39 0;
v0x600001c78b40_0 .var/i "pc", 31 0;
v0x600001c78bd0_0 .var "sram_a", 19 0;
v0x600001c78c60_0 .var "sram_b", 19 0;
v0x600001c78cf0_0 .var "sram_p0", 19 0;
TD_tb_multi_tpc_gemm.load_tpc2_program ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001c78bd0_0, 0, 20;
    %pushi/vec4 256, 0, 20;
    %store/vec4 v0x600001c78c60_0, 0, 20;
    %pushi/vec4 512, 0, 20;
    %store/vec4 v0x600001c78cf0_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c78b40_0, 0, 32;
    %pushi/vec4 128, 0, 40;
    %store/vec4 v0x600001c78990_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x600001c78990_0;
    %load/vec4 v0x600001c78bd0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x600001c79170_0, 0, 12;
    %store/vec4 v0x600001c793b0_0, 0, 12;
    %store/vec4 v0x600001c79290_0, 0, 20;
    %store/vec4 v0x600001c79200_0, 0, 40;
    %store/vec4 v0x600001c79440_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x14efc3380;
    %ix/getv/s 4, v0x600001c78b40_0;
    %store/vec4a v0x600001da9710, 4, 0;
    %load/vec4 v0x600001c78b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78b40_0, 0, 32;
    %pushi/vec4 4096, 0, 40;
    %store/vec4 v0x600001c78a20_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x600001c78a20_0;
    %load/vec4 v0x600001c78c60_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x600001c79170_0, 0, 12;
    %store/vec4 v0x600001c793b0_0, 0, 12;
    %store/vec4 v0x600001c79290_0, 0, 20;
    %store/vec4 v0x600001c79200_0, 0, 40;
    %store/vec4 v0x600001c79440_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x14efc3380;
    %ix/getv/s 4, v0x600001c78b40_0;
    %store/vec4a v0x600001da9710, 4, 0;
    %load/vec4 v0x600001c78b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78b40_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600001c79560_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x14efc1d00;
    %ix/getv/s 4, v0x600001c78b40_0;
    %store/vec4a v0x600001da9710, 4, 0;
    %load/vec4 v0x600001c78b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78b40_0, 0, 32;
    %load/vec4 v0x600001c78cf0_0;
    %load/vec4 v0x600001c78bd0_0;
    %load/vec4 v0x600001c78c60_0;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x600001c79680_0, 0, 16;
    %store/vec4 v0x600001c79710_0, 0, 16;
    %store/vec4 v0x600001c79830_0, 0, 16;
    %store/vec4 v0x600001c79950_0, 0, 16;
    %store/vec4 v0x600001c798c0_0, 0, 16;
    %store/vec4 v0x600001c795f0_0, 0, 16;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_tensor_cmd, S_0x14efc1e70;
    %ix/getv/s 4, v0x600001c78b40_0;
    %store/vec4a v0x600001da9710, 4, 0;
    %load/vec4 v0x600001c78b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78b40_0, 0, 32;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600001c79560_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x14efc1d00;
    %ix/getv/s 4, v0x600001c78b40_0;
    %store/vec4a v0x600001da9710, 4, 0;
    %load/vec4 v0x600001c78b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78b40_0, 0, 32;
    %pushi/vec4 8448, 0, 40;
    %store/vec4 v0x600001c78ab0_0, 0, 40;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x600001c78ab0_0;
    %load/vec4 v0x600001c78cf0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x600001c79170_0, 0, 12;
    %store/vec4 v0x600001c793b0_0, 0, 12;
    %store/vec4 v0x600001c79290_0, 0, 20;
    %store/vec4 v0x600001c79200_0, 0, 40;
    %store/vec4 v0x600001c79440_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x14efc3380;
    %ix/getv/s 4, v0x600001c78b40_0;
    %store/vec4a v0x600001da9710, 4, 0;
    %load/vec4 v0x600001c78b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78b40_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600001c79560_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x14efc1d00;
    %ix/getv/s 4, v0x600001c78b40_0;
    %store/vec4a v0x600001da9710, 4, 0;
    %load/vec4 v0x600001c78b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78b40_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600001c78b40_0;
    %store/vec4a v0x600001da9710, 4, 0;
    %load/vec4 v0x600001c78b40_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 572 "$display", "    TPC2: Computes C[1,0], %0d instructions", S<0,vec4,s32> {1 0 0};
    %end;
S_0x14efc30a0 .scope task, "load_tpc3_program" "load_tpc3_program" 3 576, 3 576 0, S_0x14ee2abe0;
 .timescale -9 -12;
v0x600001c78d80_0 .var "a_tile_addr", 39 0;
v0x600001c78e10_0 .var "b_tile_addr", 39 0;
v0x600001c78ea0_0 .var "c_tile_addr", 39 0;
v0x600001c78f30_0 .var/i "pc", 31 0;
v0x600001c78fc0_0 .var "sram_a", 19 0;
v0x600001c79050_0 .var "sram_b", 19 0;
v0x600001c790e0_0 .var "sram_p0", 19 0;
TD_tb_multi_tpc_gemm.load_tpc3_program ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001c78fc0_0, 0, 20;
    %pushi/vec4 256, 0, 20;
    %store/vec4 v0x600001c79050_0, 0, 20;
    %pushi/vec4 512, 0, 20;
    %store/vec4 v0x600001c790e0_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c78f30_0, 0, 32;
    %pushi/vec4 160, 0, 40;
    %store/vec4 v0x600001c78d80_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x600001c78d80_0;
    %load/vec4 v0x600001c78fc0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x600001c79170_0, 0, 12;
    %store/vec4 v0x600001c793b0_0, 0, 12;
    %store/vec4 v0x600001c79290_0, 0, 20;
    %store/vec4 v0x600001c79200_0, 0, 40;
    %store/vec4 v0x600001c79440_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x14efc3380;
    %ix/getv/s 4, v0x600001c78f30_0;
    %store/vec4a v0x600001c71680, 4, 0;
    %load/vec4 v0x600001c78f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78f30_0, 0, 32;
    %pushi/vec4 4256, 0, 40;
    %store/vec4 v0x600001c78e10_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x600001c78e10_0;
    %load/vec4 v0x600001c79050_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x600001c79170_0, 0, 12;
    %store/vec4 v0x600001c793b0_0, 0, 12;
    %store/vec4 v0x600001c79290_0, 0, 20;
    %store/vec4 v0x600001c79200_0, 0, 40;
    %store/vec4 v0x600001c79440_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x14efc3380;
    %ix/getv/s 4, v0x600001c78f30_0;
    %store/vec4a v0x600001c71680, 4, 0;
    %load/vec4 v0x600001c78f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78f30_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600001c79560_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x14efc1d00;
    %ix/getv/s 4, v0x600001c78f30_0;
    %store/vec4a v0x600001c71680, 4, 0;
    %load/vec4 v0x600001c78f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78f30_0, 0, 32;
    %load/vec4 v0x600001c790e0_0;
    %load/vec4 v0x600001c78fc0_0;
    %load/vec4 v0x600001c79050_0;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x600001c79680_0, 0, 16;
    %store/vec4 v0x600001c79710_0, 0, 16;
    %store/vec4 v0x600001c79830_0, 0, 16;
    %store/vec4 v0x600001c79950_0, 0, 16;
    %store/vec4 v0x600001c798c0_0, 0, 16;
    %store/vec4 v0x600001c795f0_0, 0, 16;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_tensor_cmd, S_0x14efc1e70;
    %ix/getv/s 4, v0x600001c78f30_0;
    %store/vec4a v0x600001c71680, 4, 0;
    %load/vec4 v0x600001c78f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78f30_0, 0, 32;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600001c79560_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x14efc1d00;
    %ix/getv/s 4, v0x600001c78f30_0;
    %store/vec4a v0x600001c71680, 4, 0;
    %load/vec4 v0x600001c78f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78f30_0, 0, 32;
    %pushi/vec4 8576, 0, 40;
    %store/vec4 v0x600001c78ea0_0, 0, 40;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x600001c78ea0_0;
    %load/vec4 v0x600001c790e0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x600001c79170_0, 0, 12;
    %store/vec4 v0x600001c793b0_0, 0, 12;
    %store/vec4 v0x600001c79290_0, 0, 20;
    %store/vec4 v0x600001c79200_0, 0, 40;
    %store/vec4 v0x600001c79440_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x14efc3380;
    %ix/getv/s 4, v0x600001c78f30_0;
    %store/vec4a v0x600001c71680, 4, 0;
    %load/vec4 v0x600001c78f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78f30_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600001c79560_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x14efc1d00;
    %ix/getv/s 4, v0x600001c78f30_0;
    %store/vec4a v0x600001c71680, 4, 0;
    %load/vec4 v0x600001c78f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c78f30_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600001c78f30_0;
    %store/vec4a v0x600001c71680, 4, 0;
    %load/vec4 v0x600001c78f30_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 615 "$display", "    TPC3: Computes C[1,1], %0d instructions", S<0,vec4,s32> {1 0 0};
    %end;
S_0x14efc3210 .scope task, "load_tpc_programs" "load_tpc_programs" 3 619, 3 619 0, S_0x14ee2abe0;
 .timescale -9 -12;
TD_tb_multi_tpc_gemm.load_tpc_programs ;
    %vpi_call/w 3 621 "$display", "  Loading TPC programs..." {0 0 0};
    %fork TD_tb_multi_tpc_gemm.load_tpc0_program, S_0x14efc2c50;
    %join;
    %fork TD_tb_multi_tpc_gemm.load_tpc1_program, S_0x14efc2dc0;
    %join;
    %fork TD_tb_multi_tpc_gemm.load_tpc2_program, S_0x14efc2f30;
    %join;
    %fork TD_tb_multi_tpc_gemm.load_tpc3_program, S_0x14efc30a0;
    %join;
    %end;
S_0x14efc3380 .scope function.vec4.s128, "make_dma_cmd" "make_dma_cmd" 3 272, 3 272 0, S_0x14ee2abe0;
 .timescale -9 -12;
v0x600001c79170_0 .var "cols", 11 0;
v0x600001c79200_0 .var "ext_addr", 39 0;
v0x600001c79290_0 .var "int_addr", 19 0;
; Variable make_dma_cmd is vec4 return value of scope S_0x14efc3380
v0x600001c793b0_0 .var "rows", 11 0;
v0x600001c79440_0 .var "subop", 7 0;
TD_tb_multi_tpc_gemm.make_dma_cmd ;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0x600001c79440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001c79200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001c79290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001c793b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001c79170_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 32, 0, 12;
    %concati/vec4 32, 0, 12;
    %concati/vec4 0, 0, 4;
    %ret/vec4 0, 0, 128;  Assign to make_dma_cmd (store_vec4_to_lval)
    %end;
S_0x14efc1d00 .scope function.vec4.s128, "make_sync_cmd" "make_sync_cmd" 3 299, 3 299 0, S_0x14ee2abe0;
 .timescale -9 -12;
; Variable make_sync_cmd is vec4 return value of scope S_0x14efc1d00
v0x600001c79560_0 .var "unit", 7 0;
TD_tb_multi_tpc_gemm.make_sync_cmd ;
    %pushi/vec4 4, 0, 8;
    %load/vec4 v0x600001c79560_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 112;
    %ret/vec4 0, 0, 128;  Assign to make_sync_cmd (store_vec4_to_lval)
    %end;
S_0x14efc1e70 .scope function.vec4.s128, "make_tensor_cmd" "make_tensor_cmd" 3 261, 3 261 0, S_0x14ee2abe0;
 .timescale -9 -12;
v0x600001c795f0_0 .var "dst_addr", 15 0;
v0x600001c79680_0 .var "k", 15 0;
v0x600001c79710_0 .var "m", 15 0;
; Variable make_tensor_cmd is vec4 return value of scope S_0x14efc1e70
v0x600001c79830_0 .var "n", 15 0;
v0x600001c798c0_0 .var "src1_addr", 15 0;
v0x600001c79950_0 .var "src2_addr", 15 0;
TD_tb_multi_tpc_gemm.make_tensor_cmd ;
    %pushi/vec4 1, 0, 8;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x600001c795f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001c79950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001c798c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001c79830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001c79710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001c79680_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %ret/vec4 0, 0, 128;  Assign to make_tensor_cmd (store_vec4_to_lval)
    %end;
S_0x14efc1fe0 .scope function.vec4.s128, "make_vpu_cmd" "make_vpu_cmd" 3 283, 3 283 0, S_0x14ee2abe0;
 .timescale -9 -12;
; Variable make_vpu_cmd is vec4 return value of scope S_0x14efc1fe0
v0x600001c79a70_0 .var "mem_addr", 19 0;
v0x600001c79b00_0 .var "subop", 7 0;
v0x600001c79b90_0 .var "vd", 4 0;
v0x600001c79c20_0 .var "vs1", 4 0;
v0x600001c79cb0_0 .var "vs2", 4 0;
TD_tb_multi_tpc_gemm.make_vpu_cmd ;
    %pushi/vec4 0, 0, 128;
    %ret/vec4 0, 0, 128;  Assign to make_vpu_cmd (store_vec4_to_lval)
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to make_vpu_cmd (store_vec4_to_lval)
    %load/vec4 v0x600001c79b00_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to make_vpu_cmd (store_vec4_to_lval)
    %load/vec4 v0x600001c79b90_0;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_vpu_cmd (store_vec4_to_lval)
    %load/vec4 v0x600001c79c20_0;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_vpu_cmd (store_vec4_to_lval)
    %load/vec4 v0x600001c79cb0_0;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_vpu_cmd (store_vec4_to_lval)
    %load/vec4 v0x600001c79a70_0;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 20; Assign to make_vpu_cmd (store_vec4_to_lval)
    %end;
S_0x14efbf6b0 .scope task, "verify_results" "verify_results" 3 655, 3 655 0, S_0x14ee2abe0;
 .timescale -9 -12;
TD_tb_multi_tpc_gemm.verify_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c79ef0_0, 0, 32;
    %vpi_call/w 3 660 "$display", "\000" {0 0 0};
    %vpi_call/w 3 661 "$display", "  Verifying results..." {0 0 0};
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d2bba0, 4;
    %store/vec4 v0x600001c7b330_0, 0, 256;
    %vpi_call/w 3 671 "$display", "  C00 (TPC0): %h", &PV<v0x600001c7b330_0, 0, 128> {0 0 0};
    %load/vec4 v0x600001c7b330_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x600001c79dd0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001c79f80_0, 0, 32;
    %load/vec4 v0x600001c79dd0_0;
    %load/vec4 v0x600001c79f80_0;
    %cmp/ne;
    %jmp/0xz  T_21.38, 4;
    %vpi_call/w 3 675 "$display", "    FAIL: C00[0,0] = %0d, expected %0d", v0x600001c79dd0_0, v0x600001c79f80_0 {0 0 0};
    %load/vec4 v0x600001c79ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c79ef0_0, 0, 32;
    %jmp T_21.39;
T_21.38 ;
    %vpi_call/w 3 678 "$display", "    PASS: C00[0,0] = %0d", v0x600001c79dd0_0 {0 0 0};
T_21.39 ;
    %ix/load 4, 260, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d2bba0, 4;
    %store/vec4 v0x600001c7b330_0, 0, 256;
    %vpi_call/w 3 682 "$display", "  C01 (TPC1): %h", &PV<v0x600001c7b330_0, 0, 128> {0 0 0};
    %load/vec4 v0x600001c7b330_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x600001c79dd0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001c79f80_0, 0, 32;
    %load/vec4 v0x600001c79dd0_0;
    %load/vec4 v0x600001c79f80_0;
    %cmp/ne;
    %jmp/0xz  T_21.40, 4;
    %vpi_call/w 3 686 "$display", "    FAIL: C01[0,0] = %0d, expected %0d", v0x600001c79dd0_0, v0x600001c79f80_0 {0 0 0};
    %load/vec4 v0x600001c79ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c79ef0_0, 0, 32;
    %jmp T_21.41;
T_21.40 ;
    %vpi_call/w 3 689 "$display", "    PASS: C01[0,0] = %0d", v0x600001c79dd0_0 {0 0 0};
T_21.41 ;
    %ix/load 4, 264, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d2bba0, 4;
    %store/vec4 v0x600001c7b330_0, 0, 256;
    %vpi_call/w 3 693 "$display", "  C10 (TPC2): %h", &PV<v0x600001c7b330_0, 0, 128> {0 0 0};
    %load/vec4 v0x600001c7b330_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x600001c79dd0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x600001c79f80_0, 0, 32;
    %load/vec4 v0x600001c79dd0_0;
    %load/vec4 v0x600001c79f80_0;
    %cmp/ne;
    %jmp/0xz  T_21.42, 4;
    %vpi_call/w 3 697 "$display", "    FAIL: C10[0,0] = %0d, expected %0d", v0x600001c79dd0_0, v0x600001c79f80_0 {0 0 0};
    %load/vec4 v0x600001c79ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c79ef0_0, 0, 32;
    %jmp T_21.43;
T_21.42 ;
    %vpi_call/w 3 700 "$display", "    PASS: C10[0,0] = %0d", v0x600001c79dd0_0 {0 0 0};
T_21.43 ;
    %ix/load 4, 268, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d2bba0, 4;
    %store/vec4 v0x600001c7b330_0, 0, 256;
    %vpi_call/w 3 704 "$display", "  C11 (TPC3): %h", &PV<v0x600001c7b330_0, 0, 128> {0 0 0};
    %load/vec4 v0x600001c7b330_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x600001c79dd0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x600001c79f80_0, 0, 32;
    %load/vec4 v0x600001c79dd0_0;
    %load/vec4 v0x600001c79f80_0;
    %cmp/ne;
    %jmp/0xz  T_21.44, 4;
    %vpi_call/w 3 708 "$display", "    FAIL: C11[0,0] = %0d, expected %0d", v0x600001c79dd0_0, v0x600001c79f80_0 {0 0 0};
    %load/vec4 v0x600001c79ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c79ef0_0, 0, 32;
    %jmp T_21.45;
T_21.44 ;
    %vpi_call/w 3 711 "$display", "    PASS: C11[0,0] = %0d", v0x600001c79dd0_0 {0 0 0};
T_21.45 ;
    %end;
S_0x14efbf820 .scope task, "wait_all_done" "wait_all_done" 3 634, 3 634 0, S_0x14ee2abe0;
 .timescale -9 -12;
TD_tb_multi_tpc_gemm.wait_all_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c7bf00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c7bde0_0, 0, 1;
T_22.46 ;
    %load/vec4 v0x600001c7bf00_0;
    %cmpi/s 2000, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_22.48, 5;
    %load/vec4 v0x600001c7bde0_0;
    %nor/r;
    %and;
T_22.48;
    %flag_set/vec4 8;
    %jmp/0xz T_22.47, 8;
    %wait E_0x60000350a840;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x600001d2d200_0, 0, 12;
    %fork TD_tb_multi_tpc_gemm.axi_read, S_0x14f856540;
    %join;
    %load/vec4 v0x600001c7b2a0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_22.49, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001c7bde0_0, 0, 1;
T_22.49 ;
    %load/vec4 v0x600001c7bf00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c7bf00_0, 0, 32;
    %jmp T_22.46;
T_22.47 ;
    %end;
    .scope S_0x14ef9a700;
T_23 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dd9170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dd9050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dd90e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dd8fc0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001dd8c60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001dd9050_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_23.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600001dd9050_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001dd9050_0, 0;
T_23.2 ;
    %load/vec4 v0x600001dd9830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001dd90e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_23.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %load/vec4 v0x600001dd90e0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001dd90e0_0, 0;
T_23.5 ;
    %load/vec4 v0x600001dd7f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001dd8fc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_23.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x600001dd8fc0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001dd8fc0_0, 0;
T_23.8 ;
    %load/vec4 v0x600001dd8e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.13, 9;
    %load/vec4 v0x600001dd8cf0_0;
    %and;
T_23.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.11, 8;
    %load/vec4 v0x600001dd9050_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001dd9050_0, 0;
T_23.11 ;
    %load/vec4 v0x600001dd99e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.16, 9;
    %load/vec4 v0x600001dd98c0_0;
    %and;
T_23.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %load/vec4 v0x600001dd90e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001dd90e0_0, 0;
T_23.14 ;
    %load/vec4 v0x600001dd8120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.19, 9;
    %load/vec4 v0x600001dd8000_0;
    %and;
T_23.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.17, 8;
    %load/vec4 v0x600001dd8fc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001dd8fc0_0, 0;
T_23.17 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14ef9a700;
T_24 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dd9170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001dd87e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001dd8990_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001dd8510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd86c0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001dd8bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd8e10_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001dd97a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd99e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001dd7e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd8120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd8240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd8360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd95f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dd7c30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dd7cc0_0, 0;
    %fork t_1, S_0x14ef9a2c0;
    %jmp t_0;
    .scope S_0x14ef9a2c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dd69a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600001dd69a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001dd69a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd8a20, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001dd69a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd8900, 0, 4;
    %load/vec4 v0x600001dd69a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dd69a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0x14ef9a700;
t_0 %join;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600001dd8e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.6, 9;
    %load/vec4 v0x600001dd8cf0_0;
    %and;
T_24.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd8e10_0, 0;
T_24.4 ;
    %load/vec4 v0x600001dd99e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.9, 9;
    %load/vec4 v0x600001dd98c0_0;
    %and;
T_24.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd99e0_0, 0;
T_24.7 ;
    %load/vec4 v0x600001dd8120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.12, 9;
    %load/vec4 v0x600001dd8000_0;
    %and;
T_24.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd8120_0, 0;
T_24.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd8240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd86c0_0, 0;
    %load/vec4 v0x600001dd9320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_24.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
    %jmp T_24.24;
T_24.13 ;
    %load/vec4 v0x600001dd9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.25, 8;
    %load/vec4 v0x600001dd9290_0;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001dd8990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd8360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.25 ;
    %jmp T_24.24;
T_24.14 ;
    %load/vec4 v0x600001dd8f30_0;
    %assign/vec4 v0x600001dd8510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd86c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
    %jmp T_24.24;
T_24.15 ;
    %load/vec4 v0x600001dd8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.27, 8;
    %load/vec4 v0x600001dd85a0_0;
    %assign/vec4 v0x600001dd87e0_0, 0;
    %load/vec4 v0x600001dd85a0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600001dd7c30_0, 0;
    %load/vec4 v0x600001dd85a0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600001dd7cc0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.27 ;
    %jmp T_24.24;
T_24.16 ;
    %load/vec4 v0x600001dd7c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_24.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_24.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_24.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_24.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_24.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_24.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_24.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_24.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_24.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd8360_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
    %jmp T_24.39;
T_24.29 ;
    %load/vec4 v0x600001dd8f30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
    %jmp T_24.39;
T_24.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
    %jmp T_24.39;
T_24.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
    %jmp T_24.39;
T_24.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
    %jmp T_24.39;
T_24.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
    %jmp T_24.39;
T_24.34 ;
    %load/vec4 v0x600001dd8990_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_24.40, 5;
    %load/vec4 v0x600001dd8f30_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001dd8990_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd8a20, 0, 4;
    %load/vec4 v0x600001dd87e0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001dd8990_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd8900, 0, 4;
    %load/vec4 v0x600001dd8990_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001dd8990_0, 0;
    %load/vec4 v0x600001dd8f30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
    %jmp T_24.41;
T_24.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd8360_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.41 ;
    %jmp T_24.39;
T_24.35 ;
    %load/vec4 v0x600001dd8990_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.42, 5;
    %load/vec4 v0x600001dd8990_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001dd8900, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.44, 5;
    %load/vec4 v0x600001dd8990_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001dd8900, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001dd8990_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd8900, 0, 4;
    %load/vec4 v0x600001dd8990_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001dd8a20, 4;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %jmp T_24.45;
T_24.44 ;
    %load/vec4 v0x600001dd8990_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001dd8990_0, 0;
    %load/vec4 v0x600001dd8f30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001dd8f30_0, 0;
T_24.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
    %jmp T_24.43;
T_24.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd8360_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.43 ;
    %jmp T_24.39;
T_24.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd95f0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
    %jmp T_24.39;
T_24.37 ;
    %load/vec4 v0x600001dd7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd8240_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.46 ;
    %jmp T_24.39;
T_24.39 ;
    %pop/vec4 1;
    %jmp T_24.24;
T_24.17 ;
    %load/vec4 v0x600001dd7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.48 ;
    %jmp T_24.24;
T_24.18 ;
    %load/vec4 v0x600001dd7c30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_24.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_24.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_24.52, 6;
    %load/vec4 v0x600001dd8f30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
    %jmp T_24.54;
T_24.50 ;
    %load/vec4 v0x600001dd87e0_0;
    %assign/vec4 v0x600001dd8bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd8e10_0, 0;
    %load/vec4 v0x600001dd8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.55, 8;
    %load/vec4 v0x600001dd8f30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.55 ;
    %jmp T_24.54;
T_24.51 ;
    %load/vec4 v0x600001dd87e0_0;
    %assign/vec4 v0x600001dd97a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd99e0_0, 0;
    %load/vec4 v0x600001dd98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.57, 8;
    %load/vec4 v0x600001dd8f30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.57 ;
    %jmp T_24.54;
T_24.52 ;
    %load/vec4 v0x600001dd87e0_0;
    %assign/vec4 v0x600001dd7e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd8120_0, 0;
    %load/vec4 v0x600001dd8000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.59, 8;
    %load/vec4 v0x600001dd8f30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.59 ;
    %jmp T_24.54;
T_24.54 ;
    %pop/vec4 1;
    %jmp T_24.24;
T_24.19 ;
    %load/vec4 v0x600001dd7cc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_24.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_24.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_24.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_24.64, 6;
    %load/vec4 v0x600001dd8f30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
    %jmp T_24.66;
T_24.61 ;
    %load/vec4 v0x600001dd8ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.67, 8;
    %load/vec4 v0x600001dd8f30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.67 ;
    %jmp T_24.66;
T_24.62 ;
    %load/vec4 v0x600001dd9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.69, 8;
    %load/vec4 v0x600001dd8f30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.69 ;
    %jmp T_24.66;
T_24.63 ;
    %load/vec4 v0x600001dd7d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.71, 8;
    %load/vec4 v0x600001dd8f30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.71 ;
    %jmp T_24.66;
T_24.64 ;
    %load/vec4 v0x600001dd7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.73, 8;
    %load/vec4 v0x600001dd8f30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.73 ;
    %jmp T_24.66;
T_24.66 ;
    %pop/vec4 1;
    %jmp T_24.24;
T_24.20 ;
    %load/vec4 v0x600001dd9440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd95f0_0, 0;
    %load/vec4 v0x600001dd8f30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.75 ;
    %jmp T_24.24;
T_24.21 ;
    %load/vec4 v0x600001dd9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.77, 8;
    %load/vec4 v0x600001dd9290_0;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001dd8990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd8240_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.77 ;
    %jmp T_24.24;
T_24.22 ;
    %load/vec4 v0x600001dd9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd8360_0, 0;
    %load/vec4 v0x600001dd9290_0;
    %assign/vec4 v0x600001dd8f30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001dd8990_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd9320_0, 0;
T_24.79 ;
    %jmp T_24.24;
T_24.24 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14efa3590;
T_25 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001df1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dd9dd0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600001df1cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df1d40, 4;
    %assign/vec4 v0x600001dd9dd0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14ef9e8f0;
T_26 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001df1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dda010_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600001dda010_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001dda010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd9f80, 0, 4;
    %load/vec4 v0x600001dda010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dda010_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dda0a0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600001df1cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df1d40, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd9f80, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001dda010_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600001dda010_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600001dda010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001dd9f80, 4;
    %ix/getv/s 3, v0x600001dda010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd9f80, 0, 4;
    %load/vec4 v0x600001dda010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dda010_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001dd9f80, 4;
    %assign/vec4 v0x600001dda0a0_0, 0;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14ef56700;
T_27 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001df1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dda2e0_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x600001dda2e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001dda2e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dda250, 0, 4;
    %load/vec4 v0x600001dda2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dda2e0_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dda370_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600001df1cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df1d40, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dda250, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001dda2e0_0, 0, 32;
T_27.6 ;
    %load/vec4 v0x600001dda2e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_27.7, 5;
    %load/vec4 v0x600001dda2e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001dda250, 4;
    %ix/getv/s 3, v0x600001dda2e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dda250, 0, 4;
    %load/vec4 v0x600001dda2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dda2e0_0, 0, 32;
    %jmp T_27.6;
T_27.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001dda250, 4;
    %assign/vec4 v0x600001dda370_0, 0;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14ef562c0;
T_28 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001df1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dda5b0_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x600001dda5b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001dda5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dda520, 0, 4;
    %load/vec4 v0x600001dda5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dda5b0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dda640_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x600001df1cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df1d40, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dda520, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001dda5b0_0, 0, 32;
T_28.6 ;
    %load/vec4 v0x600001dda5b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_28.7, 5;
    %load/vec4 v0x600001dda5b0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001dda520, 4;
    %ix/getv/s 3, v0x600001dda5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dda520, 0, 4;
    %load/vec4 v0x600001dda5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dda5b0_0, 0, 32;
    %jmp T_28.6;
T_28.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001dda520, 4;
    %assign/vec4 v0x600001dda640_0, 0;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x14ef796c0;
T_29 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001ddb0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ddb2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ddabe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ddab50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ddb060_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600001ddae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x600001ddb210_0;
    %assign/vec4 v0x600001ddb2a0_0, 0;
T_29.2 ;
    %load/vec4 v0x600001ddad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x600001ddaac0_0;
    %assign/vec4 v0x600001ddabe0_0, 0;
    %load/vec4 v0x600001ddabe0_0;
    %assign/vec4 v0x600001ddab50_0, 0;
    %load/vec4 v0x600001ddac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x600001ddaf40_0;
    %assign/vec4 v0x600001ddb060_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x600001ddafd0_0;
    %load/vec4 v0x600001ddaf40_0;
    %add;
    %assign/vec4 v0x600001ddb060_0, 0;
T_29.7 ;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x14ef74a20;
T_30 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001ddc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ddc870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ddc1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ddc120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ddc630_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x600001ddc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x600001ddc7e0_0;
    %assign/vec4 v0x600001ddc870_0, 0;
T_30.2 ;
    %load/vec4 v0x600001ddc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x600001ddc090_0;
    %assign/vec4 v0x600001ddc1b0_0, 0;
    %load/vec4 v0x600001ddc1b0_0;
    %assign/vec4 v0x600001ddc120_0, 0;
    %load/vec4 v0x600001ddc240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x600001ddc510_0;
    %assign/vec4 v0x600001ddc630_0, 0;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x600001ddc5a0_0;
    %load/vec4 v0x600001ddc510_0;
    %add;
    %assign/vec4 v0x600001ddc630_0, 0;
T_30.7 ;
T_30.4 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x14ef6fd80;
T_31 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dddc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ddddd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ddd710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ddd680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dddb90_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x600001ddd950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x600001dddd40_0;
    %assign/vec4 v0x600001ddddd0_0, 0;
T_31.2 ;
    %load/vec4 v0x600001ddd8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x600001ddd5f0_0;
    %assign/vec4 v0x600001ddd710_0, 0;
    %load/vec4 v0x600001ddd710_0;
    %assign/vec4 v0x600001ddd680_0, 0;
    %load/vec4 v0x600001ddd7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x600001ddda70_0;
    %assign/vec4 v0x600001dddb90_0, 0;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x600001dddb00_0;
    %load/vec4 v0x600001ddda70_0;
    %add;
    %assign/vec4 v0x600001dddb90_0, 0;
T_31.7 ;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x14ef6b0e0;
T_32 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001ddf180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ddf330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ddec70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ddebe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ddf0f0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x600001ddeeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x600001ddf2a0_0;
    %assign/vec4 v0x600001ddf330_0, 0;
T_32.2 ;
    %load/vec4 v0x600001ddee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x600001ddeb50_0;
    %assign/vec4 v0x600001ddec70_0, 0;
    %load/vec4 v0x600001ddec70_0;
    %assign/vec4 v0x600001ddebe0_0, 0;
    %load/vec4 v0x600001dded00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x600001ddefd0_0;
    %assign/vec4 v0x600001ddf0f0_0, 0;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v0x600001ddf060_0;
    %load/vec4 v0x600001ddefd0_0;
    %add;
    %assign/vec4 v0x600001ddf0f0_0, 0;
T_32.7 ;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x14ef63df0;
T_33 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dc0750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc0900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc0240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc01b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dc06c0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x600001dc0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x600001dc0870_0;
    %assign/vec4 v0x600001dc0900_0, 0;
T_33.2 ;
    %load/vec4 v0x600001dc03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x600001dc0120_0;
    %assign/vec4 v0x600001dc0240_0, 0;
    %load/vec4 v0x600001dc0240_0;
    %assign/vec4 v0x600001dc01b0_0, 0;
    %load/vec4 v0x600001dc02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %load/vec4 v0x600001dc05a0_0;
    %assign/vec4 v0x600001dc06c0_0, 0;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x600001dc0630_0;
    %load/vec4 v0x600001dc05a0_0;
    %add;
    %assign/vec4 v0x600001dc06c0_0, 0;
T_33.7 ;
T_33.4 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x14ef5f150;
T_34 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dc1cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc1e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc17a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc1710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dc1c20_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x600001dc19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x600001dc1dd0_0;
    %assign/vec4 v0x600001dc1e60_0, 0;
T_34.2 ;
    %load/vec4 v0x600001dc1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x600001dc1680_0;
    %assign/vec4 v0x600001dc17a0_0, 0;
    %load/vec4 v0x600001dc17a0_0;
    %assign/vec4 v0x600001dc1710_0, 0;
    %load/vec4 v0x600001dc1830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.6, 8;
    %load/vec4 v0x600001dc1b00_0;
    %assign/vec4 v0x600001dc1c20_0, 0;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v0x600001dc1b90_0;
    %load/vec4 v0x600001dc1b00_0;
    %add;
    %assign/vec4 v0x600001dc1c20_0, 0;
T_34.7 ;
T_34.4 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x14ef5a4b0;
T_35 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dc3210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc33c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc2d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc2c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dc3180_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x600001dc2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x600001dc3330_0;
    %assign/vec4 v0x600001dc33c0_0, 0;
T_35.2 ;
    %load/vec4 v0x600001dc2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0x600001dc2be0_0;
    %assign/vec4 v0x600001dc2d00_0, 0;
    %load/vec4 v0x600001dc2d00_0;
    %assign/vec4 v0x600001dc2c70_0, 0;
    %load/vec4 v0x600001dc2d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v0x600001dc3060_0;
    %assign/vec4 v0x600001dc3180_0, 0;
    %jmp T_35.7;
T_35.6 ;
    %load/vec4 v0x600001dc30f0_0;
    %load/vec4 v0x600001dc3060_0;
    %add;
    %assign/vec4 v0x600001dc3180_0, 0;
T_35.7 ;
T_35.4 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x14f874b90;
T_36 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dc47e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc4990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc42d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc4240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dc4750_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x600001dc4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x600001dc4900_0;
    %assign/vec4 v0x600001dc4990_0, 0;
T_36.2 ;
    %load/vec4 v0x600001dc4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v0x600001dc41b0_0;
    %assign/vec4 v0x600001dc42d0_0, 0;
    %load/vec4 v0x600001dc42d0_0;
    %assign/vec4 v0x600001dc4240_0, 0;
    %load/vec4 v0x600001dc4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %load/vec4 v0x600001dc4630_0;
    %assign/vec4 v0x600001dc4750_0, 0;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0x600001dc46c0_0;
    %load/vec4 v0x600001dc4630_0;
    %add;
    %assign/vec4 v0x600001dc4750_0, 0;
T_36.7 ;
T_36.4 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x14f8270b0;
T_37 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dc5d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc5ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc5830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc57a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dc5cb0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x600001dc5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x600001dc5e60_0;
    %assign/vec4 v0x600001dc5ef0_0, 0;
T_37.2 ;
    %load/vec4 v0x600001dc59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x600001dc5710_0;
    %assign/vec4 v0x600001dc5830_0, 0;
    %load/vec4 v0x600001dc5830_0;
    %assign/vec4 v0x600001dc57a0_0, 0;
    %load/vec4 v0x600001dc58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0x600001dc5b90_0;
    %assign/vec4 v0x600001dc5cb0_0, 0;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x600001dc5c20_0;
    %load/vec4 v0x600001dc5b90_0;
    %add;
    %assign/vec4 v0x600001dc5cb0_0, 0;
T_37.7 ;
T_37.4 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x14f84cb00;
T_38 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dc72a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc7450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc6d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc6d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dc7210_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x600001dc6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x600001dc73c0_0;
    %assign/vec4 v0x600001dc7450_0, 0;
T_38.2 ;
    %load/vec4 v0x600001dc6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x600001dc6c70_0;
    %assign/vec4 v0x600001dc6d90_0, 0;
    %load/vec4 v0x600001dc6d90_0;
    %assign/vec4 v0x600001dc6d00_0, 0;
    %load/vec4 v0x600001dc6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0x600001dc70f0_0;
    %assign/vec4 v0x600001dc7210_0, 0;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0x600001dc7180_0;
    %load/vec4 v0x600001dc70f0_0;
    %add;
    %assign/vec4 v0x600001dc7210_0, 0;
T_38.7 ;
T_38.4 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x14f847e60;
T_39 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dc8870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc8a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc8360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc82d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dc87e0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x600001dc85a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x600001dc8990_0;
    %assign/vec4 v0x600001dc8a20_0, 0;
T_39.2 ;
    %load/vec4 v0x600001dc8510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v0x600001dc8240_0;
    %assign/vec4 v0x600001dc8360_0, 0;
    %load/vec4 v0x600001dc8360_0;
    %assign/vec4 v0x600001dc82d0_0, 0;
    %load/vec4 v0x600001dc83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %load/vec4 v0x600001dc86c0_0;
    %assign/vec4 v0x600001dc87e0_0, 0;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v0x600001dc8750_0;
    %load/vec4 v0x600001dc86c0_0;
    %add;
    %assign/vec4 v0x600001dc87e0_0, 0;
T_39.7 ;
T_39.4 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x14f8431c0;
T_40 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dc9dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc9f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc98c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dc9830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dc9d40_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x600001dc9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x600001dc9ef0_0;
    %assign/vec4 v0x600001dc9f80_0, 0;
T_40.2 ;
    %load/vec4 v0x600001dc9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x600001dc97a0_0;
    %assign/vec4 v0x600001dc98c0_0, 0;
    %load/vec4 v0x600001dc98c0_0;
    %assign/vec4 v0x600001dc9830_0, 0;
    %load/vec4 v0x600001dc9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0x600001dc9c20_0;
    %assign/vec4 v0x600001dc9d40_0, 0;
    %jmp T_40.7;
T_40.6 ;
    %load/vec4 v0x600001dc9cb0_0;
    %load/vec4 v0x600001dc9c20_0;
    %add;
    %assign/vec4 v0x600001dc9d40_0, 0;
T_40.7 ;
T_40.4 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x14f83bed0;
T_41 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dcb330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dcb4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dcae20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dcad90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dcb2a0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x600001dcb060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x600001dcb450_0;
    %assign/vec4 v0x600001dcb4e0_0, 0;
T_41.2 ;
    %load/vec4 v0x600001dcafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x600001dcad00_0;
    %assign/vec4 v0x600001dcae20_0, 0;
    %load/vec4 v0x600001dcae20_0;
    %assign/vec4 v0x600001dcad90_0, 0;
    %load/vec4 v0x600001dcaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %load/vec4 v0x600001dcb180_0;
    %assign/vec4 v0x600001dcb2a0_0, 0;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x600001dcb210_0;
    %load/vec4 v0x600001dcb180_0;
    %add;
    %assign/vec4 v0x600001dcb2a0_0, 0;
T_41.7 ;
T_41.4 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x14f832590;
T_42 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dcc900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dccab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dcc3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dcc360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dcc870_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x600001dcc630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x600001dcca20_0;
    %assign/vec4 v0x600001dccab0_0, 0;
T_42.2 ;
    %load/vec4 v0x600001dcc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %load/vec4 v0x600001dcc2d0_0;
    %assign/vec4 v0x600001dcc3f0_0, 0;
    %load/vec4 v0x600001dcc3f0_0;
    %assign/vec4 v0x600001dcc360_0, 0;
    %load/vec4 v0x600001dcc480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %load/vec4 v0x600001dcc750_0;
    %assign/vec4 v0x600001dcc870_0, 0;
    %jmp T_42.7;
T_42.6 ;
    %load/vec4 v0x600001dcc7e0_0;
    %load/vec4 v0x600001dcc750_0;
    %add;
    %assign/vec4 v0x600001dcc870_0, 0;
T_42.7 ;
T_42.4 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x14f82d8f0;
T_43 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dcde60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dce010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dcd950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dcd8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dcddd0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x600001dcdb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x600001dcdf80_0;
    %assign/vec4 v0x600001dce010_0, 0;
T_43.2 ;
    %load/vec4 v0x600001dcdb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x600001dcd830_0;
    %assign/vec4 v0x600001dcd950_0, 0;
    %load/vec4 v0x600001dcd950_0;
    %assign/vec4 v0x600001dcd8c0_0, 0;
    %load/vec4 v0x600001dcd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %load/vec4 v0x600001dcdcb0_0;
    %assign/vec4 v0x600001dcddd0_0, 0;
    %jmp T_43.7;
T_43.6 ;
    %load/vec4 v0x600001dcdd40_0;
    %load/vec4 v0x600001dcdcb0_0;
    %add;
    %assign/vec4 v0x600001dcddd0_0, 0;
T_43.7 ;
T_43.4 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x14f828c50;
T_44 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dcf3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dcf570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dceeb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dcee20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dcf330_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x600001dcf0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x600001dcf4e0_0;
    %assign/vec4 v0x600001dcf570_0, 0;
T_44.2 ;
    %load/vec4 v0x600001dcf060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x600001dced90_0;
    %assign/vec4 v0x600001dceeb0_0, 0;
    %load/vec4 v0x600001dceeb0_0;
    %assign/vec4 v0x600001dcee20_0, 0;
    %load/vec4 v0x600001dcef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %load/vec4 v0x600001dcf210_0;
    %assign/vec4 v0x600001dcf330_0, 0;
    %jmp T_44.7;
T_44.6 ;
    %load/vec4 v0x600001dcf2a0_0;
    %load/vec4 v0x600001dcf210_0;
    %add;
    %assign/vec4 v0x600001dcf330_0, 0;
T_44.7 ;
T_44.4 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x14efb6810;
T_45 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001df1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dd9b00_0, 0, 32;
T_45.2 ;
    %load/vec4 v0x600001dd9b00_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_45.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001dd9b00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd9a70, 0, 4;
    %load/vec4 v0x600001dd9b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dd9b00_0, 0, 32;
    %jmp T_45.2;
T_45.3 ;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x600001df18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df1950, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd9a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001dd9b00_0, 0, 32;
T_45.6 ;
    %load/vec4 v0x600001dd9b00_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_45.7, 5;
    %load/vec4 v0x600001dd9b00_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001dd9a70, 4;
    %ix/getv/s 3, v0x600001dd9b00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd9a70, 0, 4;
    %load/vec4 v0x600001dd9b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dd9b00_0, 0, 32;
    %jmp T_45.6;
T_45.7 ;
T_45.4 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x14efb1b70;
T_46 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001df1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dd9c20_0, 0, 32;
T_46.2 ;
    %load/vec4 v0x600001dd9c20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001dd9c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd9b90, 0, 4;
    %load/vec4 v0x600001dd9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dd9c20_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x600001df18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df1950, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd9b90, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001dd9c20_0, 0, 32;
T_46.6 ;
    %load/vec4 v0x600001dd9c20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.7, 5;
    %load/vec4 v0x600001dd9c20_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001dd9b90, 4;
    %ix/getv/s 3, v0x600001dd9c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd9b90, 0, 4;
    %load/vec4 v0x600001dd9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dd9c20_0, 0, 32;
    %jmp T_46.6;
T_46.7 ;
T_46.4 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x14efaced0;
T_47 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001df1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dd9d40_0, 0, 32;
T_47.2 ;
    %load/vec4 v0x600001dd9d40_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_47.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001dd9d40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd9cb0, 0, 4;
    %load/vec4 v0x600001dd9d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dd9d40_0, 0, 32;
    %jmp T_47.2;
T_47.3 ;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x600001df18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df1950, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd9cb0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001dd9d40_0, 0, 32;
T_47.6 ;
    %load/vec4 v0x600001dd9d40_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_47.7, 5;
    %load/vec4 v0x600001dd9d40_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001dd9cb0, 4;
    %ix/getv/s 3, v0x600001dd9d40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd9cb0, 0, 4;
    %load/vec4 v0x600001dd9d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dd9d40_0, 0, 32;
    %jmp T_47.6;
T_47.7 ;
T_47.4 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x14efc0150;
T_48 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001df1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001df1ef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001df15f0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x600001df1f80_0;
    %assign/vec4 v0x600001df1ef0_0, 0;
    %load/vec4 v0x600001df1680_0;
    %assign/vec4 v0x600001df15f0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x14efc0150;
T_49 ;
    %wait E_0x60000350c840;
    %load/vec4 v0x600001df1ef0_0;
    %store/vec4 v0x600001df1f80_0, 0, 3;
    %load/vec4 v0x600001df15f0_0;
    %store/vec4 v0x600001df1680_0, 0, 16;
    %load/vec4 v0x600001df1ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %jmp T_49.5;
T_49.0 ;
    %load/vec4 v0x600001df1e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.6, 8;
    %load/vec4 v0x600001df2130_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_49.9, 8;
T_49.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_49.9, 8;
 ; End of false expr.
    %blend;
T_49.9;
    %store/vec4 v0x600001df1f80_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001df1680_0, 0, 16;
T_49.6 ;
    %jmp T_49.5;
T_49.1 ;
    %load/vec4 v0x600001df2130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001df1f80_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001df1680_0, 0, 16;
T_49.10 ;
    %jmp T_49.5;
T_49.2 ;
    %load/vec4 v0x600001df15f0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001df1680_0, 0, 16;
    %load/vec4 v0x600001df1440_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001df15f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_49.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001df1f80_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001df1680_0, 0, 16;
T_49.12 ;
    %jmp T_49.5;
T_49.3 ;
    %load/vec4 v0x600001df15f0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001df1680_0, 0, 16;
    %load/vec4 v0x600001df1830_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600001df15f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_49.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001df1f80_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001df1680_0, 0, 16;
T_49.14 ;
    %jmp T_49.5;
T_49.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001df1f80_0, 0, 3;
    %jmp T_49.5;
T_49.5 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14eff4a60;
T_50 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_50.9;
T_50.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_50.9;
T_50.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_50.9;
T_50.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_50.9;
T_50.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_50.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_50.11, 8;
T_50.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_50.11, 8;
 ; End of false expr.
    %blend;
T_50.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_50.9;
T_50.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_50.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_50.13, 8;
T_50.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_50.13, 8;
 ; End of false expr.
    %blend;
T_50.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_50.9;
T_50.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_50.9;
T_50.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_50.9;
T_50.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_50.9;
T_50.9 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14eff4a60;
T_51 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14eff4bd0;
T_52 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_52.9;
T_52.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_52.9;
T_52.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_52.9;
T_52.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_52.9;
T_52.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_52.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_52.11, 8;
T_52.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_52.11, 8;
 ; End of false expr.
    %blend;
T_52.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_52.9;
T_52.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_52.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_52.13, 8;
T_52.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_52.13, 8;
 ; End of false expr.
    %blend;
T_52.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_52.9;
T_52.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_52.9;
T_52.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_52.9;
T_52.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_52.9;
T_52.9 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14eff4bd0;
T_53 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14eff2410;
T_54 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_54.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_54.9;
T_54.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_54.9;
T_54.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_54.9;
T_54.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_54.9;
T_54.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_54.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_54.11, 8;
T_54.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_54.11, 8;
 ; End of false expr.
    %blend;
T_54.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_54.9;
T_54.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_54.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_54.13, 8;
T_54.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_54.13, 8;
 ; End of false expr.
    %blend;
T_54.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_54.9;
T_54.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_54.9;
T_54.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_54.9;
T_54.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_54.9;
T_54.9 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14eff2410;
T_55 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14eff2580;
T_56 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_56.9;
T_56.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_56.9;
T_56.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_56.9;
T_56.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_56.9;
T_56.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_56.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_56.11, 8;
T_56.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_56.11, 8;
 ; End of false expr.
    %blend;
T_56.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_56.9;
T_56.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_56.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_56.13, 8;
T_56.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_56.13, 8;
 ; End of false expr.
    %blend;
T_56.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_56.9;
T_56.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_56.9;
T_56.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_56.9;
T_56.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_56.9;
T_56.9 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14eff2580;
T_57 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14efefdc0;
T_58 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_58.9;
T_58.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_58.9;
T_58.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_58.9;
T_58.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_58.9;
T_58.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_58.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_58.11, 8;
T_58.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_58.11, 8;
 ; End of false expr.
    %blend;
T_58.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_58.9;
T_58.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_58.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_58.13, 8;
T_58.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_58.13, 8;
 ; End of false expr.
    %blend;
T_58.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_58.9;
T_58.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_58.9;
T_58.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_58.9;
T_58.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_58.9;
T_58.9 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14efefdc0;
T_59 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14efeff30;
T_60 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_60.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_60.9;
T_60.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_60.9;
T_60.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_60.9;
T_60.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_60.9;
T_60.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_60.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_60.11, 8;
T_60.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_60.11, 8;
 ; End of false expr.
    %blend;
T_60.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_60.9;
T_60.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_60.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_60.13, 8;
T_60.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_60.13, 8;
 ; End of false expr.
    %blend;
T_60.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_60.9;
T_60.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_60.9;
T_60.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_60.9;
T_60.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_60.9;
T_60.9 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14efeff30;
T_61 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14efed770;
T_62 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_62.9;
T_62.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_62.9;
T_62.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_62.9;
T_62.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_62.9;
T_62.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_62.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_62.11, 8;
T_62.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_62.11, 8;
 ; End of false expr.
    %blend;
T_62.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_62.9;
T_62.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_62.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_62.13, 8;
T_62.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_62.13, 8;
 ; End of false expr.
    %blend;
T_62.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_62.9;
T_62.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_62.9;
T_62.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_62.9;
T_62.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x14efed770;
T_63 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x14efed8e0;
T_64 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_64.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_64.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_64.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_64.9;
T_64.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_64.9;
T_64.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_64.9;
T_64.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_64.9;
T_64.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_64.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_64.11, 8;
T_64.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_64.11, 8;
 ; End of false expr.
    %blend;
T_64.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_64.9;
T_64.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_64.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_64.13, 8;
T_64.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_64.13, 8;
 ; End of false expr.
    %blend;
T_64.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_64.9;
T_64.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_64.9;
T_64.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_64.9;
T_64.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_64.9;
T_64.9 ;
    %pop/vec4 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x14efed8e0;
T_65 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x14efeb120;
T_66 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_66.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_66.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_66.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_66.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_66.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_66.9;
T_66.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_66.9;
T_66.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_66.9;
T_66.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_66.9;
T_66.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_66.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_66.11, 8;
T_66.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_66.11, 8;
 ; End of false expr.
    %blend;
T_66.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_66.9;
T_66.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_66.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_66.13, 8;
T_66.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_66.13, 8;
 ; End of false expr.
    %blend;
T_66.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_66.9;
T_66.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_66.9;
T_66.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_66.9;
T_66.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_66.9;
T_66.9 ;
    %pop/vec4 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x14efeb120;
T_67 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x14efeb290;
T_68 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_68.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_68.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_68.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_68.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_68.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_68.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_68.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_68.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_68.9;
T_68.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_68.9;
T_68.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_68.9;
T_68.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_68.9;
T_68.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_68.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_68.11, 8;
T_68.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_68.11, 8;
 ; End of false expr.
    %blend;
T_68.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_68.9;
T_68.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_68.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_68.13, 8;
T_68.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_68.13, 8;
 ; End of false expr.
    %blend;
T_68.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_68.9;
T_68.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_68.9;
T_68.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_68.9;
T_68.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_68.9;
T_68.9 ;
    %pop/vec4 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x14efeb290;
T_69 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x14efe8ad0;
T_70 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_70.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_70.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_70.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_70.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_70.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_70.9;
T_70.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_70.9;
T_70.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_70.9;
T_70.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_70.9;
T_70.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_70.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_70.11, 8;
T_70.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_70.11, 8;
 ; End of false expr.
    %blend;
T_70.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_70.9;
T_70.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_70.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_70.13, 8;
T_70.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_70.13, 8;
 ; End of false expr.
    %blend;
T_70.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_70.9;
T_70.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_70.9;
T_70.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_70.9;
T_70.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_70.9;
T_70.9 ;
    %pop/vec4 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x14efe8ad0;
T_71 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x14efe8c40;
T_72 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_72.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_72.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_72.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_72.9;
T_72.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_72.9;
T_72.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_72.9;
T_72.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_72.9;
T_72.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_72.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_72.11, 8;
T_72.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_72.11, 8;
 ; End of false expr.
    %blend;
T_72.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_72.9;
T_72.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_72.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_72.13, 8;
T_72.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_72.13, 8;
 ; End of false expr.
    %blend;
T_72.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_72.9;
T_72.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_72.9;
T_72.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_72.9;
T_72.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_72.9;
T_72.9 ;
    %pop/vec4 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x14efe8c40;
T_73 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x14efe6480;
T_74 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_74.9;
T_74.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_74.9;
T_74.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_74.9;
T_74.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_74.9;
T_74.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_74.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_74.11, 8;
T_74.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_74.11, 8;
 ; End of false expr.
    %blend;
T_74.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_74.9;
T_74.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_74.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_74.13, 8;
T_74.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_74.13, 8;
 ; End of false expr.
    %blend;
T_74.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_74.9;
T_74.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_74.9;
T_74.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_74.9;
T_74.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_74.9;
T_74.9 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x14efe6480;
T_75 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x14efe65f0;
T_76 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_76.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_76.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_76.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_76.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_76.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_76.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_76.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_76.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_76.9;
T_76.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_76.9;
T_76.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_76.9;
T_76.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_76.9;
T_76.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_76.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_76.11, 8;
T_76.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_76.11, 8;
 ; End of false expr.
    %blend;
T_76.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_76.9;
T_76.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_76.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_76.13, 8;
T_76.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_76.13, 8;
 ; End of false expr.
    %blend;
T_76.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_76.9;
T_76.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_76.9;
T_76.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_76.9;
T_76.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_76.9;
T_76.9 ;
    %pop/vec4 1;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x14efe65f0;
T_77 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x14efe3e30;
T_78 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_78.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_78.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_78.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_78.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_78.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_78.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_78.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_78.9;
T_78.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_78.9;
T_78.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_78.9;
T_78.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_78.9;
T_78.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_78.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_78.11, 8;
T_78.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_78.11, 8;
 ; End of false expr.
    %blend;
T_78.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_78.9;
T_78.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_78.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_78.13, 8;
T_78.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_78.13, 8;
 ; End of false expr.
    %blend;
T_78.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_78.9;
T_78.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_78.9;
T_78.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_78.9;
T_78.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_78.9;
T_78.9 ;
    %pop/vec4 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x14efe3e30;
T_79 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x14efe3fa0;
T_80 ;
    %wait E_0x60000350fac0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_80.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_80.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_80.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_80.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_80.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_80.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_80.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_80.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_80.9;
T_80.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_80.9;
T_80.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_80.9;
T_80.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6760, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_80.9;
T_80.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_80.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_80.11, 8;
T_80.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_80.11, 8;
 ; End of false expr.
    %blend;
T_80.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_80.9;
T_80.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_80.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_80.13, 8;
T_80.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %jmp/0 T_80.13, 8;
 ; End of false expr.
    %blend;
T_80.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_80.9;
T_80.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_80.9;
T_80.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_80.9;
T_80.7 ;
    %load/vec4 v0x600001df65b0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001df67f0, 4, 0;
    %jmp T_80.9;
T_80.9 ;
    %pop/vec4 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x14efe3fa0;
T_81 ;
    %wait E_0x60000350fa80;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df67f0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001df5ef0_0, 4, 16;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x14effbec0;
T_82 ;
    %wait E_0x60000350f9c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001df6640_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600001df6640_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_82.1, 5;
    %ix/getv/s 4, v0x600001df6640_0;
    %load/vec4a v0x600001df66d0, 4;
    %ix/getv/s 4, v0x600001df6640_0;
    %store/vec4a v0x600001df6ac0, 4, 0;
    %load/vec4 v0x600001df6640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001df6640_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001df7180_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600001df7180_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_82.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001df6640_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x600001df6640_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600001df7180_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_82.5, 5;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_82.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_82.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %load/vec4 v0x600001df7180_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001df6640_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001df6ac0, 4;
    %load/vec4 v0x600001df7180_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001df6640_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001df6ac0, 4, 0;
    %jmp T_82.10;
T_82.6 ;
    %load/vec4 v0x600001df7180_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001df6640_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001df6ac0, 4;
    %load/vec4 v0x600001df7180_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001df6640_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001df6ac0, 4;
    %add;
    %load/vec4 v0x600001df7180_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001df6640_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001df6ac0, 4, 0;
    %jmp T_82.10;
T_82.7 ;
    %load/vec4 v0x600001df7180_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001df6640_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001df6ac0, 4;
    %load/vec4 v0x600001df7180_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001df6640_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001df6ac0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_82.11, 8;
    %load/vec4 v0x600001df7180_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001df6640_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001df6ac0, 4;
    %jmp/1 T_82.12, 8;
T_82.11 ; End of true expr.
    %load/vec4 v0x600001df7180_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001df6640_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001df6ac0, 4;
    %jmp/0 T_82.12, 8;
 ; End of false expr.
    %blend;
T_82.12;
    %load/vec4 v0x600001df7180_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001df6640_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001df6ac0, 4, 0;
    %jmp T_82.10;
T_82.8 ;
    %load/vec4 v0x600001df7180_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001df6640_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001df6ac0, 4;
    %load/vec4 v0x600001df7180_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001df6640_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001df6ac0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_82.13, 8;
    %load/vec4 v0x600001df7180_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001df6640_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001df6ac0, 4;
    %jmp/1 T_82.14, 8;
T_82.13 ; End of true expr.
    %load/vec4 v0x600001df7180_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001df6640_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001df6ac0, 4;
    %jmp/0 T_82.14, 8;
 ; End of false expr.
    %blend;
T_82.14;
    %load/vec4 v0x600001df7180_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001df6640_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001df6ac0, 4, 0;
    %jmp T_82.10;
T_82.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600001df6640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001df6640_0, 0, 32;
    %jmp T_82.4;
T_82.5 ;
    %load/vec4 v0x600001df7180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001df7180_0, 0, 32;
    %jmp T_82.2;
T_82.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001df6ac0, 4;
    %store/vec4 v0x600001df6a30_0, 0, 16;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x14effbec0;
T_83 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001df6b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001df7210_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001df61c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001df6490_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001df5e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001df70f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001df6e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001df6400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001df7330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001df7450_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001df7690_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001df7840_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001df65b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001df6910_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001df6370_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001df70f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001df6e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001df6400_0, 0;
    %load/vec4 v0x600001df7210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_83.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_83.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_83.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_83.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_83.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001df7210_0, 0;
    %jmp T_83.10;
T_83.2 ;
    %load/vec4 v0x600001df6250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.11, 8;
    %load/vec4 v0x600001df6010_0;
    %assign/vec4 v0x600001df61c0_0, 0;
    %load/vec4 v0x600001df72a0_0;
    %assign/vec4 v0x600001df7330_0, 0;
    %load/vec4 v0x600001df73c0_0;
    %assign/vec4 v0x600001df7450_0, 0;
    %load/vec4 v0x600001df7570_0;
    %assign/vec4 v0x600001df7690_0, 0;
    %load/vec4 v0x600001df7720_0;
    %assign/vec4 v0x600001df7840_0, 0;
    %load/vec4 v0x600001df6520_0;
    %assign/vec4 v0x600001df65b0_0, 0;
    %load/vec4 v0x600001df6880_0;
    %assign/vec4 v0x600001df6910_0, 0;
    %load/vec4 v0x600001df62e0_0;
    %assign/vec4 v0x600001df6370_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001df7210_0, 0;
T_83.11 ;
    %jmp T_83.10;
T_83.3 ;
    %load/vec4 v0x600001df6370_0;
    %assign/vec4 v0x600001df6490_0, 0;
    %load/vec4 v0x600001df6910_0;
    %assign/vec4 v0x600001df5e60_0, 0;
    %load/vec4 v0x600001df7330_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_83.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_83.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_83.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_83.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_83.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001df7210_0, 0;
    %jmp T_83.19;
T_83.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001df6e20_0, 0;
    %load/vec4 v0x600001df6910_0;
    %assign/vec4 v0x600001df6c70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001df7210_0, 0;
    %jmp T_83.19;
T_83.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001df70f0_0, 0;
    %load/vec4 v0x600001df6910_0;
    %assign/vec4 v0x600001df6c70_0, 0;
    %load/vec4 v0x600001df7600_0;
    %assign/vec4 v0x600001df6fd0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001df7210_0, 0;
    %jmp T_83.19;
T_83.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001df7210_0, 0;
    %jmp T_83.19;
T_83.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001df7210_0, 0;
    %jmp T_83.19;
T_83.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001df7210_0, 0;
    %jmp T_83.19;
T_83.19 ;
    %pop/vec4 1;
    %jmp T_83.10;
T_83.4 ;
    %load/vec4 v0x600001df5ef0_0;
    %load/vec4 v0x600001df7450_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001df74e0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001df7210_0, 0;
    %jmp T_83.10;
T_83.5 ;
    %load/vec4 v0x600001df6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.20, 8;
    %load/vec4 v0x600001df7330_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_83.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600001df7210_0, 0;
    %jmp T_83.23;
T_83.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001df7210_0, 0;
T_83.23 ;
T_83.20 ;
    %jmp T_83.10;
T_83.6 ;
    %load/vec4 v0x600001df6d00_0;
    %load/vec4 v0x600001df7450_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001df74e0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001df7210_0, 0;
    %jmp T_83.10;
T_83.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600001df6a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001df7450_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001df74e0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001df7210_0, 0;
    %jmp T_83.10;
T_83.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001df6400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001df7210_0, 0;
    %jmp T_83.10;
T_83.10 ;
    %pop/vec4 1;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x14efc49a0;
T_84 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dd6250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dd60a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dd6130_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dd58c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dd61c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dd5950_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dd5d40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dd6010_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001dd5b90_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001dd5c20_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001dd5e60_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001dd5ef0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001dd59e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001dd6370_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001dd66d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd67f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd6520_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001dd4900_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001dd4510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dd4a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dd4630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd4bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd47e0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001dd5170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd5290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd4fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd5a70_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd67f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd6520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd5a70_0, 0;
    %load/vec4 v0x600001dd6880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_84.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_84.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_84.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_84.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_84.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_84.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_84.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_84.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_84.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_84.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_84.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_84.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_84.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_84.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %jmp T_84.17;
T_84.2 ;
    %load/vec4 v0x600001dd5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.18, 8;
    %load/vec4 v0x600001dd6910_0;
    %assign/vec4 v0x600001dd60a0_0, 0;
    %load/vec4 v0x600001dd5b00_0;
    %assign/vec4 v0x600001dd5b90_0, 0;
    %load/vec4 v0x600001dd5dd0_0;
    %assign/vec4 v0x600001dd5e60_0, 0;
    %load/vec4 v0x600001dd5560_0;
    %assign/vec4 v0x600001dd61c0_0, 0;
    %load/vec4 v0x600001dd54d0_0;
    %assign/vec4 v0x600001dd5950_0, 0;
    %load/vec4 v0x600001dd5cb0_0;
    %assign/vec4 v0x600001dd5d40_0, 0;
    %load/vec4 v0x600001dd5f80_0;
    %assign/vec4 v0x600001dd6010_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
T_84.18 ;
    %jmp T_84.17;
T_84.3 ;
    %load/vec4 v0x600001dd5b90_0;
    %assign/vec4 v0x600001dd5c20_0, 0;
    %load/vec4 v0x600001dd5e60_0;
    %assign/vec4 v0x600001dd5ef0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dd6130_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dd58c0_0, 0;
    %load/vec4 v0x600001dd60a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_84.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_84.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %jmp T_84.23;
T_84.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %jmp T_84.23;
T_84.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %jmp T_84.23;
T_84.23 ;
    %pop/vec4 1;
    %jmp T_84.17;
T_84.4 ;
    %load/vec4 v0x600001dd5c20_0;
    %assign/vec4 v0x600001dd4510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dd4630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd47e0_0, 0;
    %load/vec4 v0x600001dd46c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.26, 9;
    %load/vec4 v0x600001dd47e0_0;
    %and;
T_84.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd47e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd4fc0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
T_84.24 ;
    %jmp T_84.17;
T_84.5 ;
    %load/vec4 v0x600001dd5050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.29, 9;
    %load/vec4 v0x600001dd4fc0_0;
    %and;
T_84.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.27, 8;
    %load/vec4 v0x600001dd4e10_0;
    %assign/vec4 v0x600001dd59e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd4fc0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
T_84.27 ;
    %jmp T_84.17;
T_84.6 ;
    %load/vec4 v0x600001dd5ef0_0;
    %assign/vec4 v0x600001dd6370_0, 0;
    %load/vec4 v0x600001dd59e0_0;
    %assign/vec4 v0x600001dd66d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd67f0_0, 0;
    %load/vec4 v0x600001dd65b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
T_84.30 ;
    %jmp T_84.17;
T_84.7 ;
    %load/vec4 v0x600001dd5ef0_0;
    %assign/vec4 v0x600001dd6370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd6520_0, 0;
    %load/vec4 v0x600001dd65b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
T_84.32 ;
    %jmp T_84.17;
T_84.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %jmp T_84.17;
T_84.9 ;
    %load/vec4 v0x600001dd6400_0;
    %assign/vec4 v0x600001dd59e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %jmp T_84.17;
T_84.10 ;
    %load/vec4 v0x600001dd5c20_0;
    %assign/vec4 v0x600001dd4900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dd4a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd4bd0_0, 0;
    %load/vec4 v0x600001dd4ab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.36, 9;
    %load/vec4 v0x600001dd4bd0_0;
    %and;
T_84.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd4bd0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
T_84.34 ;
    %jmp T_84.17;
T_84.11 ;
    %load/vec4 v0x600001dd59e0_0;
    %assign/vec4 v0x600001dd5170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd5290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd5440_0, 0;
    %load/vec4 v0x600001dd5320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.39, 9;
    %load/vec4 v0x600001dd5440_0;
    %and;
T_84.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd5290_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
T_84.37 ;
    %jmp T_84.17;
T_84.12 ;
    %load/vec4 v0x600001dd4d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
T_84.40 ;
    %jmp T_84.17;
T_84.13 ;
    %load/vec4 v0x600001dd58c0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001dd58c0_0, 0;
    %load/vec4 v0x600001dd5c20_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001dd5c20_0, 0;
    %load/vec4 v0x600001dd5ef0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001dd5ef0_0, 0;
    %load/vec4 v0x600001dd5950_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001dd58c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_84.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %jmp T_84.43;
T_84.42 ;
    %load/vec4 v0x600001dd60a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_84.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_84.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %jmp T_84.47;
T_84.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %jmp T_84.47;
T_84.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %jmp T_84.47;
T_84.47 ;
    %pop/vec4 1;
T_84.43 ;
    %jmp T_84.17;
T_84.14 ;
    %load/vec4 v0x600001dd6130_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001dd6130_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dd58c0_0, 0;
    %load/vec4 v0x600001dd61c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001dd6130_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_84.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %jmp T_84.49;
T_84.48 ;
    %load/vec4 v0x600001dd5b90_0;
    %load/vec4 v0x600001dd6130_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600001dd5d40_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600001dd5c20_0, 0;
    %load/vec4 v0x600001dd5e60_0;
    %load/vec4 v0x600001dd6130_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001dd6010_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001dd5ef0_0, 0;
    %load/vec4 v0x600001dd60a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_84.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_84.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %jmp T_84.53;
T_84.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %jmp T_84.53;
T_84.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %jmp T_84.53;
T_84.53 ;
    %pop/vec4 1;
T_84.49 ;
    %jmp T_84.17;
T_84.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd5a70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dd6880_0, 0;
    %jmp T_84.17;
T_84.17 ;
    %pop/vec4 1;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x14ee0baa0;
T_85 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001df2640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0x600001df25b0_0;
    %load/vec4 v0x600001df2250_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001df2400, 0, 4;
T_85.0 ;
    %load/vec4 v0x600001df2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x600001df2250_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001df2400, 4;
    %assign/vec4 v0x600001df2490_0, 0;
T_85.2 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x14ee0baa0;
T_86 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001df2370_0, 0, 32;
T_86.0 ;
    %load/vec4 v0x600001df2370_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_86.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001df2370_0;
    %store/vec4a v0x600001df2400, 4, 0;
    %load/vec4 v0x600001df2370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001df2370_0, 0, 32;
    %jmp T_86.0;
T_86.1 ;
    %end;
    .thread T_86;
    .scope S_0x14ee1b5f0;
T_87 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001df2b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0x600001df2ac0_0;
    %load/vec4 v0x600001df2760_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001df2910, 0, 4;
T_87.0 ;
    %load/vec4 v0x600001df2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x600001df2760_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001df2910, 4;
    %assign/vec4 v0x600001df29a0_0, 0;
T_87.2 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x14ee1b5f0;
T_88 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001df2880_0, 0, 32;
T_88.0 ;
    %load/vec4 v0x600001df2880_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_88.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001df2880_0;
    %store/vec4a v0x600001df2910, 4, 0;
    %load/vec4 v0x600001df2880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001df2880_0, 0, 32;
    %jmp T_88.0;
T_88.1 ;
    %end;
    .thread T_88;
    .scope S_0x14ee22250;
T_89 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001df3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v0x600001df2fd0_0;
    %load/vec4 v0x600001df2c70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001df2e20, 0, 4;
T_89.0 ;
    %load/vec4 v0x600001df2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x600001df2c70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001df2e20, 4;
    %assign/vec4 v0x600001df2eb0_0, 0;
T_89.2 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x14ee22250;
T_90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001df2d90_0, 0, 32;
T_90.0 ;
    %load/vec4 v0x600001df2d90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_90.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001df2d90_0;
    %store/vec4a v0x600001df2e20, 4, 0;
    %load/vec4 v0x600001df2d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001df2d90_0, 0, 32;
    %jmp T_90.0;
T_90.1 ;
    %end;
    .thread T_90;
    .scope S_0x14effe3a0;
T_91 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001df3570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0x600001df34e0_0;
    %load/vec4 v0x600001df3180_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001df3330, 0, 4;
T_91.0 ;
    %load/vec4 v0x600001df3450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0x600001df3180_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001df3330, 4;
    %assign/vec4 v0x600001df33c0_0, 0;
T_91.2 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x14effe3a0;
T_92 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001df32a0_0, 0, 32;
T_92.0 ;
    %load/vec4 v0x600001df32a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_92.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001df32a0_0;
    %store/vec4a v0x600001df3330, 4, 0;
    %load/vec4 v0x600001df32a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001df32a0_0, 0, 32;
    %jmp T_92.0;
T_92.1 ;
    %end;
    .thread T_92;
    .scope S_0x14ee11100;
T_93 ;
    %wait E_0x60000350ecc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001df3840_0, 0, 32;
T_93.0 ;
    %load/vec4 v0x600001df3840_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_93.1, 5;
    %load/vec4 v0x600001df4f30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_93.2, 8;
    %load/vec4 v0x600001df3c30_0;
    %pad/u 32;
    %load/vec4 v0x600001df3840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.2;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df5200_0, 4, 1;
    %load/vec4 v0x600001df4a20_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_93.3, 8;
    %load/vec4 v0x600001df3a80_0;
    %pad/u 32;
    %load/vec4 v0x600001df3840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.3;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df50e0_0, 4, 1;
    %load/vec4 v0x600001df4cf0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_93.4, 8;
    %load/vec4 v0x600001df3ba0_0;
    %pad/u 32;
    %load/vec4 v0x600001df3840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.4;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df5170_0, 4, 1;
    %load/vec4 v0x600001df5710_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.6, 8;
    %load/vec4 v0x600001df5560_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.6;
    %flag_get/vec4 8;
    %jmp/0 T_93.5, 8;
    %load/vec4 v0x600001df3e70_0;
    %pad/u 32;
    %load/vec4 v0x600001df3840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.5;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df5290_0, 4, 1;
    %load/vec4 v0x600001df4510_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.8, 8;
    %load/vec4 v0x600001df4360_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.8;
    %flag_get/vec4 8;
    %jmp/0 T_93.7, 8;
    %load/vec4 v0x600001df3960_0;
    %pad/u 32;
    %load/vec4 v0x600001df3840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.7;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df5050_0, 4, 1;
    %load/vec4 v0x600001df3840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001df3840_0, 0, 32;
    %jmp T_93.0;
T_93.1 ;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x14ee11100;
T_94 ;
    %wait E_0x60000350ec80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001df3840_0, 0, 32;
T_94.0 ;
    %load/vec4 v0x600001df3840_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_94.1, 5;
    %load/vec4 v0x600001df5200_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df4750_0, 4, 1;
    %load/vec4 v0x600001df50e0_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_94.2, 8;
    %load/vec4 v0x600001df5200_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.2;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df4630_0, 4, 1;
    %load/vec4 v0x600001df5170_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.4, 9;
    %load/vec4 v0x600001df5200_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_94.3, 8;
    %load/vec4 v0x600001df50e0_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.3;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df46c0_0, 4, 1;
    %load/vec4 v0x600001df5290_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_94.7, 10;
    %load/vec4 v0x600001df5200_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.6, 9;
    %load/vec4 v0x600001df50e0_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_94.5, 8;
    %load/vec4 v0x600001df5170_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.5;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df47e0_0, 4, 1;
    %load/vec4 v0x600001df5050_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_94.11, 11;
    %load/vec4 v0x600001df5200_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_94.10, 10;
    %load/vec4 v0x600001df50e0_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.9, 9;
    %load/vec4 v0x600001df5170_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_94.8, 8;
    %load/vec4 v0x600001df5290_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.8;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df45a0_0, 4, 1;
    %load/vec4 v0x600001df4750_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.12, 8;
    %load/vec4 v0x600001df5950_0;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4a v0x600001df38d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4a v0x600001df4000, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df4090_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df3de0_0, 4, 1;
    %jmp T_94.13;
T_94.12 ;
    %load/vec4 v0x600001df4630_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.14, 8;
    %load/vec4 v0x600001df5830_0;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4a v0x600001df38d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4a v0x600001df4000, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df4090_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df3de0_0, 4, 1;
    %jmp T_94.15;
T_94.14 ;
    %load/vec4 v0x600001df46c0_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.16, 8;
    %load/vec4 v0x600001df58c0_0;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4a v0x600001df38d0, 4, 0;
    %load/vec4 v0x600001df4c60_0;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4a v0x600001df4000, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df4090_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df3de0_0, 4, 1;
    %jmp T_94.17;
T_94.16 ;
    %load/vec4 v0x600001df47e0_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.18, 8;
    %load/vec4 v0x600001df59e0_0;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4a v0x600001df38d0, 4, 0;
    %load/vec4 v0x600001df5680_0;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4a v0x600001df4000, 4, 0;
    %load/vec4 v0x600001df5710_0;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df4090_0, 4, 1;
    %load/vec4 v0x600001df5560_0;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df3de0_0, 4, 1;
    %jmp T_94.19;
T_94.18 ;
    %load/vec4 v0x600001df45a0_0;
    %load/vec4 v0x600001df3840_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.20, 8;
    %load/vec4 v0x600001df57a0_0;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4a v0x600001df38d0, 4, 0;
    %load/vec4 v0x600001df4480_0;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4a v0x600001df4000, 4, 0;
    %load/vec4 v0x600001df4510_0;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df4090_0, 4, 1;
    %load/vec4 v0x600001df4360_0;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df3de0_0, 4, 1;
    %jmp T_94.21;
T_94.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4a v0x600001df38d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4a v0x600001df4000, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df4090_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001df3840_0;
    %store/vec4 v0x600001df3de0_0, 4, 1;
T_94.21 ;
T_94.19 ;
T_94.17 ;
T_94.15 ;
T_94.13 ;
    %load/vec4 v0x600001df3840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001df3840_0, 0, 32;
    %jmp T_94.0;
T_94.1 ;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x14ee11100;
T_95 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001df3c30_0;
    %assign/vec4 v0x600001df3cc0_0, 0;
    %load/vec4 v0x600001df3a80_0;
    %assign/vec4 v0x600001df3b10_0, 0;
    %load/vec4 v0x600001df3e70_0;
    %assign/vec4 v0x600001df3f00_0, 0;
    %load/vec4 v0x600001df3960_0;
    %assign/vec4 v0x600001df39f0_0, 0;
    %jmp T_95;
    .thread T_95;
    .scope S_0x14ee11100;
T_96 ;
    %wait E_0x60000350ec00;
    %load/vec4 v0x600001df3cc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001df3d50, 4;
    %store/vec4 v0x600001df4ea0_0, 0, 256;
    %load/vec4 v0x600001df3b10_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001df3d50, 4;
    %store/vec4 v0x600001df4990_0, 0, 256;
    %load/vec4 v0x600001df3f00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001df3d50, 4;
    %store/vec4 v0x600001df54d0_0, 0, 256;
    %load/vec4 v0x600001df39f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001df3d50, 4;
    %store/vec4 v0x600001df42d0_0, 0, 256;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x14ef9ab40;
T_97 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dfb570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001df98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001df9950_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x600001df9c20_0;
    %assign/vec4 v0x600001df9950_0, 0;
    %load/vec4 v0x600001df9c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x600001df9b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600001df9830, 4;
    %assign/vec4 v0x600001df98c0_0, 0;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x14ef9ab40;
T_98 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001dfb2a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_98.3, 10;
    %load/vec4 v0x600001dfb210_0;
    %and;
T_98.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_98.2, 9;
    %load/vec4 v0x600001dfb180_0;
    %and;
T_98.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x600001dfb0f0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001dfb060_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001df9830, 0, 4;
T_98.0 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x14ef9ab40;
T_99 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dfb570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfc1b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001dfc120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001df86c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001df8750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfabe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001df8630_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x600001dfac70_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001dfc1b0_0, 0;
    %load/vec4 v0x600001dfa370_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600001dfc120_0, 0;
    %load/vec4 v0x600001dfac70_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001df86c0_0, 0;
    %load/vec4 v0x600001df86c0_0;
    %assign/vec4 v0x600001df8750_0, 0;
    %load/vec4 v0x600001dfab50_0;
    %assign/vec4 v0x600001dfabe0_0, 0;
    %load/vec4 v0x600001dfa010_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600001df8630_0, 0;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x14ef9ab40;
T_100 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dfb570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001dfac70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001dfa400_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001dfa910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001dfa370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfab50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dfa9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfa490_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfa490_0, 0;
    %load/vec4 v0x600001dfb8d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_100.5, 10;
    %load/vec4 v0x600001dfa760_0;
    %and;
T_100.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_100.4, 9;
    %load/vec4 v0x600001dfac70_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_100.6, 4;
    %load/vec4 v0x600001dfac70_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_100.6;
    %and;
T_100.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0x600001dfa910_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001dfa910_0, 0;
T_100.2 ;
    %load/vec4 v0x600001dfac70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_100.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_100.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_100.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_100.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_100.11, 6;
    %jmp T_100.12;
T_100.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dfa9a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001dfa910_0, 0;
    %load/vec4 v0x600001df9dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfa9a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001dfa370_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001dfac70_0, 0;
T_100.13 ;
    %jmp T_100.12;
T_100.8 ;
    %load/vec4 v0x600001dfaf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.15, 8;
    %load/vec4 v0x600001dfa370_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001dfa370_0, 0;
    %load/vec4 v0x600001dfa370_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_100.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dfab50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001dfa400_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001dfac70_0, 0;
T_100.17 ;
T_100.15 ;
    %jmp T_100.12;
T_100.9 ;
    %load/vec4 v0x600001dfa130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.19, 8;
    %load/vec4 v0x600001dfa400_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001dfa400_0, 0;
T_100.19 ;
    %load/vec4 v0x600001dfb7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001dfac70_0, 0;
T_100.21 ;
    %jmp T_100.12;
T_100.10 ;
    %load/vec4 v0x600001dfa910_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_100.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001dfac70_0, 0;
T_100.23 ;
    %jmp T_100.12;
T_100.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dfa490_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001dfac70_0, 0;
    %jmp T_100.12;
T_100.12 ;
    %pop/vec4 1;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x14efbed70;
T_101 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001de10e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de0fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de1050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de0f30_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x600001de0bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001de0fc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_101.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %load/vec4 v0x600001de0fc0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001de0fc0_0, 0;
T_101.2 ;
    %load/vec4 v0x600001de17a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001de1050_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_101.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.5, 8;
    %load/vec4 v0x600001de1050_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001de1050_0, 0;
T_101.5 ;
    %load/vec4 v0x600001dffe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001de0f30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_101.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.8, 8;
    %load/vec4 v0x600001de0f30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001de0f30_0, 0;
T_101.8 ;
    %load/vec4 v0x600001de0d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.13, 9;
    %load/vec4 v0x600001de0c60_0;
    %and;
T_101.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.11, 8;
    %load/vec4 v0x600001de0fc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001de0fc0_0, 0;
T_101.11 ;
    %load/vec4 v0x600001de1950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.16, 9;
    %load/vec4 v0x600001de1830_0;
    %and;
T_101.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.14, 8;
    %load/vec4 v0x600001de1050_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001de1050_0, 0;
T_101.14 ;
    %load/vec4 v0x600001de0090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.19, 9;
    %load/vec4 v0x600001dfff00_0;
    %and;
T_101.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.17, 8;
    %load/vec4 v0x600001de0f30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001de0f30_0, 0;
T_101.17 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x14efbed70;
T_102 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001de10e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001de0750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001de0900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001de0480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de0630_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001de0b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de0d80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001de1710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de1950_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001dffde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de0090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de01b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de02d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de1560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dffba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dffc30_0, 0;
    %fork t_3, S_0x14efb7910;
    %jmp t_2;
    .scope S_0x14efb7910;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dfe910_0, 0, 32;
T_102.2 ;
    %load/vec4 v0x600001dfe910_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_102.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001dfe910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de0990, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001dfe910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de0870, 0, 4;
    %load/vec4 v0x600001dfe910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dfe910_0, 0, 32;
    %jmp T_102.2;
T_102.3 ;
    %end;
    .scope S_0x14efbed70;
t_2 %join;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x600001de0d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_102.6, 9;
    %load/vec4 v0x600001de0c60_0;
    %and;
T_102.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de0d80_0, 0;
T_102.4 ;
    %load/vec4 v0x600001de1950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_102.9, 9;
    %load/vec4 v0x600001de1830_0;
    %and;
T_102.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de1950_0, 0;
T_102.7 ;
    %load/vec4 v0x600001de0090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_102.12, 9;
    %load/vec4 v0x600001dfff00_0;
    %and;
T_102.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de0090_0, 0;
T_102.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de01b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de0630_0, 0;
    %load/vec4 v0x600001de1290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_102.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_102.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_102.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_102.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_102.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_102.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_102.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_102.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_102.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_102.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
    %jmp T_102.24;
T_102.13 ;
    %load/vec4 v0x600001de1170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.25, 8;
    %load/vec4 v0x600001de1200_0;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001de0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de02d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.25 ;
    %jmp T_102.24;
T_102.14 ;
    %load/vec4 v0x600001de0ea0_0;
    %assign/vec4 v0x600001de0480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001de0630_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
    %jmp T_102.24;
T_102.15 ;
    %load/vec4 v0x600001de06c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.27, 8;
    %load/vec4 v0x600001de0510_0;
    %assign/vec4 v0x600001de0750_0, 0;
    %load/vec4 v0x600001de0510_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600001dffba0_0, 0;
    %load/vec4 v0x600001de0510_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600001dffc30_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.27 ;
    %jmp T_102.24;
T_102.16 ;
    %load/vec4 v0x600001dffba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_102.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_102.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_102.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_102.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_102.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_102.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_102.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_102.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_102.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001de02d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
    %jmp T_102.39;
T_102.29 ;
    %load/vec4 v0x600001de0ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
    %jmp T_102.39;
T_102.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
    %jmp T_102.39;
T_102.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
    %jmp T_102.39;
T_102.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
    %jmp T_102.39;
T_102.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
    %jmp T_102.39;
T_102.34 ;
    %load/vec4 v0x600001de0900_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_102.40, 5;
    %load/vec4 v0x600001de0ea0_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001de0900_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de0990, 0, 4;
    %load/vec4 v0x600001de0750_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001de0900_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de0870, 0, 4;
    %load/vec4 v0x600001de0900_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001de0900_0, 0;
    %load/vec4 v0x600001de0ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
    %jmp T_102.41;
T_102.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001de02d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.41 ;
    %jmp T_102.39;
T_102.35 ;
    %load/vec4 v0x600001de0900_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_102.42, 5;
    %load/vec4 v0x600001de0900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001de0870, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_102.44, 5;
    %load/vec4 v0x600001de0900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001de0870, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001de0900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de0870, 0, 4;
    %load/vec4 v0x600001de0900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001de0990, 4;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %jmp T_102.45;
T_102.44 ;
    %load/vec4 v0x600001de0900_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001de0900_0, 0;
    %load/vec4 v0x600001de0ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001de0ea0_0, 0;
T_102.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
    %jmp T_102.43;
T_102.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001de02d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.43 ;
    %jmp T_102.39;
T_102.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001de1560_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
    %jmp T_102.39;
T_102.37 ;
    %load/vec4 v0x600001dff9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001de01b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.46 ;
    %jmp T_102.39;
T_102.39 ;
    %pop/vec4 1;
    %jmp T_102.24;
T_102.17 ;
    %load/vec4 v0x600001dff9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.48 ;
    %jmp T_102.24;
T_102.18 ;
    %load/vec4 v0x600001dffba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_102.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_102.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_102.52, 6;
    %load/vec4 v0x600001de0ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
    %jmp T_102.54;
T_102.50 ;
    %load/vec4 v0x600001de0750_0;
    %assign/vec4 v0x600001de0b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001de0d80_0, 0;
    %load/vec4 v0x600001de0c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.55, 8;
    %load/vec4 v0x600001de0ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.55 ;
    %jmp T_102.54;
T_102.51 ;
    %load/vec4 v0x600001de0750_0;
    %assign/vec4 v0x600001de1710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001de1950_0, 0;
    %load/vec4 v0x600001de1830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.57, 8;
    %load/vec4 v0x600001de0ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.57 ;
    %jmp T_102.54;
T_102.52 ;
    %load/vec4 v0x600001de0750_0;
    %assign/vec4 v0x600001dffde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001de0090_0, 0;
    %load/vec4 v0x600001dfff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.59, 8;
    %load/vec4 v0x600001de0ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.59 ;
    %jmp T_102.54;
T_102.54 ;
    %pop/vec4 1;
    %jmp T_102.24;
T_102.19 ;
    %load/vec4 v0x600001dffc30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_102.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_102.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_102.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_102.64, 6;
    %load/vec4 v0x600001de0ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
    %jmp T_102.66;
T_102.61 ;
    %load/vec4 v0x600001de0a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.67, 8;
    %load/vec4 v0x600001de0ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.67 ;
    %jmp T_102.66;
T_102.62 ;
    %load/vec4 v0x600001de15f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.69, 8;
    %load/vec4 v0x600001de0ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.69 ;
    %jmp T_102.66;
T_102.63 ;
    %load/vec4 v0x600001dffcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.71, 8;
    %load/vec4 v0x600001de0ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.71 ;
    %jmp T_102.66;
T_102.64 ;
    %load/vec4 v0x600001dff9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.73, 8;
    %load/vec4 v0x600001de0ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.73 ;
    %jmp T_102.66;
T_102.66 ;
    %pop/vec4 1;
    %jmp T_102.24;
T_102.20 ;
    %load/vec4 v0x600001de13b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de1560_0, 0;
    %load/vec4 v0x600001de0ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.75 ;
    %jmp T_102.24;
T_102.21 ;
    %load/vec4 v0x600001de1170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.77, 8;
    %load/vec4 v0x600001de1200_0;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001de0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de01b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.77 ;
    %jmp T_102.24;
T_102.22 ;
    %load/vec4 v0x600001de1170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001de02d0_0, 0;
    %load/vec4 v0x600001de1200_0;
    %assign/vec4 v0x600001de0ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001de0900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001de1290_0, 0;
T_102.79 ;
    %jmp T_102.24;
T_102.24 ;
    %pop/vec4 1;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x14efa6ce0;
T_103 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d99b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de1d40_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x600001d99c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d99cb0, 4;
    %assign/vec4 v0x600001de1d40_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x14efa4690;
T_104 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d99b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001de1f80_0, 0, 32;
T_104.2 ;
    %load/vec4 v0x600001de1f80_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_104.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001de1f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de1ef0, 0, 4;
    %load/vec4 v0x600001de1f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001de1f80_0, 0, 32;
    %jmp T_104.2;
T_104.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de2010_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x600001d99c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d99cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de1ef0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001de1f80_0, 0, 32;
T_104.6 ;
    %load/vec4 v0x600001de1f80_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_104.7, 5;
    %load/vec4 v0x600001de1f80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001de1ef0, 4;
    %ix/getv/s 3, v0x600001de1f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de1ef0, 0, 4;
    %load/vec4 v0x600001de1f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001de1f80_0, 0, 32;
    %jmp T_104.6;
T_104.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001de1ef0, 4;
    %assign/vec4 v0x600001de2010_0, 0;
T_104.4 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x14efa2040;
T_105 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d99b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001de2250_0, 0, 32;
T_105.2 ;
    %load/vec4 v0x600001de2250_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_105.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001de2250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de21c0, 0, 4;
    %load/vec4 v0x600001de2250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001de2250_0, 0, 32;
    %jmp T_105.2;
T_105.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de22e0_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x600001d99c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d99cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de21c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001de2250_0, 0, 32;
T_105.6 ;
    %load/vec4 v0x600001de2250_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_105.7, 5;
    %load/vec4 v0x600001de2250_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001de21c0, 4;
    %ix/getv/s 3, v0x600001de2250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de21c0, 0, 4;
    %load/vec4 v0x600001de2250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001de2250_0, 0, 32;
    %jmp T_105.6;
T_105.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001de21c0, 4;
    %assign/vec4 v0x600001de22e0_0, 0;
T_105.4 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x14ef9f9f0;
T_106 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d99b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001de2520_0, 0, 32;
T_106.2 ;
    %load/vec4 v0x600001de2520_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_106.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001de2520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de2490, 0, 4;
    %load/vec4 v0x600001de2520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001de2520_0, 0, 32;
    %jmp T_106.2;
T_106.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de25b0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x600001d99c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d99cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de2490, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001de2520_0, 0, 32;
T_106.6 ;
    %load/vec4 v0x600001de2520_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_106.7, 5;
    %load/vec4 v0x600001de2520_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001de2490, 4;
    %ix/getv/s 3, v0x600001de2520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de2490, 0, 4;
    %load/vec4 v0x600001de2520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001de2520_0, 0, 32;
    %jmp T_106.6;
T_106.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001de2490, 4;
    %assign/vec4 v0x600001de25b0_0, 0;
T_106.4 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x14ef9d510;
T_107 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001de3060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de3210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de2b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de2ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001de2fd0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x600001de2d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0x600001de3180_0;
    %assign/vec4 v0x600001de3210_0, 0;
T_107.2 ;
    %load/vec4 v0x600001de2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.4, 8;
    %load/vec4 v0x600001de2a30_0;
    %assign/vec4 v0x600001de2b50_0, 0;
    %load/vec4 v0x600001de2b50_0;
    %assign/vec4 v0x600001de2ac0_0, 0;
    %load/vec4 v0x600001de2be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.6, 8;
    %load/vec4 v0x600001de2eb0_0;
    %assign/vec4 v0x600001de2fd0_0, 0;
    %jmp T_107.7;
T_107.6 ;
    %load/vec4 v0x600001de2f40_0;
    %load/vec4 v0x600001de2eb0_0;
    %add;
    %assign/vec4 v0x600001de2fd0_0, 0;
T_107.7 ;
T_107.4 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x14ef82940;
T_108 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001de4630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de47e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de4120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de4090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001de45a0_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x600001de4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x600001de4750_0;
    %assign/vec4 v0x600001de47e0_0, 0;
T_108.2 ;
    %load/vec4 v0x600001de42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %load/vec4 v0x600001de4000_0;
    %assign/vec4 v0x600001de4120_0, 0;
    %load/vec4 v0x600001de4120_0;
    %assign/vec4 v0x600001de4090_0, 0;
    %load/vec4 v0x600001de41b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.6, 8;
    %load/vec4 v0x600001de4480_0;
    %assign/vec4 v0x600001de45a0_0, 0;
    %jmp T_108.7;
T_108.6 ;
    %load/vec4 v0x600001de4510_0;
    %load/vec4 v0x600001de4480_0;
    %add;
    %assign/vec4 v0x600001de45a0_0, 0;
T_108.7 ;
T_108.4 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x14ef7cf80;
T_109 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001de5b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de5d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de5680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de55f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001de5b00_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x600001de58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x600001de5cb0_0;
    %assign/vec4 v0x600001de5d40_0, 0;
T_109.2 ;
    %load/vec4 v0x600001de5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.4, 8;
    %load/vec4 v0x600001de5560_0;
    %assign/vec4 v0x600001de5680_0, 0;
    %load/vec4 v0x600001de5680_0;
    %assign/vec4 v0x600001de55f0_0, 0;
    %load/vec4 v0x600001de5710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.6, 8;
    %load/vec4 v0x600001de59e0_0;
    %assign/vec4 v0x600001de5b00_0, 0;
    %jmp T_109.7;
T_109.6 ;
    %load/vec4 v0x600001de5a70_0;
    %load/vec4 v0x600001de59e0_0;
    %add;
    %assign/vec4 v0x600001de5b00_0, 0;
T_109.7 ;
T_109.4 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x14ef7a7c0;
T_110 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001de70f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de72a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de6be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de6b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001de7060_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x600001de6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0x600001de7210_0;
    %assign/vec4 v0x600001de72a0_0, 0;
T_110.2 ;
    %load/vec4 v0x600001de6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.4, 8;
    %load/vec4 v0x600001de6ac0_0;
    %assign/vec4 v0x600001de6be0_0, 0;
    %load/vec4 v0x600001de6be0_0;
    %assign/vec4 v0x600001de6b50_0, 0;
    %load/vec4 v0x600001de6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.6, 8;
    %load/vec4 v0x600001de6f40_0;
    %assign/vec4 v0x600001de7060_0, 0;
    %jmp T_110.7;
T_110.6 ;
    %load/vec4 v0x600001de6fd0_0;
    %load/vec4 v0x600001de6f40_0;
    %add;
    %assign/vec4 v0x600001de7060_0, 0;
T_110.7 ;
T_110.4 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x14ef782e0;
T_111 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001de86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de8870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de81b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de8120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001de8630_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x600001de83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x600001de87e0_0;
    %assign/vec4 v0x600001de8870_0, 0;
T_111.2 ;
    %load/vec4 v0x600001de8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.4, 8;
    %load/vec4 v0x600001de8090_0;
    %assign/vec4 v0x600001de81b0_0, 0;
    %load/vec4 v0x600001de81b0_0;
    %assign/vec4 v0x600001de8120_0, 0;
    %load/vec4 v0x600001de8240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.6, 8;
    %load/vec4 v0x600001de8510_0;
    %assign/vec4 v0x600001de8630_0, 0;
    %jmp T_111.7;
T_111.6 ;
    %load/vec4 v0x600001de85a0_0;
    %load/vec4 v0x600001de8510_0;
    %add;
    %assign/vec4 v0x600001de8630_0, 0;
T_111.7 ;
T_111.4 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x14ef75c90;
T_112 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001de9c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de9dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de9710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001de9680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001de9b90_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x600001de9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %load/vec4 v0x600001de9d40_0;
    %assign/vec4 v0x600001de9dd0_0, 0;
T_112.2 ;
    %load/vec4 v0x600001de98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.4, 8;
    %load/vec4 v0x600001de95f0_0;
    %assign/vec4 v0x600001de9710_0, 0;
    %load/vec4 v0x600001de9710_0;
    %assign/vec4 v0x600001de9680_0, 0;
    %load/vec4 v0x600001de97a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.6, 8;
    %load/vec4 v0x600001de9a70_0;
    %assign/vec4 v0x600001de9b90_0, 0;
    %jmp T_112.7;
T_112.6 ;
    %load/vec4 v0x600001de9b00_0;
    %load/vec4 v0x600001de9a70_0;
    %add;
    %assign/vec4 v0x600001de9b90_0, 0;
T_112.7 ;
T_112.4 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x14ef73640;
T_113 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001deb180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001deb330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001deac70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001deabe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001deb0f0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x600001deaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v0x600001deb2a0_0;
    %assign/vec4 v0x600001deb330_0, 0;
T_113.2 ;
    %load/vec4 v0x600001deae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.4, 8;
    %load/vec4 v0x600001deab50_0;
    %assign/vec4 v0x600001deac70_0, 0;
    %load/vec4 v0x600001deac70_0;
    %assign/vec4 v0x600001deabe0_0, 0;
    %load/vec4 v0x600001dead00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.6, 8;
    %load/vec4 v0x600001deafd0_0;
    %assign/vec4 v0x600001deb0f0_0, 0;
    %jmp T_113.7;
T_113.6 ;
    %load/vec4 v0x600001deb060_0;
    %load/vec4 v0x600001deafd0_0;
    %add;
    %assign/vec4 v0x600001deb0f0_0, 0;
T_113.7 ;
T_113.4 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x14ef70e80;
T_114 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dec750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dec900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dec240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dec1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dec6c0_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x600001dec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x600001dec870_0;
    %assign/vec4 v0x600001dec900_0, 0;
T_114.2 ;
    %load/vec4 v0x600001dec3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.4, 8;
    %load/vec4 v0x600001dec120_0;
    %assign/vec4 v0x600001dec240_0, 0;
    %load/vec4 v0x600001dec240_0;
    %assign/vec4 v0x600001dec1b0_0, 0;
    %load/vec4 v0x600001dec2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.6, 8;
    %load/vec4 v0x600001dec5a0_0;
    %assign/vec4 v0x600001dec6c0_0, 0;
    %jmp T_114.7;
T_114.6 ;
    %load/vec4 v0x600001dec630_0;
    %load/vec4 v0x600001dec5a0_0;
    %add;
    %assign/vec4 v0x600001dec6c0_0, 0;
T_114.7 ;
T_114.4 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x14ef6e9a0;
T_115 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dedcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dede60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ded7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001ded710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dedc20_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x600001ded9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x600001deddd0_0;
    %assign/vec4 v0x600001dede60_0, 0;
T_115.2 ;
    %load/vec4 v0x600001ded950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.4, 8;
    %load/vec4 v0x600001ded680_0;
    %assign/vec4 v0x600001ded7a0_0, 0;
    %load/vec4 v0x600001ded7a0_0;
    %assign/vec4 v0x600001ded710_0, 0;
    %load/vec4 v0x600001ded830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.6, 8;
    %load/vec4 v0x600001dedb00_0;
    %assign/vec4 v0x600001dedc20_0, 0;
    %jmp T_115.7;
T_115.6 ;
    %load/vec4 v0x600001dedb90_0;
    %load/vec4 v0x600001dedb00_0;
    %add;
    %assign/vec4 v0x600001dedc20_0, 0;
T_115.7 ;
T_115.4 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x14ef6c350;
T_116 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001def210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001def3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001deed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001deec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001def180_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x600001deef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v0x600001def330_0;
    %assign/vec4 v0x600001def3c0_0, 0;
T_116.2 ;
    %load/vec4 v0x600001deeeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.4, 8;
    %load/vec4 v0x600001deebe0_0;
    %assign/vec4 v0x600001deed00_0, 0;
    %load/vec4 v0x600001deed00_0;
    %assign/vec4 v0x600001deec70_0, 0;
    %load/vec4 v0x600001deed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.6, 8;
    %load/vec4 v0x600001def060_0;
    %assign/vec4 v0x600001def180_0, 0;
    %jmp T_116.7;
T_116.6 ;
    %load/vec4 v0x600001def0f0_0;
    %load/vec4 v0x600001def060_0;
    %add;
    %assign/vec4 v0x600001def180_0, 0;
T_116.7 ;
T_116.4 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x14ef69d00;
T_117 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d907e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d90990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d902d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d90240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001d90750_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x600001d90510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x600001d90900_0;
    %assign/vec4 v0x600001d90990_0, 0;
T_117.2 ;
    %load/vec4 v0x600001d90480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.4, 8;
    %load/vec4 v0x600001d901b0_0;
    %assign/vec4 v0x600001d902d0_0, 0;
    %load/vec4 v0x600001d902d0_0;
    %assign/vec4 v0x600001d90240_0, 0;
    %load/vec4 v0x600001d90360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.6, 8;
    %load/vec4 v0x600001d90630_0;
    %assign/vec4 v0x600001d90750_0, 0;
    %jmp T_117.7;
T_117.6 ;
    %load/vec4 v0x600001d906c0_0;
    %load/vec4 v0x600001d90630_0;
    %add;
    %assign/vec4 v0x600001d90750_0, 0;
T_117.7 ;
T_117.4 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x14ef676b0;
T_118 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d91d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d91ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d91830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d917a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001d91cb0_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x600001d91a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %load/vec4 v0x600001d91e60_0;
    %assign/vec4 v0x600001d91ef0_0, 0;
T_118.2 ;
    %load/vec4 v0x600001d919e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.4, 8;
    %load/vec4 v0x600001d91710_0;
    %assign/vec4 v0x600001d91830_0, 0;
    %load/vec4 v0x600001d91830_0;
    %assign/vec4 v0x600001d917a0_0, 0;
    %load/vec4 v0x600001d918c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.6, 8;
    %load/vec4 v0x600001d91b90_0;
    %assign/vec4 v0x600001d91cb0_0, 0;
    %jmp T_118.7;
T_118.6 ;
    %load/vec4 v0x600001d91c20_0;
    %load/vec4 v0x600001d91b90_0;
    %add;
    %assign/vec4 v0x600001d91cb0_0, 0;
T_118.7 ;
T_118.4 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x14ef628a0;
T_119 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d932a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d93450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d92d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d92d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001d93210_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x600001d92fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.2, 8;
    %load/vec4 v0x600001d933c0_0;
    %assign/vec4 v0x600001d93450_0, 0;
T_119.2 ;
    %load/vec4 v0x600001d92f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.4, 8;
    %load/vec4 v0x600001d92c70_0;
    %assign/vec4 v0x600001d92d90_0, 0;
    %load/vec4 v0x600001d92d90_0;
    %assign/vec4 v0x600001d92d00_0, 0;
    %load/vec4 v0x600001d92e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.6, 8;
    %load/vec4 v0x600001d930f0_0;
    %assign/vec4 v0x600001d93210_0, 0;
    %jmp T_119.7;
T_119.6 ;
    %load/vec4 v0x600001d93180_0;
    %load/vec4 v0x600001d930f0_0;
    %add;
    %assign/vec4 v0x600001d93210_0, 0;
T_119.7 ;
T_119.4 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x14ef60250;
T_120 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d94870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d94a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d94360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d942d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001d947e0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x600001d945a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0x600001d94990_0;
    %assign/vec4 v0x600001d94a20_0, 0;
T_120.2 ;
    %load/vec4 v0x600001d94510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x600001d94240_0;
    %assign/vec4 v0x600001d94360_0, 0;
    %load/vec4 v0x600001d94360_0;
    %assign/vec4 v0x600001d942d0_0, 0;
    %load/vec4 v0x600001d943f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.6, 8;
    %load/vec4 v0x600001d946c0_0;
    %assign/vec4 v0x600001d947e0_0, 0;
    %jmp T_120.7;
T_120.6 ;
    %load/vec4 v0x600001d94750_0;
    %load/vec4 v0x600001d946c0_0;
    %add;
    %assign/vec4 v0x600001d947e0_0, 0;
T_120.7 ;
T_120.4 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x14ef5dc00;
T_121 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d95dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d95f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d958c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d95830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001d95d40_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x600001d95b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %load/vec4 v0x600001d95ef0_0;
    %assign/vec4 v0x600001d95f80_0, 0;
T_121.2 ;
    %load/vec4 v0x600001d95a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.4, 8;
    %load/vec4 v0x600001d957a0_0;
    %assign/vec4 v0x600001d958c0_0, 0;
    %load/vec4 v0x600001d958c0_0;
    %assign/vec4 v0x600001d95830_0, 0;
    %load/vec4 v0x600001d95950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.6, 8;
    %load/vec4 v0x600001d95c20_0;
    %assign/vec4 v0x600001d95d40_0, 0;
    %jmp T_121.7;
T_121.6 ;
    %load/vec4 v0x600001d95cb0_0;
    %load/vec4 v0x600001d95c20_0;
    %add;
    %assign/vec4 v0x600001d95d40_0, 0;
T_121.7 ;
T_121.4 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x14ef5b5b0;
T_122 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d97330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d974e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d96e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d96d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001d972a0_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x600001d97060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %load/vec4 v0x600001d97450_0;
    %assign/vec4 v0x600001d974e0_0, 0;
T_122.2 ;
    %load/vec4 v0x600001d96fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.4, 8;
    %load/vec4 v0x600001d96d00_0;
    %assign/vec4 v0x600001d96e20_0, 0;
    %load/vec4 v0x600001d96e20_0;
    %assign/vec4 v0x600001d96d90_0, 0;
    %load/vec4 v0x600001d96eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.6, 8;
    %load/vec4 v0x600001d97180_0;
    %assign/vec4 v0x600001d972a0_0, 0;
    %jmp T_122.7;
T_122.6 ;
    %load/vec4 v0x600001d97210_0;
    %load/vec4 v0x600001d97180_0;
    %add;
    %assign/vec4 v0x600001d972a0_0, 0;
T_122.7 ;
T_122.4 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x14efb0620;
T_123 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d99b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001de1a70_0, 0, 32;
T_123.2 ;
    %load/vec4 v0x600001de1a70_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_123.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001de1a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de19e0, 0, 4;
    %load/vec4 v0x600001de1a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001de1a70_0, 0, 32;
    %jmp T_123.2;
T_123.3 ;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x600001d99830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d998c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de19e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001de1a70_0, 0, 32;
T_123.6 ;
    %load/vec4 v0x600001de1a70_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_123.7, 5;
    %load/vec4 v0x600001de1a70_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001de19e0, 4;
    %ix/getv/s 3, v0x600001de1a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de19e0, 0, 4;
    %load/vec4 v0x600001de1a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001de1a70_0, 0, 32;
    %jmp T_123.6;
T_123.7 ;
T_123.4 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x14efadfd0;
T_124 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d99b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001de1b90_0, 0, 32;
T_124.2 ;
    %load/vec4 v0x600001de1b90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_124.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001de1b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de1b00, 0, 4;
    %load/vec4 v0x600001de1b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001de1b90_0, 0, 32;
    %jmp T_124.2;
T_124.3 ;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x600001d99830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d998c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de1b00, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001de1b90_0, 0, 32;
T_124.6 ;
    %load/vec4 v0x600001de1b90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_124.7, 5;
    %load/vec4 v0x600001de1b90_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001de1b00, 4;
    %ix/getv/s 3, v0x600001de1b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de1b00, 0, 4;
    %load/vec4 v0x600001de1b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001de1b90_0, 0, 32;
    %jmp T_124.6;
T_124.7 ;
T_124.4 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x14efab980;
T_125 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d99b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001de1cb0_0, 0, 32;
T_125.2 ;
    %load/vec4 v0x600001de1cb0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_125.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001de1cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de1c20, 0, 4;
    %load/vec4 v0x600001de1cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001de1cb0_0, 0, 32;
    %jmp T_125.2;
T_125.3 ;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x600001d99830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d998c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de1c20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001de1cb0_0, 0, 32;
T_125.6 ;
    %load/vec4 v0x600001de1cb0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_125.7, 5;
    %load/vec4 v0x600001de1cb0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001de1c20, 4;
    %ix/getv/s 3, v0x600001de1cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001de1c20, 0, 4;
    %load/vec4 v0x600001de1cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001de1cb0_0, 0, 32;
    %jmp T_125.6;
T_125.7 ;
T_125.4 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x14efb7a80;
T_126 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d99b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001d99e60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001d99560_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x600001d99ef0_0;
    %assign/vec4 v0x600001d99e60_0, 0;
    %load/vec4 v0x600001d995f0_0;
    %assign/vec4 v0x600001d99560_0, 0;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x14efb7a80;
T_127 ;
    %wait E_0x600003531a00;
    %load/vec4 v0x600001d99e60_0;
    %store/vec4 v0x600001d99ef0_0, 0, 3;
    %load/vec4 v0x600001d99560_0;
    %store/vec4 v0x600001d995f0_0, 0, 16;
    %load/vec4 v0x600001d99e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_127.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_127.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_127.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_127.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_127.4, 6;
    %jmp T_127.5;
T_127.0 ;
    %load/vec4 v0x600001d99dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.6, 8;
    %load/vec4 v0x600001d9a0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_127.9, 8;
T_127.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_127.9, 8;
 ; End of false expr.
    %blend;
T_127.9;
    %store/vec4 v0x600001d99ef0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001d995f0_0, 0, 16;
T_127.6 ;
    %jmp T_127.5;
T_127.1 ;
    %load/vec4 v0x600001d9a0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001d99ef0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001d995f0_0, 0, 16;
T_127.10 ;
    %jmp T_127.5;
T_127.2 ;
    %load/vec4 v0x600001d99560_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001d995f0_0, 0, 16;
    %load/vec4 v0x600001d993b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001d99560_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_127.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001d99ef0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001d995f0_0, 0, 16;
T_127.12 ;
    %jmp T_127.5;
T_127.3 ;
    %load/vec4 v0x600001d99560_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001d995f0_0, 0, 16;
    %load/vec4 v0x600001d997a0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600001d99560_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_127.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001d99ef0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001d995f0_0, 0, 16;
T_127.14 ;
    %jmp T_127.5;
T_127.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001d99ef0_0, 0, 3;
    %jmp T_127.5;
T_127.5 ;
    %pop/vec4 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x14f833690;
T_128 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_128.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_128.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_128.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_128.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_128.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_128.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_128.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_128.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_128.9;
T_128.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_128.9;
T_128.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_128.9;
T_128.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_128.9;
T_128.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_128.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_128.11, 8;
T_128.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_128.11, 8;
 ; End of false expr.
    %blend;
T_128.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_128.9;
T_128.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_128.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_128.13, 8;
T_128.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_128.13, 8;
 ; End of false expr.
    %blend;
T_128.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_128.9;
T_128.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_128.9;
T_128.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_128.9;
T_128.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_128.9;
T_128.9 ;
    %pop/vec4 1;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x14f833690;
T_129 ;
    %wait E_0x600003534c40;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x14f833800;
T_130 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_130.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_130.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_130.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_130.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_130.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_130.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_130.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_130.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_130.9;
T_130.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_130.9;
T_130.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_130.9;
T_130.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_130.9;
T_130.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_130.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_130.11, 8;
T_130.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_130.11, 8;
 ; End of false expr.
    %blend;
T_130.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_130.9;
T_130.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_130.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_130.13, 8;
T_130.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_130.13, 8;
 ; End of false expr.
    %blend;
T_130.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_130.9;
T_130.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_130.9;
T_130.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_130.9;
T_130.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_130.9;
T_130.9 ;
    %pop/vec4 1;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x14f833800;
T_131 ;
    %wait E_0x600003534c40;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x14f831040;
T_132 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_132.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_132.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_132.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_132.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_132.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_132.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_132.9;
T_132.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_132.9;
T_132.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_132.9;
T_132.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_132.9;
T_132.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_132.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_132.11, 8;
T_132.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_132.11, 8;
 ; End of false expr.
    %blend;
T_132.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_132.9;
T_132.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_132.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_132.13, 8;
T_132.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_132.13, 8;
 ; End of false expr.
    %blend;
T_132.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_132.9;
T_132.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_132.9;
T_132.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_132.9;
T_132.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_132.9;
T_132.9 ;
    %pop/vec4 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x14f831040;
T_133 ;
    %wait E_0x600003534c40;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x14f8311b0;
T_134 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_134.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_134.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_134.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_134.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_134.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_134.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_134.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_134.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_134.9;
T_134.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_134.9;
T_134.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_134.9;
T_134.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_134.9;
T_134.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_134.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_134.11, 8;
T_134.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_134.11, 8;
 ; End of false expr.
    %blend;
T_134.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_134.9;
T_134.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_134.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_134.13, 8;
T_134.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_134.13, 8;
 ; End of false expr.
    %blend;
T_134.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_134.9;
T_134.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_134.9;
T_134.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_134.9;
T_134.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_134.9;
T_134.9 ;
    %pop/vec4 1;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x14f8311b0;
T_135 ;
    %wait E_0x600003534c40;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x14f82e9f0;
T_136 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_136.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_136.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_136.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_136.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_136.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_136.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_136.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_136.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_136.9;
T_136.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_136.9;
T_136.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_136.9;
T_136.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_136.9;
T_136.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_136.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_136.11, 8;
T_136.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_136.11, 8;
 ; End of false expr.
    %blend;
T_136.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_136.9;
T_136.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_136.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_136.13, 8;
T_136.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_136.13, 8;
 ; End of false expr.
    %blend;
T_136.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_136.9;
T_136.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_136.9;
T_136.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_136.9;
T_136.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_136.9;
T_136.9 ;
    %pop/vec4 1;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x14f82e9f0;
T_137 ;
    %wait E_0x600003534c40;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x14f82eb60;
T_138 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_138.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_138.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_138.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_138.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_138.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_138.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_138.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_138.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_138.9;
T_138.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_138.9;
T_138.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_138.9;
T_138.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_138.9;
T_138.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_138.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_138.11, 8;
T_138.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_138.11, 8;
 ; End of false expr.
    %blend;
T_138.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_138.9;
T_138.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_138.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_138.13, 8;
T_138.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_138.13, 8;
 ; End of false expr.
    %blend;
T_138.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_138.9;
T_138.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_138.9;
T_138.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_138.9;
T_138.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_138.9;
T_138.9 ;
    %pop/vec4 1;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x14f82eb60;
T_139 ;
    %wait E_0x600003534c40;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x14f82c3a0;
T_140 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_140.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_140.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_140.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_140.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_140.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_140.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_140.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_140.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_140.9;
T_140.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_140.9;
T_140.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_140.9;
T_140.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_140.9;
T_140.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_140.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_140.11, 8;
T_140.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_140.11, 8;
 ; End of false expr.
    %blend;
T_140.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_140.9;
T_140.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_140.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_140.13, 8;
T_140.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_140.13, 8;
 ; End of false expr.
    %blend;
T_140.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_140.9;
T_140.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_140.9;
T_140.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_140.9;
T_140.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_140.9;
T_140.9 ;
    %pop/vec4 1;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_0x14f82c3a0;
T_141 ;
    %wait E_0x600003534c40;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x14f82c510;
T_142 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_142.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_142.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_142.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_142.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_142.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_142.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_142.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_142.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_142.9;
T_142.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_142.9;
T_142.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_142.9;
T_142.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_142.9;
T_142.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_142.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_142.11, 8;
T_142.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_142.11, 8;
 ; End of false expr.
    %blend;
T_142.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_142.9;
T_142.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_142.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_142.13, 8;
T_142.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_142.13, 8;
 ; End of false expr.
    %blend;
T_142.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_142.9;
T_142.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_142.9;
T_142.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_142.9;
T_142.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_142.9;
T_142.9 ;
    %pop/vec4 1;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x14f82c510;
T_143 ;
    %wait E_0x600003534c40;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x14f829d50;
T_144 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_144.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_144.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_144.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_144.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_144.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_144.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_144.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_144.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_144.9;
T_144.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_144.9;
T_144.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_144.9;
T_144.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_144.9;
T_144.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_144.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_144.11, 8;
T_144.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_144.11, 8;
 ; End of false expr.
    %blend;
T_144.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_144.9;
T_144.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_144.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_144.13, 8;
T_144.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_144.13, 8;
 ; End of false expr.
    %blend;
T_144.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_144.9;
T_144.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_144.9;
T_144.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_144.9;
T_144.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_144.9;
T_144.9 ;
    %pop/vec4 1;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x14f829d50;
T_145 ;
    %wait E_0x600003534c40;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x14f829ec0;
T_146 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_146.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_146.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_146.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_146.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_146.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_146.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_146.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_146.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_146.9;
T_146.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_146.9;
T_146.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_146.9;
T_146.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_146.9;
T_146.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_146.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_146.11, 8;
T_146.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_146.11, 8;
 ; End of false expr.
    %blend;
T_146.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_146.9;
T_146.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_146.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_146.13, 8;
T_146.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_146.13, 8;
 ; End of false expr.
    %blend;
T_146.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_146.9;
T_146.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_146.9;
T_146.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_146.9;
T_146.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_146.9;
T_146.9 ;
    %pop/vec4 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x14f829ec0;
T_147 ;
    %wait E_0x600003534c40;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x14f80f180;
T_148 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_148.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_148.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_148.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_148.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_148.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_148.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_148.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_148.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_148.9;
T_148.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_148.9;
T_148.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_148.9;
T_148.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_148.9;
T_148.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_148.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_148.11, 8;
T_148.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_148.11, 8;
 ; End of false expr.
    %blend;
T_148.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_148.9;
T_148.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_148.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_148.13, 8;
T_148.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_148.13, 8;
 ; End of false expr.
    %blend;
T_148.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_148.9;
T_148.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_148.9;
T_148.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_148.9;
T_148.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_148.9;
T_148.9 ;
    %pop/vec4 1;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x14f80f180;
T_149 ;
    %wait E_0x600003534c40;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x14f80f2f0;
T_150 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_150.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_150.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_150.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_150.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_150.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_150.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_150.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_150.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_150.9;
T_150.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_150.9;
T_150.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_150.9;
T_150.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_150.9;
T_150.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_150.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_150.11, 8;
T_150.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_150.11, 8;
 ; End of false expr.
    %blend;
T_150.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_150.9;
T_150.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_150.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_150.13, 8;
T_150.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_150.13, 8;
 ; End of false expr.
    %blend;
T_150.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_150.9;
T_150.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_150.9;
T_150.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_150.9;
T_150.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_150.9;
T_150.9 ;
    %pop/vec4 1;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_0x14f80f2f0;
T_151 ;
    %wait E_0x600003534c40;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x14f8097c0;
T_152 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_152.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_152.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_152.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_152.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_152.9;
T_152.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_152.9;
T_152.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_152.9;
T_152.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_152.9;
T_152.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_152.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_152.11, 8;
T_152.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_152.11, 8;
 ; End of false expr.
    %blend;
T_152.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_152.9;
T_152.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_152.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_152.13, 8;
T_152.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_152.13, 8;
 ; End of false expr.
    %blend;
T_152.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_152.9;
T_152.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_152.9;
T_152.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_152.9;
T_152.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_152.9;
T_152.9 ;
    %pop/vec4 1;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0x14f8097c0;
T_153 ;
    %wait E_0x600003534c40;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x14f809930;
T_154 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_154.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_154.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_154.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_154.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_154.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_154.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_154.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_154.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_154.9;
T_154.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_154.9;
T_154.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_154.9;
T_154.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_154.9;
T_154.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_154.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_154.11, 8;
T_154.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_154.11, 8;
 ; End of false expr.
    %blend;
T_154.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_154.9;
T_154.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_154.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_154.13, 8;
T_154.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_154.13, 8;
 ; End of false expr.
    %blend;
T_154.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_154.9;
T_154.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_154.9;
T_154.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_154.9;
T_154.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_154.9;
T_154.9 ;
    %pop/vec4 1;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x14f809930;
T_155 ;
    %wait E_0x600003534c40;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x14f807170;
T_156 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_156.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_156.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_156.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_156.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_156.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_156.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_156.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_156.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_156.9;
T_156.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_156.9;
T_156.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_156.9;
T_156.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_156.9;
T_156.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_156.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_156.11, 8;
T_156.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_156.11, 8;
 ; End of false expr.
    %blend;
T_156.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_156.9;
T_156.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_156.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_156.13, 8;
T_156.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_156.13, 8;
 ; End of false expr.
    %blend;
T_156.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_156.9;
T_156.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_156.9;
T_156.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_156.9;
T_156.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_156.9;
T_156.9 ;
    %pop/vec4 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x14f807170;
T_157 ;
    %wait E_0x600003534c40;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x14f8072e0;
T_158 ;
    %wait E_0x600003534c80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_158.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_158.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_158.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_158.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_158.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_158.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_158.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_158.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_158.9;
T_158.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_158.9;
T_158.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_158.9;
T_158.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e6d0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_158.9;
T_158.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_158.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_158.11, 8;
T_158.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_158.11, 8;
 ; End of false expr.
    %blend;
T_158.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_158.9;
T_158.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_158.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_158.13, 8;
T_158.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %jmp/0 T_158.13, 8;
 ; End of false expr.
    %blend;
T_158.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_158.9;
T_158.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_158.9;
T_158.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_158.9;
T_158.7 ;
    %load/vec4 v0x600001d9e520_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001d9e760, 4, 0;
    %jmp T_158.9;
T_158.9 ;
    %pop/vec4 1;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0x14f8072e0;
T_159 ;
    %wait E_0x600003534c40;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9e760, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001d9de60_0, 4, 16;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x14f83aaf0;
T_160 ;
    %wait E_0x600003534b80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d9e5b0_0, 0, 32;
T_160.0 ;
    %load/vec4 v0x600001d9e5b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_160.1, 5;
    %ix/getv/s 4, v0x600001d9e5b0_0;
    %load/vec4a v0x600001d9e640, 4;
    %ix/getv/s 4, v0x600001d9e5b0_0;
    %store/vec4a v0x600001d9ea30, 4, 0;
    %load/vec4 v0x600001d9e5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d9e5b0_0, 0, 32;
    %jmp T_160.0;
T_160.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001d9f0f0_0, 0, 32;
T_160.2 ;
    %load/vec4 v0x600001d9f0f0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_160.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d9e5b0_0, 0, 32;
T_160.4 ;
    %load/vec4 v0x600001d9e5b0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600001d9f0f0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_160.5, 5;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_160.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_160.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_160.8, 6;
    %load/vec4 v0x600001d9f0f0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001d9e5b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d9ea30, 4;
    %load/vec4 v0x600001d9f0f0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001d9e5b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001d9ea30, 4, 0;
    %jmp T_160.10;
T_160.6 ;
    %load/vec4 v0x600001d9f0f0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001d9e5b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d9ea30, 4;
    %load/vec4 v0x600001d9f0f0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001d9e5b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d9ea30, 4;
    %add;
    %load/vec4 v0x600001d9f0f0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001d9e5b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001d9ea30, 4, 0;
    %jmp T_160.10;
T_160.7 ;
    %load/vec4 v0x600001d9f0f0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001d9e5b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d9ea30, 4;
    %load/vec4 v0x600001d9f0f0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001d9e5b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d9ea30, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_160.11, 8;
    %load/vec4 v0x600001d9f0f0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001d9e5b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d9ea30, 4;
    %jmp/1 T_160.12, 8;
T_160.11 ; End of true expr.
    %load/vec4 v0x600001d9f0f0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001d9e5b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d9ea30, 4;
    %jmp/0 T_160.12, 8;
 ; End of false expr.
    %blend;
T_160.12;
    %load/vec4 v0x600001d9f0f0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001d9e5b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001d9ea30, 4, 0;
    %jmp T_160.10;
T_160.8 ;
    %load/vec4 v0x600001d9f0f0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001d9e5b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d9ea30, 4;
    %load/vec4 v0x600001d9f0f0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001d9e5b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d9ea30, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_160.13, 8;
    %load/vec4 v0x600001d9f0f0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001d9e5b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d9ea30, 4;
    %jmp/1 T_160.14, 8;
T_160.13 ; End of true expr.
    %load/vec4 v0x600001d9f0f0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001d9e5b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d9ea30, 4;
    %jmp/0 T_160.14, 8;
 ; End of false expr.
    %blend;
T_160.14;
    %load/vec4 v0x600001d9f0f0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001d9e5b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001d9ea30, 4, 0;
    %jmp T_160.10;
T_160.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600001d9e5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d9e5b0_0, 0, 32;
    %jmp T_160.4;
T_160.5 ;
    %load/vec4 v0x600001d9f0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d9f0f0_0, 0, 32;
    %jmp T_160.2;
T_160.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d9ea30, 4;
    %store/vec4 v0x600001d9e9a0_0, 0, 16;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x14f83aaf0;
T_161 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d9eac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001d9f180_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001d9e130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001d9e400_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001d9ddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d9f060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d9ed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d9e370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d9f2a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001d9f3c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001d9f600_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001d9f7b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001d9e520_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001d9e880_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001d9e2e0_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d9f060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d9ed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d9e370_0, 0;
    %load/vec4 v0x600001d9f180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_161.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_161.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_161.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_161.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_161.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_161.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_161.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001d9f180_0, 0;
    %jmp T_161.10;
T_161.2 ;
    %load/vec4 v0x600001d9e1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.11, 8;
    %load/vec4 v0x600001d9df80_0;
    %assign/vec4 v0x600001d9e130_0, 0;
    %load/vec4 v0x600001d9f210_0;
    %assign/vec4 v0x600001d9f2a0_0, 0;
    %load/vec4 v0x600001d9f330_0;
    %assign/vec4 v0x600001d9f3c0_0, 0;
    %load/vec4 v0x600001d9f4e0_0;
    %assign/vec4 v0x600001d9f600_0, 0;
    %load/vec4 v0x600001d9f690_0;
    %assign/vec4 v0x600001d9f7b0_0, 0;
    %load/vec4 v0x600001d9e490_0;
    %assign/vec4 v0x600001d9e520_0, 0;
    %load/vec4 v0x600001d9e7f0_0;
    %assign/vec4 v0x600001d9e880_0, 0;
    %load/vec4 v0x600001d9e250_0;
    %assign/vec4 v0x600001d9e2e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001d9f180_0, 0;
T_161.11 ;
    %jmp T_161.10;
T_161.3 ;
    %load/vec4 v0x600001d9e2e0_0;
    %assign/vec4 v0x600001d9e400_0, 0;
    %load/vec4 v0x600001d9e880_0;
    %assign/vec4 v0x600001d9ddd0_0, 0;
    %load/vec4 v0x600001d9f2a0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_161.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_161.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_161.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_161.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_161.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001d9f180_0, 0;
    %jmp T_161.19;
T_161.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d9ed90_0, 0;
    %load/vec4 v0x600001d9e880_0;
    %assign/vec4 v0x600001d9ebe0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001d9f180_0, 0;
    %jmp T_161.19;
T_161.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d9f060_0, 0;
    %load/vec4 v0x600001d9e880_0;
    %assign/vec4 v0x600001d9ebe0_0, 0;
    %load/vec4 v0x600001d9f570_0;
    %assign/vec4 v0x600001d9ef40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001d9f180_0, 0;
    %jmp T_161.19;
T_161.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001d9f180_0, 0;
    %jmp T_161.19;
T_161.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001d9f180_0, 0;
    %jmp T_161.19;
T_161.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001d9f180_0, 0;
    %jmp T_161.19;
T_161.19 ;
    %pop/vec4 1;
    %jmp T_161.10;
T_161.4 ;
    %load/vec4 v0x600001d9de60_0;
    %load/vec4 v0x600001d9f3c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d9f450, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001d9f180_0, 0;
    %jmp T_161.10;
T_161.5 ;
    %load/vec4 v0x600001d9ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.20, 8;
    %load/vec4 v0x600001d9f2a0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_161.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600001d9f180_0, 0;
    %jmp T_161.23;
T_161.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001d9f180_0, 0;
T_161.23 ;
T_161.20 ;
    %jmp T_161.10;
T_161.6 ;
    %load/vec4 v0x600001d9ec70_0;
    %load/vec4 v0x600001d9f3c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d9f450, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001d9f180_0, 0;
    %jmp T_161.10;
T_161.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600001d9e9a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001d9f3c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d9f450, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001d9f180_0, 0;
    %jmp T_161.10;
T_161.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d9e370_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001d9f180_0, 0;
    %jmp T_161.10;
T_161.10 ;
    %pop/vec4 1;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x14efbec00;
T_162 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dfe1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dfe010_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dfe0a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dfd830_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dfe130_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dfd8c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dfdcb0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dfdf80_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001dfdb00_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001dfdb90_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001dfddd0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001dfde60_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001dfd950_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001dfe2e0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001dfe640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfe760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfe490_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001dfc870_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001dfc480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dfc990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dfc5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfcb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfc750_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001dfd0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfd200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfd3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfcf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfd9e0_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfe760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfe490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfd9e0_0, 0;
    %load/vec4 v0x600001dfe7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_162.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_162.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_162.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_162.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_162.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_162.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_162.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_162.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_162.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_162.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_162.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_162.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_162.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_162.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %jmp T_162.17;
T_162.2 ;
    %load/vec4 v0x600001dfd7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.18, 8;
    %load/vec4 v0x600001dfe880_0;
    %assign/vec4 v0x600001dfe010_0, 0;
    %load/vec4 v0x600001dfda70_0;
    %assign/vec4 v0x600001dfdb00_0, 0;
    %load/vec4 v0x600001dfdd40_0;
    %assign/vec4 v0x600001dfddd0_0, 0;
    %load/vec4 v0x600001dfd4d0_0;
    %assign/vec4 v0x600001dfe130_0, 0;
    %load/vec4 v0x600001dfd440_0;
    %assign/vec4 v0x600001dfd8c0_0, 0;
    %load/vec4 v0x600001dfdc20_0;
    %assign/vec4 v0x600001dfdcb0_0, 0;
    %load/vec4 v0x600001dfdef0_0;
    %assign/vec4 v0x600001dfdf80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
T_162.18 ;
    %jmp T_162.17;
T_162.3 ;
    %load/vec4 v0x600001dfdb00_0;
    %assign/vec4 v0x600001dfdb90_0, 0;
    %load/vec4 v0x600001dfddd0_0;
    %assign/vec4 v0x600001dfde60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dfe0a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dfd830_0, 0;
    %load/vec4 v0x600001dfe010_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_162.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_162.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %jmp T_162.23;
T_162.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %jmp T_162.23;
T_162.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %jmp T_162.23;
T_162.23 ;
    %pop/vec4 1;
    %jmp T_162.17;
T_162.4 ;
    %load/vec4 v0x600001dfdb90_0;
    %assign/vec4 v0x600001dfc480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dfc5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dfc750_0, 0;
    %load/vec4 v0x600001dfc630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_162.26, 9;
    %load/vec4 v0x600001dfc750_0;
    %and;
T_162.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfc750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dfcf30_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
T_162.24 ;
    %jmp T_162.17;
T_162.5 ;
    %load/vec4 v0x600001dfcfc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_162.29, 9;
    %load/vec4 v0x600001dfcf30_0;
    %and;
T_162.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.27, 8;
    %load/vec4 v0x600001dfcd80_0;
    %assign/vec4 v0x600001dfd950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfcf30_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
T_162.27 ;
    %jmp T_162.17;
T_162.6 ;
    %load/vec4 v0x600001dfde60_0;
    %assign/vec4 v0x600001dfe2e0_0, 0;
    %load/vec4 v0x600001dfd950_0;
    %assign/vec4 v0x600001dfe640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dfe760_0, 0;
    %load/vec4 v0x600001dfe520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
T_162.30 ;
    %jmp T_162.17;
T_162.7 ;
    %load/vec4 v0x600001dfde60_0;
    %assign/vec4 v0x600001dfe2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dfe490_0, 0;
    %load/vec4 v0x600001dfe520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
T_162.32 ;
    %jmp T_162.17;
T_162.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %jmp T_162.17;
T_162.9 ;
    %load/vec4 v0x600001dfe370_0;
    %assign/vec4 v0x600001dfd950_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %jmp T_162.17;
T_162.10 ;
    %load/vec4 v0x600001dfdb90_0;
    %assign/vec4 v0x600001dfc870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dfc990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dfcb40_0, 0;
    %load/vec4 v0x600001dfca20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_162.36, 9;
    %load/vec4 v0x600001dfcb40_0;
    %and;
T_162.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfcb40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
T_162.34 ;
    %jmp T_162.17;
T_162.11 ;
    %load/vec4 v0x600001dfd950_0;
    %assign/vec4 v0x600001dfd0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dfd200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dfd3b0_0, 0;
    %load/vec4 v0x600001dfd290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_162.39, 9;
    %load/vec4 v0x600001dfd3b0_0;
    %and;
T_162.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfd3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dfd200_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
T_162.37 ;
    %jmp T_162.17;
T_162.12 ;
    %load/vec4 v0x600001dfccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
T_162.40 ;
    %jmp T_162.17;
T_162.13 ;
    %load/vec4 v0x600001dfd830_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001dfd830_0, 0;
    %load/vec4 v0x600001dfdb90_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001dfdb90_0, 0;
    %load/vec4 v0x600001dfde60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001dfde60_0, 0;
    %load/vec4 v0x600001dfd8c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001dfd830_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_162.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %jmp T_162.43;
T_162.42 ;
    %load/vec4 v0x600001dfe010_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_162.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_162.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %jmp T_162.47;
T_162.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %jmp T_162.47;
T_162.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %jmp T_162.47;
T_162.47 ;
    %pop/vec4 1;
T_162.43 ;
    %jmp T_162.17;
T_162.14 ;
    %load/vec4 v0x600001dfe0a0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001dfe0a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dfd830_0, 0;
    %load/vec4 v0x600001dfe130_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001dfe0a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_162.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %jmp T_162.49;
T_162.48 ;
    %load/vec4 v0x600001dfdb00_0;
    %load/vec4 v0x600001dfe0a0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600001dfdcb0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600001dfdb90_0, 0;
    %load/vec4 v0x600001dfddd0_0;
    %load/vec4 v0x600001dfe0a0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001dfdf80_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001dfde60_0, 0;
    %load/vec4 v0x600001dfe010_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_162.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_162.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %jmp T_162.53;
T_162.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %jmp T_162.53;
T_162.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %jmp T_162.53;
T_162.53 ;
    %pop/vec4 1;
T_162.49 ;
    %jmp T_162.17;
T_162.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dfd9e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dfe7f0_0, 0;
    %jmp T_162.17;
T_162.17 ;
    %pop/vec4 1;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x14f8442c0;
T_163 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001d9a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %load/vec4 v0x600001d9a520_0;
    %load/vec4 v0x600001d9a1c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d9a370, 0, 4;
T_163.0 ;
    %load/vec4 v0x600001d9a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.2, 8;
    %load/vec4 v0x600001d9a1c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001d9a370, 4;
    %assign/vec4 v0x600001d9a400_0, 0;
T_163.2 ;
    %jmp T_163;
    .thread T_163;
    .scope S_0x14f8442c0;
T_164 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d9a2e0_0, 0, 32;
T_164.0 ;
    %load/vec4 v0x600001d9a2e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_164.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001d9a2e0_0;
    %store/vec4a v0x600001d9a370, 4, 0;
    %load/vec4 v0x600001d9a2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d9a2e0_0, 0, 32;
    %jmp T_164.0;
T_164.1 ;
    %end;
    .thread T_164;
    .scope S_0x14f841c70;
T_165 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001d9aac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %load/vec4 v0x600001d9aa30_0;
    %load/vec4 v0x600001d9a6d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d9a880, 0, 4;
T_165.0 ;
    %load/vec4 v0x600001d9a9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.2, 8;
    %load/vec4 v0x600001d9a6d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001d9a880, 4;
    %assign/vec4 v0x600001d9a910_0, 0;
T_165.2 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x14f841c70;
T_166 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d9a7f0_0, 0, 32;
T_166.0 ;
    %load/vec4 v0x600001d9a7f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_166.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001d9a7f0_0;
    %store/vec4a v0x600001d9a880, 4, 0;
    %load/vec4 v0x600001d9a7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d9a7f0_0, 0, 32;
    %jmp T_166.0;
T_166.1 ;
    %end;
    .thread T_166;
    .scope S_0x14f83f620;
T_167 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001d9afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %load/vec4 v0x600001d9af40_0;
    %load/vec4 v0x600001d9abe0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d9ad90, 0, 4;
T_167.0 ;
    %load/vec4 v0x600001d9aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x600001d9abe0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001d9ad90, 4;
    %assign/vec4 v0x600001d9ae20_0, 0;
T_167.2 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x14f83f620;
T_168 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d9ad00_0, 0, 32;
T_168.0 ;
    %load/vec4 v0x600001d9ad00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_168.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001d9ad00_0;
    %store/vec4a v0x600001d9ad90, 4, 0;
    %load/vec4 v0x600001d9ad00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d9ad00_0, 0, 32;
    %jmp T_168.0;
T_168.1 ;
    %end;
    .thread T_168;
    .scope S_0x14f83cfd0;
T_169 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001d9b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %load/vec4 v0x600001d9b450_0;
    %load/vec4 v0x600001d9b0f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d9b2a0, 0, 4;
T_169.0 ;
    %load/vec4 v0x600001d9b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.2, 8;
    %load/vec4 v0x600001d9b0f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001d9b2a0, 4;
    %assign/vec4 v0x600001d9b330_0, 0;
T_169.2 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x14f83cfd0;
T_170 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d9b210_0, 0, 32;
T_170.0 ;
    %load/vec4 v0x600001d9b210_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_170.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001d9b210_0;
    %store/vec4a v0x600001d9b2a0, 4, 0;
    %load/vec4 v0x600001d9b210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d9b210_0, 0, 32;
    %jmp T_170.0;
T_170.1 ;
    %end;
    .thread T_170;
    .scope S_0x14f853730;
T_171 ;
    %wait E_0x600003533e80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d9b7b0_0, 0, 32;
T_171.0 ;
    %load/vec4 v0x600001d9b7b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_171.1, 5;
    %load/vec4 v0x600001d9cea0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_171.2, 8;
    %load/vec4 v0x600001d9bba0_0;
    %pad/u 32;
    %load/vec4 v0x600001d9b7b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_171.2;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9d170_0, 4, 1;
    %load/vec4 v0x600001d9c990_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_171.3, 8;
    %load/vec4 v0x600001d9b9f0_0;
    %pad/u 32;
    %load/vec4 v0x600001d9b7b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_171.3;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9d050_0, 4, 1;
    %load/vec4 v0x600001d9cc60_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_171.4, 8;
    %load/vec4 v0x600001d9bb10_0;
    %pad/u 32;
    %load/vec4 v0x600001d9b7b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_171.4;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9d0e0_0, 4, 1;
    %load/vec4 v0x600001d9d680_0;
    %flag_set/vec4 8;
    %jmp/1 T_171.6, 8;
    %load/vec4 v0x600001d9d4d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_171.6;
    %flag_get/vec4 8;
    %jmp/0 T_171.5, 8;
    %load/vec4 v0x600001d9bde0_0;
    %pad/u 32;
    %load/vec4 v0x600001d9b7b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_171.5;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9d200_0, 4, 1;
    %load/vec4 v0x600001d9c480_0;
    %flag_set/vec4 8;
    %jmp/1 T_171.8, 8;
    %load/vec4 v0x600001d9c2d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_171.8;
    %flag_get/vec4 8;
    %jmp/0 T_171.7, 8;
    %load/vec4 v0x600001d9b8d0_0;
    %pad/u 32;
    %load/vec4 v0x600001d9b7b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_171.7;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9cfc0_0, 4, 1;
    %load/vec4 v0x600001d9b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d9b7b0_0, 0, 32;
    %jmp T_171.0;
T_171.1 ;
    %jmp T_171;
    .thread T_171, $push;
    .scope S_0x14f853730;
T_172 ;
    %wait E_0x600003533e40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d9b7b0_0, 0, 32;
T_172.0 ;
    %load/vec4 v0x600001d9b7b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_172.1, 5;
    %load/vec4 v0x600001d9d170_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9c6c0_0, 4, 1;
    %load/vec4 v0x600001d9d050_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_172.2, 8;
    %load/vec4 v0x600001d9d170_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.2;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9c5a0_0, 4, 1;
    %load/vec4 v0x600001d9d0e0_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_172.4, 9;
    %load/vec4 v0x600001d9d170_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_172.3, 8;
    %load/vec4 v0x600001d9d050_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.3;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9c630_0, 4, 1;
    %load/vec4 v0x600001d9d200_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_172.7, 10;
    %load/vec4 v0x600001d9d170_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_172.6, 9;
    %load/vec4 v0x600001d9d050_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_172.5, 8;
    %load/vec4 v0x600001d9d0e0_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.5;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9c750_0, 4, 1;
    %load/vec4 v0x600001d9cfc0_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_172.11, 11;
    %load/vec4 v0x600001d9d170_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_172.10, 10;
    %load/vec4 v0x600001d9d050_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_172.9, 9;
    %load/vec4 v0x600001d9d0e0_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_172.8, 8;
    %load/vec4 v0x600001d9d200_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.8;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9c510_0, 4, 1;
    %load/vec4 v0x600001d9c6c0_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.12, 8;
    %load/vec4 v0x600001d9d8c0_0;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4a v0x600001d9b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4a v0x600001d9bf00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9c000_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9bd50_0, 4, 1;
    %jmp T_172.13;
T_172.12 ;
    %load/vec4 v0x600001d9c5a0_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.14, 8;
    %load/vec4 v0x600001d9d7a0_0;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4a v0x600001d9b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4a v0x600001d9bf00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9c000_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9bd50_0, 4, 1;
    %jmp T_172.15;
T_172.14 ;
    %load/vec4 v0x600001d9c630_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.16, 8;
    %load/vec4 v0x600001d9d830_0;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4a v0x600001d9b840, 4, 0;
    %load/vec4 v0x600001d9cbd0_0;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4a v0x600001d9bf00, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9c000_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9bd50_0, 4, 1;
    %jmp T_172.17;
T_172.16 ;
    %load/vec4 v0x600001d9c750_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.18, 8;
    %load/vec4 v0x600001d9d950_0;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4a v0x600001d9b840, 4, 0;
    %load/vec4 v0x600001d9d5f0_0;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4a v0x600001d9bf00, 4, 0;
    %load/vec4 v0x600001d9d680_0;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9c000_0, 4, 1;
    %load/vec4 v0x600001d9d4d0_0;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9bd50_0, 4, 1;
    %jmp T_172.19;
T_172.18 ;
    %load/vec4 v0x600001d9c510_0;
    %load/vec4 v0x600001d9b7b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.20, 8;
    %load/vec4 v0x600001d9d710_0;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4a v0x600001d9b840, 4, 0;
    %load/vec4 v0x600001d9c3f0_0;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4a v0x600001d9bf00, 4, 0;
    %load/vec4 v0x600001d9c480_0;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9c000_0, 4, 1;
    %load/vec4 v0x600001d9c2d0_0;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9bd50_0, 4, 1;
    %jmp T_172.21;
T_172.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4a v0x600001d9b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4a v0x600001d9bf00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9c000_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001d9b7b0_0;
    %store/vec4 v0x600001d9bd50_0, 4, 1;
T_172.21 ;
T_172.19 ;
T_172.17 ;
T_172.15 ;
T_172.13 ;
    %load/vec4 v0x600001d9b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d9b7b0_0, 0, 32;
    %jmp T_172.0;
T_172.1 ;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x14f853730;
T_173 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001d9bba0_0;
    %assign/vec4 v0x600001d9bc30_0, 0;
    %load/vec4 v0x600001d9b9f0_0;
    %assign/vec4 v0x600001d9ba80_0, 0;
    %load/vec4 v0x600001d9bde0_0;
    %assign/vec4 v0x600001d9be70_0, 0;
    %load/vec4 v0x600001d9b8d0_0;
    %assign/vec4 v0x600001d9b960_0, 0;
    %jmp T_173;
    .thread T_173;
    .scope S_0x14f853730;
T_174 ;
    %wait E_0x600003533dc0;
    %load/vec4 v0x600001d9bc30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001d9bcc0, 4;
    %store/vec4 v0x600001d9ce10_0, 0, 256;
    %load/vec4 v0x600001d9ba80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001d9bcc0, 4;
    %store/vec4 v0x600001d9c900_0, 0, 256;
    %load/vec4 v0x600001d9be70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001d9bcc0, 4;
    %store/vec4 v0x600001d9d440_0, 0, 256;
    %load/vec4 v0x600001d9b960_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001d9bcc0, 4;
    %store/vec4 v0x600001d9c240_0, 0, 256;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x14efc13c0;
T_175 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d834e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001d81830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d818c0_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x600001d81b90_0;
    %assign/vec4 v0x600001d818c0_0, 0;
    %load/vec4 v0x600001d81b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x600001d81a70_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600001d817a0, 4;
    %assign/vec4 v0x600001d81830_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x14efc13c0;
T_176 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001d83210_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_176.3, 10;
    %load/vec4 v0x600001d83180_0;
    %and;
T_176.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_176.2, 9;
    %load/vec4 v0x600001d830f0_0;
    %and;
T_176.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %load/vec4 v0x600001d83060_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001d82fd0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d817a0, 0, 4;
T_176.0 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x14efc13c0;
T_177 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d834e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d84120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d84090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d80630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d806c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d82b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001d805a0_0, 0;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v0x600001d82be0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001d84120_0, 0;
    %load/vec4 v0x600001d822e0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600001d84090_0, 0;
    %load/vec4 v0x600001d82be0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001d80630_0, 0;
    %load/vec4 v0x600001d80630_0;
    %assign/vec4 v0x600001d806c0_0, 0;
    %load/vec4 v0x600001d82ac0_0;
    %assign/vec4 v0x600001d82b50_0, 0;
    %load/vec4 v0x600001d81f80_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600001d805a0_0, 0;
T_177.1 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x14efc13c0;
T_178 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d834e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001d82be0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001d82370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001d82880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001d822e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d82ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d82910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d82400_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d82ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d82400_0, 0;
    %load/vec4 v0x600001d83840_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_178.5, 10;
    %load/vec4 v0x600001d826d0_0;
    %and;
T_178.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_178.4, 9;
    %load/vec4 v0x600001d82be0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_178.6, 4;
    %load/vec4 v0x600001d82be0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_178.6;
    %and;
T_178.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %load/vec4 v0x600001d82880_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001d82880_0, 0;
T_178.2 ;
    %load/vec4 v0x600001d82be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_178.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_178.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_178.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_178.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_178.11, 6;
    %jmp T_178.12;
T_178.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d82910_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001d82880_0, 0;
    %load/vec4 v0x600001d81d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d82910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001d822e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001d82be0_0, 0;
T_178.13 ;
    %jmp T_178.12;
T_178.8 ;
    %load/vec4 v0x600001d82eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.15, 8;
    %load/vec4 v0x600001d822e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001d822e0_0, 0;
    %load/vec4 v0x600001d822e0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_178.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d82ac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001d82370_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001d82be0_0, 0;
T_178.17 ;
T_178.15 ;
    %jmp T_178.12;
T_178.9 ;
    %load/vec4 v0x600001d820a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.19, 8;
    %load/vec4 v0x600001d82370_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001d82370_0, 0;
T_178.19 ;
    %load/vec4 v0x600001d83720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001d82be0_0, 0;
T_178.21 ;
    %jmp T_178.12;
T_178.10 ;
    %load/vec4 v0x600001d82880_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_178.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001d82be0_0, 0;
T_178.23 ;
    %jmp T_178.12;
T_178.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d82400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001d82be0_0, 0;
    %jmp T_178.12;
T_178.12 ;
    %pop/vec4 1;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x14efd8d20;
T_179 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d89050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d88f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d88fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d88ea0_0, 0;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0x600001d88b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001d88f30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_179.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %load/vec4 v0x600001d88f30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001d88f30_0, 0;
T_179.2 ;
    %load/vec4 v0x600001d89710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001d88fc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_179.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.5, 8;
    %load/vec4 v0x600001d88fc0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001d88fc0_0, 0;
T_179.5 ;
    %load/vec4 v0x600001d87de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001d88ea0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_179.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.8, 8;
    %load/vec4 v0x600001d88ea0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001d88ea0_0, 0;
T_179.8 ;
    %load/vec4 v0x600001d88cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.13, 9;
    %load/vec4 v0x600001d88bd0_0;
    %and;
T_179.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.11, 8;
    %load/vec4 v0x600001d88f30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001d88f30_0, 0;
T_179.11 ;
    %load/vec4 v0x600001d898c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.16, 9;
    %load/vec4 v0x600001d897a0_0;
    %and;
T_179.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.14, 8;
    %load/vec4 v0x600001d88fc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001d88fc0_0, 0;
T_179.14 ;
    %load/vec4 v0x600001d88000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.19, 9;
    %load/vec4 v0x600001d87e70_0;
    %and;
T_179.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.17, 8;
    %load/vec4 v0x600001d88ea0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001d88ea0_0, 0;
T_179.17 ;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x14efd8d20;
T_180 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d89050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001d886c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d88870_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001d883f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d885a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001d88ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d88cf0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001d89680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d898c0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001d87d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d88000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d88120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d88240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d894d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d87b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d87ba0_0, 0;
    %fork t_5, S_0x14ef4db20;
    %jmp t_4;
    .scope S_0x14ef4db20;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d86880_0, 0, 32;
T_180.2 ;
    %load/vec4 v0x600001d86880_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_180.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001d86880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d88900, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001d86880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d887e0, 0, 4;
    %load/vec4 v0x600001d86880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d86880_0, 0, 32;
    %jmp T_180.2;
T_180.3 ;
    %end;
    .scope S_0x14efd8d20;
t_4 %join;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x600001d88cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_180.6, 9;
    %load/vec4 v0x600001d88bd0_0;
    %and;
T_180.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d88cf0_0, 0;
T_180.4 ;
    %load/vec4 v0x600001d898c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_180.9, 9;
    %load/vec4 v0x600001d897a0_0;
    %and;
T_180.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d898c0_0, 0;
T_180.7 ;
    %load/vec4 v0x600001d88000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_180.12, 9;
    %load/vec4 v0x600001d87e70_0;
    %and;
T_180.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d88000_0, 0;
T_180.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d88120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d885a0_0, 0;
    %load/vec4 v0x600001d89200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_180.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_180.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_180.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_180.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_180.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_180.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_180.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_180.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_180.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_180.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
    %jmp T_180.24;
T_180.13 ;
    %load/vec4 v0x600001d890e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.25, 8;
    %load/vec4 v0x600001d89170_0;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d88870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d88240_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.25 ;
    %jmp T_180.24;
T_180.14 ;
    %load/vec4 v0x600001d88e10_0;
    %assign/vec4 v0x600001d883f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d885a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
    %jmp T_180.24;
T_180.15 ;
    %load/vec4 v0x600001d88630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.27, 8;
    %load/vec4 v0x600001d88480_0;
    %assign/vec4 v0x600001d886c0_0, 0;
    %load/vec4 v0x600001d88480_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600001d87b10_0, 0;
    %load/vec4 v0x600001d88480_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600001d87ba0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.27 ;
    %jmp T_180.24;
T_180.16 ;
    %load/vec4 v0x600001d87b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_180.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_180.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_180.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_180.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_180.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_180.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_180.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_180.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_180.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d88240_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
    %jmp T_180.39;
T_180.29 ;
    %load/vec4 v0x600001d88e10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
    %jmp T_180.39;
T_180.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
    %jmp T_180.39;
T_180.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
    %jmp T_180.39;
T_180.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
    %jmp T_180.39;
T_180.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
    %jmp T_180.39;
T_180.34 ;
    %load/vec4 v0x600001d88870_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_180.40, 5;
    %load/vec4 v0x600001d88e10_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001d88870_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d88900, 0, 4;
    %load/vec4 v0x600001d886c0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001d88870_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d887e0, 0, 4;
    %load/vec4 v0x600001d88870_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001d88870_0, 0;
    %load/vec4 v0x600001d88e10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
    %jmp T_180.41;
T_180.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d88240_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.41 ;
    %jmp T_180.39;
T_180.35 ;
    %load/vec4 v0x600001d88870_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_180.42, 5;
    %load/vec4 v0x600001d88870_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001d887e0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_180.44, 5;
    %load/vec4 v0x600001d88870_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001d887e0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001d88870_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d887e0, 0, 4;
    %load/vec4 v0x600001d88870_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001d88900, 4;
    %assign/vec4 v0x600001d88e10_0, 0;
    %jmp T_180.45;
T_180.44 ;
    %load/vec4 v0x600001d88870_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001d88870_0, 0;
    %load/vec4 v0x600001d88e10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001d88e10_0, 0;
T_180.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
    %jmp T_180.43;
T_180.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d88240_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.43 ;
    %jmp T_180.39;
T_180.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d894d0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
    %jmp T_180.39;
T_180.37 ;
    %load/vec4 v0x600001d87960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d88120_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.46 ;
    %jmp T_180.39;
T_180.39 ;
    %pop/vec4 1;
    %jmp T_180.24;
T_180.17 ;
    %load/vec4 v0x600001d87960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.48 ;
    %jmp T_180.24;
T_180.18 ;
    %load/vec4 v0x600001d87b10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_180.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_180.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_180.52, 6;
    %load/vec4 v0x600001d88e10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
    %jmp T_180.54;
T_180.50 ;
    %load/vec4 v0x600001d886c0_0;
    %assign/vec4 v0x600001d88ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d88cf0_0, 0;
    %load/vec4 v0x600001d88bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.55, 8;
    %load/vec4 v0x600001d88e10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.55 ;
    %jmp T_180.54;
T_180.51 ;
    %load/vec4 v0x600001d886c0_0;
    %assign/vec4 v0x600001d89680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d898c0_0, 0;
    %load/vec4 v0x600001d897a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.57, 8;
    %load/vec4 v0x600001d88e10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.57 ;
    %jmp T_180.54;
T_180.52 ;
    %load/vec4 v0x600001d886c0_0;
    %assign/vec4 v0x600001d87d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d88000_0, 0;
    %load/vec4 v0x600001d87e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.59, 8;
    %load/vec4 v0x600001d88e10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.59 ;
    %jmp T_180.54;
T_180.54 ;
    %pop/vec4 1;
    %jmp T_180.24;
T_180.19 ;
    %load/vec4 v0x600001d87ba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_180.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_180.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_180.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_180.64, 6;
    %load/vec4 v0x600001d88e10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
    %jmp T_180.66;
T_180.61 ;
    %load/vec4 v0x600001d88990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.67, 8;
    %load/vec4 v0x600001d88e10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.67 ;
    %jmp T_180.66;
T_180.62 ;
    %load/vec4 v0x600001d89560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.69, 8;
    %load/vec4 v0x600001d88e10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.69 ;
    %jmp T_180.66;
T_180.63 ;
    %load/vec4 v0x600001d87c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.71, 8;
    %load/vec4 v0x600001d88e10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.71 ;
    %jmp T_180.66;
T_180.64 ;
    %load/vec4 v0x600001d87960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.73, 8;
    %load/vec4 v0x600001d88e10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.73 ;
    %jmp T_180.66;
T_180.66 ;
    %pop/vec4 1;
    %jmp T_180.24;
T_180.20 ;
    %load/vec4 v0x600001d89320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d894d0_0, 0;
    %load/vec4 v0x600001d88e10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.75 ;
    %jmp T_180.24;
T_180.21 ;
    %load/vec4 v0x600001d890e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.77, 8;
    %load/vec4 v0x600001d89170_0;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d88870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d88120_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.77 ;
    %jmp T_180.24;
T_180.22 ;
    %load/vec4 v0x600001d890e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d88240_0, 0;
    %load/vec4 v0x600001d89170_0;
    %assign/vec4 v0x600001d88e10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d88870_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d89200_0, 0;
T_180.79 ;
    %jmp T_180.24;
T_180.24 ;
    %pop/vec4 1;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x14efd7e60;
T_181 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001da1b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d89cb0_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x600001da1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da1c20, 4;
    %assign/vec4 v0x600001d89cb0_0, 0;
T_181.2 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x14efd8140;
T_182 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001da1b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d89ef0_0, 0, 32;
T_182.2 ;
    %load/vec4 v0x600001d89ef0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_182.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001d89ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d89e60, 0, 4;
    %load/vec4 v0x600001d89ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d89ef0_0, 0, 32;
    %jmp T_182.2;
T_182.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d89f80_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x600001da1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da1c20, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d89e60, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001d89ef0_0, 0, 32;
T_182.6 ;
    %load/vec4 v0x600001d89ef0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_182.7, 5;
    %load/vec4 v0x600001d89ef0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d89e60, 4;
    %ix/getv/s 3, v0x600001d89ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d89e60, 0, 4;
    %load/vec4 v0x600001d89ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d89ef0_0, 0, 32;
    %jmp T_182.6;
T_182.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d89e60, 4;
    %assign/vec4 v0x600001d89f80_0, 0;
T_182.4 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x14ef94260;
T_183 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001da1b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d8a1c0_0, 0, 32;
T_183.2 ;
    %load/vec4 v0x600001d8a1c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_183.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001d8a1c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d8a130, 0, 4;
    %load/vec4 v0x600001d8a1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d8a1c0_0, 0, 32;
    %jmp T_183.2;
T_183.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d8a250_0, 0;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0x600001da1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da1c20, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d8a130, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001d8a1c0_0, 0, 32;
T_183.6 ;
    %load/vec4 v0x600001d8a1c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_183.7, 5;
    %load/vec4 v0x600001d8a1c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d8a130, 4;
    %ix/getv/s 3, v0x600001d8a1c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d8a130, 0, 4;
    %load/vec4 v0x600001d8a1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d8a1c0_0, 0, 32;
    %jmp T_183.6;
T_183.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d8a130, 4;
    %assign/vec4 v0x600001d8a250_0, 0;
T_183.4 ;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_0x14ef94540;
T_184 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001da1b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d8a490_0, 0, 32;
T_184.2 ;
    %load/vec4 v0x600001d8a490_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_184.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001d8a490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d8a400, 0, 4;
    %load/vec4 v0x600001d8a490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d8a490_0, 0, 32;
    %jmp T_184.2;
T_184.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d8a520_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x600001da1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da1c20, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d8a400, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001d8a490_0, 0, 32;
T_184.6 ;
    %load/vec4 v0x600001d8a490_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_184.7, 5;
    %load/vec4 v0x600001d8a490_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d8a400, 4;
    %ix/getv/s 3, v0x600001d8a490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d8a400, 0, 4;
    %load/vec4 v0x600001d8a490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d8a490_0, 0, 32;
    %jmp T_184.6;
T_184.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001d8a400, 4;
    %assign/vec4 v0x600001d8a520_0, 0;
T_184.4 ;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x14ef925d0;
T_185 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d8afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d8b180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d8aac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d8aa30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001d8af40_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x600001d8ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.2, 8;
    %load/vec4 v0x600001d8b0f0_0;
    %assign/vec4 v0x600001d8b180_0, 0;
T_185.2 ;
    %load/vec4 v0x600001d8ac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.4, 8;
    %load/vec4 v0x600001d8a9a0_0;
    %assign/vec4 v0x600001d8aac0_0, 0;
    %load/vec4 v0x600001d8aac0_0;
    %assign/vec4 v0x600001d8aa30_0, 0;
    %load/vec4 v0x600001d8ab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.6, 8;
    %load/vec4 v0x600001d8ae20_0;
    %assign/vec4 v0x600001d8af40_0, 0;
    %jmp T_185.7;
T_185.6 ;
    %load/vec4 v0x600001d8aeb0_0;
    %load/vec4 v0x600001d8ae20_0;
    %add;
    %assign/vec4 v0x600001d8af40_0, 0;
T_185.7 ;
T_185.4 ;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x14ef928b0;
T_186 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d8c5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d8c750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d8c090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d8c000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001d8c510_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x600001d8c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.2, 8;
    %load/vec4 v0x600001d8c6c0_0;
    %assign/vec4 v0x600001d8c750_0, 0;
T_186.2 ;
    %load/vec4 v0x600001d8c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.4, 8;
    %load/vec4 v0x600001d8bf00_0;
    %assign/vec4 v0x600001d8c090_0, 0;
    %load/vec4 v0x600001d8c090_0;
    %assign/vec4 v0x600001d8c000_0, 0;
    %load/vec4 v0x600001d8c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.6, 8;
    %load/vec4 v0x600001d8c3f0_0;
    %assign/vec4 v0x600001d8c510_0, 0;
    %jmp T_186.7;
T_186.6 ;
    %load/vec4 v0x600001d8c480_0;
    %load/vec4 v0x600001d8c3f0_0;
    %add;
    %assign/vec4 v0x600001d8c510_0, 0;
T_186.7 ;
T_186.4 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x14ef92b90;
T_187 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d8db00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d8dcb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d8d5f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d8d560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001d8da70_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x600001d8d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %load/vec4 v0x600001d8dc20_0;
    %assign/vec4 v0x600001d8dcb0_0, 0;
T_187.2 ;
    %load/vec4 v0x600001d8d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.4, 8;
    %load/vec4 v0x600001d8d4d0_0;
    %assign/vec4 v0x600001d8d5f0_0, 0;
    %load/vec4 v0x600001d8d5f0_0;
    %assign/vec4 v0x600001d8d560_0, 0;
    %load/vec4 v0x600001d8d680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.6, 8;
    %load/vec4 v0x600001d8d950_0;
    %assign/vec4 v0x600001d8da70_0, 0;
    %jmp T_187.7;
T_187.6 ;
    %load/vec4 v0x600001d8d9e0_0;
    %load/vec4 v0x600001d8d950_0;
    %add;
    %assign/vec4 v0x600001d8da70_0, 0;
T_187.7 ;
T_187.4 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x14ef92e70;
T_188 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d8f060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d8f210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d8eb50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d8eac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001d8efd0_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x600001d8ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.2, 8;
    %load/vec4 v0x600001d8f180_0;
    %assign/vec4 v0x600001d8f210_0, 0;
T_188.2 ;
    %load/vec4 v0x600001d8ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.4, 8;
    %load/vec4 v0x600001d8ea30_0;
    %assign/vec4 v0x600001d8eb50_0, 0;
    %load/vec4 v0x600001d8eb50_0;
    %assign/vec4 v0x600001d8eac0_0, 0;
    %load/vec4 v0x600001d8ebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.6, 8;
    %load/vec4 v0x600001d8eeb0_0;
    %assign/vec4 v0x600001d8efd0_0, 0;
    %jmp T_188.7;
T_188.6 ;
    %load/vec4 v0x600001d8ef40_0;
    %load/vec4 v0x600001d8eeb0_0;
    %add;
    %assign/vec4 v0x600001d8efd0_0, 0;
T_188.7 ;
T_188.4 ;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x14ef932c0;
T_189 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001db0630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db07e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db0120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db0090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001db05a0_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x600001db0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.2, 8;
    %load/vec4 v0x600001db0750_0;
    %assign/vec4 v0x600001db07e0_0, 0;
T_189.2 ;
    %load/vec4 v0x600001db02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.4, 8;
    %load/vec4 v0x600001db0000_0;
    %assign/vec4 v0x600001db0120_0, 0;
    %load/vec4 v0x600001db0120_0;
    %assign/vec4 v0x600001db0090_0, 0;
    %load/vec4 v0x600001db01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.6, 8;
    %load/vec4 v0x600001db0480_0;
    %assign/vec4 v0x600001db05a0_0, 0;
    %jmp T_189.7;
T_189.6 ;
    %load/vec4 v0x600001db0510_0;
    %load/vec4 v0x600001db0480_0;
    %add;
    %assign/vec4 v0x600001db05a0_0, 0;
T_189.7 ;
T_189.4 ;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x14ef935a0;
T_190 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001db1b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db1d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db1680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db15f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001db1b00_0, 0;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v0x600001db18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.2, 8;
    %load/vec4 v0x600001db1cb0_0;
    %assign/vec4 v0x600001db1d40_0, 0;
T_190.2 ;
    %load/vec4 v0x600001db1830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.4, 8;
    %load/vec4 v0x600001db1560_0;
    %assign/vec4 v0x600001db1680_0, 0;
    %load/vec4 v0x600001db1680_0;
    %assign/vec4 v0x600001db15f0_0, 0;
    %load/vec4 v0x600001db1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.6, 8;
    %load/vec4 v0x600001db19e0_0;
    %assign/vec4 v0x600001db1b00_0, 0;
    %jmp T_190.7;
T_190.6 ;
    %load/vec4 v0x600001db1a70_0;
    %load/vec4 v0x600001db19e0_0;
    %add;
    %assign/vec4 v0x600001db1b00_0, 0;
T_190.7 ;
T_190.4 ;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_0x14ef93880;
T_191 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001db30f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db32a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db2be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db2b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001db3060_0, 0;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0x600001db2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.2, 8;
    %load/vec4 v0x600001db3210_0;
    %assign/vec4 v0x600001db32a0_0, 0;
T_191.2 ;
    %load/vec4 v0x600001db2d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.4, 8;
    %load/vec4 v0x600001db2ac0_0;
    %assign/vec4 v0x600001db2be0_0, 0;
    %load/vec4 v0x600001db2be0_0;
    %assign/vec4 v0x600001db2b50_0, 0;
    %load/vec4 v0x600001db2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.6, 8;
    %load/vec4 v0x600001db2f40_0;
    %assign/vec4 v0x600001db3060_0, 0;
    %jmp T_191.7;
T_191.6 ;
    %load/vec4 v0x600001db2fd0_0;
    %load/vec4 v0x600001db2f40_0;
    %add;
    %assign/vec4 v0x600001db3060_0, 0;
T_191.7 ;
T_191.4 ;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_0x14ef93b60;
T_192 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001db46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db4870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db41b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db4120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001db4630_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x600001db43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.2, 8;
    %load/vec4 v0x600001db47e0_0;
    %assign/vec4 v0x600001db4870_0, 0;
T_192.2 ;
    %load/vec4 v0x600001db4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.4, 8;
    %load/vec4 v0x600001db4090_0;
    %assign/vec4 v0x600001db41b0_0, 0;
    %load/vec4 v0x600001db41b0_0;
    %assign/vec4 v0x600001db4120_0, 0;
    %load/vec4 v0x600001db4240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.6, 8;
    %load/vec4 v0x600001db4510_0;
    %assign/vec4 v0x600001db4630_0, 0;
    %jmp T_192.7;
T_192.6 ;
    %load/vec4 v0x600001db45a0_0;
    %load/vec4 v0x600001db4510_0;
    %add;
    %assign/vec4 v0x600001db4630_0, 0;
T_192.7 ;
T_192.4 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x14efdccc0;
T_193 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001db5c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db5dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db5710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db5680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001db5b90_0, 0;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x600001db5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.2, 8;
    %load/vec4 v0x600001db5d40_0;
    %assign/vec4 v0x600001db5dd0_0, 0;
T_193.2 ;
    %load/vec4 v0x600001db58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.4, 8;
    %load/vec4 v0x600001db55f0_0;
    %assign/vec4 v0x600001db5710_0, 0;
    %load/vec4 v0x600001db5710_0;
    %assign/vec4 v0x600001db5680_0, 0;
    %load/vec4 v0x600001db57a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.6, 8;
    %load/vec4 v0x600001db5a70_0;
    %assign/vec4 v0x600001db5b90_0, 0;
    %jmp T_193.7;
T_193.6 ;
    %load/vec4 v0x600001db5b00_0;
    %load/vec4 v0x600001db5a70_0;
    %add;
    %assign/vec4 v0x600001db5b90_0, 0;
T_193.7 ;
T_193.4 ;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x14efdcfa0;
T_194 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001db7180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db7330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db6c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db6be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001db70f0_0, 0;
    %jmp T_194.1;
T_194.0 ;
    %load/vec4 v0x600001db6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.2, 8;
    %load/vec4 v0x600001db72a0_0;
    %assign/vec4 v0x600001db7330_0, 0;
T_194.2 ;
    %load/vec4 v0x600001db6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.4, 8;
    %load/vec4 v0x600001db6b50_0;
    %assign/vec4 v0x600001db6c70_0, 0;
    %load/vec4 v0x600001db6c70_0;
    %assign/vec4 v0x600001db6be0_0, 0;
    %load/vec4 v0x600001db6d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.6, 8;
    %load/vec4 v0x600001db6fd0_0;
    %assign/vec4 v0x600001db70f0_0, 0;
    %jmp T_194.7;
T_194.6 ;
    %load/vec4 v0x600001db7060_0;
    %load/vec4 v0x600001db6fd0_0;
    %add;
    %assign/vec4 v0x600001db70f0_0, 0;
T_194.7 ;
T_194.4 ;
T_194.1 ;
    %jmp T_194;
    .thread T_194;
    .scope S_0x14efddd70;
T_195 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001db8750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db8900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db8240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db81b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001db86c0_0, 0;
    %jmp T_195.1;
T_195.0 ;
    %load/vec4 v0x600001db8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.2, 8;
    %load/vec4 v0x600001db8870_0;
    %assign/vec4 v0x600001db8900_0, 0;
T_195.2 ;
    %load/vec4 v0x600001db83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.4, 8;
    %load/vec4 v0x600001db8120_0;
    %assign/vec4 v0x600001db8240_0, 0;
    %load/vec4 v0x600001db8240_0;
    %assign/vec4 v0x600001db81b0_0, 0;
    %load/vec4 v0x600001db82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.6, 8;
    %load/vec4 v0x600001db85a0_0;
    %assign/vec4 v0x600001db86c0_0, 0;
    %jmp T_195.7;
T_195.6 ;
    %load/vec4 v0x600001db8630_0;
    %load/vec4 v0x600001db85a0_0;
    %add;
    %assign/vec4 v0x600001db86c0_0, 0;
T_195.7 ;
T_195.4 ;
T_195.1 ;
    %jmp T_195;
    .thread T_195;
    .scope S_0x14efde050;
T_196 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001db9cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db9e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db97a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001db9710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001db9c20_0, 0;
    %jmp T_196.1;
T_196.0 ;
    %load/vec4 v0x600001db99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.2, 8;
    %load/vec4 v0x600001db9dd0_0;
    %assign/vec4 v0x600001db9e60_0, 0;
T_196.2 ;
    %load/vec4 v0x600001db9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.4, 8;
    %load/vec4 v0x600001db9680_0;
    %assign/vec4 v0x600001db97a0_0, 0;
    %load/vec4 v0x600001db97a0_0;
    %assign/vec4 v0x600001db9710_0, 0;
    %load/vec4 v0x600001db9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.6, 8;
    %load/vec4 v0x600001db9b00_0;
    %assign/vec4 v0x600001db9c20_0, 0;
    %jmp T_196.7;
T_196.6 ;
    %load/vec4 v0x600001db9b90_0;
    %load/vec4 v0x600001db9b00_0;
    %add;
    %assign/vec4 v0x600001db9c20_0, 0;
T_196.7 ;
T_196.4 ;
T_196.1 ;
    %jmp T_196;
    .thread T_196;
    .scope S_0x14efdf530;
T_197 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dbb210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dbb3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dbad00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dbac70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dbb180_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x600001dbaf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.2, 8;
    %load/vec4 v0x600001dbb330_0;
    %assign/vec4 v0x600001dbb3c0_0, 0;
T_197.2 ;
    %load/vec4 v0x600001dbaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.4, 8;
    %load/vec4 v0x600001dbabe0_0;
    %assign/vec4 v0x600001dbad00_0, 0;
    %load/vec4 v0x600001dbad00_0;
    %assign/vec4 v0x600001dbac70_0, 0;
    %load/vec4 v0x600001dbad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.6, 8;
    %load/vec4 v0x600001dbb060_0;
    %assign/vec4 v0x600001dbb180_0, 0;
    %jmp T_197.7;
T_197.6 ;
    %load/vec4 v0x600001dbb0f0_0;
    %load/vec4 v0x600001dbb060_0;
    %add;
    %assign/vec4 v0x600001dbb180_0, 0;
T_197.7 ;
T_197.4 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x14efdf810;
T_198 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dbc7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dbc990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dbc2d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dbc240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dbc750_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x600001dbc510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %load/vec4 v0x600001dbc900_0;
    %assign/vec4 v0x600001dbc990_0, 0;
T_198.2 ;
    %load/vec4 v0x600001dbc480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.4, 8;
    %load/vec4 v0x600001dbc1b0_0;
    %assign/vec4 v0x600001dbc2d0_0, 0;
    %load/vec4 v0x600001dbc2d0_0;
    %assign/vec4 v0x600001dbc240_0, 0;
    %load/vec4 v0x600001dbc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.6, 8;
    %load/vec4 v0x600001dbc630_0;
    %assign/vec4 v0x600001dbc750_0, 0;
    %jmp T_198.7;
T_198.6 ;
    %load/vec4 v0x600001dbc6c0_0;
    %load/vec4 v0x600001dbc630_0;
    %add;
    %assign/vec4 v0x600001dbc750_0, 0;
T_198.7 ;
T_198.4 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x14efdfaf0;
T_199 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dbdd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dbdef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dbd830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dbd7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dbdcb0_0, 0;
    %jmp T_199.1;
T_199.0 ;
    %load/vec4 v0x600001dbda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.2, 8;
    %load/vec4 v0x600001dbde60_0;
    %assign/vec4 v0x600001dbdef0_0, 0;
T_199.2 ;
    %load/vec4 v0x600001dbd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.4, 8;
    %load/vec4 v0x600001dbd710_0;
    %assign/vec4 v0x600001dbd830_0, 0;
    %load/vec4 v0x600001dbd830_0;
    %assign/vec4 v0x600001dbd7a0_0, 0;
    %load/vec4 v0x600001dbd8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.6, 8;
    %load/vec4 v0x600001dbdb90_0;
    %assign/vec4 v0x600001dbdcb0_0, 0;
    %jmp T_199.7;
T_199.6 ;
    %load/vec4 v0x600001dbdc20_0;
    %load/vec4 v0x600001dbdb90_0;
    %add;
    %assign/vec4 v0x600001dbdcb0_0, 0;
T_199.7 ;
T_199.4 ;
T_199.1 ;
    %jmp T_199;
    .thread T_199;
    .scope S_0x14efdfdd0;
T_200 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dbf2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dbf450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dbed90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dbed00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dbf210_0, 0;
    %jmp T_200.1;
T_200.0 ;
    %load/vec4 v0x600001dbefd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.2, 8;
    %load/vec4 v0x600001dbf3c0_0;
    %assign/vec4 v0x600001dbf450_0, 0;
T_200.2 ;
    %load/vec4 v0x600001dbef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.4, 8;
    %load/vec4 v0x600001dbec70_0;
    %assign/vec4 v0x600001dbed90_0, 0;
    %load/vec4 v0x600001dbed90_0;
    %assign/vec4 v0x600001dbed00_0, 0;
    %load/vec4 v0x600001dbee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.6, 8;
    %load/vec4 v0x600001dbf0f0_0;
    %assign/vec4 v0x600001dbf210_0, 0;
    %jmp T_200.7;
T_200.6 ;
    %load/vec4 v0x600001dbf180_0;
    %load/vec4 v0x600001dbf0f0_0;
    %add;
    %assign/vec4 v0x600001dbf210_0, 0;
T_200.7 ;
T_200.4 ;
T_200.1 ;
    %jmp T_200;
    .thread T_200;
    .scope S_0x14efd72e0;
T_201 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001da1b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d899e0_0, 0, 32;
T_201.2 ;
    %load/vec4 v0x600001d899e0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_201.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001d899e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d89950, 0, 4;
    %load/vec4 v0x600001d899e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d899e0_0, 0, 32;
    %jmp T_201.2;
T_201.3 ;
    %jmp T_201.1;
T_201.0 ;
    %load/vec4 v0x600001da17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da1830, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d89950, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001d899e0_0, 0, 32;
T_201.6 ;
    %load/vec4 v0x600001d899e0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_201.7, 5;
    %load/vec4 v0x600001d899e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d89950, 4;
    %ix/getv/s 3, v0x600001d899e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d89950, 0, 4;
    %load/vec4 v0x600001d899e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d899e0_0, 0, 32;
    %jmp T_201.6;
T_201.7 ;
T_201.4 ;
T_201.1 ;
    %jmp T_201;
    .thread T_201;
    .scope S_0x14efd75c0;
T_202 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001da1b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d89b00_0, 0, 32;
T_202.2 ;
    %load/vec4 v0x600001d89b00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_202.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001d89b00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d89a70, 0, 4;
    %load/vec4 v0x600001d89b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d89b00_0, 0, 32;
    %jmp T_202.2;
T_202.3 ;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v0x600001da17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da1830, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d89a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001d89b00_0, 0, 32;
T_202.6 ;
    %load/vec4 v0x600001d89b00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_202.7, 5;
    %load/vec4 v0x600001d89b00_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d89a70, 4;
    %ix/getv/s 3, v0x600001d89b00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d89a70, 0, 4;
    %load/vec4 v0x600001d89b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d89b00_0, 0, 32;
    %jmp T_202.6;
T_202.7 ;
T_202.4 ;
T_202.1 ;
    %jmp T_202;
    .thread T_202;
    .scope S_0x14efd78a0;
T_203 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001da1b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d89c20_0, 0, 32;
T_203.2 ;
    %load/vec4 v0x600001d89c20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_203.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001d89c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d89b90, 0, 4;
    %load/vec4 v0x600001d89c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d89c20_0, 0, 32;
    %jmp T_203.2;
T_203.3 ;
    %jmp T_203.1;
T_203.0 ;
    %load/vec4 v0x600001da17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da1830, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d89b90, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001d89c20_0, 0, 32;
T_203.6 ;
    %load/vec4 v0x600001d89c20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_203.7, 5;
    %load/vec4 v0x600001d89c20_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001d89b90, 4;
    %ix/getv/s 3, v0x600001d89c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001d89b90, 0, 4;
    %load/vec4 v0x600001d89c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d89c20_0, 0, 32;
    %jmp T_203.6;
T_203.7 ;
T_203.4 ;
T_203.1 ;
    %jmp T_203;
    .thread T_203;
    .scope S_0x14efd6c80;
T_204 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001da1b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001da1dd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001da14d0_0, 0;
    %jmp T_204.1;
T_204.0 ;
    %load/vec4 v0x600001da1e60_0;
    %assign/vec4 v0x600001da1dd0_0, 0;
    %load/vec4 v0x600001da1560_0;
    %assign/vec4 v0x600001da14d0_0, 0;
T_204.1 ;
    %jmp T_204;
    .thread T_204;
    .scope S_0x14efd6c80;
T_205 ;
    %wait E_0x600003536c00;
    %load/vec4 v0x600001da1dd0_0;
    %store/vec4 v0x600001da1e60_0, 0, 3;
    %load/vec4 v0x600001da14d0_0;
    %store/vec4 v0x600001da1560_0, 0, 16;
    %load/vec4 v0x600001da1dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_205.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_205.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_205.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_205.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_205.4, 6;
    %jmp T_205.5;
T_205.0 ;
    %load/vec4 v0x600001da1d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.6, 8;
    %load/vec4 v0x600001da2010_0;
    %flag_set/vec4 8;
    %jmp/0 T_205.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_205.9, 8;
T_205.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_205.9, 8;
 ; End of false expr.
    %blend;
T_205.9;
    %store/vec4 v0x600001da1e60_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001da1560_0, 0, 16;
T_205.6 ;
    %jmp T_205.5;
T_205.1 ;
    %load/vec4 v0x600001da2010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001da1e60_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001da1560_0, 0, 16;
T_205.10 ;
    %jmp T_205.5;
T_205.2 ;
    %load/vec4 v0x600001da14d0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001da1560_0, 0, 16;
    %load/vec4 v0x600001da1320_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001da14d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_205.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001da1e60_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001da1560_0, 0, 16;
T_205.12 ;
    %jmp T_205.5;
T_205.3 ;
    %load/vec4 v0x600001da14d0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001da1560_0, 0, 16;
    %load/vec4 v0x600001da1710_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600001da14d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_205.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001da1e60_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001da1560_0, 0, 16;
T_205.14 ;
    %jmp T_205.5;
T_205.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001da1e60_0, 0, 3;
    %jmp T_205.5;
T_205.5 ;
    %pop/vec4 1;
    %jmp T_205;
    .thread T_205, $push;
    .scope S_0x14efe9890;
T_206 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_206.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_206.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_206.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_206.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_206.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_206.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_206.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_206.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_206.9;
T_206.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_206.9;
T_206.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_206.9;
T_206.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_206.9;
T_206.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_206.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_206.11, 8;
T_206.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_206.11, 8;
 ; End of false expr.
    %blend;
T_206.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_206.9;
T_206.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_206.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_206.13, 8;
T_206.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_206.13, 8;
 ; End of false expr.
    %blend;
T_206.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_206.9;
T_206.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_206.9;
T_206.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_206.9;
T_206.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_206.9;
T_206.9 ;
    %pop/vec4 1;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_0x14efe9890;
T_207 ;
    %wait E_0x600003539e00;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_207;
    .thread T_207, $push;
    .scope S_0x14efe6f30;
T_208 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_208.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_208.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_208.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_208.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_208.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_208.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_208.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_208.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_208.9;
T_208.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_208.9;
T_208.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_208.9;
T_208.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_208.9;
T_208.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_208.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_208.11, 8;
T_208.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_208.11, 8;
 ; End of false expr.
    %blend;
T_208.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_208.9;
T_208.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_208.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_208.13, 8;
T_208.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_208.13, 8;
 ; End of false expr.
    %blend;
T_208.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_208.9;
T_208.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_208.9;
T_208.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_208.9;
T_208.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_208.9;
T_208.9 ;
    %pop/vec4 1;
    %jmp T_208;
    .thread T_208, $push;
    .scope S_0x14efe6f30;
T_209 ;
    %wait E_0x600003539e00;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_209;
    .thread T_209, $push;
    .scope S_0x14efe70a0;
T_210 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_210.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_210.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_210.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_210.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_210.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_210.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_210.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_210.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_210.9;
T_210.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_210.9;
T_210.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_210.9;
T_210.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_210.9;
T_210.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_210.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_210.11, 8;
T_210.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_210.11, 8;
 ; End of false expr.
    %blend;
T_210.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_210.9;
T_210.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_210.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_210.13, 8;
T_210.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_210.13, 8;
 ; End of false expr.
    %blend;
T_210.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_210.9;
T_210.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_210.9;
T_210.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_210.9;
T_210.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_210.9;
T_210.9 ;
    %pop/vec4 1;
    %jmp T_210;
    .thread T_210, $push;
    .scope S_0x14efe70a0;
T_211 ;
    %wait E_0x600003539e00;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_0x14efe7210;
T_212 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_212.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_212.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_212.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_212.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_212.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_212.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_212.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_212.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_212.9;
T_212.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_212.9;
T_212.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_212.9;
T_212.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_212.9;
T_212.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_212.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_212.11, 8;
T_212.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_212.11, 8;
 ; End of false expr.
    %blend;
T_212.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_212.9;
T_212.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_212.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_212.13, 8;
T_212.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_212.13, 8;
 ; End of false expr.
    %blend;
T_212.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_212.9;
T_212.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_212.9;
T_212.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_212.9;
T_212.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_212.9;
T_212.9 ;
    %pop/vec4 1;
    %jmp T_212;
    .thread T_212, $push;
    .scope S_0x14efe7210;
T_213 ;
    %wait E_0x600003539e00;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_0x14efe48e0;
T_214 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_214.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_214.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_214.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_214.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_214.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_214.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_214.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_214.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_214.9;
T_214.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_214.9;
T_214.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_214.9;
T_214.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_214.9;
T_214.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_214.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_214.11, 8;
T_214.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_214.11, 8;
 ; End of false expr.
    %blend;
T_214.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_214.9;
T_214.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_214.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_214.13, 8;
T_214.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_214.13, 8;
 ; End of false expr.
    %blend;
T_214.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_214.9;
T_214.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_214.9;
T_214.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_214.9;
T_214.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_214.9;
T_214.9 ;
    %pop/vec4 1;
    %jmp T_214;
    .thread T_214, $push;
    .scope S_0x14efe48e0;
T_215 ;
    %wait E_0x600003539e00;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_215;
    .thread T_215, $push;
    .scope S_0x14efe4a50;
T_216 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_216.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_216.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_216.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_216.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_216.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_216.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_216.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_216.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_216.9;
T_216.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_216.9;
T_216.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_216.9;
T_216.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_216.9;
T_216.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_216.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_216.11, 8;
T_216.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_216.11, 8;
 ; End of false expr.
    %blend;
T_216.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_216.9;
T_216.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_216.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_216.13, 8;
T_216.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_216.13, 8;
 ; End of false expr.
    %blend;
T_216.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_216.9;
T_216.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_216.9;
T_216.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_216.9;
T_216.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_216.9;
T_216.9 ;
    %pop/vec4 1;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_0x14efe4a50;
T_217 ;
    %wait E_0x600003539e00;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_217;
    .thread T_217, $push;
    .scope S_0x14efe4bc0;
T_218 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_218.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_218.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_218.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_218.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_218.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_218.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_218.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_218.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_218.9;
T_218.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_218.9;
T_218.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_218.9;
T_218.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_218.9;
T_218.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_218.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_218.11, 8;
T_218.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_218.11, 8;
 ; End of false expr.
    %blend;
T_218.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_218.9;
T_218.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_218.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_218.13, 8;
T_218.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_218.13, 8;
 ; End of false expr.
    %blend;
T_218.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_218.9;
T_218.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_218.9;
T_218.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_218.9;
T_218.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_218.9;
T_218.9 ;
    %pop/vec4 1;
    %jmp T_218;
    .thread T_218, $push;
    .scope S_0x14efe4bc0;
T_219 ;
    %wait E_0x600003539e00;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_219;
    .thread T_219, $push;
    .scope S_0x14efe2290;
T_220 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_220.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_220.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_220.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_220.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_220.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_220.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_220.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_220.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_220.9;
T_220.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_220.9;
T_220.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_220.9;
T_220.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_220.9;
T_220.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_220.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_220.11, 8;
T_220.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_220.11, 8;
 ; End of false expr.
    %blend;
T_220.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_220.9;
T_220.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_220.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_220.13, 8;
T_220.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_220.13, 8;
 ; End of false expr.
    %blend;
T_220.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_220.9;
T_220.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_220.9;
T_220.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_220.9;
T_220.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_220.9;
T_220.9 ;
    %pop/vec4 1;
    %jmp T_220;
    .thread T_220, $push;
    .scope S_0x14efe2290;
T_221 ;
    %wait E_0x600003539e00;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_221;
    .thread T_221, $push;
    .scope S_0x14efe2400;
T_222 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_222.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_222.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_222.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_222.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_222.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_222.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_222.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_222.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_222.9;
T_222.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_222.9;
T_222.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_222.9;
T_222.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_222.9;
T_222.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_222.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_222.11, 8;
T_222.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_222.11, 8;
 ; End of false expr.
    %blend;
T_222.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_222.9;
T_222.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_222.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_222.13, 8;
T_222.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_222.13, 8;
 ; End of false expr.
    %blend;
T_222.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_222.9;
T_222.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_222.9;
T_222.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_222.9;
T_222.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_222.9;
T_222.9 ;
    %pop/vec4 1;
    %jmp T_222;
    .thread T_222, $push;
    .scope S_0x14efe2400;
T_223 ;
    %wait E_0x600003539e00;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_223;
    .thread T_223, $push;
    .scope S_0x14efe2570;
T_224 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_224.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_224.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_224.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_224.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_224.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_224.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_224.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_224.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_224.9;
T_224.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_224.9;
T_224.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_224.9;
T_224.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_224.9;
T_224.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_224.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_224.11, 8;
T_224.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_224.11, 8;
 ; End of false expr.
    %blend;
T_224.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_224.9;
T_224.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_224.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_224.13, 8;
T_224.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_224.13, 8;
 ; End of false expr.
    %blend;
T_224.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_224.9;
T_224.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_224.9;
T_224.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_224.9;
T_224.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_224.9;
T_224.9 ;
    %pop/vec4 1;
    %jmp T_224;
    .thread T_224, $push;
    .scope S_0x14efe2570;
T_225 ;
    %wait E_0x600003539e00;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_225;
    .thread T_225, $push;
    .scope S_0x14efdb9a0;
T_226 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_226.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_226.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_226.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_226.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_226.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_226.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_226.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_226.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_226.9;
T_226.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_226.9;
T_226.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_226.9;
T_226.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_226.9;
T_226.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_226.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_226.11, 8;
T_226.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_226.11, 8;
 ; End of false expr.
    %blend;
T_226.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_226.9;
T_226.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_226.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_226.13, 8;
T_226.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_226.13, 8;
 ; End of false expr.
    %blend;
T_226.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_226.9;
T_226.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_226.9;
T_226.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_226.9;
T_226.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_226.9;
T_226.9 ;
    %pop/vec4 1;
    %jmp T_226;
    .thread T_226, $push;
    .scope S_0x14efdb9a0;
T_227 ;
    %wait E_0x600003539e00;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_227;
    .thread T_227, $push;
    .scope S_0x14efdbb10;
T_228 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_228.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_228.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_228.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_228.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_228.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_228.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_228.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_228.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_228.9;
T_228.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_228.9;
T_228.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_228.9;
T_228.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_228.9;
T_228.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_228.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_228.11, 8;
T_228.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_228.11, 8;
 ; End of false expr.
    %blend;
T_228.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_228.9;
T_228.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_228.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_228.13, 8;
T_228.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_228.13, 8;
 ; End of false expr.
    %blend;
T_228.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_228.9;
T_228.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_228.9;
T_228.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_228.9;
T_228.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_228.9;
T_228.9 ;
    %pop/vec4 1;
    %jmp T_228;
    .thread T_228, $push;
    .scope S_0x14efdbb10;
T_229 ;
    %wait E_0x600003539e00;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_229;
    .thread T_229, $push;
    .scope S_0x14efdbc80;
T_230 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_230.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_230.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_230.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_230.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_230.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_230.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_230.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_230.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_230.9;
T_230.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_230.9;
T_230.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_230.9;
T_230.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_230.9;
T_230.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_230.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_230.11, 8;
T_230.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_230.11, 8;
 ; End of false expr.
    %blend;
T_230.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_230.9;
T_230.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_230.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_230.13, 8;
T_230.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_230.13, 8;
 ; End of false expr.
    %blend;
T_230.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_230.9;
T_230.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_230.9;
T_230.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_230.9;
T_230.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_230.9;
T_230.9 ;
    %pop/vec4 1;
    %jmp T_230;
    .thread T_230, $push;
    .scope S_0x14efdbc80;
T_231 ;
    %wait E_0x600003539e00;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_231;
    .thread T_231, $push;
    .scope S_0x14efdbdf0;
T_232 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_232.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_232.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_232.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_232.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_232.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_232.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_232.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_232.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_232.9;
T_232.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_232.9;
T_232.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_232.9;
T_232.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_232.9;
T_232.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_232.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_232.11, 8;
T_232.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_232.11, 8;
 ; End of false expr.
    %blend;
T_232.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_232.9;
T_232.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_232.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_232.13, 8;
T_232.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_232.13, 8;
 ; End of false expr.
    %blend;
T_232.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_232.9;
T_232.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_232.9;
T_232.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_232.9;
T_232.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_232.9;
T_232.9 ;
    %pop/vec4 1;
    %jmp T_232;
    .thread T_232, $push;
    .scope S_0x14efdbdf0;
T_233 ;
    %wait E_0x600003539e00;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_233;
    .thread T_233, $push;
    .scope S_0x14efdbf60;
T_234 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_234.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_234.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_234.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_234.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_234.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_234.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_234.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_234.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_234.9;
T_234.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_234.9;
T_234.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_234.9;
T_234.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_234.9;
T_234.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_234.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_234.11, 8;
T_234.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_234.11, 8;
 ; End of false expr.
    %blend;
T_234.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_234.9;
T_234.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_234.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_234.13, 8;
T_234.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_234.13, 8;
 ; End of false expr.
    %blend;
T_234.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_234.9;
T_234.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_234.9;
T_234.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_234.9;
T_234.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_234.9;
T_234.9 ;
    %pop/vec4 1;
    %jmp T_234;
    .thread T_234, $push;
    .scope S_0x14efdbf60;
T_235 ;
    %wait E_0x600003539e00;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_235;
    .thread T_235, $push;
    .scope S_0x14efd9140;
T_236 ;
    %wait E_0x600003539e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_236.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_236.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_236.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_236.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_236.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_236.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_236.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_236.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_236.9;
T_236.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_236.9;
T_236.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_236.9;
T_236.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da6640, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_236.9;
T_236.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_236.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_236.11, 8;
T_236.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_236.11, 8;
 ; End of false expr.
    %blend;
T_236.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_236.9;
T_236.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_236.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_236.13, 8;
T_236.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %jmp/0 T_236.13, 8;
 ; End of false expr.
    %blend;
T_236.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_236.9;
T_236.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_236.9;
T_236.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_236.9;
T_236.7 ;
    %load/vec4 v0x600001da6490_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001da66d0, 4, 0;
    %jmp T_236.9;
T_236.9 ;
    %pop/vec4 1;
    %jmp T_236;
    .thread T_236, $push;
    .scope S_0x14efd9140;
T_237 ;
    %wait E_0x600003539e00;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da66d0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001da5dd0_0, 4, 16;
    %jmp T_237;
    .thread T_237, $push;
    .scope S_0x14efebf40;
T_238 ;
    %wait E_0x600003539d40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001da6520_0, 0, 32;
T_238.0 ;
    %load/vec4 v0x600001da6520_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_238.1, 5;
    %ix/getv/s 4, v0x600001da6520_0;
    %load/vec4a v0x600001da65b0, 4;
    %ix/getv/s 4, v0x600001da6520_0;
    %store/vec4a v0x600001da69a0, 4, 0;
    %load/vec4 v0x600001da6520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001da6520_0, 0, 32;
    %jmp T_238.0;
T_238.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001da7060_0, 0, 32;
T_238.2 ;
    %load/vec4 v0x600001da7060_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_238.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001da6520_0, 0, 32;
T_238.4 ;
    %load/vec4 v0x600001da6520_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600001da7060_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_238.5, 5;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_238.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_238.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_238.8, 6;
    %load/vec4 v0x600001da7060_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001da6520_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001da69a0, 4;
    %load/vec4 v0x600001da7060_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001da6520_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001da69a0, 4, 0;
    %jmp T_238.10;
T_238.6 ;
    %load/vec4 v0x600001da7060_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001da6520_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001da69a0, 4;
    %load/vec4 v0x600001da7060_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001da6520_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001da69a0, 4;
    %add;
    %load/vec4 v0x600001da7060_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001da6520_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001da69a0, 4, 0;
    %jmp T_238.10;
T_238.7 ;
    %load/vec4 v0x600001da7060_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001da6520_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001da69a0, 4;
    %load/vec4 v0x600001da7060_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001da6520_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001da69a0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_238.11, 8;
    %load/vec4 v0x600001da7060_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001da6520_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001da69a0, 4;
    %jmp/1 T_238.12, 8;
T_238.11 ; End of true expr.
    %load/vec4 v0x600001da7060_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001da6520_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001da69a0, 4;
    %jmp/0 T_238.12, 8;
 ; End of false expr.
    %blend;
T_238.12;
    %load/vec4 v0x600001da7060_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001da6520_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001da69a0, 4, 0;
    %jmp T_238.10;
T_238.8 ;
    %load/vec4 v0x600001da7060_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001da6520_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001da69a0, 4;
    %load/vec4 v0x600001da7060_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001da6520_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001da69a0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_238.13, 8;
    %load/vec4 v0x600001da7060_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001da6520_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001da69a0, 4;
    %jmp/1 T_238.14, 8;
T_238.13 ; End of true expr.
    %load/vec4 v0x600001da7060_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001da6520_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001da69a0, 4;
    %jmp/0 T_238.14, 8;
 ; End of false expr.
    %blend;
T_238.14;
    %load/vec4 v0x600001da7060_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001da6520_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001da69a0, 4, 0;
    %jmp T_238.10;
T_238.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600001da6520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001da6520_0, 0, 32;
    %jmp T_238.4;
T_238.5 ;
    %load/vec4 v0x600001da7060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001da7060_0, 0, 32;
    %jmp T_238.2;
T_238.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001da69a0, 4;
    %store/vec4 v0x600001da6910_0, 0, 16;
    %jmp T_238;
    .thread T_238, $push;
    .scope S_0x14efebf40;
T_239 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001da6a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001da70f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001da60a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001da6370_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001da5d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001da6fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001da6d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001da62e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001da7210_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001da7330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001da7570_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001da7720_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001da6490_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001da67f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001da6250_0, 0;
    %jmp T_239.1;
T_239.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001da6fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001da6d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001da62e0_0, 0;
    %load/vec4 v0x600001da70f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_239.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_239.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_239.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_239.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_239.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_239.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_239.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001da70f0_0, 0;
    %jmp T_239.10;
T_239.2 ;
    %load/vec4 v0x600001da6130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.11, 8;
    %load/vec4 v0x600001da5ef0_0;
    %assign/vec4 v0x600001da60a0_0, 0;
    %load/vec4 v0x600001da7180_0;
    %assign/vec4 v0x600001da7210_0, 0;
    %load/vec4 v0x600001da72a0_0;
    %assign/vec4 v0x600001da7330_0, 0;
    %load/vec4 v0x600001da7450_0;
    %assign/vec4 v0x600001da7570_0, 0;
    %load/vec4 v0x600001da7600_0;
    %assign/vec4 v0x600001da7720_0, 0;
    %load/vec4 v0x600001da6400_0;
    %assign/vec4 v0x600001da6490_0, 0;
    %load/vec4 v0x600001da6760_0;
    %assign/vec4 v0x600001da67f0_0, 0;
    %load/vec4 v0x600001da61c0_0;
    %assign/vec4 v0x600001da6250_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001da70f0_0, 0;
T_239.11 ;
    %jmp T_239.10;
T_239.3 ;
    %load/vec4 v0x600001da6250_0;
    %assign/vec4 v0x600001da6370_0, 0;
    %load/vec4 v0x600001da67f0_0;
    %assign/vec4 v0x600001da5d40_0, 0;
    %load/vec4 v0x600001da7210_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_239.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_239.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_239.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_239.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_239.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001da70f0_0, 0;
    %jmp T_239.19;
T_239.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001da6d00_0, 0;
    %load/vec4 v0x600001da67f0_0;
    %assign/vec4 v0x600001da6b50_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001da70f0_0, 0;
    %jmp T_239.19;
T_239.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001da6fd0_0, 0;
    %load/vec4 v0x600001da67f0_0;
    %assign/vec4 v0x600001da6b50_0, 0;
    %load/vec4 v0x600001da74e0_0;
    %assign/vec4 v0x600001da6eb0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001da70f0_0, 0;
    %jmp T_239.19;
T_239.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001da70f0_0, 0;
    %jmp T_239.19;
T_239.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001da70f0_0, 0;
    %jmp T_239.19;
T_239.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001da70f0_0, 0;
    %jmp T_239.19;
T_239.19 ;
    %pop/vec4 1;
    %jmp T_239.10;
T_239.4 ;
    %load/vec4 v0x600001da5dd0_0;
    %load/vec4 v0x600001da7330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001da73c0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001da70f0_0, 0;
    %jmp T_239.10;
T_239.5 ;
    %load/vec4 v0x600001da6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.20, 8;
    %load/vec4 v0x600001da7210_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_239.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600001da70f0_0, 0;
    %jmp T_239.23;
T_239.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001da70f0_0, 0;
T_239.23 ;
T_239.20 ;
    %jmp T_239.10;
T_239.6 ;
    %load/vec4 v0x600001da6be0_0;
    %load/vec4 v0x600001da7330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001da73c0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001da70f0_0, 0;
    %jmp T_239.10;
T_239.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600001da6910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001da7330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001da73c0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001da70f0_0, 0;
    %jmp T_239.10;
T_239.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001da62e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001da70f0_0, 0;
    %jmp T_239.10;
T_239.10 ;
    %pop/vec4 1;
T_239.1 ;
    %jmp T_239;
    .thread T_239;
    .scope S_0x14ef4d9b0;
T_240 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d86130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d85f80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001d86010_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001d857a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001d860a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001d85830_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001d85c20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001d85ef0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001d85a70_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001d85b00_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001d85d40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001d85dd0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001d858c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001d86250_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001d865b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d866d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d86400_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001d847e0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001d843f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d84900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d84510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d84ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d846c0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001d85050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d85170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d85320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d84ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d85950_0, 0;
    %jmp T_240.1;
T_240.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d866d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d86400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d85950_0, 0;
    %load/vec4 v0x600001d86760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_240.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_240.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_240.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_240.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_240.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_240.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_240.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_240.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_240.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_240.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_240.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_240.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_240.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_240.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %jmp T_240.17;
T_240.2 ;
    %load/vec4 v0x600001d85710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.18, 8;
    %load/vec4 v0x600001d867f0_0;
    %assign/vec4 v0x600001d85f80_0, 0;
    %load/vec4 v0x600001d859e0_0;
    %assign/vec4 v0x600001d85a70_0, 0;
    %load/vec4 v0x600001d85cb0_0;
    %assign/vec4 v0x600001d85d40_0, 0;
    %load/vec4 v0x600001d85440_0;
    %assign/vec4 v0x600001d860a0_0, 0;
    %load/vec4 v0x600001d853b0_0;
    %assign/vec4 v0x600001d85830_0, 0;
    %load/vec4 v0x600001d85b90_0;
    %assign/vec4 v0x600001d85c20_0, 0;
    %load/vec4 v0x600001d85e60_0;
    %assign/vec4 v0x600001d85ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
T_240.18 ;
    %jmp T_240.17;
T_240.3 ;
    %load/vec4 v0x600001d85a70_0;
    %assign/vec4 v0x600001d85b00_0, 0;
    %load/vec4 v0x600001d85d40_0;
    %assign/vec4 v0x600001d85dd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001d86010_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001d857a0_0, 0;
    %load/vec4 v0x600001d85f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_240.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_240.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %jmp T_240.23;
T_240.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %jmp T_240.23;
T_240.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %jmp T_240.23;
T_240.23 ;
    %pop/vec4 1;
    %jmp T_240.17;
T_240.4 ;
    %load/vec4 v0x600001d85b00_0;
    %assign/vec4 v0x600001d843f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d84510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d846c0_0, 0;
    %load/vec4 v0x600001d845a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_240.26, 9;
    %load/vec4 v0x600001d846c0_0;
    %and;
T_240.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d846c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d84ea0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
T_240.24 ;
    %jmp T_240.17;
T_240.5 ;
    %load/vec4 v0x600001d84f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_240.29, 9;
    %load/vec4 v0x600001d84ea0_0;
    %and;
T_240.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.27, 8;
    %load/vec4 v0x600001d84cf0_0;
    %assign/vec4 v0x600001d858c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d84ea0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
T_240.27 ;
    %jmp T_240.17;
T_240.6 ;
    %load/vec4 v0x600001d85dd0_0;
    %assign/vec4 v0x600001d86250_0, 0;
    %load/vec4 v0x600001d858c0_0;
    %assign/vec4 v0x600001d865b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d866d0_0, 0;
    %load/vec4 v0x600001d86490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
T_240.30 ;
    %jmp T_240.17;
T_240.7 ;
    %load/vec4 v0x600001d85dd0_0;
    %assign/vec4 v0x600001d86250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d86400_0, 0;
    %load/vec4 v0x600001d86490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
T_240.32 ;
    %jmp T_240.17;
T_240.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %jmp T_240.17;
T_240.9 ;
    %load/vec4 v0x600001d862e0_0;
    %assign/vec4 v0x600001d858c0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %jmp T_240.17;
T_240.10 ;
    %load/vec4 v0x600001d85b00_0;
    %assign/vec4 v0x600001d847e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d84900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d84ab0_0, 0;
    %load/vec4 v0x600001d84990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_240.36, 9;
    %load/vec4 v0x600001d84ab0_0;
    %and;
T_240.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d84ab0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
T_240.34 ;
    %jmp T_240.17;
T_240.11 ;
    %load/vec4 v0x600001d858c0_0;
    %assign/vec4 v0x600001d85050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d85170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d85320_0, 0;
    %load/vec4 v0x600001d85200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_240.39, 9;
    %load/vec4 v0x600001d85320_0;
    %and;
T_240.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d85320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d85170_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
T_240.37 ;
    %jmp T_240.17;
T_240.12 ;
    %load/vec4 v0x600001d84c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
T_240.40 ;
    %jmp T_240.17;
T_240.13 ;
    %load/vec4 v0x600001d857a0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001d857a0_0, 0;
    %load/vec4 v0x600001d85b00_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001d85b00_0, 0;
    %load/vec4 v0x600001d85dd0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001d85dd0_0, 0;
    %load/vec4 v0x600001d85830_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001d857a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_240.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %jmp T_240.43;
T_240.42 ;
    %load/vec4 v0x600001d85f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_240.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_240.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %jmp T_240.47;
T_240.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %jmp T_240.47;
T_240.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %jmp T_240.47;
T_240.47 ;
    %pop/vec4 1;
T_240.43 ;
    %jmp T_240.17;
T_240.14 ;
    %load/vec4 v0x600001d86010_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001d86010_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001d857a0_0, 0;
    %load/vec4 v0x600001d860a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001d86010_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_240.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %jmp T_240.49;
T_240.48 ;
    %load/vec4 v0x600001d85a70_0;
    %load/vec4 v0x600001d86010_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600001d85c20_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600001d85b00_0, 0;
    %load/vec4 v0x600001d85d40_0;
    %load/vec4 v0x600001d86010_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001d85ef0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001d85dd0_0, 0;
    %load/vec4 v0x600001d85f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_240.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_240.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %jmp T_240.53;
T_240.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %jmp T_240.53;
T_240.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %jmp T_240.53;
T_240.53 ;
    %pop/vec4 1;
T_240.49 ;
    %jmp T_240.17;
T_240.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d85950_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001d86760_0, 0;
    %jmp T_240.17;
T_240.17 ;
    %pop/vec4 1;
T_240.1 ;
    %jmp T_240;
    .thread T_240;
    .scope S_0x14eff3130;
T_241 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001da2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_241.0, 8;
    %load/vec4 v0x600001da2490_0;
    %load/vec4 v0x600001da2130_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001da22e0, 0, 4;
T_241.0 ;
    %load/vec4 v0x600001da2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_241.2, 8;
    %load/vec4 v0x600001da2130_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001da22e0, 4;
    %assign/vec4 v0x600001da2370_0, 0;
T_241.2 ;
    %jmp T_241;
    .thread T_241;
    .scope S_0x14eff3130;
T_242 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001da2250_0, 0, 32;
T_242.0 ;
    %load/vec4 v0x600001da2250_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_242.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001da2250_0;
    %store/vec4a v0x600001da22e0, 4, 0;
    %load/vec4 v0x600001da2250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001da2250_0, 0, 32;
    %jmp T_242.0;
T_242.1 ;
    %end;
    .thread T_242;
    .scope S_0x14eff0870;
T_243 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001da2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_243.0, 8;
    %load/vec4 v0x600001da29a0_0;
    %load/vec4 v0x600001da2640_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001da27f0, 0, 4;
T_243.0 ;
    %load/vec4 v0x600001da2910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_243.2, 8;
    %load/vec4 v0x600001da2640_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001da27f0, 4;
    %assign/vec4 v0x600001da2880_0, 0;
T_243.2 ;
    %jmp T_243;
    .thread T_243;
    .scope S_0x14eff0870;
T_244 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001da2760_0, 0, 32;
T_244.0 ;
    %load/vec4 v0x600001da2760_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_244.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001da2760_0;
    %store/vec4a v0x600001da27f0, 4, 0;
    %load/vec4 v0x600001da2760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001da2760_0, 0, 32;
    %jmp T_244.0;
T_244.1 ;
    %end;
    .thread T_244;
    .scope S_0x14eff0b50;
T_245 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001da2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.0, 8;
    %load/vec4 v0x600001da2eb0_0;
    %load/vec4 v0x600001da2b50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001da2d00, 0, 4;
T_245.0 ;
    %load/vec4 v0x600001da2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.2, 8;
    %load/vec4 v0x600001da2b50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001da2d00, 4;
    %assign/vec4 v0x600001da2d90_0, 0;
T_245.2 ;
    %jmp T_245;
    .thread T_245;
    .scope S_0x14eff0b50;
T_246 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001da2c70_0, 0, 32;
T_246.0 ;
    %load/vec4 v0x600001da2c70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_246.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001da2c70_0;
    %store/vec4a v0x600001da2d00, 4, 0;
    %load/vec4 v0x600001da2c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001da2c70_0, 0, 32;
    %jmp T_246.0;
T_246.1 ;
    %end;
    .thread T_246;
    .scope S_0x14efee390;
T_247 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001da3450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.0, 8;
    %load/vec4 v0x600001da33c0_0;
    %load/vec4 v0x600001da3060_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001da3210, 0, 4;
T_247.0 ;
    %load/vec4 v0x600001da3330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.2, 8;
    %load/vec4 v0x600001da3060_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001da3210, 4;
    %assign/vec4 v0x600001da32a0_0, 0;
T_247.2 ;
    %jmp T_247;
    .thread T_247;
    .scope S_0x14efee390;
T_248 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001da3180_0, 0, 32;
T_248.0 ;
    %load/vec4 v0x600001da3180_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_248.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001da3180_0;
    %store/vec4a v0x600001da3210, 4, 0;
    %load/vec4 v0x600001da3180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001da3180_0, 0, 32;
    %jmp T_248.0;
T_248.1 ;
    %end;
    .thread T_248;
    .scope S_0x14eff7ed0;
T_249 ;
    %wait E_0x600003539040;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001da3720_0, 0, 32;
T_249.0 ;
    %load/vec4 v0x600001da3720_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_249.1, 5;
    %load/vec4 v0x600001da4e10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_249.2, 8;
    %load/vec4 v0x600001da3b10_0;
    %pad/u 32;
    %load/vec4 v0x600001da3720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_249.2;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da50e0_0, 4, 1;
    %load/vec4 v0x600001da4900_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_249.3, 8;
    %load/vec4 v0x600001da3960_0;
    %pad/u 32;
    %load/vec4 v0x600001da3720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_249.3;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da4fc0_0, 4, 1;
    %load/vec4 v0x600001da4bd0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_249.4, 8;
    %load/vec4 v0x600001da3a80_0;
    %pad/u 32;
    %load/vec4 v0x600001da3720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_249.4;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da5050_0, 4, 1;
    %load/vec4 v0x600001da55f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_249.6, 8;
    %load/vec4 v0x600001da5440_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_249.6;
    %flag_get/vec4 8;
    %jmp/0 T_249.5, 8;
    %load/vec4 v0x600001da3d50_0;
    %pad/u 32;
    %load/vec4 v0x600001da3720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_249.5;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da5170_0, 4, 1;
    %load/vec4 v0x600001da43f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_249.8, 8;
    %load/vec4 v0x600001da4240_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_249.8;
    %flag_get/vec4 8;
    %jmp/0 T_249.7, 8;
    %load/vec4 v0x600001da3840_0;
    %pad/u 32;
    %load/vec4 v0x600001da3720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_249.7;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da4f30_0, 4, 1;
    %load/vec4 v0x600001da3720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001da3720_0, 0, 32;
    %jmp T_249.0;
T_249.1 ;
    %jmp T_249;
    .thread T_249, $push;
    .scope S_0x14eff7ed0;
T_250 ;
    %wait E_0x600003539000;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001da3720_0, 0, 32;
T_250.0 ;
    %load/vec4 v0x600001da3720_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_250.1, 5;
    %load/vec4 v0x600001da50e0_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da4630_0, 4, 1;
    %load/vec4 v0x600001da4fc0_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_250.2, 8;
    %load/vec4 v0x600001da50e0_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.2;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da4510_0, 4, 1;
    %load/vec4 v0x600001da5050_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_250.4, 9;
    %load/vec4 v0x600001da50e0_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_250.3, 8;
    %load/vec4 v0x600001da4fc0_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.3;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da45a0_0, 4, 1;
    %load/vec4 v0x600001da5170_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_250.7, 10;
    %load/vec4 v0x600001da50e0_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_250.6, 9;
    %load/vec4 v0x600001da4fc0_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_250.5, 8;
    %load/vec4 v0x600001da5050_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.5;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da46c0_0, 4, 1;
    %load/vec4 v0x600001da4f30_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_250.11, 11;
    %load/vec4 v0x600001da50e0_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_250.10, 10;
    %load/vec4 v0x600001da4fc0_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_250.9, 9;
    %load/vec4 v0x600001da5050_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_250.8, 8;
    %load/vec4 v0x600001da5170_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.8;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da4480_0, 4, 1;
    %load/vec4 v0x600001da4630_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.12, 8;
    %load/vec4 v0x600001da5830_0;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4a v0x600001da37b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4a v0x600001da3e70, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da3f00_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da3cc0_0, 4, 1;
    %jmp T_250.13;
T_250.12 ;
    %load/vec4 v0x600001da4510_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.14, 8;
    %load/vec4 v0x600001da5710_0;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4a v0x600001da37b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4a v0x600001da3e70, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da3f00_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da3cc0_0, 4, 1;
    %jmp T_250.15;
T_250.14 ;
    %load/vec4 v0x600001da45a0_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.16, 8;
    %load/vec4 v0x600001da57a0_0;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4a v0x600001da37b0, 4, 0;
    %load/vec4 v0x600001da4b40_0;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4a v0x600001da3e70, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da3f00_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da3cc0_0, 4, 1;
    %jmp T_250.17;
T_250.16 ;
    %load/vec4 v0x600001da46c0_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.18, 8;
    %load/vec4 v0x600001da58c0_0;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4a v0x600001da37b0, 4, 0;
    %load/vec4 v0x600001da5560_0;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4a v0x600001da3e70, 4, 0;
    %load/vec4 v0x600001da55f0_0;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da3f00_0, 4, 1;
    %load/vec4 v0x600001da5440_0;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da3cc0_0, 4, 1;
    %jmp T_250.19;
T_250.18 ;
    %load/vec4 v0x600001da4480_0;
    %load/vec4 v0x600001da3720_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.20, 8;
    %load/vec4 v0x600001da5680_0;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4a v0x600001da37b0, 4, 0;
    %load/vec4 v0x600001da4360_0;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4a v0x600001da3e70, 4, 0;
    %load/vec4 v0x600001da43f0_0;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da3f00_0, 4, 1;
    %load/vec4 v0x600001da4240_0;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da3cc0_0, 4, 1;
    %jmp T_250.21;
T_250.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4a v0x600001da37b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4a v0x600001da3e70, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da3f00_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001da3720_0;
    %store/vec4 v0x600001da3cc0_0, 4, 1;
T_250.21 ;
T_250.19 ;
T_250.17 ;
T_250.15 ;
T_250.13 ;
    %load/vec4 v0x600001da3720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001da3720_0, 0, 32;
    %jmp T_250.0;
T_250.1 ;
    %jmp T_250;
    .thread T_250, $push;
    .scope S_0x14eff7ed0;
T_251 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001da3b10_0;
    %assign/vec4 v0x600001da3ba0_0, 0;
    %load/vec4 v0x600001da3960_0;
    %assign/vec4 v0x600001da39f0_0, 0;
    %load/vec4 v0x600001da3d50_0;
    %assign/vec4 v0x600001da3de0_0, 0;
    %load/vec4 v0x600001da3840_0;
    %assign/vec4 v0x600001da38d0_0, 0;
    %jmp T_251;
    .thread T_251;
    .scope S_0x14eff7ed0;
T_252 ;
    %wait E_0x600003538f80;
    %load/vec4 v0x600001da3ba0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001da3c30, 4;
    %store/vec4 v0x600001da4d80_0, 0, 256;
    %load/vec4 v0x600001da39f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001da3c30, 4;
    %store/vec4 v0x600001da4870_0, 0, 256;
    %load/vec4 v0x600001da3de0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001da3c30, 4;
    %store/vec4 v0x600001da53b0_0, 0, 256;
    %load/vec4 v0x600001da38d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001da3c30, 4;
    %store/vec4 v0x600001da41b0_0, 0, 256;
    %jmp T_252;
    .thread T_252, $push;
    .scope S_0x14ef4d840;
T_253 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dab450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001da97a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001da9830_0, 0;
    %jmp T_253.1;
T_253.0 ;
    %load/vec4 v0x600001da9b00_0;
    %assign/vec4 v0x600001da9830_0, 0;
    %load/vec4 v0x600001da9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.2, 8;
    %load/vec4 v0x600001da99e0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600001da9710, 4;
    %assign/vec4 v0x600001da97a0_0, 0;
T_253.2 ;
T_253.1 ;
    %jmp T_253;
    .thread T_253;
    .scope S_0x14ef4d840;
T_254 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001dab180_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_254.3, 10;
    %load/vec4 v0x600001dab0f0_0;
    %and;
T_254.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_254.2, 9;
    %load/vec4 v0x600001dab060_0;
    %and;
T_254.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.0, 8;
    %load/vec4 v0x600001daafd0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001daaf40_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001da9710, 0, 4;
T_254.0 ;
    %jmp T_254;
    .thread T_254;
    .scope S_0x14ef4d840;
T_255 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dab450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dac090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001dac000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001da85a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001da8630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001daaac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001da8510_0, 0;
    %jmp T_255.1;
T_255.0 ;
    %load/vec4 v0x600001daab50_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001dac090_0, 0;
    %load/vec4 v0x600001daa250_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600001dac000_0, 0;
    %load/vec4 v0x600001daab50_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001da85a0_0, 0;
    %load/vec4 v0x600001da85a0_0;
    %assign/vec4 v0x600001da8630_0, 0;
    %load/vec4 v0x600001daaa30_0;
    %assign/vec4 v0x600001daaac0_0, 0;
    %load/vec4 v0x600001da9ef0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600001da8510_0, 0;
T_255.1 ;
    %jmp T_255;
    .thread T_255;
    .scope S_0x14ef4d840;
T_256 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dab450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001daab50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001daa2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001daa7f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001daa250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001daaa30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001daa880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001daa370_0, 0;
    %jmp T_256.1;
T_256.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001daaa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001daa370_0, 0;
    %load/vec4 v0x600001dab7b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_256.5, 10;
    %load/vec4 v0x600001daa640_0;
    %and;
T_256.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_256.4, 9;
    %load/vec4 v0x600001daab50_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_256.6, 4;
    %load/vec4 v0x600001daab50_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_256.6;
    %and;
T_256.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.2, 8;
    %load/vec4 v0x600001daa7f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001daa7f0_0, 0;
T_256.2 ;
    %load/vec4 v0x600001daab50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_256.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_256.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_256.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_256.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_256.11, 6;
    %jmp T_256.12;
T_256.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001daa880_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001daa7f0_0, 0;
    %load/vec4 v0x600001da9cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001daa880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001daa250_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001daab50_0, 0;
T_256.13 ;
    %jmp T_256.12;
T_256.8 ;
    %load/vec4 v0x600001daae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.15, 8;
    %load/vec4 v0x600001daa250_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001daa250_0, 0;
    %load/vec4 v0x600001daa250_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_256.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001daaa30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001daa2e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001daab50_0, 0;
T_256.17 ;
T_256.15 ;
    %jmp T_256.12;
T_256.9 ;
    %load/vec4 v0x600001daa010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.19, 8;
    %load/vec4 v0x600001daa2e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001daa2e0_0, 0;
T_256.19 ;
    %load/vec4 v0x600001dab690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001daab50_0, 0;
T_256.21 ;
    %jmp T_256.12;
T_256.10 ;
    %load/vec4 v0x600001daa7f0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_256.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001daab50_0, 0;
T_256.23 ;
    %jmp T_256.12;
T_256.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001daa370_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001daab50_0, 0;
    %jmp T_256.12;
T_256.12 ;
    %pop/vec4 1;
T_256.1 ;
    %jmp T_256;
    .thread T_256;
    .scope S_0x14ef98880;
T_257 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c50fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c50ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c50f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c50e10_0, 0;
    %jmp T_257.1;
T_257.0 ;
    %load/vec4 v0x600001c50ab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001c50ea0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_257.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.2, 8;
    %load/vec4 v0x600001c50ea0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001c50ea0_0, 0;
T_257.2 ;
    %load/vec4 v0x600001c51680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001c50f30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_257.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.5, 8;
    %load/vec4 v0x600001c50f30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001c50f30_0, 0;
T_257.5 ;
    %load/vec4 v0x600001dafd50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001c50e10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_257.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.8, 8;
    %load/vec4 v0x600001c50e10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001c50e10_0, 0;
T_257.8 ;
    %load/vec4 v0x600001c50c60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.13, 9;
    %load/vec4 v0x600001c50b40_0;
    %and;
T_257.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.11, 8;
    %load/vec4 v0x600001c50ea0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001c50ea0_0, 0;
T_257.11 ;
    %load/vec4 v0x600001c51830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.16, 9;
    %load/vec4 v0x600001c51710_0;
    %and;
T_257.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.14, 8;
    %load/vec4 v0x600001c50f30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001c50f30_0, 0;
T_257.14 ;
    %load/vec4 v0x600001daff00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.19, 9;
    %load/vec4 v0x600001dafde0_0;
    %and;
T_257.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.17, 8;
    %load/vec4 v0x600001c50e10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001c50e10_0, 0;
T_257.17 ;
T_257.1 ;
    %jmp T_257;
    .thread T_257;
    .scope S_0x14ef98880;
T_258 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c50fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001c50630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001c507e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001c50360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c50510_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001c50a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c50c60_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001c515f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c51830_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001dafcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001daff00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c50090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c501b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c51440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dafa80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dafb10_0, 0;
    %fork t_7, S_0x14ef98c60;
    %jmp t_6;
    .scope S_0x14ef98c60;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dae7f0_0, 0, 32;
T_258.2 ;
    %load/vec4 v0x600001dae7f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_258.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001dae7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c50870, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001dae7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c50750, 0, 4;
    %load/vec4 v0x600001dae7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dae7f0_0, 0, 32;
    %jmp T_258.2;
T_258.3 ;
    %end;
    .scope S_0x14ef98880;
t_6 %join;
    %jmp T_258.1;
T_258.0 ;
    %load/vec4 v0x600001c50c60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_258.6, 9;
    %load/vec4 v0x600001c50b40_0;
    %and;
T_258.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c50c60_0, 0;
T_258.4 ;
    %load/vec4 v0x600001c51830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_258.9, 9;
    %load/vec4 v0x600001c51710_0;
    %and;
T_258.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c51830_0, 0;
T_258.7 ;
    %load/vec4 v0x600001daff00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_258.12, 9;
    %load/vec4 v0x600001dafde0_0;
    %and;
T_258.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001daff00_0, 0;
T_258.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c50090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c50510_0, 0;
    %load/vec4 v0x600001c51170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_258.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_258.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_258.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_258.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_258.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_258.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_258.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_258.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_258.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_258.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
    %jmp T_258.24;
T_258.13 ;
    %load/vec4 v0x600001c51050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.25, 8;
    %load/vec4 v0x600001c510e0_0;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001c507e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c501b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.25 ;
    %jmp T_258.24;
T_258.14 ;
    %load/vec4 v0x600001c50d80_0;
    %assign/vec4 v0x600001c50360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c50510_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
    %jmp T_258.24;
T_258.15 ;
    %load/vec4 v0x600001c505a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.27, 8;
    %load/vec4 v0x600001c503f0_0;
    %assign/vec4 v0x600001c50630_0, 0;
    %load/vec4 v0x600001c503f0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600001dafa80_0, 0;
    %load/vec4 v0x600001c503f0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600001dafb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.27 ;
    %jmp T_258.24;
T_258.16 ;
    %load/vec4 v0x600001dafa80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_258.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_258.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_258.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_258.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_258.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_258.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_258.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_258.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_258.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c501b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
    %jmp T_258.39;
T_258.29 ;
    %load/vec4 v0x600001c50d80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
    %jmp T_258.39;
T_258.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
    %jmp T_258.39;
T_258.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
    %jmp T_258.39;
T_258.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
    %jmp T_258.39;
T_258.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
    %jmp T_258.39;
T_258.34 ;
    %load/vec4 v0x600001c507e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_258.40, 5;
    %load/vec4 v0x600001c50d80_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001c507e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c50870, 0, 4;
    %load/vec4 v0x600001c50630_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001c507e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c50750, 0, 4;
    %load/vec4 v0x600001c507e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001c507e0_0, 0;
    %load/vec4 v0x600001c50d80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
    %jmp T_258.41;
T_258.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c501b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.41 ;
    %jmp T_258.39;
T_258.35 ;
    %load/vec4 v0x600001c507e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_258.42, 5;
    %load/vec4 v0x600001c507e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001c50750, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_258.44, 5;
    %load/vec4 v0x600001c507e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001c50750, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001c507e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c50750, 0, 4;
    %load/vec4 v0x600001c507e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001c50870, 4;
    %assign/vec4 v0x600001c50d80_0, 0;
    %jmp T_258.45;
T_258.44 ;
    %load/vec4 v0x600001c507e0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001c507e0_0, 0;
    %load/vec4 v0x600001c50d80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c50d80_0, 0;
T_258.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
    %jmp T_258.43;
T_258.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c501b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.43 ;
    %jmp T_258.39;
T_258.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c51440_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
    %jmp T_258.39;
T_258.37 ;
    %load/vec4 v0x600001daf8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c50090_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.46 ;
    %jmp T_258.39;
T_258.39 ;
    %pop/vec4 1;
    %jmp T_258.24;
T_258.17 ;
    %load/vec4 v0x600001daf8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.48 ;
    %jmp T_258.24;
T_258.18 ;
    %load/vec4 v0x600001dafa80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_258.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_258.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_258.52, 6;
    %load/vec4 v0x600001c50d80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
    %jmp T_258.54;
T_258.50 ;
    %load/vec4 v0x600001c50630_0;
    %assign/vec4 v0x600001c50a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c50c60_0, 0;
    %load/vec4 v0x600001c50b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.55, 8;
    %load/vec4 v0x600001c50d80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.55 ;
    %jmp T_258.54;
T_258.51 ;
    %load/vec4 v0x600001c50630_0;
    %assign/vec4 v0x600001c515f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c51830_0, 0;
    %load/vec4 v0x600001c51710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.57, 8;
    %load/vec4 v0x600001c50d80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.57 ;
    %jmp T_258.54;
T_258.52 ;
    %load/vec4 v0x600001c50630_0;
    %assign/vec4 v0x600001dafcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001daff00_0, 0;
    %load/vec4 v0x600001dafde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.59, 8;
    %load/vec4 v0x600001c50d80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.59 ;
    %jmp T_258.54;
T_258.54 ;
    %pop/vec4 1;
    %jmp T_258.24;
T_258.19 ;
    %load/vec4 v0x600001dafb10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_258.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_258.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_258.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_258.64, 6;
    %load/vec4 v0x600001c50d80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
    %jmp T_258.66;
T_258.61 ;
    %load/vec4 v0x600001c50900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.67, 8;
    %load/vec4 v0x600001c50d80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.67 ;
    %jmp T_258.66;
T_258.62 ;
    %load/vec4 v0x600001c514d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.69, 8;
    %load/vec4 v0x600001c50d80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.69 ;
    %jmp T_258.66;
T_258.63 ;
    %load/vec4 v0x600001dafba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.71, 8;
    %load/vec4 v0x600001c50d80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.71 ;
    %jmp T_258.66;
T_258.64 ;
    %load/vec4 v0x600001daf8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.73, 8;
    %load/vec4 v0x600001c50d80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.73 ;
    %jmp T_258.66;
T_258.66 ;
    %pop/vec4 1;
    %jmp T_258.24;
T_258.20 ;
    %load/vec4 v0x600001c51290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c51440_0, 0;
    %load/vec4 v0x600001c50d80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.75 ;
    %jmp T_258.24;
T_258.21 ;
    %load/vec4 v0x600001c51050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.77, 8;
    %load/vec4 v0x600001c510e0_0;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001c507e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c50090_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.77 ;
    %jmp T_258.24;
T_258.22 ;
    %load/vec4 v0x600001c51050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c501b0_0, 0;
    %load/vec4 v0x600001c510e0_0;
    %assign/vec4 v0x600001c50d80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001c507e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c51170_0, 0;
T_258.79 ;
    %jmp T_258.24;
T_258.24 ;
    %pop/vec4 1;
T_258.1 ;
    %jmp T_258;
    .thread T_258;
    .scope S_0x14efca6c0;
T_259 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c49a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c51c20_0, 0;
    %jmp T_259.1;
T_259.0 ;
    %load/vec4 v0x600001c49b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c49b90, 4;
    %assign/vec4 v0x600001c51c20_0, 0;
T_259.2 ;
T_259.1 ;
    %jmp T_259;
    .thread T_259;
    .scope S_0x14efca9a0;
T_260 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c49a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c51e60_0, 0, 32;
T_260.2 ;
    %load/vec4 v0x600001c51e60_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_260.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001c51e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c51dd0, 0, 4;
    %load/vec4 v0x600001c51e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c51e60_0, 0, 32;
    %jmp T_260.2;
T_260.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c51ef0_0, 0;
    %jmp T_260.1;
T_260.0 ;
    %load/vec4 v0x600001c49b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c49b90, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c51dd0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001c51e60_0, 0, 32;
T_260.6 ;
    %load/vec4 v0x600001c51e60_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_260.7, 5;
    %load/vec4 v0x600001c51e60_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c51dd0, 4;
    %ix/getv/s 3, v0x600001c51e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c51dd0, 0, 4;
    %load/vec4 v0x600001c51e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c51e60_0, 0, 32;
    %jmp T_260.6;
T_260.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c51dd0, 4;
    %assign/vec4 v0x600001c51ef0_0, 0;
T_260.4 ;
T_260.1 ;
    %jmp T_260;
    .thread T_260;
    .scope S_0x14efcac80;
T_261 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c49a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c52130_0, 0, 32;
T_261.2 ;
    %load/vec4 v0x600001c52130_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_261.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001c52130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c520a0, 0, 4;
    %load/vec4 v0x600001c52130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c52130_0, 0, 32;
    %jmp T_261.2;
T_261.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c521c0_0, 0;
    %jmp T_261.1;
T_261.0 ;
    %load/vec4 v0x600001c49b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c49b90, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c520a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001c52130_0, 0, 32;
T_261.6 ;
    %load/vec4 v0x600001c52130_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_261.7, 5;
    %load/vec4 v0x600001c52130_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c520a0, 4;
    %ix/getv/s 3, v0x600001c52130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c520a0, 0, 4;
    %load/vec4 v0x600001c52130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c52130_0, 0, 32;
    %jmp T_261.6;
T_261.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c520a0, 4;
    %assign/vec4 v0x600001c521c0_0, 0;
T_261.4 ;
T_261.1 ;
    %jmp T_261;
    .thread T_261;
    .scope S_0x14efcaf60;
T_262 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c49a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c52400_0, 0, 32;
T_262.2 ;
    %load/vec4 v0x600001c52400_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_262.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001c52400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c52370, 0, 4;
    %load/vec4 v0x600001c52400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c52400_0, 0, 32;
    %jmp T_262.2;
T_262.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c52490_0, 0;
    %jmp T_262.1;
T_262.0 ;
    %load/vec4 v0x600001c49b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c49b90, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c52370, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001c52400_0, 0, 32;
T_262.6 ;
    %load/vec4 v0x600001c52400_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_262.7, 5;
    %load/vec4 v0x600001c52400_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c52370, 4;
    %ix/getv/s 3, v0x600001c52400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c52370, 0, 4;
    %load/vec4 v0x600001c52400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c52400_0, 0, 32;
    %jmp T_262.6;
T_262.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c52370, 4;
    %assign/vec4 v0x600001c52490_0, 0;
T_262.4 ;
T_262.1 ;
    %jmp T_262;
    .thread T_262;
    .scope S_0x14efcb3b0;
T_263 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c52f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c530f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c52a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c529a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c52eb0_0, 0;
    %jmp T_263.1;
T_263.0 ;
    %load/vec4 v0x600001c52c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.2, 8;
    %load/vec4 v0x600001c53060_0;
    %assign/vec4 v0x600001c530f0_0, 0;
T_263.2 ;
    %load/vec4 v0x600001c52be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.4, 8;
    %load/vec4 v0x600001c52910_0;
    %assign/vec4 v0x600001c52a30_0, 0;
    %load/vec4 v0x600001c52a30_0;
    %assign/vec4 v0x600001c529a0_0, 0;
    %load/vec4 v0x600001c52ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.6, 8;
    %load/vec4 v0x600001c52d90_0;
    %assign/vec4 v0x600001c52eb0_0, 0;
    %jmp T_263.7;
T_263.6 ;
    %load/vec4 v0x600001c52e20_0;
    %load/vec4 v0x600001c52d90_0;
    %add;
    %assign/vec4 v0x600001c52eb0_0, 0;
T_263.7 ;
T_263.4 ;
T_263.1 ;
    %jmp T_263;
    .thread T_263;
    .scope S_0x14efcb690;
T_264 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c54510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c546c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c54000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c53f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c54480_0, 0;
    %jmp T_264.1;
T_264.0 ;
    %load/vec4 v0x600001c54240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.2, 8;
    %load/vec4 v0x600001c54630_0;
    %assign/vec4 v0x600001c546c0_0, 0;
T_264.2 ;
    %load/vec4 v0x600001c541b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.4, 8;
    %load/vec4 v0x600001c53e70_0;
    %assign/vec4 v0x600001c54000_0, 0;
    %load/vec4 v0x600001c54000_0;
    %assign/vec4 v0x600001c53f00_0, 0;
    %load/vec4 v0x600001c54090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.6, 8;
    %load/vec4 v0x600001c54360_0;
    %assign/vec4 v0x600001c54480_0, 0;
    %jmp T_264.7;
T_264.6 ;
    %load/vec4 v0x600001c543f0_0;
    %load/vec4 v0x600001c54360_0;
    %add;
    %assign/vec4 v0x600001c54480_0, 0;
T_264.7 ;
T_264.4 ;
T_264.1 ;
    %jmp T_264;
    .thread T_264;
    .scope S_0x14efcb970;
T_265 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c55a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c55c20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c55560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c554d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c559e0_0, 0;
    %jmp T_265.1;
T_265.0 ;
    %load/vec4 v0x600001c557a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.2, 8;
    %load/vec4 v0x600001c55b90_0;
    %assign/vec4 v0x600001c55c20_0, 0;
T_265.2 ;
    %load/vec4 v0x600001c55710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.4, 8;
    %load/vec4 v0x600001c55440_0;
    %assign/vec4 v0x600001c55560_0, 0;
    %load/vec4 v0x600001c55560_0;
    %assign/vec4 v0x600001c554d0_0, 0;
    %load/vec4 v0x600001c555f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.6, 8;
    %load/vec4 v0x600001c558c0_0;
    %assign/vec4 v0x600001c559e0_0, 0;
    %jmp T_265.7;
T_265.6 ;
    %load/vec4 v0x600001c55950_0;
    %load/vec4 v0x600001c558c0_0;
    %add;
    %assign/vec4 v0x600001c559e0_0, 0;
T_265.7 ;
T_265.4 ;
T_265.1 ;
    %jmp T_265;
    .thread T_265;
    .scope S_0x14efcbc50;
T_266 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c56fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c57180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c56ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c56a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c56f40_0, 0;
    %jmp T_266.1;
T_266.0 ;
    %load/vec4 v0x600001c56d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.2, 8;
    %load/vec4 v0x600001c570f0_0;
    %assign/vec4 v0x600001c57180_0, 0;
T_266.2 ;
    %load/vec4 v0x600001c56c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.4, 8;
    %load/vec4 v0x600001c569a0_0;
    %assign/vec4 v0x600001c56ac0_0, 0;
    %load/vec4 v0x600001c56ac0_0;
    %assign/vec4 v0x600001c56a30_0, 0;
    %load/vec4 v0x600001c56b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.6, 8;
    %load/vec4 v0x600001c56e20_0;
    %assign/vec4 v0x600001c56f40_0, 0;
    %jmp T_266.7;
T_266.6 ;
    %load/vec4 v0x600001c56eb0_0;
    %load/vec4 v0x600001c56e20_0;
    %add;
    %assign/vec4 v0x600001c56f40_0, 0;
T_266.7 ;
T_266.4 ;
T_266.1 ;
    %jmp T_266;
    .thread T_266;
    .scope S_0x14efcc0a0;
T_267 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c585a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c58750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c58090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c58000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c58510_0, 0;
    %jmp T_267.1;
T_267.0 ;
    %load/vec4 v0x600001c582d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.2, 8;
    %load/vec4 v0x600001c586c0_0;
    %assign/vec4 v0x600001c58750_0, 0;
T_267.2 ;
    %load/vec4 v0x600001c58240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.4, 8;
    %load/vec4 v0x600001c57f00_0;
    %assign/vec4 v0x600001c58090_0, 0;
    %load/vec4 v0x600001c58090_0;
    %assign/vec4 v0x600001c58000_0, 0;
    %load/vec4 v0x600001c58120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.6, 8;
    %load/vec4 v0x600001c583f0_0;
    %assign/vec4 v0x600001c58510_0, 0;
    %jmp T_267.7;
T_267.6 ;
    %load/vec4 v0x600001c58480_0;
    %load/vec4 v0x600001c583f0_0;
    %add;
    %assign/vec4 v0x600001c58510_0, 0;
T_267.7 ;
T_267.4 ;
T_267.1 ;
    %jmp T_267;
    .thread T_267;
    .scope S_0x14efcc380;
T_268 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c59b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c59cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c595f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c59560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c59a70_0, 0;
    %jmp T_268.1;
T_268.0 ;
    %load/vec4 v0x600001c59830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.2, 8;
    %load/vec4 v0x600001c59c20_0;
    %assign/vec4 v0x600001c59cb0_0, 0;
T_268.2 ;
    %load/vec4 v0x600001c597a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.4, 8;
    %load/vec4 v0x600001c594d0_0;
    %assign/vec4 v0x600001c595f0_0, 0;
    %load/vec4 v0x600001c595f0_0;
    %assign/vec4 v0x600001c59560_0, 0;
    %load/vec4 v0x600001c59680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.6, 8;
    %load/vec4 v0x600001c59950_0;
    %assign/vec4 v0x600001c59a70_0, 0;
    %jmp T_268.7;
T_268.6 ;
    %load/vec4 v0x600001c599e0_0;
    %load/vec4 v0x600001c59950_0;
    %add;
    %assign/vec4 v0x600001c59a70_0, 0;
T_268.7 ;
T_268.4 ;
T_268.1 ;
    %jmp T_268;
    .thread T_268;
    .scope S_0x14efcc660;
T_269 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c5b060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c5b210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c5ab50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c5aac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c5afd0_0, 0;
    %jmp T_269.1;
T_269.0 ;
    %load/vec4 v0x600001c5ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.2, 8;
    %load/vec4 v0x600001c5b180_0;
    %assign/vec4 v0x600001c5b210_0, 0;
T_269.2 ;
    %load/vec4 v0x600001c5ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.4, 8;
    %load/vec4 v0x600001c5aa30_0;
    %assign/vec4 v0x600001c5ab50_0, 0;
    %load/vec4 v0x600001c5ab50_0;
    %assign/vec4 v0x600001c5aac0_0, 0;
    %load/vec4 v0x600001c5abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.6, 8;
    %load/vec4 v0x600001c5aeb0_0;
    %assign/vec4 v0x600001c5afd0_0, 0;
    %jmp T_269.7;
T_269.6 ;
    %load/vec4 v0x600001c5af40_0;
    %load/vec4 v0x600001c5aeb0_0;
    %add;
    %assign/vec4 v0x600001c5afd0_0, 0;
T_269.7 ;
T_269.4 ;
T_269.1 ;
    %jmp T_269;
    .thread T_269;
    .scope S_0x14efcc940;
T_270 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c5c630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c5c7e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c5c120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c5c090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c5c5a0_0, 0;
    %jmp T_270.1;
T_270.0 ;
    %load/vec4 v0x600001c5c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.2, 8;
    %load/vec4 v0x600001c5c750_0;
    %assign/vec4 v0x600001c5c7e0_0, 0;
T_270.2 ;
    %load/vec4 v0x600001c5c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.4, 8;
    %load/vec4 v0x600001c5c000_0;
    %assign/vec4 v0x600001c5c120_0, 0;
    %load/vec4 v0x600001c5c120_0;
    %assign/vec4 v0x600001c5c090_0, 0;
    %load/vec4 v0x600001c5c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.6, 8;
    %load/vec4 v0x600001c5c480_0;
    %assign/vec4 v0x600001c5c5a0_0, 0;
    %jmp T_270.7;
T_270.6 ;
    %load/vec4 v0x600001c5c510_0;
    %load/vec4 v0x600001c5c480_0;
    %add;
    %assign/vec4 v0x600001c5c5a0_0, 0;
T_270.7 ;
T_270.4 ;
T_270.1 ;
    %jmp T_270;
    .thread T_270;
    .scope S_0x14efccd90;
T_271 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c5db90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c5dd40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c5d680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c5d5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c5db00_0, 0;
    %jmp T_271.1;
T_271.0 ;
    %load/vec4 v0x600001c5d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.2, 8;
    %load/vec4 v0x600001c5dcb0_0;
    %assign/vec4 v0x600001c5dd40_0, 0;
T_271.2 ;
    %load/vec4 v0x600001c5d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.4, 8;
    %load/vec4 v0x600001c5d560_0;
    %assign/vec4 v0x600001c5d680_0, 0;
    %load/vec4 v0x600001c5d680_0;
    %assign/vec4 v0x600001c5d5f0_0, 0;
    %load/vec4 v0x600001c5d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.6, 8;
    %load/vec4 v0x600001c5d9e0_0;
    %assign/vec4 v0x600001c5db00_0, 0;
    %jmp T_271.7;
T_271.6 ;
    %load/vec4 v0x600001c5da70_0;
    %load/vec4 v0x600001c5d9e0_0;
    %add;
    %assign/vec4 v0x600001c5db00_0, 0;
T_271.7 ;
T_271.4 ;
T_271.1 ;
    %jmp T_271;
    .thread T_271;
    .scope S_0x14efcd070;
T_272 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c5f0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c5f2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c5ebe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c5eb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c5f060_0, 0;
    %jmp T_272.1;
T_272.0 ;
    %load/vec4 v0x600001c5ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.2, 8;
    %load/vec4 v0x600001c5f210_0;
    %assign/vec4 v0x600001c5f2a0_0, 0;
T_272.2 ;
    %load/vec4 v0x600001c5ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.4, 8;
    %load/vec4 v0x600001c5eac0_0;
    %assign/vec4 v0x600001c5ebe0_0, 0;
    %load/vec4 v0x600001c5ebe0_0;
    %assign/vec4 v0x600001c5eb50_0, 0;
    %load/vec4 v0x600001c5ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.6, 8;
    %load/vec4 v0x600001c5ef40_0;
    %assign/vec4 v0x600001c5f060_0, 0;
    %jmp T_272.7;
T_272.6 ;
    %load/vec4 v0x600001c5efd0_0;
    %load/vec4 v0x600001c5ef40_0;
    %add;
    %assign/vec4 v0x600001c5f060_0, 0;
T_272.7 ;
T_272.4 ;
T_272.1 ;
    %jmp T_272;
    .thread T_272;
    .scope S_0x14efcd350;
T_273 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c406c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_273.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c40870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c401b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c40120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c40630_0, 0;
    %jmp T_273.1;
T_273.0 ;
    %load/vec4 v0x600001c403f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_273.2, 8;
    %load/vec4 v0x600001c407e0_0;
    %assign/vec4 v0x600001c40870_0, 0;
T_273.2 ;
    %load/vec4 v0x600001c40360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_273.4, 8;
    %load/vec4 v0x600001c40090_0;
    %assign/vec4 v0x600001c401b0_0, 0;
    %load/vec4 v0x600001c401b0_0;
    %assign/vec4 v0x600001c40120_0, 0;
    %load/vec4 v0x600001c40240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_273.6, 8;
    %load/vec4 v0x600001c40510_0;
    %assign/vec4 v0x600001c40630_0, 0;
    %jmp T_273.7;
T_273.6 ;
    %load/vec4 v0x600001c405a0_0;
    %load/vec4 v0x600001c40510_0;
    %add;
    %assign/vec4 v0x600001c40630_0, 0;
T_273.7 ;
T_273.4 ;
T_273.1 ;
    %jmp T_273;
    .thread T_273;
    .scope S_0x14efcd630;
T_274 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c41c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_274.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c41dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c41710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c41680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c41b90_0, 0;
    %jmp T_274.1;
T_274.0 ;
    %load/vec4 v0x600001c41950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_274.2, 8;
    %load/vec4 v0x600001c41d40_0;
    %assign/vec4 v0x600001c41dd0_0, 0;
T_274.2 ;
    %load/vec4 v0x600001c418c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_274.4, 8;
    %load/vec4 v0x600001c415f0_0;
    %assign/vec4 v0x600001c41710_0, 0;
    %load/vec4 v0x600001c41710_0;
    %assign/vec4 v0x600001c41680_0, 0;
    %load/vec4 v0x600001c417a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_274.6, 8;
    %load/vec4 v0x600001c41a70_0;
    %assign/vec4 v0x600001c41b90_0, 0;
    %jmp T_274.7;
T_274.6 ;
    %load/vec4 v0x600001c41b00_0;
    %load/vec4 v0x600001c41a70_0;
    %add;
    %assign/vec4 v0x600001c41b90_0, 0;
T_274.7 ;
T_274.4 ;
T_274.1 ;
    %jmp T_274;
    .thread T_274;
    .scope S_0x14efcda80;
T_275 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c43180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_275.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c43330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c42c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c42be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c430f0_0, 0;
    %jmp T_275.1;
T_275.0 ;
    %load/vec4 v0x600001c42eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_275.2, 8;
    %load/vec4 v0x600001c432a0_0;
    %assign/vec4 v0x600001c43330_0, 0;
T_275.2 ;
    %load/vec4 v0x600001c42e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_275.4, 8;
    %load/vec4 v0x600001c42b50_0;
    %assign/vec4 v0x600001c42c70_0, 0;
    %load/vec4 v0x600001c42c70_0;
    %assign/vec4 v0x600001c42be0_0, 0;
    %load/vec4 v0x600001c42d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_275.6, 8;
    %load/vec4 v0x600001c42fd0_0;
    %assign/vec4 v0x600001c430f0_0, 0;
    %jmp T_275.7;
T_275.6 ;
    %load/vec4 v0x600001c43060_0;
    %load/vec4 v0x600001c42fd0_0;
    %add;
    %assign/vec4 v0x600001c430f0_0, 0;
T_275.7 ;
T_275.4 ;
T_275.1 ;
    %jmp T_275;
    .thread T_275;
    .scope S_0x14efcdd60;
T_276 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c44750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_276.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c44900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c44240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c441b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c446c0_0, 0;
    %jmp T_276.1;
T_276.0 ;
    %load/vec4 v0x600001c44480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_276.2, 8;
    %load/vec4 v0x600001c44870_0;
    %assign/vec4 v0x600001c44900_0, 0;
T_276.2 ;
    %load/vec4 v0x600001c443f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_276.4, 8;
    %load/vec4 v0x600001c44120_0;
    %assign/vec4 v0x600001c44240_0, 0;
    %load/vec4 v0x600001c44240_0;
    %assign/vec4 v0x600001c441b0_0, 0;
    %load/vec4 v0x600001c442d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_276.6, 8;
    %load/vec4 v0x600001c445a0_0;
    %assign/vec4 v0x600001c446c0_0, 0;
    %jmp T_276.7;
T_276.6 ;
    %load/vec4 v0x600001c44630_0;
    %load/vec4 v0x600001c445a0_0;
    %add;
    %assign/vec4 v0x600001c446c0_0, 0;
T_276.7 ;
T_276.4 ;
T_276.1 ;
    %jmp T_276;
    .thread T_276;
    .scope S_0x14efce040;
T_277 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c45cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_277.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c45e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c457a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c45710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c45c20_0, 0;
    %jmp T_277.1;
T_277.0 ;
    %load/vec4 v0x600001c459e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_277.2, 8;
    %load/vec4 v0x600001c45dd0_0;
    %assign/vec4 v0x600001c45e60_0, 0;
T_277.2 ;
    %load/vec4 v0x600001c45950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_277.4, 8;
    %load/vec4 v0x600001c45680_0;
    %assign/vec4 v0x600001c457a0_0, 0;
    %load/vec4 v0x600001c457a0_0;
    %assign/vec4 v0x600001c45710_0, 0;
    %load/vec4 v0x600001c45830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_277.6, 8;
    %load/vec4 v0x600001c45b00_0;
    %assign/vec4 v0x600001c45c20_0, 0;
    %jmp T_277.7;
T_277.6 ;
    %load/vec4 v0x600001c45b90_0;
    %load/vec4 v0x600001c45b00_0;
    %add;
    %assign/vec4 v0x600001c45c20_0, 0;
T_277.7 ;
T_277.4 ;
T_277.1 ;
    %jmp T_277;
    .thread T_277;
    .scope S_0x14efce320;
T_278 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c47210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c473c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c46d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c46c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c47180_0, 0;
    %jmp T_278.1;
T_278.0 ;
    %load/vec4 v0x600001c46f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.2, 8;
    %load/vec4 v0x600001c47330_0;
    %assign/vec4 v0x600001c473c0_0, 0;
T_278.2 ;
    %load/vec4 v0x600001c46eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.4, 8;
    %load/vec4 v0x600001c46be0_0;
    %assign/vec4 v0x600001c46d00_0, 0;
    %load/vec4 v0x600001c46d00_0;
    %assign/vec4 v0x600001c46c70_0, 0;
    %load/vec4 v0x600001c46d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.6, 8;
    %load/vec4 v0x600001c47060_0;
    %assign/vec4 v0x600001c47180_0, 0;
    %jmp T_278.7;
T_278.6 ;
    %load/vec4 v0x600001c470f0_0;
    %load/vec4 v0x600001c47060_0;
    %add;
    %assign/vec4 v0x600001c47180_0, 0;
T_278.7 ;
T_278.4 ;
T_278.1 ;
    %jmp T_278;
    .thread T_278;
    .scope S_0x14efcfd90;
T_279 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c49a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_279.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c51950_0, 0, 32;
T_279.2 ;
    %load/vec4 v0x600001c51950_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_279.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001c51950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c518c0, 0, 4;
    %load/vec4 v0x600001c51950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c51950_0, 0, 32;
    %jmp T_279.2;
T_279.3 ;
    %jmp T_279.1;
T_279.0 ;
    %load/vec4 v0x600001c49710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_279.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c497a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c518c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001c51950_0, 0, 32;
T_279.6 ;
    %load/vec4 v0x600001c51950_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_279.7, 5;
    %load/vec4 v0x600001c51950_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c518c0, 4;
    %ix/getv/s 3, v0x600001c51950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c518c0, 0, 4;
    %load/vec4 v0x600001c51950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c51950_0, 0, 32;
    %jmp T_279.6;
T_279.7 ;
T_279.4 ;
T_279.1 ;
    %jmp T_279;
    .thread T_279;
    .scope S_0x14efd0070;
T_280 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c49a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_280.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c51a70_0, 0, 32;
T_280.2 ;
    %load/vec4 v0x600001c51a70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_280.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001c51a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c519e0, 0, 4;
    %load/vec4 v0x600001c51a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c51a70_0, 0, 32;
    %jmp T_280.2;
T_280.3 ;
    %jmp T_280.1;
T_280.0 ;
    %load/vec4 v0x600001c49710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_280.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c497a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c519e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001c51a70_0, 0, 32;
T_280.6 ;
    %load/vec4 v0x600001c51a70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_280.7, 5;
    %load/vec4 v0x600001c51a70_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c519e0, 4;
    %ix/getv/s 3, v0x600001c51a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c519e0, 0, 4;
    %load/vec4 v0x600001c51a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c51a70_0, 0, 32;
    %jmp T_280.6;
T_280.7 ;
T_280.4 ;
T_280.1 ;
    %jmp T_280;
    .thread T_280;
    .scope S_0x14efca100;
T_281 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c49a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_281.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c51b90_0, 0, 32;
T_281.2 ;
    %load/vec4 v0x600001c51b90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_281.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001c51b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c51b00, 0, 4;
    %load/vec4 v0x600001c51b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c51b90_0, 0, 32;
    %jmp T_281.2;
T_281.3 ;
    %jmp T_281.1;
T_281.0 ;
    %load/vec4 v0x600001c49710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_281.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c497a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c51b00, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001c51b90_0, 0, 32;
T_281.6 ;
    %load/vec4 v0x600001c51b90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_281.7, 5;
    %load/vec4 v0x600001c51b90_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c51b00, 4;
    %ix/getv/s 3, v0x600001c51b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c51b00, 0, 4;
    %load/vec4 v0x600001c51b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c51b90_0, 0, 32;
    %jmp T_281.6;
T_281.7 ;
T_281.4 ;
T_281.1 ;
    %jmp T_281;
    .thread T_281;
    .scope S_0x14ef99930;
T_282 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c49a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_282.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001c49d40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001c49440_0, 0;
    %jmp T_282.1;
T_282.0 ;
    %load/vec4 v0x600001c49dd0_0;
    %assign/vec4 v0x600001c49d40_0, 0;
    %load/vec4 v0x600001c494d0_0;
    %assign/vec4 v0x600001c49440_0, 0;
T_282.1 ;
    %jmp T_282;
    .thread T_282;
    .scope S_0x14ef99930;
T_283 ;
    %wait E_0x60000353bdc0;
    %load/vec4 v0x600001c49d40_0;
    %store/vec4 v0x600001c49dd0_0, 0, 3;
    %load/vec4 v0x600001c49440_0;
    %store/vec4 v0x600001c494d0_0, 0, 16;
    %load/vec4 v0x600001c49d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_283.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_283.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_283.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_283.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_283.4, 6;
    %jmp T_283.5;
T_283.0 ;
    %load/vec4 v0x600001c49cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_283.6, 8;
    %load/vec4 v0x600001c49f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_283.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_283.9, 8;
T_283.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_283.9, 8;
 ; End of false expr.
    %blend;
T_283.9;
    %store/vec4 v0x600001c49dd0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001c494d0_0, 0, 16;
T_283.6 ;
    %jmp T_283.5;
T_283.1 ;
    %load/vec4 v0x600001c49f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_283.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001c49dd0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001c494d0_0, 0, 16;
T_283.10 ;
    %jmp T_283.5;
T_283.2 ;
    %load/vec4 v0x600001c49440_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001c494d0_0, 0, 16;
    %load/vec4 v0x600001c49290_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001c49440_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_283.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001c49dd0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001c494d0_0, 0, 16;
T_283.12 ;
    %jmp T_283.5;
T_283.3 ;
    %load/vec4 v0x600001c49440_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001c494d0_0, 0, 16;
    %load/vec4 v0x600001c49680_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600001c49440_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_283.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001c49dd0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001c494d0_0, 0, 16;
T_283.14 ;
    %jmp T_283.5;
T_283.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001c49dd0_0, 0, 3;
    %jmp T_283.5;
T_283.5 ;
    %pop/vec4 1;
    %jmp T_283;
    .thread T_283, $push;
    .scope S_0x14efd4c50;
T_284 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_284.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_284.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_284.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_284.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_284.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_284.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_284.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_284.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_284.9;
T_284.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_284.9;
T_284.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_284.9;
T_284.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_284.9;
T_284.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_284.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_284.11, 8;
T_284.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_284.11, 8;
 ; End of false expr.
    %blend;
T_284.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_284.9;
T_284.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_284.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_284.13, 8;
T_284.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_284.13, 8;
 ; End of false expr.
    %blend;
T_284.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_284.9;
T_284.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_284.9;
T_284.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_284.9;
T_284.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_284.9;
T_284.9 ;
    %pop/vec4 1;
    %jmp T_284;
    .thread T_284, $push;
    .scope S_0x14efd4c50;
T_285 ;
    %wait E_0x60000353f000;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_285;
    .thread T_285, $push;
    .scope S_0x14efd4dc0;
T_286 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_286.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_286.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_286.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_286.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_286.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_286.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_286.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_286.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_286.9;
T_286.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_286.9;
T_286.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_286.9;
T_286.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_286.9;
T_286.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_286.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_286.11, 8;
T_286.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_286.11, 8;
 ; End of false expr.
    %blend;
T_286.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_286.9;
T_286.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_286.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_286.13, 8;
T_286.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_286.13, 8;
 ; End of false expr.
    %blend;
T_286.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_286.9;
T_286.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_286.9;
T_286.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_286.9;
T_286.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_286.9;
T_286.9 ;
    %pop/vec4 1;
    %jmp T_286;
    .thread T_286, $push;
    .scope S_0x14efd4dc0;
T_287 ;
    %wait E_0x60000353f000;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_287;
    .thread T_287, $push;
    .scope S_0x14efd4f30;
T_288 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_288.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_288.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_288.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_288.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_288.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_288.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_288.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_288.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_288.9;
T_288.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_288.9;
T_288.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_288.9;
T_288.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_288.9;
T_288.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_288.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_288.11, 8;
T_288.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_288.11, 8;
 ; End of false expr.
    %blend;
T_288.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_288.9;
T_288.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_288.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_288.13, 8;
T_288.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_288.13, 8;
 ; End of false expr.
    %blend;
T_288.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_288.9;
T_288.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_288.9;
T_288.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_288.9;
T_288.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_288.9;
T_288.9 ;
    %pop/vec4 1;
    %jmp T_288;
    .thread T_288, $push;
    .scope S_0x14efd4f30;
T_289 ;
    %wait E_0x60000353f000;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_289;
    .thread T_289, $push;
    .scope S_0x14efd50a0;
T_290 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_290.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_290.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_290.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_290.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_290.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_290.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_290.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_290.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_290.9;
T_290.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_290.9;
T_290.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_290.9;
T_290.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_290.9;
T_290.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_290.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_290.11, 8;
T_290.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_290.11, 8;
 ; End of false expr.
    %blend;
T_290.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_290.9;
T_290.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_290.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_290.13, 8;
T_290.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_290.13, 8;
 ; End of false expr.
    %blend;
T_290.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_290.9;
T_290.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_290.9;
T_290.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_290.9;
T_290.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_290.9;
T_290.9 ;
    %pop/vec4 1;
    %jmp T_290;
    .thread T_290, $push;
    .scope S_0x14efd50a0;
T_291 ;
    %wait E_0x60000353f000;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_291;
    .thread T_291, $push;
    .scope S_0x14ef9af80;
T_292 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_292.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_292.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_292.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_292.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_292.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_292.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_292.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_292.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_292.9;
T_292.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_292.9;
T_292.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_292.9;
T_292.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_292.9;
T_292.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_292.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_292.11, 8;
T_292.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_292.11, 8;
 ; End of false expr.
    %blend;
T_292.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_292.9;
T_292.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_292.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_292.13, 8;
T_292.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_292.13, 8;
 ; End of false expr.
    %blend;
T_292.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_292.9;
T_292.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_292.9;
T_292.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_292.9;
T_292.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_292.9;
T_292.9 ;
    %pop/vec4 1;
    %jmp T_292;
    .thread T_292, $push;
    .scope S_0x14ef9af80;
T_293 ;
    %wait E_0x60000353f000;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_293;
    .thread T_293, $push;
    .scope S_0x14ef9b0f0;
T_294 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_294.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_294.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_294.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_294.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_294.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_294.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_294.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_294.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_294.9;
T_294.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_294.9;
T_294.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_294.9;
T_294.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_294.9;
T_294.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_294.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_294.11, 8;
T_294.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_294.11, 8;
 ; End of false expr.
    %blend;
T_294.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_294.9;
T_294.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_294.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_294.13, 8;
T_294.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_294.13, 8;
 ; End of false expr.
    %blend;
T_294.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_294.9;
T_294.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_294.9;
T_294.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_294.9;
T_294.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_294.9;
T_294.9 ;
    %pop/vec4 1;
    %jmp T_294;
    .thread T_294, $push;
    .scope S_0x14ef9b0f0;
T_295 ;
    %wait E_0x60000353f000;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_295;
    .thread T_295, $push;
    .scope S_0x14ef9b260;
T_296 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_296.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_296.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_296.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_296.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_296.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_296.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_296.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_296.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_296.9;
T_296.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_296.9;
T_296.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_296.9;
T_296.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_296.9;
T_296.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_296.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_296.11, 8;
T_296.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_296.11, 8;
 ; End of false expr.
    %blend;
T_296.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_296.9;
T_296.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_296.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_296.13, 8;
T_296.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_296.13, 8;
 ; End of false expr.
    %blend;
T_296.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_296.9;
T_296.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_296.9;
T_296.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_296.9;
T_296.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_296.9;
T_296.9 ;
    %pop/vec4 1;
    %jmp T_296;
    .thread T_296, $push;
    .scope S_0x14ef9b260;
T_297 ;
    %wait E_0x60000353f000;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_297;
    .thread T_297, $push;
    .scope S_0x14ef9b3d0;
T_298 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_298.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_298.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_298.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_298.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_298.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_298.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_298.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_298.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_298.9;
T_298.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_298.9;
T_298.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_298.9;
T_298.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_298.9;
T_298.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_298.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_298.11, 8;
T_298.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_298.11, 8;
 ; End of false expr.
    %blend;
T_298.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_298.9;
T_298.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_298.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_298.13, 8;
T_298.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_298.13, 8;
 ; End of false expr.
    %blend;
T_298.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_298.9;
T_298.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_298.9;
T_298.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_298.9;
T_298.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_298.9;
T_298.9 ;
    %pop/vec4 1;
    %jmp T_298;
    .thread T_298, $push;
    .scope S_0x14ef9b3d0;
T_299 ;
    %wait E_0x60000353f000;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_299;
    .thread T_299, $push;
    .scope S_0x14ef9b540;
T_300 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_300.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_300.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_300.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_300.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_300.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_300.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_300.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_300.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_300.9;
T_300.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_300.9;
T_300.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_300.9;
T_300.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_300.9;
T_300.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_300.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_300.11, 8;
T_300.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_300.11, 8;
 ; End of false expr.
    %blend;
T_300.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_300.9;
T_300.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_300.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_300.13, 8;
T_300.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_300.13, 8;
 ; End of false expr.
    %blend;
T_300.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_300.9;
T_300.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_300.9;
T_300.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_300.9;
T_300.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_300.9;
T_300.9 ;
    %pop/vec4 1;
    %jmp T_300;
    .thread T_300, $push;
    .scope S_0x14ef9b540;
T_301 ;
    %wait E_0x60000353f000;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_301;
    .thread T_301, $push;
    .scope S_0x14ef9b6b0;
T_302 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_302.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_302.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_302.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_302.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_302.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_302.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_302.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_302.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_302.9;
T_302.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_302.9;
T_302.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_302.9;
T_302.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_302.9;
T_302.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_302.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_302.11, 8;
T_302.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_302.11, 8;
 ; End of false expr.
    %blend;
T_302.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_302.9;
T_302.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_302.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_302.13, 8;
T_302.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_302.13, 8;
 ; End of false expr.
    %blend;
T_302.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_302.9;
T_302.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_302.9;
T_302.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_302.9;
T_302.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_302.9;
T_302.9 ;
    %pop/vec4 1;
    %jmp T_302;
    .thread T_302, $push;
    .scope S_0x14ef9b6b0;
T_303 ;
    %wait E_0x60000353f000;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_303;
    .thread T_303, $push;
    .scope S_0x14ef9b820;
T_304 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_304.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_304.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_304.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_304.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_304.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_304.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_304.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_304.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_304.9;
T_304.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_304.9;
T_304.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_304.9;
T_304.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_304.9;
T_304.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_304.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_304.11, 8;
T_304.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_304.11, 8;
 ; End of false expr.
    %blend;
T_304.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_304.9;
T_304.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_304.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_304.13, 8;
T_304.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_304.13, 8;
 ; End of false expr.
    %blend;
T_304.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_304.9;
T_304.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_304.9;
T_304.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_304.9;
T_304.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_304.9;
T_304.9 ;
    %pop/vec4 1;
    %jmp T_304;
    .thread T_304, $push;
    .scope S_0x14ef9b820;
T_305 ;
    %wait E_0x60000353f000;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_305;
    .thread T_305, $push;
    .scope S_0x14ef9b990;
T_306 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_306.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_306.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_306.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_306.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_306.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_306.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_306.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_306.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_306.9;
T_306.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_306.9;
T_306.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_306.9;
T_306.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_306.9;
T_306.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_306.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_306.11, 8;
T_306.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_306.11, 8;
 ; End of false expr.
    %blend;
T_306.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_306.9;
T_306.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_306.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_306.13, 8;
T_306.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_306.13, 8;
 ; End of false expr.
    %blend;
T_306.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_306.9;
T_306.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_306.9;
T_306.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_306.9;
T_306.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_306.9;
T_306.9 ;
    %pop/vec4 1;
    %jmp T_306;
    .thread T_306, $push;
    .scope S_0x14ef9b990;
T_307 ;
    %wait E_0x60000353f000;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_307;
    .thread T_307, $push;
    .scope S_0x14ef9bb00;
T_308 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_308.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_308.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_308.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_308.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_308.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_308.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_308.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_308.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_308.9;
T_308.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_308.9;
T_308.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_308.9;
T_308.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_308.9;
T_308.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_308.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_308.11, 8;
T_308.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_308.11, 8;
 ; End of false expr.
    %blend;
T_308.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_308.9;
T_308.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_308.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_308.13, 8;
T_308.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_308.13, 8;
 ; End of false expr.
    %blend;
T_308.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_308.9;
T_308.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_308.9;
T_308.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_308.9;
T_308.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_308.9;
T_308.9 ;
    %pop/vec4 1;
    %jmp T_308;
    .thread T_308, $push;
    .scope S_0x14ef9bb00;
T_309 ;
    %wait E_0x60000353f000;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_309;
    .thread T_309, $push;
    .scope S_0x14ef9bc70;
T_310 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_310.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_310.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_310.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_310.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_310.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_310.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_310.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_310.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_310.9;
T_310.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_310.9;
T_310.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_310.9;
T_310.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_310.9;
T_310.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_310.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_310.11, 8;
T_310.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_310.11, 8;
 ; End of false expr.
    %blend;
T_310.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_310.9;
T_310.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_310.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_310.13, 8;
T_310.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_310.13, 8;
 ; End of false expr.
    %blend;
T_310.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_310.9;
T_310.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_310.9;
T_310.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_310.9;
T_310.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_310.9;
T_310.9 ;
    %pop/vec4 1;
    %jmp T_310;
    .thread T_310, $push;
    .scope S_0x14ef9bc70;
T_311 ;
    %wait E_0x60000353f000;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_311;
    .thread T_311, $push;
    .scope S_0x14efc2360;
T_312 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_312.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_312.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_312.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_312.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_312.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_312.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_312.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_312.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_312.9;
T_312.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_312.9;
T_312.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_312.9;
T_312.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_312.9;
T_312.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_312.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_312.11, 8;
T_312.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_312.11, 8;
 ; End of false expr.
    %blend;
T_312.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_312.9;
T_312.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_312.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_312.13, 8;
T_312.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_312.13, 8;
 ; End of false expr.
    %blend;
T_312.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_312.9;
T_312.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_312.9;
T_312.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_312.9;
T_312.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_312.9;
T_312.9 ;
    %pop/vec4 1;
    %jmp T_312;
    .thread T_312, $push;
    .scope S_0x14efc2360;
T_313 ;
    %wait E_0x60000353f000;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_313;
    .thread T_313, $push;
    .scope S_0x14efc24d0;
T_314 ;
    %wait E_0x60000353f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_314.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_314.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_314.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_314.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_314.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_314.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_314.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_314.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_314.9;
T_314.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_314.9;
T_314.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_314.9;
T_314.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e5b0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_314.9;
T_314.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_314.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_314.11, 8;
T_314.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_314.11, 8;
 ; End of false expr.
    %blend;
T_314.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_314.9;
T_314.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_314.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_314.13, 8;
T_314.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %jmp/0 T_314.13, 8;
 ; End of false expr.
    %blend;
T_314.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_314.9;
T_314.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_314.9;
T_314.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_314.9;
T_314.7 ;
    %load/vec4 v0x600001c4e400_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c4e640, 4, 0;
    %jmp T_314.9;
T_314.9 ;
    %pop/vec4 1;
    %jmp T_314;
    .thread T_314, $push;
    .scope S_0x14efc24d0;
T_315 ;
    %wait E_0x60000353f000;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e640, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001c4dd40_0, 4, 16;
    %jmp T_315;
    .thread T_315, $push;
    .scope S_0x14efd47d0;
T_316 ;
    %wait E_0x60000353ef40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c4e490_0, 0, 32;
T_316.0 ;
    %load/vec4 v0x600001c4e490_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_316.1, 5;
    %ix/getv/s 4, v0x600001c4e490_0;
    %load/vec4a v0x600001c4e520, 4;
    %ix/getv/s 4, v0x600001c4e490_0;
    %store/vec4a v0x600001c4e910, 4, 0;
    %load/vec4 v0x600001c4e490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c4e490_0, 0, 32;
    %jmp T_316.0;
T_316.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001c4efd0_0, 0, 32;
T_316.2 ;
    %load/vec4 v0x600001c4efd0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_316.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c4e490_0, 0, 32;
T_316.4 ;
    %load/vec4 v0x600001c4e490_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600001c4efd0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_316.5, 5;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_316.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_316.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_316.8, 6;
    %load/vec4 v0x600001c4efd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001c4e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c4e910, 4;
    %load/vec4 v0x600001c4efd0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001c4e490_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001c4e910, 4, 0;
    %jmp T_316.10;
T_316.6 ;
    %load/vec4 v0x600001c4efd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001c4e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c4e910, 4;
    %load/vec4 v0x600001c4efd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001c4e490_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c4e910, 4;
    %add;
    %load/vec4 v0x600001c4efd0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001c4e490_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001c4e910, 4, 0;
    %jmp T_316.10;
T_316.7 ;
    %load/vec4 v0x600001c4efd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001c4e490_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c4e910, 4;
    %load/vec4 v0x600001c4efd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001c4e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c4e910, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_316.11, 8;
    %load/vec4 v0x600001c4efd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001c4e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c4e910, 4;
    %jmp/1 T_316.12, 8;
T_316.11 ; End of true expr.
    %load/vec4 v0x600001c4efd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001c4e490_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c4e910, 4;
    %jmp/0 T_316.12, 8;
 ; End of false expr.
    %blend;
T_316.12;
    %load/vec4 v0x600001c4efd0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001c4e490_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001c4e910, 4, 0;
    %jmp T_316.10;
T_316.8 ;
    %load/vec4 v0x600001c4efd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001c4e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c4e910, 4;
    %load/vec4 v0x600001c4efd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001c4e490_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c4e910, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_316.13, 8;
    %load/vec4 v0x600001c4efd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001c4e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c4e910, 4;
    %jmp/1 T_316.14, 8;
T_316.13 ; End of true expr.
    %load/vec4 v0x600001c4efd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001c4e490_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c4e910, 4;
    %jmp/0 T_316.14, 8;
 ; End of false expr.
    %blend;
T_316.14;
    %load/vec4 v0x600001c4efd0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001c4e490_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001c4e910, 4, 0;
    %jmp T_316.10;
T_316.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600001c4e490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c4e490_0, 0, 32;
    %jmp T_316.4;
T_316.5 ;
    %load/vec4 v0x600001c4efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c4efd0_0, 0, 32;
    %jmp T_316.2;
T_316.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c4e910, 4;
    %store/vec4 v0x600001c4e880_0, 0, 16;
    %jmp T_316;
    .thread T_316, $push;
    .scope S_0x14efd47d0;
T_317 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c4e9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001c4f060_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001c4e010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001c4e2e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001c4dcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c4ef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c4ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c4e250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c4f180_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001c4f2a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001c4f4e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001c4f690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001c4e400_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001c4e760_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001c4e1c0_0, 0;
    %jmp T_317.1;
T_317.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c4ef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c4ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c4e250_0, 0;
    %load/vec4 v0x600001c4f060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_317.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_317.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_317.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_317.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_317.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_317.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_317.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001c4f060_0, 0;
    %jmp T_317.10;
T_317.2 ;
    %load/vec4 v0x600001c4e0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.11, 8;
    %load/vec4 v0x600001c4de60_0;
    %assign/vec4 v0x600001c4e010_0, 0;
    %load/vec4 v0x600001c4f0f0_0;
    %assign/vec4 v0x600001c4f180_0, 0;
    %load/vec4 v0x600001c4f210_0;
    %assign/vec4 v0x600001c4f2a0_0, 0;
    %load/vec4 v0x600001c4f3c0_0;
    %assign/vec4 v0x600001c4f4e0_0, 0;
    %load/vec4 v0x600001c4f570_0;
    %assign/vec4 v0x600001c4f690_0, 0;
    %load/vec4 v0x600001c4e370_0;
    %assign/vec4 v0x600001c4e400_0, 0;
    %load/vec4 v0x600001c4e6d0_0;
    %assign/vec4 v0x600001c4e760_0, 0;
    %load/vec4 v0x600001c4e130_0;
    %assign/vec4 v0x600001c4e1c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001c4f060_0, 0;
T_317.11 ;
    %jmp T_317.10;
T_317.3 ;
    %load/vec4 v0x600001c4e1c0_0;
    %assign/vec4 v0x600001c4e2e0_0, 0;
    %load/vec4 v0x600001c4e760_0;
    %assign/vec4 v0x600001c4dcb0_0, 0;
    %load/vec4 v0x600001c4f180_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_317.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_317.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_317.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_317.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_317.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001c4f060_0, 0;
    %jmp T_317.19;
T_317.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c4ec70_0, 0;
    %load/vec4 v0x600001c4e760_0;
    %assign/vec4 v0x600001c4eac0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001c4f060_0, 0;
    %jmp T_317.19;
T_317.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c4ef40_0, 0;
    %load/vec4 v0x600001c4e760_0;
    %assign/vec4 v0x600001c4eac0_0, 0;
    %load/vec4 v0x600001c4f450_0;
    %assign/vec4 v0x600001c4ee20_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001c4f060_0, 0;
    %jmp T_317.19;
T_317.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001c4f060_0, 0;
    %jmp T_317.19;
T_317.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001c4f060_0, 0;
    %jmp T_317.19;
T_317.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001c4f060_0, 0;
    %jmp T_317.19;
T_317.19 ;
    %pop/vec4 1;
    %jmp T_317.10;
T_317.4 ;
    %load/vec4 v0x600001c4dd40_0;
    %load/vec4 v0x600001c4f2a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c4f330, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001c4f060_0, 0;
    %jmp T_317.10;
T_317.5 ;
    %load/vec4 v0x600001c4ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.20, 8;
    %load/vec4 v0x600001c4f180_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_317.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600001c4f060_0, 0;
    %jmp T_317.23;
T_317.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001c4f060_0, 0;
T_317.23 ;
T_317.20 ;
    %jmp T_317.10;
T_317.6 ;
    %load/vec4 v0x600001c4eb50_0;
    %load/vec4 v0x600001c4f2a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c4f330, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001c4f060_0, 0;
    %jmp T_317.10;
T_317.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600001c4e880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001c4f2a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c4f330, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001c4f060_0, 0;
    %jmp T_317.10;
T_317.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c4e250_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001c4f060_0, 0;
    %jmp T_317.10;
T_317.10 ;
    %pop/vec4 1;
T_317.1 ;
    %jmp T_317;
    .thread T_317;
    .scope S_0x14efc96b0;
T_318 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dae0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dadef0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dadf80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dad710_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dae010_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dad7a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dadb90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dade60_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001dad9e0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001dada70_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001dadcb0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001dadd40_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001dad830_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001dae1c0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001dae520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dae640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dae370_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001dac750_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001dac360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dac870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dac480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001daca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dac630_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001dacfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dad0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dad290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dace10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dad8c0_0, 0;
    %jmp T_318.1;
T_318.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dae640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dae370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dad8c0_0, 0;
    %load/vec4 v0x600001dae6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_318.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_318.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_318.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_318.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_318.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_318.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_318.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_318.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_318.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_318.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_318.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_318.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_318.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_318.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %jmp T_318.17;
T_318.2 ;
    %load/vec4 v0x600001dad680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.18, 8;
    %load/vec4 v0x600001dae760_0;
    %assign/vec4 v0x600001dadef0_0, 0;
    %load/vec4 v0x600001dad950_0;
    %assign/vec4 v0x600001dad9e0_0, 0;
    %load/vec4 v0x600001dadc20_0;
    %assign/vec4 v0x600001dadcb0_0, 0;
    %load/vec4 v0x600001dad3b0_0;
    %assign/vec4 v0x600001dae010_0, 0;
    %load/vec4 v0x600001dad320_0;
    %assign/vec4 v0x600001dad7a0_0, 0;
    %load/vec4 v0x600001dadb00_0;
    %assign/vec4 v0x600001dadb90_0, 0;
    %load/vec4 v0x600001daddd0_0;
    %assign/vec4 v0x600001dade60_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
T_318.18 ;
    %jmp T_318.17;
T_318.3 ;
    %load/vec4 v0x600001dad9e0_0;
    %assign/vec4 v0x600001dada70_0, 0;
    %load/vec4 v0x600001dadcb0_0;
    %assign/vec4 v0x600001dadd40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dadf80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dad710_0, 0;
    %load/vec4 v0x600001dadef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_318.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_318.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %jmp T_318.23;
T_318.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %jmp T_318.23;
T_318.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %jmp T_318.23;
T_318.23 ;
    %pop/vec4 1;
    %jmp T_318.17;
T_318.4 ;
    %load/vec4 v0x600001dada70_0;
    %assign/vec4 v0x600001dac360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dac480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dac630_0, 0;
    %load/vec4 v0x600001dac510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_318.26, 9;
    %load/vec4 v0x600001dac630_0;
    %and;
T_318.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dac630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dace10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
T_318.24 ;
    %jmp T_318.17;
T_318.5 ;
    %load/vec4 v0x600001dacea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_318.29, 9;
    %load/vec4 v0x600001dace10_0;
    %and;
T_318.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.27, 8;
    %load/vec4 v0x600001dacc60_0;
    %assign/vec4 v0x600001dad830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dace10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
T_318.27 ;
    %jmp T_318.17;
T_318.6 ;
    %load/vec4 v0x600001dadd40_0;
    %assign/vec4 v0x600001dae1c0_0, 0;
    %load/vec4 v0x600001dad830_0;
    %assign/vec4 v0x600001dae520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dae640_0, 0;
    %load/vec4 v0x600001dae400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
T_318.30 ;
    %jmp T_318.17;
T_318.7 ;
    %load/vec4 v0x600001dadd40_0;
    %assign/vec4 v0x600001dae1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dae370_0, 0;
    %load/vec4 v0x600001dae400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
T_318.32 ;
    %jmp T_318.17;
T_318.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %jmp T_318.17;
T_318.9 ;
    %load/vec4 v0x600001dae250_0;
    %assign/vec4 v0x600001dad830_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %jmp T_318.17;
T_318.10 ;
    %load/vec4 v0x600001dada70_0;
    %assign/vec4 v0x600001dac750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001dac870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001daca20_0, 0;
    %load/vec4 v0x600001dac900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_318.36, 9;
    %load/vec4 v0x600001daca20_0;
    %and;
T_318.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001daca20_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
T_318.34 ;
    %jmp T_318.17;
T_318.11 ;
    %load/vec4 v0x600001dad830_0;
    %assign/vec4 v0x600001dacfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dad0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dad290_0, 0;
    %load/vec4 v0x600001dad170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_318.39, 9;
    %load/vec4 v0x600001dad290_0;
    %and;
T_318.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dad290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dad0e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
T_318.37 ;
    %jmp T_318.17;
T_318.12 ;
    %load/vec4 v0x600001dacbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
T_318.40 ;
    %jmp T_318.17;
T_318.13 ;
    %load/vec4 v0x600001dad710_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001dad710_0, 0;
    %load/vec4 v0x600001dada70_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001dada70_0, 0;
    %load/vec4 v0x600001dadd40_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001dadd40_0, 0;
    %load/vec4 v0x600001dad7a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001dad710_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_318.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %jmp T_318.43;
T_318.42 ;
    %load/vec4 v0x600001dadef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_318.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_318.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %jmp T_318.47;
T_318.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %jmp T_318.47;
T_318.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %jmp T_318.47;
T_318.47 ;
    %pop/vec4 1;
T_318.43 ;
    %jmp T_318.17;
T_318.14 ;
    %load/vec4 v0x600001dadf80_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001dadf80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dad710_0, 0;
    %load/vec4 v0x600001dae010_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001dadf80_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_318.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %jmp T_318.49;
T_318.48 ;
    %load/vec4 v0x600001dad9e0_0;
    %load/vec4 v0x600001dadf80_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600001dadb90_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600001dada70_0, 0;
    %load/vec4 v0x600001dadcb0_0;
    %load/vec4 v0x600001dadf80_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001dade60_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001dadd40_0, 0;
    %load/vec4 v0x600001dadef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_318.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_318.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %jmp T_318.53;
T_318.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %jmp T_318.53;
T_318.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %jmp T_318.53;
T_318.53 ;
    %pop/vec4 1;
T_318.49 ;
    %jmp T_318.17;
T_318.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dad8c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dae6d0_0, 0;
    %jmp T_318.17;
T_318.17 ;
    %pop/vec4 1;
T_318.1 ;
    %jmp T_318;
    .thread T_318;
    .scope S_0x14efd38e0;
T_319 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001c4a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_319.0, 8;
    %load/vec4 v0x600001c4a400_0;
    %load/vec4 v0x600001c4a0a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c4a250, 0, 4;
T_319.0 ;
    %load/vec4 v0x600001c4a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_319.2, 8;
    %load/vec4 v0x600001c4a0a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001c4a250, 4;
    %assign/vec4 v0x600001c4a2e0_0, 0;
T_319.2 ;
    %jmp T_319;
    .thread T_319;
    .scope S_0x14efd38e0;
T_320 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c4a1c0_0, 0, 32;
T_320.0 ;
    %load/vec4 v0x600001c4a1c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_320.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001c4a1c0_0;
    %store/vec4a v0x600001c4a250, 4, 0;
    %load/vec4 v0x600001c4a1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c4a1c0_0, 0, 32;
    %jmp T_320.0;
T_320.1 ;
    %end;
    .thread T_320;
    .scope S_0x14efd3bc0;
T_321 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001c4a9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_321.0, 8;
    %load/vec4 v0x600001c4a910_0;
    %load/vec4 v0x600001c4a5b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c4a760, 0, 4;
T_321.0 ;
    %load/vec4 v0x600001c4a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_321.2, 8;
    %load/vec4 v0x600001c4a5b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001c4a760, 4;
    %assign/vec4 v0x600001c4a7f0_0, 0;
T_321.2 ;
    %jmp T_321;
    .thread T_321;
    .scope S_0x14efd3bc0;
T_322 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c4a6d0_0, 0, 32;
T_322.0 ;
    %load/vec4 v0x600001c4a6d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_322.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001c4a6d0_0;
    %store/vec4a v0x600001c4a760, 4, 0;
    %load/vec4 v0x600001c4a6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c4a6d0_0, 0, 32;
    %jmp T_322.0;
T_322.1 ;
    %end;
    .thread T_322;
    .scope S_0x14efd3ea0;
T_323 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001c4aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.0, 8;
    %load/vec4 v0x600001c4ae20_0;
    %load/vec4 v0x600001c4aac0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c4ac70, 0, 4;
T_323.0 ;
    %load/vec4 v0x600001c4ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.2, 8;
    %load/vec4 v0x600001c4aac0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001c4ac70, 4;
    %assign/vec4 v0x600001c4ad00_0, 0;
T_323.2 ;
    %jmp T_323;
    .thread T_323;
    .scope S_0x14efd3ea0;
T_324 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c4abe0_0, 0, 32;
T_324.0 ;
    %load/vec4 v0x600001c4abe0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_324.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001c4abe0_0;
    %store/vec4a v0x600001c4ac70, 4, 0;
    %load/vec4 v0x600001c4abe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c4abe0_0, 0, 32;
    %jmp T_324.0;
T_324.1 ;
    %end;
    .thread T_324;
    .scope S_0x14efd4180;
T_325 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001c4b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.0, 8;
    %load/vec4 v0x600001c4b330_0;
    %load/vec4 v0x600001c4afd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c4b180, 0, 4;
T_325.0 ;
    %load/vec4 v0x600001c4b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.2, 8;
    %load/vec4 v0x600001c4afd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001c4b180, 4;
    %assign/vec4 v0x600001c4b210_0, 0;
T_325.2 ;
    %jmp T_325;
    .thread T_325;
    .scope S_0x14efd4180;
T_326 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c4b0f0_0, 0, 32;
T_326.0 ;
    %load/vec4 v0x600001c4b0f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_326.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001c4b0f0_0;
    %store/vec4a v0x600001c4b180, 4, 0;
    %load/vec4 v0x600001c4b0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c4b0f0_0, 0, 32;
    %jmp T_326.0;
T_326.1 ;
    %end;
    .thread T_326;
    .scope S_0x14efd3210;
T_327 ;
    %wait E_0x60000353e240;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c4b690_0, 0, 32;
T_327.0 ;
    %load/vec4 v0x600001c4b690_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_327.1, 5;
    %load/vec4 v0x600001c4cd80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_327.2, 8;
    %load/vec4 v0x600001c4ba80_0;
    %pad/u 32;
    %load/vec4 v0x600001c4b690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_327.2;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4d050_0, 4, 1;
    %load/vec4 v0x600001c4c870_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_327.3, 8;
    %load/vec4 v0x600001c4b8d0_0;
    %pad/u 32;
    %load/vec4 v0x600001c4b690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_327.3;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4cf30_0, 4, 1;
    %load/vec4 v0x600001c4cb40_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_327.4, 8;
    %load/vec4 v0x600001c4b9f0_0;
    %pad/u 32;
    %load/vec4 v0x600001c4b690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_327.4;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4cfc0_0, 4, 1;
    %load/vec4 v0x600001c4d560_0;
    %flag_set/vec4 8;
    %jmp/1 T_327.6, 8;
    %load/vec4 v0x600001c4d3b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_327.6;
    %flag_get/vec4 8;
    %jmp/0 T_327.5, 8;
    %load/vec4 v0x600001c4bcc0_0;
    %pad/u 32;
    %load/vec4 v0x600001c4b690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_327.5;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4d0e0_0, 4, 1;
    %load/vec4 v0x600001c4c360_0;
    %flag_set/vec4 8;
    %jmp/1 T_327.8, 8;
    %load/vec4 v0x600001c4c1b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_327.8;
    %flag_get/vec4 8;
    %jmp/0 T_327.7, 8;
    %load/vec4 v0x600001c4b7b0_0;
    %pad/u 32;
    %load/vec4 v0x600001c4b690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_327.7;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4cea0_0, 4, 1;
    %load/vec4 v0x600001c4b690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c4b690_0, 0, 32;
    %jmp T_327.0;
T_327.1 ;
    %jmp T_327;
    .thread T_327, $push;
    .scope S_0x14efd3210;
T_328 ;
    %wait E_0x60000353e200;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c4b690_0, 0, 32;
T_328.0 ;
    %load/vec4 v0x600001c4b690_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_328.1, 5;
    %load/vec4 v0x600001c4d050_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4c5a0_0, 4, 1;
    %load/vec4 v0x600001c4cf30_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_328.2, 8;
    %load/vec4 v0x600001c4d050_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.2;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4c480_0, 4, 1;
    %load/vec4 v0x600001c4cfc0_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_328.4, 9;
    %load/vec4 v0x600001c4d050_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_328.3, 8;
    %load/vec4 v0x600001c4cf30_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.3;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4c510_0, 4, 1;
    %load/vec4 v0x600001c4d0e0_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_328.7, 10;
    %load/vec4 v0x600001c4d050_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_328.6, 9;
    %load/vec4 v0x600001c4cf30_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_328.5, 8;
    %load/vec4 v0x600001c4cfc0_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.5;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4c630_0, 4, 1;
    %load/vec4 v0x600001c4cea0_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_328.11, 11;
    %load/vec4 v0x600001c4d050_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_328.10, 10;
    %load/vec4 v0x600001c4cf30_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_328.9, 9;
    %load/vec4 v0x600001c4cfc0_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_328.8, 8;
    %load/vec4 v0x600001c4d0e0_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.8;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4c3f0_0, 4, 1;
    %load/vec4 v0x600001c4c5a0_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.12, 8;
    %load/vec4 v0x600001c4d7a0_0;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4a v0x600001c4b720, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4a v0x600001c4bde0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4be70_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4bc30_0, 4, 1;
    %jmp T_328.13;
T_328.12 ;
    %load/vec4 v0x600001c4c480_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.14, 8;
    %load/vec4 v0x600001c4d680_0;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4a v0x600001c4b720, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4a v0x600001c4bde0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4be70_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4bc30_0, 4, 1;
    %jmp T_328.15;
T_328.14 ;
    %load/vec4 v0x600001c4c510_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.16, 8;
    %load/vec4 v0x600001c4d710_0;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4a v0x600001c4b720, 4, 0;
    %load/vec4 v0x600001c4cab0_0;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4a v0x600001c4bde0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4be70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4bc30_0, 4, 1;
    %jmp T_328.17;
T_328.16 ;
    %load/vec4 v0x600001c4c630_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.18, 8;
    %load/vec4 v0x600001c4d830_0;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4a v0x600001c4b720, 4, 0;
    %load/vec4 v0x600001c4d4d0_0;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4a v0x600001c4bde0, 4, 0;
    %load/vec4 v0x600001c4d560_0;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4be70_0, 4, 1;
    %load/vec4 v0x600001c4d3b0_0;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4bc30_0, 4, 1;
    %jmp T_328.19;
T_328.18 ;
    %load/vec4 v0x600001c4c3f0_0;
    %load/vec4 v0x600001c4b690_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.20, 8;
    %load/vec4 v0x600001c4d5f0_0;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4a v0x600001c4b720, 4, 0;
    %load/vec4 v0x600001c4c2d0_0;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4a v0x600001c4bde0, 4, 0;
    %load/vec4 v0x600001c4c360_0;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4be70_0, 4, 1;
    %load/vec4 v0x600001c4c1b0_0;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4bc30_0, 4, 1;
    %jmp T_328.21;
T_328.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4a v0x600001c4b720, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4a v0x600001c4bde0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4be70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001c4b690_0;
    %store/vec4 v0x600001c4bc30_0, 4, 1;
T_328.21 ;
T_328.19 ;
T_328.17 ;
T_328.15 ;
T_328.13 ;
    %load/vec4 v0x600001c4b690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c4b690_0, 0, 32;
    %jmp T_328.0;
T_328.1 ;
    %jmp T_328;
    .thread T_328, $push;
    .scope S_0x14efd3210;
T_329 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001c4ba80_0;
    %assign/vec4 v0x600001c4bb10_0, 0;
    %load/vec4 v0x600001c4b8d0_0;
    %assign/vec4 v0x600001c4b960_0, 0;
    %load/vec4 v0x600001c4bcc0_0;
    %assign/vec4 v0x600001c4bd50_0, 0;
    %load/vec4 v0x600001c4b7b0_0;
    %assign/vec4 v0x600001c4b840_0, 0;
    %jmp T_329;
    .thread T_329;
    .scope S_0x14efd3210;
T_330 ;
    %wait E_0x60000353e180;
    %load/vec4 v0x600001c4bb10_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001c4bba0, 4;
    %store/vec4 v0x600001c4ccf0_0, 0, 256;
    %load/vec4 v0x600001c4b960_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001c4bba0, 4;
    %store/vec4 v0x600001c4c7e0_0, 0, 256;
    %load/vec4 v0x600001c4bd50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001c4bba0, 4;
    %store/vec4 v0x600001c4d320_0, 0, 256;
    %load/vec4 v0x600001c4b840_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001c4bba0, 4;
    %store/vec4 v0x600001c4c120_0, 0, 256;
    %jmp T_330;
    .thread T_330, $push;
    .scope S_0x14efd5fb0;
T_331 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c733c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_331.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001c71710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c717a0_0, 0;
    %jmp T_331.1;
T_331.0 ;
    %load/vec4 v0x600001c71a70_0;
    %assign/vec4 v0x600001c717a0_0, 0;
    %load/vec4 v0x600001c71a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_331.2, 8;
    %load/vec4 v0x600001c71950_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600001c71680, 4;
    %assign/vec4 v0x600001c71710_0, 0;
T_331.2 ;
T_331.1 ;
    %jmp T_331;
    .thread T_331;
    .scope S_0x14efd5fb0;
T_332 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001c730f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_332.3, 10;
    %load/vec4 v0x600001c73060_0;
    %and;
T_332.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_332.2, 9;
    %load/vec4 v0x600001c72fd0_0;
    %and;
T_332.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_332.0, 8;
    %load/vec4 v0x600001c72f40_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001c72eb0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c71680, 0, 4;
T_332.0 ;
    %jmp T_332;
    .thread T_332;
    .scope S_0x14efd5fb0;
T_333 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c733c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_333.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c74000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001c73f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c70510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c705a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c72a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c70480_0, 0;
    %jmp T_333.1;
T_333.0 ;
    %load/vec4 v0x600001c72ac0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001c74000_0, 0;
    %load/vec4 v0x600001c721c0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600001c73f00_0, 0;
    %load/vec4 v0x600001c72ac0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001c70510_0, 0;
    %load/vec4 v0x600001c70510_0;
    %assign/vec4 v0x600001c705a0_0, 0;
    %load/vec4 v0x600001c729a0_0;
    %assign/vec4 v0x600001c72a30_0, 0;
    %load/vec4 v0x600001c71e60_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600001c70480_0, 0;
T_333.1 ;
    %jmp T_333;
    .thread T_333;
    .scope S_0x14efd5fb0;
T_334 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c733c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001c72ac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001c72250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001c72760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001c721c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c729a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c727f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c722e0_0, 0;
    %jmp T_334.1;
T_334.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c729a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c722e0_0, 0;
    %load/vec4 v0x600001c73720_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_334.5, 10;
    %load/vec4 v0x600001c725b0_0;
    %and;
T_334.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_334.4, 9;
    %load/vec4 v0x600001c72ac0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_334.6, 4;
    %load/vec4 v0x600001c72ac0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_334.6;
    %and;
T_334.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.2, 8;
    %load/vec4 v0x600001c72760_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001c72760_0, 0;
T_334.2 ;
    %load/vec4 v0x600001c72ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_334.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_334.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_334.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_334.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_334.11, 6;
    %jmp T_334.12;
T_334.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c727f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001c72760_0, 0;
    %load/vec4 v0x600001c71c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c727f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001c721c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001c72ac0_0, 0;
T_334.13 ;
    %jmp T_334.12;
T_334.8 ;
    %load/vec4 v0x600001c72d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.15, 8;
    %load/vec4 v0x600001c721c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001c721c0_0, 0;
    %load/vec4 v0x600001c721c0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_334.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c729a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001c72250_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001c72ac0_0, 0;
T_334.17 ;
T_334.15 ;
    %jmp T_334.12;
T_334.9 ;
    %load/vec4 v0x600001c71f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.19, 8;
    %load/vec4 v0x600001c72250_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001c72250_0, 0;
T_334.19 ;
    %load/vec4 v0x600001c73600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001c72ac0_0, 0;
T_334.21 ;
    %jmp T_334.12;
T_334.10 ;
    %load/vec4 v0x600001c72760_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_334.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001c72ac0_0, 0;
T_334.23 ;
    %jmp T_334.12;
T_334.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c722e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001c72ac0_0, 0;
    %jmp T_334.12;
T_334.12 ;
    %pop/vec4 1;
T_334.1 ;
    %jmp T_334;
    .thread T_334;
    .scope S_0x14eff5fb0;
T_335 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dd30f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_335.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dd4090_0, 0;
    %jmp T_335.1;
T_335.0 ;
    %load/vec4 v0x600001dd2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_335.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dd4090_0, 0;
    %jmp T_335.3;
T_335.2 ;
    %load/vec4 v0x600001dd4090_0;
    %load/vec4 v0x600001dd4000_0;
    %or;
    %assign/vec4 v0x600001dd4090_0, 0;
T_335.3 ;
T_335.1 ;
    %jmp T_335;
    .thread T_335;
    .scope S_0x14eff5fb0;
T_336 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dd30f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001dd2c70_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001dd2b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dd2be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd34e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd3c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd37b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd32a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd3a80_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600001dd4120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd2e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd3060_0, 0;
    %fork t_9, S_0x14eff3960;
    %jmp t_8;
    .scope S_0x14eff3960;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dd19e0_0, 0, 32;
T_336.2 ;
    %load/vec4 v0x600001dd19e0_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_336.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001dd19e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd4240, 0, 4;
    %load/vec4 v0x600001dd19e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dd19e0_0, 0, 32;
    %jmp T_336.2;
T_336.3 ;
    %end;
    .scope S_0x14eff5fb0;
t_8 %join;
    %jmp T_336.1;
T_336.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd2e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd34e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd3c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd32a0_0, 0;
    %load/vec4 v0x600001dd2a30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_336.6, 9;
    %load/vec4 v0x600001dd2fd0_0;
    %and;
T_336.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd3060_0, 0;
T_336.4 ;
    %load/vec4 v0x600001dd2c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_336.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_336.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_336.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001dd2c70_0, 0;
    %jmp T_336.11;
T_336.7 ;
    %load/vec4 v0x600001dd3570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_336.14, 9;
    %load/vec4 v0x600001dd3d50_0;
    %and;
T_336.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd34e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd3c30_0, 0;
    %load/vec4 v0x600001dd33c0_0;
    %assign/vec4 v0x600001dd2b50_0, 0;
    %load/vec4 v0x600001dd33c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_336.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_336.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_336.17, 6;
    %load/vec4 v0x600001dd33c0_0;
    %cmpi/u 256, 0, 12;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_336.20, 5;
    %fork t_11, S_0x14eff1310;
    %jmp t_10;
    .scope S_0x14eff1310;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dd1a70_0, 0, 32;
T_336.22 ;
    %load/vec4 v0x600001dd1a70_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_336.23, 5;
    %load/vec4 v0x600001dd33c0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x600001dd1a70_0;
    %muli 16, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_336.24, 4;
    %load/vec4 v0x600001dd3b10_0;
    %parti/s 20, 0, 2;
    %ix/getv/s 3, v0x600001dd1a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001dd4240, 0, 4;
T_336.24 ;
    %load/vec4 v0x600001dd1a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dd1a70_0, 0, 32;
    %jmp T_336.22;
T_336.23 ;
    %end;
    .scope S_0x14eff5fb0;
t_10 %join;
T_336.20 ;
    %jmp T_336.19;
T_336.15 ;
    %load/vec4 v0x600001dd3b10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd2e20_0, 0;
T_336.26 ;
    %load/vec4 v0x600001dd3b10_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x600001dd4120_0, 0;
    %jmp T_336.19;
T_336.16 ;
    %load/vec4 v0x600001dd3b10_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600001dd2fd0_0, 0;
    %jmp T_336.19;
T_336.17 ;
    %load/vec4 v0x600001dd3b10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd3060_0, 0;
T_336.28 ;
    %jmp T_336.19;
T_336.19 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001dd2c70_0, 0;
    %jmp T_336.13;
T_336.12 ;
    %load/vec4 v0x600001dd3330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd32a0_0, 0;
    %load/vec4 v0x600001dd3180_0;
    %assign/vec4 v0x600001dd2b50_0, 0;
    %load/vec4 v0x600001dd3180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_336.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_336.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_336.34, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_336.35, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001dd2be0_0, 0;
    %fork t_13, S_0x14efeecc0;
    %jmp t_12;
    .scope S_0x14efeecc0;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001dd1b00_0, 0, 32;
T_336.38 ;
    %load/vec4 v0x600001dd1b00_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_336.39, 5;
    %load/vec4 v0x600001dd3180_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x600001dd1b00_0;
    %muli 16, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_336.40, 4;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x600001dd1b00_0;
    %load/vec4a v0x600001dd4240, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001dd2be0_0, 0;
T_336.40 ;
    %load/vec4 v0x600001dd3180_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x600001dd1b00_0;
    %muli 16, 0, 32;
    %add;
    %addi 4, 0, 32;
    %cmp/e;
    %jmp/0xz  T_336.42, 4;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x600001dd41b0_0;
    %load/vec4 v0x600001dd1b00_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001dd4090_0;
    %load/vec4 v0x600001dd1b00_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001dd3f00_0;
    %load/vec4 v0x600001dd1b00_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001dd2be0_0, 0;
T_336.42 ;
    %load/vec4 v0x600001dd1b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001dd1b00_0, 0, 32;
    %jmp T_336.38;
T_336.39 ;
    %end;
    .scope S_0x14eff5fb0;
t_12 %join;
    %jmp T_336.37;
T_336.32 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x600001dd4120_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %assign/vec4 v0x600001dd2be0_0, 0;
    %jmp T_336.37;
T_336.33 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v0x600001dd2a30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x600001dd41b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x600001dd4090_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x600001dd3f00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x600001dd2be0_0, 0;
    %jmp T_336.37;
T_336.34 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x600001dd2fd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001dd2be0_0, 0;
    %jmp T_336.37;
T_336.35 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x600001dd3060_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001dd2be0_0, 0;
    %jmp T_336.37;
T_336.37 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001dd2c70_0, 0;
T_336.30 ;
T_336.13 ;
    %jmp T_336.11;
T_336.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd37b0_0, 0;
    %load/vec4 v0x600001dd3600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_336.46, 9;
    %load/vec4 v0x600001dd37b0_0;
    %and;
T_336.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.44, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd37b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001dd2c70_0, 0;
T_336.44 ;
    %jmp T_336.11;
T_336.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd3a80_0, 0;
    %load/vec4 v0x600001dd38d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_336.49, 9;
    %load/vec4 v0x600001dd3a80_0;
    %and;
T_336.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.47, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd3a80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001dd2c70_0, 0;
T_336.47 ;
    %jmp T_336.11;
T_336.11 ;
    %pop/vec4 1;
T_336.1 ;
    %jmp T_336;
    .thread T_336;
    .scope S_0x14eff5fb0;
T_337 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001dd30f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_337.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd2d00_0, 0;
    %jmp T_337.1;
T_337.0 ;
    %load/vec4 v0x600001dd2ac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_337.4, 9;
    %load/vec4 v0x600001dd2d00_0;
    %nor/r;
    %and;
T_337.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_337.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001dd2d00_0, 0;
    %jmp T_337.3;
T_337.2 ;
    %load/vec4 v0x600001dd2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_337.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001dd2d00_0, 0;
T_337.5 ;
T_337.3 ;
T_337.1 ;
    %jmp T_337;
    .thread T_337;
    .scope S_0x14efdeb40;
T_338 ;
    %wait E_0x60000350adc0;
    %load/vec4 v0x600001c76520_0;
    %dup/vec4;
    %pushi/vec4 1, 14, 4;
    %cmp/z;
    %jmp/1 T_338.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 12, 4;
    %cmp/z;
    %jmp/1 T_338.1, 4;
    %dup/vec4;
    %pushi/vec4 4, 8, 4;
    %cmp/z;
    %jmp/1 T_338.2, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_338.3, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001c761c0_0, 0, 2;
    %jmp T_338.5;
T_338.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001c761c0_0, 0, 2;
    %jmp T_338.5;
T_338.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001c761c0_0, 0, 2;
    %jmp T_338.5;
T_338.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001c761c0_0, 0, 2;
    %jmp T_338.5;
T_338.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001c761c0_0, 0, 2;
    %jmp T_338.5;
T_338.5 ;
    %pop/vec4 1;
    %jmp T_338;
    .thread T_338, $push;
    .scope S_0x14efdeb40;
T_339 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001c766d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_339.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001c74e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c74f30_0, 0;
    %jmp T_339.1;
T_339.0 ;
    %load/vec4 v0x600001c74f30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_339.4, 9;
    %load/vec4 v0x600001c74ea0_0;
    %and;
T_339.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_339.2, 8;
    %load/vec4 v0x600001c761c0_0;
    %assign/vec4 v0x600001c74e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c74f30_0, 0;
    %jmp T_339.3;
T_339.2 ;
    %load/vec4 v0x600001c74f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_339.5, 8;
    %load/vec4 v0x600001c75b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_339.10, 9;
    %load/vec4 v0x600001c759e0_0;
    %and;
T_339.10;
    %flag_set/vec4 8;
    %jmp/1 T_339.9, 8;
    %load/vec4 v0x600001c75e60_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_339.12, 11;
    %load/vec4 v0x600001c75cb0_0;
    %and;
T_339.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_339.11, 10;
    %load/vec4 v0x600001c75d40_0;
    %and;
T_339.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_339.9;
    %jmp/0xz  T_339.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c74f30_0, 0;
T_339.7 ;
T_339.5 ;
T_339.3 ;
T_339.1 ;
    %jmp T_339;
    .thread T_339;
    .scope S_0x14f876b20;
T_340 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d01950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d2d170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d2c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d2cbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d2c6c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001d2c510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d2c630_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001d2cf30_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001d2cd80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d2cfc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d2cea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001d2d0e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d2ce10_0, 0;
    %jmp T_340.1;
T_340.0 ;
    %load/vec4 v0x600001d2d170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_340.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_340.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_340.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d2d170_0, 0;
    %jmp T_340.6;
T_340.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d2c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d2cbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d2c6c0_0, 0;
    %load/vec4 v0x600001d2c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_340.9, 9;
    %load/vec4 v0x600001d2c360_0;
    %and;
T_340.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.7, 8;
    %load/vec4 v0x600001d2c240_0;
    %assign/vec4 v0x600001d2cf30_0, 0;
    %load/vec4 v0x600001d2c120_0;
    %assign/vec4 v0x600001d2cd80_0, 0;
    %load/vec4 v0x600001d2c2d0_0;
    %assign/vec4 v0x600001d2cfc0_0, 0;
    %load/vec4 v0x600001d2c3f0_0;
    %assign/vec4 v0x600001d2d0e0_0, 0;
    %load/vec4 v0x600001d2c1b0_0;
    %assign/vec4 v0x600001d2ce10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d2cea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d2c360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d2cbd0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001d2d170_0, 0;
T_340.7 ;
    %jmp T_340.6;
T_340.3 ;
    %load/vec4 v0x600001d2ccf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_340.12, 9;
    %load/vec4 v0x600001d2cbd0_0;
    %and;
T_340.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.10, 8;
    %load/vec4 v0x600001d2d050_0;
    %pad/u 96;
    %cmpi/u 32768, 0, 96;
    %jmp/0xz  T_340.13, 5;
    %fork t_15, S_0x14efc9b90;
    %jmp t_14;
    .scope S_0x14efc9b90;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d2b570_0, 0, 32;
T_340.15 ;
    %load/vec4 v0x600001d2b570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_340.16, 5;
    %load/vec4 v0x600001d2cc60_0;
    %load/vec4 v0x600001d2b570_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.17, 8;
    %load/vec4 v0x600001d2cab0_0;
    %load/vec4 v0x600001d2b570_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0x600001d2d050_0;
    %pad/u 17;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001d2b570_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x600001d2bba0, 5, 6;
T_340.17 ;
    %load/vec4 v0x600001d2b570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d2b570_0, 0, 32;
    %jmp T_340.15;
T_340.16 ;
    %end;
    .scope S_0x14f876b20;
t_14 %join;
T_340.13 ;
    %load/vec4 v0x600001d2cd80_0;
    %load/vec4 v0x600001d2d0e0_0;
    %load/vec4 v0x600001d2ce10_0;
    %load/vec4 v0x600001d2cfc0_0;
    %load/vec4 v0x600001d2cea0_0;
    %store/vec4 v0x600001d2b720_0, 0, 8;
    %store/vec4 v0x600001d2b840_0, 0, 8;
    %store/vec4 v0x600001d2b690_0, 0, 2;
    %store/vec4 v0x600001d2b960_0, 0, 3;
    %store/vec4 v0x600001d2b600_0, 0, 40;
    %callf/vec4 TD_tb_multi_tpc_gemm.axi_mem.next_addr, S_0x14ef85750;
    %assign/vec4 v0x600001d2cd80_0, 0;
    %load/vec4 v0x600001d2cea0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001d2cea0_0, 0;
    %load/vec4 v0x600001d2cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d2cbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d2c6c0_0, 0;
    %load/vec4 v0x600001d2cf30_0;
    %assign/vec4 v0x600001d2c510_0, 0;
    %load/vec4 v0x600001d2d050_0;
    %pad/u 96;
    %cmpi/u 32768, 0, 96;
    %flag_mov 8, 5;
    %jmp/0 T_340.21, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_340.22, 8;
T_340.21 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_340.22, 8;
 ; End of false expr.
    %blend;
T_340.22;
    %assign/vec4 v0x600001d2c630_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001d2d170_0, 0;
T_340.19 ;
T_340.10 ;
    %jmp T_340.6;
T_340.4 ;
    %load/vec4 v0x600001d2c5a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_340.25, 9;
    %load/vec4 v0x600001d2c6c0_0;
    %and;
T_340.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d2c6c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d2d170_0, 0;
T_340.23 ;
    %jmp T_340.6;
T_340.6 ;
    %pop/vec4 1;
T_340.1 ;
    %jmp T_340;
    .thread T_340;
    .scope S_0x14f876b20;
T_341 ;
    %wait E_0x60000350a880;
    %load/vec4 v0x600001d01950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_341.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d3d0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d4b330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d2ca20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001d2c7e0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001d2c750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d2c990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d2c870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001d2be70_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001d2bc30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d2bf00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d2bd50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001d3d170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d2bcc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001d2bde0_0, 0;
    %jmp T_341.1;
T_341.0 ;
    %load/vec4 v0x600001d3d0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_341.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_341.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_341.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d3d0e0_0, 0;
    %jmp T_341.6;
T_341.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d4b330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d2ca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d2c870_0, 0;
    %load/vec4 v0x600001d2c090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_341.9, 9;
    %load/vec4 v0x600001d4b330_0;
    %and;
T_341.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_341.7, 8;
    %load/vec4 v0x600001d66520_0;
    %assign/vec4 v0x600001d2be70_0, 0;
    %load/vec4 v0x600001d018c0_0;
    %assign/vec4 v0x600001d2bc30_0, 0;
    %load/vec4 v0x600001d4b3c0_0;
    %assign/vec4 v0x600001d2bf00_0, 0;
    %load/vec4 v0x600001d2c000_0;
    %assign/vec4 v0x600001d3d170_0, 0;
    %load/vec4 v0x600001d665b0_0;
    %assign/vec4 v0x600001d2bcc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001d2bd50_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001d2bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001d4b330_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001d3d0e0_0, 0;
T_341.7 ;
    %jmp T_341.6;
T_341.3 ;
    %load/vec4 v0x600001d2bde0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_341.10, 5;
    %load/vec4 v0x600001d2bde0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x600001d2bde0_0, 0;
    %jmp T_341.11;
T_341.10 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001d3d0e0_0, 0;
T_341.11 ;
    %jmp T_341.6;
T_341.4 ;
    %load/vec4 v0x600001d2ca20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_341.14, 8;
    %load/vec4 v0x600001d2c900_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_341.14;
    %jmp/0xz  T_341.12, 8;
    %load/vec4 v0x600001d27f00_0;
    %pad/u 96;
    %cmpi/u 32768, 0, 96;
    %jmp/0xz  T_341.15, 5;
    %load/vec4 v0x600001d27f00_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x600001d2bba0, 4;
    %assign/vec4 v0x600001d2c750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d2c990_0, 0;
    %jmp T_341.16;
T_341.15 ;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001d2c750_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001d2c990_0, 0;
T_341.16 ;
    %load/vec4 v0x600001d2be70_0;
    %assign/vec4 v0x600001d2c7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001d2ca20_0, 0;
    %load/vec4 v0x600001d2bd50_0;
    %load/vec4 v0x600001d2bf00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001d2c870_0, 0;
    %load/vec4 v0x600001d2bc30_0;
    %load/vec4 v0x600001d3d170_0;
    %load/vec4 v0x600001d2bcc0_0;
    %load/vec4 v0x600001d2bf00_0;
    %load/vec4 v0x600001d2bd50_0;
    %store/vec4 v0x600001d2b720_0, 0, 8;
    %store/vec4 v0x600001d2b840_0, 0, 8;
    %store/vec4 v0x600001d2b690_0, 0, 2;
    %store/vec4 v0x600001d2b960_0, 0, 3;
    %store/vec4 v0x600001d2b600_0, 0, 40;
    %callf/vec4 TD_tb_multi_tpc_gemm.axi_mem.next_addr, S_0x14ef85750;
    %assign/vec4 v0x600001d2bc30_0, 0;
    %load/vec4 v0x600001d2bd50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001d2bd50_0, 0;
    %load/vec4 v0x600001d2bd50_0;
    %load/vec4 v0x600001d2bf00_0;
    %cmp/e;
    %jmp/0xz  T_341.17, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001d3d0e0_0, 0;
T_341.17 ;
T_341.12 ;
    %jmp T_341.6;
T_341.6 ;
    %pop/vec4 1;
T_341.1 ;
    %jmp T_341;
    .thread T_341;
    .scope S_0x14f876b20;
T_342 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001d2bb10_0, 0, 32;
T_342.0 ;
    %load/vec4 v0x600001d2bb10_0;
    %pad/s 96;
    %cmpi/s 32768, 0, 96;
    %jmp/0xz T_342.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001d2bb10_0;
    %store/vec4a v0x600001d2bba0, 4, 0;
    %load/vec4 v0x600001d2bb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001d2bb10_0, 0, 32;
    %jmp T_342.0;
T_342.1 ;
    %end;
    .thread T_342;
    .scope S_0x14f876b20;
T_343 ;
    %wait E_0x60000350a840;
    %load/vec4 v0x600001d2c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_343.2, 9;
    %load/vec4 v0x600001d2c360_0;
    %and;
T_343.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_343.0, 8;
    %load/vec4 v0x600001d2c2d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %vpi_call/w 4 320 "$display", "[%0t] MEM: Write request addr=0x%h len=%0d", $time, v0x600001d2c120_0, S<0,vec4,u32> {1 0 0};
T_343.0 ;
    %load/vec4 v0x600001d2c090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_343.5, 9;
    %load/vec4 v0x600001d4b330_0;
    %and;
T_343.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_343.3, 8;
    %load/vec4 v0x600001d4b3c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %vpi_call/w 4 324 "$display", "[%0t] MEM: Read request addr=0x%h len=%0d", $time, v0x600001d018c0_0, S<0,vec4,u32> {1 0 0};
T_343.3 ;
    %jmp T_343;
    .thread T_343;
    .scope S_0x14ee2abe0;
T_344 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c79e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c7b3c0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600001c7b600_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c7b720_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c7bba0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600001c7bcc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c7bd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001c7b7b0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600001c7b450_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c7b570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001c7b9f0_0, 0, 1;
    %end;
    .thread T_344, $init;
    .scope S_0x14ee2abe0;
T_345 ;
    %delay 5000, 0;
    %load/vec4 v0x600001c79e60_0;
    %inv;
    %store/vec4 v0x600001c79e60_0, 0, 1;
    %jmp T_345;
    .thread T_345;
    .scope S_0x14ee2abe0;
T_346 ;
    %vpi_call/w 3 720 "$display", "\000" {0 0 0};
    %vpi_call/w 3 721 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 722 "$display", "\342\225\221        Multi-TPC Tiled GEMM Test                             \342\225\221" {0 0 0};
    %vpi_call/w 3 723 "$display", "\342\225\221        16\303\22716 = (4\303\2274 tiles) \303\227 4 TPCs                          \342\225\221" {0 0 0};
    %vpi_call/w 3 724 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 725 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c79ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c7b3c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001c7b3c0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 738 "$display", "[SETUP] Initializing test data..." {0 0 0};
    %fork TD_tb_multi_tpc_gemm.init_ddr_matrices, S_0x14efde700;
    %join;
    %fork TD_tb_multi_tpc_gemm.load_tpc_programs, S_0x14efc3210;
    %join;
    %vpi_call/w 3 745 "$display", "\000" {0 0 0};
    %vpi_call/w 3 746 "$display", "[EXEC] Starting all 4 TPCs in parallel..." {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600001d2d290_0, 0, 12;
    %pushi/vec4 3840, 0, 32;
    %store/vec4 v0x600001d2d320_0, 0, 32;
    %fork TD_tb_multi_tpc_gemm.axi_write, S_0x14f812100;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600001d2d290_0, 0, 12;
    %pushi/vec4 3841, 0, 32;
    %store/vec4 v0x600001d2d320_0, 0, 32;
    %fork TD_tb_multi_tpc_gemm.axi_write, S_0x14f812100;
    %join;
    %fork TD_tb_multi_tpc_gemm.wait_all_done, S_0x14efbf820;
    %join;
    %load/vec4 v0x600001c7bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_346.0, 8;
    %vpi_call/w 3 758 "$display", "  All TPCs completed in %0d cycles", v0x600001c7bf00_0 {0 0 0};
    %jmp T_346.1;
T_346.0 ;
    %vpi_call/w 3 760 "$display", "  TIMEOUT: Not all TPCs completed" {0 0 0};
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x600001d2d200_0, 0, 12;
    %fork TD_tb_multi_tpc_gemm.axi_read, S_0x14f856540;
    %join;
    %vpi_call/w 3 762 "$display", "  Status: %h (done=%b, busy=%b)", v0x600001c7b2a0_0, &PV<v0x600001c7b2a0_0, 8, 4>, &PV<v0x600001c7b2a0_0, 0, 4> {0 0 0};
    %load/vec4 v0x600001c79ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c79ef0_0, 0, 32;
T_346.1 ;
    %vpi_call/w 3 769 "$display", "\000" {0 0 0};
    %vpi_call/w 3 770 "$display", "[VERIFY] Checking results..." {0 0 0};
    %fork TD_tb_multi_tpc_gemm.verify_results, S_0x14efbf6b0;
    %join;
    %vpi_call/w 3 776 "$display", "\000" {0 0 0};
    %vpi_call/w 3 777 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 778 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 779 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600001c79ef0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_346.2, 4;
    %vpi_call/w 3 781 "$display", "\342\225\221   PASSED: 4 TPCs executed tiled GEMM in parallel           \342\225\221" {0 0 0};
    %vpi_call/w 3 782 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 783 "$display", ">>> MULTI-TPC GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_346.3;
T_346.2 ;
    %vpi_call/w 3 785 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x600001c79ef0_0 {0 0 0};
    %vpi_call/w 3 786 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 787 "$display", ">>> MULTI-TPC GEMM TEST FAILED <<<" {0 0 0};
T_346.3 ;
    %delay 100000, 0;
    %vpi_call/w 3 791 "$finish" {0 0 0};
    %end;
    .thread T_346;
    .scope S_0x14ee2abe0;
T_347 ;
    %delay 500000000, 0;
    %vpi_call/w 3 797 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 798 "$finish" {0 0 0};
    %end;
    .thread T_347;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_multi_tpc_gemm.v";
    "rtl/memory/axi_memory_model.v";
    "rtl/top/tensor_accelerator_top.v";
    "rtl/control/global_cmd_processor.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
