@W: CL207 :"/home/tumo/fpga-workspace/shift-register/work/verilog/cu_top_0.v":52:4:52:5|All reachable assignments to sr_input_valid assign 1, register removed by optimization.
@W: CL118 :"/home/tumo/fpga-workspace/shift-register/work/verilog/cu_top_0.v":52:4:52:5|Latch generated from always block for signal sr_data_to_send[7:0]; possible missing assignment in an if or case statement.

