{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570411993442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570411993456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 19:33:13 2019 " "Processing started: Sun Oct 06 19:33:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570411993456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411993456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off designblock1 -c designblock1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off designblock1 -c designblock1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570411993456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570411994703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570411994704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 1/design_block_1/verilog/print7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 1/design_block_1/verilog/print7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 print7seg " "Found entity 1: print7seg" {  } { { "../print7seg.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_1/Verilog/print7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570412010788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570412010788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 1/design_block_1/verilog/designblock1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 1/design_block_1/verilog/designblock1.v" { { "Info" "ISGN_ENTITY_NAME" "1 designblock1 " "Found entity 1: designblock1" {  } { { "../designblock1.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_1/Verilog/designblock1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570412010799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570412010799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "designblock1 " "Elaborating entity \"designblock1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570412010855 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[7\] designblock1.v(20) " "Can't resolve multiple constant drivers for net \"LEDR\[7\]\" at designblock1.v(20)" {  } { { "../designblock1.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_1/Verilog/designblock1.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570412010863 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "designblock1.v(19) " "Constant driver at designblock1.v(19)" {  } { { "../designblock1.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_1/Verilog/designblock1.v" 19 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570412010863 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[6\] designblock1.v(20) " "Can't resolve multiple constant drivers for net \"LEDR\[6\]\" at designblock1.v(20)" {  } { { "../designblock1.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_1/Verilog/designblock1.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570412010863 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[5\] designblock1.v(20) " "Can't resolve multiple constant drivers for net \"LEDR\[5\]\" at designblock1.v(20)" {  } { { "../designblock1.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_1/Verilog/designblock1.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570412010863 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[4\] designblock1.v(20) " "Can't resolve multiple constant drivers for net \"LEDR\[4\]\" at designblock1.v(20)" {  } { { "../designblock1.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_1/Verilog/designblock1.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570412010863 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[3\] designblock1.v(20) " "Can't resolve multiple constant drivers for net \"LEDR\[3\]\" at designblock1.v(20)" {  } { { "../designblock1.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_1/Verilog/designblock1.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570412010863 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[2\] designblock1.v(20) " "Can't resolve multiple constant drivers for net \"LEDR\[2\]\" at designblock1.v(20)" {  } { { "../designblock1.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_1/Verilog/designblock1.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570412010863 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[1\] designblock1.v(20) " "Can't resolve multiple constant drivers for net \"LEDR\[1\]\" at designblock1.v(20)" {  } { { "../designblock1.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_1/Verilog/designblock1.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570412010863 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[0\] designblock1.v(20) " "Can't resolve multiple constant drivers for net \"LEDR\[0\]\" at designblock1.v(20)" {  } { { "../designblock1.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 1/Design_Block_1/Verilog/designblock1.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570412010863 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570412010864 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570412010967 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 06 19:33:30 2019 " "Processing ended: Sun Oct 06 19:33:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570412010967 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570412010967 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570412010967 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570412010967 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570412011695 ""}
