#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC_bSAR_SEQ */
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
ADC_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
ADC_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
ADC_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B1_UDB05_CTL
ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
ADC_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
ADC_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
ADC_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B1_UDB11_MSK
ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
ADC_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B1_UDB11_ST

/* ADC_FinalBuf */
ADC_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_FinalBuf__DRQ_NUMBER EQU 0
ADC_FinalBuf__NUMBEROF_TDS EQU 0
ADC_FinalBuf__PRIORITY EQU 2
ADC_FinalBuf__TERMIN_EN EQU 0
ADC_FinalBuf__TERMIN_SEL EQU 0
ADC_FinalBuf__TERMOUT0_EN EQU 1
ADC_FinalBuf__TERMOUT0_SEL EQU 0
ADC_FinalBuf__TERMOUT1_EN EQU 0
ADC_FinalBuf__TERMOUT1_SEL EQU 0

/* ADC_IntClock */
ADC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_IntClock__INDEX EQU 0x01
ADC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_IntClock__PM_ACT_MSK EQU 0x02
ADC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_IntClock__PM_STBY_MSK EQU 0x02

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x01
ADC_IRQ__INTC_NUMBER EQU 0
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_ADC_SAR */
ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_Bypass */
ADC_SAR_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_Bypass__0__MASK EQU 0x10
ADC_SAR_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_Bypass__0__PORT EQU 0
ADC_SAR_Bypass__0__SHIFT EQU 4
ADC_SAR_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_Bypass__MASK EQU 0x10
ADC_SAR_Bypass__PORT EQU 0
ADC_SAR_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_Bypass__SHIFT EQU 4
ADC_SAR_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_TempBuf */
ADC_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_TempBuf__DRQ_NUMBER EQU 1
ADC_TempBuf__NUMBEROF_TDS EQU 0
ADC_TempBuf__PRIORITY EQU 2
ADC_TempBuf__TERMIN_EN EQU 0
ADC_TempBuf__TERMIN_SEL EQU 0
ADC_TempBuf__TERMOUT0_EN EQU 1
ADC_TempBuf__TERMOUT0_SEL EQU 1
ADC_TempBuf__TERMOUT1_EN EQU 0
ADC_TempBuf__TERMOUT1_SEL EQU 0

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

/* USB_arb_int */
USB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_arb_int__INTC_MASK EQU 0x400000
USB_arb_int__INTC_NUMBER EQU 22
USB_arb_int__INTC_PRIOR_NUM EQU 7
USB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_bus_reset */
USB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_bus_reset__INTC_MASK EQU 0x800000
USB_bus_reset__INTC_NUMBER EQU 23
USB_bus_reset__INTC_PRIOR_NUM EQU 7
USB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_Dm */
USB_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USB_Dm__0__MASK EQU 0x80
USB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_Dm__0__PORT EQU 15
USB_Dm__0__SHIFT EQU 7
USB_Dm__AG EQU CYREG_PRT15_AG
USB_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_Dm__BIE EQU CYREG_PRT15_BIE
USB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dm__BYP EQU CYREG_PRT15_BYP
USB_Dm__CTL EQU CYREG_PRT15_CTL
USB_Dm__DM0 EQU CYREG_PRT15_DM0
USB_Dm__DM1 EQU CYREG_PRT15_DM1
USB_Dm__DM2 EQU CYREG_PRT15_DM2
USB_Dm__DR EQU CYREG_PRT15_DR
USB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dm__MASK EQU 0x80
USB_Dm__PORT EQU 15
USB_Dm__PRT EQU CYREG_PRT15_PRT
USB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dm__PS EQU CYREG_PRT15_PS
USB_Dm__SHIFT EQU 7
USB_Dm__SLW EQU CYREG_PRT15_SLW

/* USB_Dp */
USB_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USB_Dp__0__MASK EQU 0x40
USB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_Dp__0__PORT EQU 15
USB_Dp__0__SHIFT EQU 6
USB_Dp__AG EQU CYREG_PRT15_AG
USB_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_Dp__BIE EQU CYREG_PRT15_BIE
USB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dp__BYP EQU CYREG_PRT15_BYP
USB_Dp__CTL EQU CYREG_PRT15_CTL
USB_Dp__DM0 EQU CYREG_PRT15_DM0
USB_Dp__DM1 EQU CYREG_PRT15_DM1
USB_Dp__DM2 EQU CYREG_PRT15_DM2
USB_Dp__DR EQU CYREG_PRT15_DR
USB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dp__MASK EQU 0x40
USB_Dp__PORT EQU 15
USB_Dp__PRT EQU CYREG_PRT15_PRT
USB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dp__PS EQU CYREG_PRT15_PS
USB_Dp__SHIFT EQU 6
USB_Dp__SLW EQU CYREG_PRT15_SLW
USB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USB_dp_int */
USB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_dp_int__INTC_MASK EQU 0x1000
USB_dp_int__INTC_NUMBER EQU 12
USB_dp_int__INTC_PRIOR_NUM EQU 7
USB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_ep_0 */
USB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_0__INTC_MASK EQU 0x1000000
USB_ep_0__INTC_NUMBER EQU 24
USB_ep_0__INTC_PRIOR_NUM EQU 7
USB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_ep_1 */
USB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_1__INTC_MASK EQU 0x02
USB_ep_1__INTC_NUMBER EQU 1
USB_ep_1__INTC_PRIOR_NUM EQU 7
USB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_ep_7 */
USB_ep_7__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_7__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_7__INTC_MASK EQU 0x04
USB_ep_7__INTC_NUMBER EQU 2
USB_ep_7__INTC_PRIOR_NUM EQU 7
USB_ep_7__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USB_ep_7__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_7__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_ep_8 */
USB_ep_8__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_8__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_8__INTC_MASK EQU 0x08
USB_ep_8__INTC_NUMBER EQU 3
USB_ep_8__INTC_PRIOR_NUM EQU 7
USB_ep_8__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USB_ep_8__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_8__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_USB */
USB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_USB__CR0 EQU CYREG_USB_CR0
USB_USB__CR1 EQU CYREG_USB_CR1
USB_USB__CWA EQU CYREG_USB_CWA
USB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_USB__PM_ACT_MSK EQU 0x01
USB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_USB__PM_STBY_MSK EQU 0x01
USB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_USB__SOF0 EQU CYREG_USB_SOF0
USB_USB__SOF1 EQU CYREG_USB_SOF1
USB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* Drive0 */
Drive0__0__AG EQU CYREG_PRT3_AG
Drive0__0__AMUX EQU CYREG_PRT3_AMUX
Drive0__0__BIE EQU CYREG_PRT3_BIE
Drive0__0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Drive0__0__BYP EQU CYREG_PRT3_BYP
Drive0__0__CTL EQU CYREG_PRT3_CTL
Drive0__0__DM0 EQU CYREG_PRT3_DM0
Drive0__0__DM1 EQU CYREG_PRT3_DM1
Drive0__0__DM2 EQU CYREG_PRT3_DM2
Drive0__0__DR EQU CYREG_PRT3_DR
Drive0__0__INP_DIS EQU CYREG_PRT3_INP_DIS
Drive0__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Drive0__0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Drive0__0__LCD_EN EQU CYREG_PRT3_LCD_EN
Drive0__0__MASK EQU 0x08
Drive0__0__PC EQU CYREG_PRT3_PC3
Drive0__0__PORT EQU 3
Drive0__0__PRT EQU CYREG_PRT3_PRT
Drive0__0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Drive0__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Drive0__0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Drive0__0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Drive0__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Drive0__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Drive0__0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Drive0__0__PS EQU CYREG_PRT3_PS
Drive0__0__SHIFT EQU 3
Drive0__0__SLW EQU CYREG_PRT3_SLW
Drive0__1__AG EQU CYREG_PRT3_AG
Drive0__1__AMUX EQU CYREG_PRT3_AMUX
Drive0__1__BIE EQU CYREG_PRT3_BIE
Drive0__1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Drive0__1__BYP EQU CYREG_PRT3_BYP
Drive0__1__CTL EQU CYREG_PRT3_CTL
Drive0__1__DM0 EQU CYREG_PRT3_DM0
Drive0__1__DM1 EQU CYREG_PRT3_DM1
Drive0__1__DM2 EQU CYREG_PRT3_DM2
Drive0__1__DR EQU CYREG_PRT3_DR
Drive0__1__INP_DIS EQU CYREG_PRT3_INP_DIS
Drive0__1__INTTYPE EQU CYREG_PICU3_INTTYPE4
Drive0__1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Drive0__1__LCD_EN EQU CYREG_PRT3_LCD_EN
Drive0__1__MASK EQU 0x10
Drive0__1__PC EQU CYREG_PRT3_PC4
Drive0__1__PORT EQU 3
Drive0__1__PRT EQU CYREG_PRT3_PRT
Drive0__1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Drive0__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Drive0__1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Drive0__1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Drive0__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Drive0__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Drive0__1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Drive0__1__PS EQU CYREG_PRT3_PS
Drive0__1__SHIFT EQU 4
Drive0__1__SLW EQU CYREG_PRT3_SLW
Drive0__2__AG EQU CYREG_PRT1_AG
Drive0__2__AMUX EQU CYREG_PRT1_AMUX
Drive0__2__BIE EQU CYREG_PRT1_BIE
Drive0__2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Drive0__2__BYP EQU CYREG_PRT1_BYP
Drive0__2__CTL EQU CYREG_PRT1_CTL
Drive0__2__DM0 EQU CYREG_PRT1_DM0
Drive0__2__DM1 EQU CYREG_PRT1_DM1
Drive0__2__DM2 EQU CYREG_PRT1_DM2
Drive0__2__DR EQU CYREG_PRT1_DR
Drive0__2__INP_DIS EQU CYREG_PRT1_INP_DIS
Drive0__2__INTTYPE EQU CYREG_PICU1_INTTYPE0
Drive0__2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Drive0__2__LCD_EN EQU CYREG_PRT1_LCD_EN
Drive0__2__MASK EQU 0x01
Drive0__2__PC EQU CYREG_PRT1_PC0
Drive0__2__PORT EQU 1
Drive0__2__PRT EQU CYREG_PRT1_PRT
Drive0__2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Drive0__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Drive0__2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Drive0__2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Drive0__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Drive0__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Drive0__2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Drive0__2__PS EQU CYREG_PRT1_PS
Drive0__2__SHIFT EQU 0
Drive0__2__SLW EQU CYREG_PRT1_SLW
Drive0__3__AG EQU CYREG_PRT1_AG
Drive0__3__AMUX EQU CYREG_PRT1_AMUX
Drive0__3__BIE EQU CYREG_PRT1_BIE
Drive0__3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Drive0__3__BYP EQU CYREG_PRT1_BYP
Drive0__3__CTL EQU CYREG_PRT1_CTL
Drive0__3__DM0 EQU CYREG_PRT1_DM0
Drive0__3__DM1 EQU CYREG_PRT1_DM1
Drive0__3__DM2 EQU CYREG_PRT1_DM2
Drive0__3__DR EQU CYREG_PRT1_DR
Drive0__3__INP_DIS EQU CYREG_PRT1_INP_DIS
Drive0__3__INTTYPE EQU CYREG_PICU1_INTTYPE1
Drive0__3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Drive0__3__LCD_EN EQU CYREG_PRT1_LCD_EN
Drive0__3__MASK EQU 0x02
Drive0__3__PC EQU CYREG_PRT1_PC1
Drive0__3__PORT EQU 1
Drive0__3__PRT EQU CYREG_PRT1_PRT
Drive0__3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Drive0__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Drive0__3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Drive0__3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Drive0__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Drive0__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Drive0__3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Drive0__3__PS EQU CYREG_PRT1_PS
Drive0__3__SHIFT EQU 1
Drive0__3__SLW EQU CYREG_PRT1_SLW
Drive0__4__AG EQU CYREG_PRT1_AG
Drive0__4__AMUX EQU CYREG_PRT1_AMUX
Drive0__4__BIE EQU CYREG_PRT1_BIE
Drive0__4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Drive0__4__BYP EQU CYREG_PRT1_BYP
Drive0__4__CTL EQU CYREG_PRT1_CTL
Drive0__4__DM0 EQU CYREG_PRT1_DM0
Drive0__4__DM1 EQU CYREG_PRT1_DM1
Drive0__4__DM2 EQU CYREG_PRT1_DM2
Drive0__4__DR EQU CYREG_PRT1_DR
Drive0__4__INP_DIS EQU CYREG_PRT1_INP_DIS
Drive0__4__INTTYPE EQU CYREG_PICU1_INTTYPE2
Drive0__4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Drive0__4__LCD_EN EQU CYREG_PRT1_LCD_EN
Drive0__4__MASK EQU 0x04
Drive0__4__PC EQU CYREG_PRT1_PC2
Drive0__4__PORT EQU 1
Drive0__4__PRT EQU CYREG_PRT1_PRT
Drive0__4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Drive0__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Drive0__4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Drive0__4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Drive0__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Drive0__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Drive0__4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Drive0__4__PS EQU CYREG_PRT1_PS
Drive0__4__SHIFT EQU 2
Drive0__4__SLW EQU CYREG_PRT1_SLW
Drive0__5__AG EQU CYREG_PRT1_AG
Drive0__5__AMUX EQU CYREG_PRT1_AMUX
Drive0__5__BIE EQU CYREG_PRT1_BIE
Drive0__5__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Drive0__5__BYP EQU CYREG_PRT1_BYP
Drive0__5__CTL EQU CYREG_PRT1_CTL
Drive0__5__DM0 EQU CYREG_PRT1_DM0
Drive0__5__DM1 EQU CYREG_PRT1_DM1
Drive0__5__DM2 EQU CYREG_PRT1_DM2
Drive0__5__DR EQU CYREG_PRT1_DR
Drive0__5__INP_DIS EQU CYREG_PRT1_INP_DIS
Drive0__5__INTTYPE EQU CYREG_PICU1_INTTYPE3
Drive0__5__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Drive0__5__LCD_EN EQU CYREG_PRT1_LCD_EN
Drive0__5__MASK EQU 0x08
Drive0__5__PC EQU CYREG_PRT1_PC3
Drive0__5__PORT EQU 1
Drive0__5__PRT EQU CYREG_PRT1_PRT
Drive0__5__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Drive0__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Drive0__5__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Drive0__5__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Drive0__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Drive0__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Drive0__5__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Drive0__5__PS EQU CYREG_PRT1_PS
Drive0__5__SHIFT EQU 3
Drive0__5__SLW EQU CYREG_PRT1_SLW
Drive0__6__AG EQU CYREG_PRT1_AG
Drive0__6__AMUX EQU CYREG_PRT1_AMUX
Drive0__6__BIE EQU CYREG_PRT1_BIE
Drive0__6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Drive0__6__BYP EQU CYREG_PRT1_BYP
Drive0__6__CTL EQU CYREG_PRT1_CTL
Drive0__6__DM0 EQU CYREG_PRT1_DM0
Drive0__6__DM1 EQU CYREG_PRT1_DM1
Drive0__6__DM2 EQU CYREG_PRT1_DM2
Drive0__6__DR EQU CYREG_PRT1_DR
Drive0__6__INP_DIS EQU CYREG_PRT1_INP_DIS
Drive0__6__INTTYPE EQU CYREG_PICU1_INTTYPE4
Drive0__6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Drive0__6__LCD_EN EQU CYREG_PRT1_LCD_EN
Drive0__6__MASK EQU 0x10
Drive0__6__PC EQU CYREG_PRT1_PC4
Drive0__6__PORT EQU 1
Drive0__6__PRT EQU CYREG_PRT1_PRT
Drive0__6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Drive0__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Drive0__6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Drive0__6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Drive0__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Drive0__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Drive0__6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Drive0__6__PS EQU CYREG_PRT1_PS
Drive0__6__SHIFT EQU 4
Drive0__6__SLW EQU CYREG_PRT1_SLW
Drive0__7__AG EQU CYREG_PRT1_AG
Drive0__7__AMUX EQU CYREG_PRT1_AMUX
Drive0__7__BIE EQU CYREG_PRT1_BIE
Drive0__7__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Drive0__7__BYP EQU CYREG_PRT1_BYP
Drive0__7__CTL EQU CYREG_PRT1_CTL
Drive0__7__DM0 EQU CYREG_PRT1_DM0
Drive0__7__DM1 EQU CYREG_PRT1_DM1
Drive0__7__DM2 EQU CYREG_PRT1_DM2
Drive0__7__DR EQU CYREG_PRT1_DR
Drive0__7__INP_DIS EQU CYREG_PRT1_INP_DIS
Drive0__7__INTTYPE EQU CYREG_PICU1_INTTYPE5
Drive0__7__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Drive0__7__LCD_EN EQU CYREG_PRT1_LCD_EN
Drive0__7__MASK EQU 0x20
Drive0__7__PC EQU CYREG_PRT1_PC5
Drive0__7__PORT EQU 1
Drive0__7__PRT EQU CYREG_PRT1_PRT
Drive0__7__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Drive0__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Drive0__7__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Drive0__7__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Drive0__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Drive0__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Drive0__7__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Drive0__7__PS EQU CYREG_PRT1_PS
Drive0__7__SHIFT EQU 5
Drive0__7__SLW EQU CYREG_PRT1_SLW

/* BootIRQ */
BootIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
BootIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
BootIRQ__INTC_MASK EQU 0x40
BootIRQ__INTC_NUMBER EQU 6
BootIRQ__INTC_PRIOR_NUM EQU 7
BootIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
BootIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
BootIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BootPin */
BootPin__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
BootPin__0__MASK EQU 0x08
BootPin__0__PC EQU CYREG_PRT2_PC3
BootPin__0__PORT EQU 2
BootPin__0__SHIFT EQU 3
BootPin__AG EQU CYREG_PRT2_AG
BootPin__AMUX EQU CYREG_PRT2_AMUX
BootPin__BIE EQU CYREG_PRT2_BIE
BootPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
BootPin__BYP EQU CYREG_PRT2_BYP
BootPin__CTL EQU CYREG_PRT2_CTL
BootPin__DM0 EQU CYREG_PRT2_DM0
BootPin__DM1 EQU CYREG_PRT2_DM1
BootPin__DM2 EQU CYREG_PRT2_DM2
BootPin__DR EQU CYREG_PRT2_DR
BootPin__INP_DIS EQU CYREG_PRT2_INP_DIS
BootPin__INTSTAT EQU CYREG_PICU2_INTSTAT
BootPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
BootPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
BootPin__LCD_EN EQU CYREG_PRT2_LCD_EN
BootPin__MASK EQU 0x08
BootPin__PORT EQU 2
BootPin__PRT EQU CYREG_PRT2_PRT
BootPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
BootPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
BootPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
BootPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
BootPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
BootPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
BootPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
BootPin__PS EQU CYREG_PRT2_PS
BootPin__SHIFT EQU 3
BootPin__SLW EQU CYREG_PRT2_SLW
BootPin__SNAP EQU CYREG_PICU2_SNAP

/* ColReg0 */
ColReg0_Sync_ctrl_reg__0__MASK EQU 0x01
ColReg0_Sync_ctrl_reg__0__POS EQU 0
ColReg0_Sync_ctrl_reg__1__MASK EQU 0x02
ColReg0_Sync_ctrl_reg__1__POS EQU 1
ColReg0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ColReg0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
ColReg0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
ColReg0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
ColReg0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
ColReg0_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
ColReg0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
ColReg0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
ColReg0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
ColReg0_Sync_ctrl_reg__2__MASK EQU 0x04
ColReg0_Sync_ctrl_reg__2__POS EQU 2
ColReg0_Sync_ctrl_reg__3__MASK EQU 0x08
ColReg0_Sync_ctrl_reg__3__POS EQU 3
ColReg0_Sync_ctrl_reg__4__MASK EQU 0x10
ColReg0_Sync_ctrl_reg__4__POS EQU 4
ColReg0_Sync_ctrl_reg__5__MASK EQU 0x20
ColReg0_Sync_ctrl_reg__5__POS EQU 5
ColReg0_Sync_ctrl_reg__6__MASK EQU 0x40
ColReg0_Sync_ctrl_reg__6__POS EQU 6
ColReg0_Sync_ctrl_reg__7__MASK EQU 0x80
ColReg0_Sync_ctrl_reg__7__POS EQU 7
ColReg0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ColReg0_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
ColReg0_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
ColReg0_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
ColReg0_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
ColReg0_Sync_ctrl_reg__MASK EQU 0xFF
ColReg0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ColReg0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ColReg0_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

/* ColReg1 */
ColReg1_Sync_ctrl_reg__0__MASK EQU 0x01
ColReg1_Sync_ctrl_reg__0__POS EQU 0
ColReg1_Sync_ctrl_reg__1__MASK EQU 0x02
ColReg1_Sync_ctrl_reg__1__POS EQU 1
ColReg1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ColReg1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ColReg1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ColReg1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ColReg1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ColReg1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ColReg1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ColReg1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ColReg1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ColReg1_Sync_ctrl_reg__2__MASK EQU 0x04
ColReg1_Sync_ctrl_reg__2__POS EQU 2
ColReg1_Sync_ctrl_reg__3__MASK EQU 0x08
ColReg1_Sync_ctrl_reg__3__POS EQU 3
ColReg1_Sync_ctrl_reg__4__MASK EQU 0x10
ColReg1_Sync_ctrl_reg__4__POS EQU 4
ColReg1_Sync_ctrl_reg__5__MASK EQU 0x20
ColReg1_Sync_ctrl_reg__5__POS EQU 5
ColReg1_Sync_ctrl_reg__6__MASK EQU 0x40
ColReg1_Sync_ctrl_reg__6__POS EQU 6
ColReg1_Sync_ctrl_reg__7__MASK EQU 0x80
ColReg1_Sync_ctrl_reg__7__POS EQU 7
ColReg1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ColReg1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
ColReg1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ColReg1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
ColReg1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ColReg1_Sync_ctrl_reg__MASK EQU 0xFF
ColReg1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ColReg1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ColReg1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* ColReg2 */
ColReg2_Sync_ctrl_reg__0__MASK EQU 0x01
ColReg2_Sync_ctrl_reg__0__POS EQU 0
ColReg2_Sync_ctrl_reg__1__MASK EQU 0x02
ColReg2_Sync_ctrl_reg__1__POS EQU 1
ColReg2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ColReg2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
ColReg2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
ColReg2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
ColReg2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
ColReg2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
ColReg2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
ColReg2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
ColReg2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
ColReg2_Sync_ctrl_reg__2__MASK EQU 0x04
ColReg2_Sync_ctrl_reg__2__POS EQU 2
ColReg2_Sync_ctrl_reg__3__MASK EQU 0x08
ColReg2_Sync_ctrl_reg__3__POS EQU 3
ColReg2_Sync_ctrl_reg__4__MASK EQU 0x10
ColReg2_Sync_ctrl_reg__4__POS EQU 4
ColReg2_Sync_ctrl_reg__5__MASK EQU 0x20
ColReg2_Sync_ctrl_reg__5__POS EQU 5
ColReg2_Sync_ctrl_reg__6__MASK EQU 0x40
ColReg2_Sync_ctrl_reg__6__POS EQU 6
ColReg2_Sync_ctrl_reg__7__MASK EQU 0x80
ColReg2_Sync_ctrl_reg__7__POS EQU 7
ColReg2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ColReg2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
ColReg2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
ColReg2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
ColReg2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
ColReg2_Sync_ctrl_reg__MASK EQU 0xFF
ColReg2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ColReg2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ColReg2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* ColReg3 */
ColReg3_Sync_ctrl_reg__0__MASK EQU 0x01
ColReg3_Sync_ctrl_reg__0__POS EQU 0
ColReg3_Sync_ctrl_reg__1__MASK EQU 0x02
ColReg3_Sync_ctrl_reg__1__POS EQU 1
ColReg3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ColReg3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
ColReg3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
ColReg3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
ColReg3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
ColReg3_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
ColReg3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
ColReg3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
ColReg3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
ColReg3_Sync_ctrl_reg__2__MASK EQU 0x04
ColReg3_Sync_ctrl_reg__2__POS EQU 2
ColReg3_Sync_ctrl_reg__3__MASK EQU 0x08
ColReg3_Sync_ctrl_reg__3__POS EQU 3
ColReg3_Sync_ctrl_reg__4__MASK EQU 0x10
ColReg3_Sync_ctrl_reg__4__POS EQU 4
ColReg3_Sync_ctrl_reg__5__MASK EQU 0x20
ColReg3_Sync_ctrl_reg__5__POS EQU 5
ColReg3_Sync_ctrl_reg__6__MASK EQU 0x40
ColReg3_Sync_ctrl_reg__6__POS EQU 6
ColReg3_Sync_ctrl_reg__7__MASK EQU 0x80
ColReg3_Sync_ctrl_reg__7__POS EQU 7
ColReg3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ColReg3_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
ColReg3_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
ColReg3_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
ColReg3_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
ColReg3_Sync_ctrl_reg__MASK EQU 0xFF
ColReg3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ColReg3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ColReg3_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

/* HWState */
HWState_sts_sts_reg__0__MASK EQU 0x01
HWState_sts_sts_reg__0__POS EQU 0
HWState_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
HWState_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
HWState_sts_sts_reg__MASK EQU 0x01
HWState_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB06_MSK
HWState_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
HWState_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB06_ST

/* RampPWM_PWMUDB */
RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
RampPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
RampPWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RampPWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RampPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
RampPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
RampPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
RampPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
RampPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
RampPWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RampPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
RampPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
RampPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
RampPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
RampPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
RampPWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
RampPWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
RampPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
RampPWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
RampPWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
RampPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
RampPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
RampPWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
RampPWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
RampPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
RampPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
RampPWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
RampPWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
RampPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
RampPWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
RampPWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
RampPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
RampPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
RampPWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
RampPWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
RampPWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
RampPWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

/* OddSense */
OddSense__0__AG EQU CYREG_PRT3_AG
OddSense__0__AMUX EQU CYREG_PRT3_AMUX
OddSense__0__BIE EQU CYREG_PRT3_BIE
OddSense__0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OddSense__0__BYP EQU CYREG_PRT3_BYP
OddSense__0__CTL EQU CYREG_PRT3_CTL
OddSense__0__DM0 EQU CYREG_PRT3_DM0
OddSense__0__DM1 EQU CYREG_PRT3_DM1
OddSense__0__DM2 EQU CYREG_PRT3_DM2
OddSense__0__DR EQU CYREG_PRT3_DR
OddSense__0__INP_DIS EQU CYREG_PRT3_INP_DIS
OddSense__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
OddSense__0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OddSense__0__LCD_EN EQU CYREG_PRT3_LCD_EN
OddSense__0__MASK EQU 0x01
OddSense__0__PC EQU CYREG_PRT3_PC0
OddSense__0__PORT EQU 3
OddSense__0__PRT EQU CYREG_PRT3_PRT
OddSense__0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OddSense__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OddSense__0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OddSense__0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OddSense__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OddSense__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OddSense__0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OddSense__0__PS EQU CYREG_PRT3_PS
OddSense__0__SHIFT EQU 0
OddSense__0__SLW EQU CYREG_PRT3_SLW
OddSense__1__AG EQU CYREG_PRT1_AG
OddSense__1__AMUX EQU CYREG_PRT1_AMUX
OddSense__1__BIE EQU CYREG_PRT1_BIE
OddSense__1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
OddSense__1__BYP EQU CYREG_PRT1_BYP
OddSense__1__CTL EQU CYREG_PRT1_CTL
OddSense__1__DM0 EQU CYREG_PRT1_DM0
OddSense__1__DM1 EQU CYREG_PRT1_DM1
OddSense__1__DM2 EQU CYREG_PRT1_DM2
OddSense__1__DR EQU CYREG_PRT1_DR
OddSense__1__INP_DIS EQU CYREG_PRT1_INP_DIS
OddSense__1__INTTYPE EQU CYREG_PICU1_INTTYPE6
OddSense__1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
OddSense__1__LCD_EN EQU CYREG_PRT1_LCD_EN
OddSense__1__MASK EQU 0x40
OddSense__1__PC EQU CYREG_PRT1_PC6
OddSense__1__PORT EQU 1
OddSense__1__PRT EQU CYREG_PRT1_PRT
OddSense__1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
OddSense__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
OddSense__1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
OddSense__1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
OddSense__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
OddSense__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
OddSense__1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
OddSense__1__PS EQU CYREG_PRT1_PS
OddSense__1__SHIFT EQU 6
OddSense__1__SLW EQU CYREG_PRT1_SLW
OddSense__2__AG EQU CYREG_PRT15_AG
OddSense__2__AMUX EQU CYREG_PRT15_AMUX
OddSense__2__BIE EQU CYREG_PRT15_BIE
OddSense__2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
OddSense__2__BYP EQU CYREG_PRT15_BYP
OddSense__2__CTL EQU CYREG_PRT15_CTL
OddSense__2__DM0 EQU CYREG_PRT15_DM0
OddSense__2__DM1 EQU CYREG_PRT15_DM1
OddSense__2__DM2 EQU CYREG_PRT15_DM2
OddSense__2__DR EQU CYREG_PRT15_DR
OddSense__2__INP_DIS EQU CYREG_PRT15_INP_DIS
OddSense__2__INTTYPE EQU CYREG_PICU15_INTTYPE1
OddSense__2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
OddSense__2__LCD_EN EQU CYREG_PRT15_LCD_EN
OddSense__2__MASK EQU 0x02
OddSense__2__PC EQU CYREG_IO_PC_PRT15_PC1
OddSense__2__PORT EQU 15
OddSense__2__PRT EQU CYREG_PRT15_PRT
OddSense__2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
OddSense__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
OddSense__2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
OddSense__2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
OddSense__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
OddSense__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
OddSense__2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
OddSense__2__PS EQU CYREG_PRT15_PS
OddSense__2__SHIFT EQU 1
OddSense__2__SLW EQU CYREG_PRT15_SLW
OddSense__3__AG EQU CYREG_PRT3_AG
OddSense__3__AMUX EQU CYREG_PRT3_AMUX
OddSense__3__BIE EQU CYREG_PRT3_BIE
OddSense__3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OddSense__3__BYP EQU CYREG_PRT3_BYP
OddSense__3__CTL EQU CYREG_PRT3_CTL
OddSense__3__DM0 EQU CYREG_PRT3_DM0
OddSense__3__DM1 EQU CYREG_PRT3_DM1
OddSense__3__DM2 EQU CYREG_PRT3_DM2
OddSense__3__DR EQU CYREG_PRT3_DR
OddSense__3__INP_DIS EQU CYREG_PRT3_INP_DIS
OddSense__3__INTTYPE EQU CYREG_PICU3_INTTYPE7
OddSense__3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OddSense__3__LCD_EN EQU CYREG_PRT3_LCD_EN
OddSense__3__MASK EQU 0x80
OddSense__3__PC EQU CYREG_PRT3_PC7
OddSense__3__PORT EQU 3
OddSense__3__PRT EQU CYREG_PRT3_PRT
OddSense__3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OddSense__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OddSense__3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OddSense__3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OddSense__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OddSense__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OddSense__3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OddSense__3__PS EQU CYREG_PRT3_PS
OddSense__3__SHIFT EQU 7
OddSense__3__SLW EQU CYREG_PRT3_SLW
OddSense__4__AG EQU CYREG_PRT3_AG
OddSense__4__AMUX EQU CYREG_PRT3_AMUX
OddSense__4__BIE EQU CYREG_PRT3_BIE
OddSense__4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OddSense__4__BYP EQU CYREG_PRT3_BYP
OddSense__4__CTL EQU CYREG_PRT3_CTL
OddSense__4__DM0 EQU CYREG_PRT3_DM0
OddSense__4__DM1 EQU CYREG_PRT3_DM1
OddSense__4__DM2 EQU CYREG_PRT3_DM2
OddSense__4__DR EQU CYREG_PRT3_DR
OddSense__4__INP_DIS EQU CYREG_PRT3_INP_DIS
OddSense__4__INTTYPE EQU CYREG_PICU3_INTTYPE5
OddSense__4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OddSense__4__LCD_EN EQU CYREG_PRT3_LCD_EN
OddSense__4__MASK EQU 0x20
OddSense__4__PC EQU CYREG_PRT3_PC5
OddSense__4__PORT EQU 3
OddSense__4__PRT EQU CYREG_PRT3_PRT
OddSense__4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OddSense__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OddSense__4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OddSense__4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OddSense__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OddSense__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OddSense__4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OddSense__4__PS EQU CYREG_PRT3_PS
OddSense__4__SHIFT EQU 5
OddSense__4__SLW EQU CYREG_PRT3_SLW
OddSense__5__AG EQU CYREG_PRT2_AG
OddSense__5__AMUX EQU CYREG_PRT2_AMUX
OddSense__5__BIE EQU CYREG_PRT2_BIE
OddSense__5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
OddSense__5__BYP EQU CYREG_PRT2_BYP
OddSense__5__CTL EQU CYREG_PRT2_CTL
OddSense__5__DM0 EQU CYREG_PRT2_DM0
OddSense__5__DM1 EQU CYREG_PRT2_DM1
OddSense__5__DM2 EQU CYREG_PRT2_DM2
OddSense__5__DR EQU CYREG_PRT2_DR
OddSense__5__INP_DIS EQU CYREG_PRT2_INP_DIS
OddSense__5__INTTYPE EQU CYREG_PICU2_INTTYPE6
OddSense__5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
OddSense__5__LCD_EN EQU CYREG_PRT2_LCD_EN
OddSense__5__MASK EQU 0x40
OddSense__5__PC EQU CYREG_PRT2_PC6
OddSense__5__PORT EQU 2
OddSense__5__PRT EQU CYREG_PRT2_PRT
OddSense__5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
OddSense__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
OddSense__5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
OddSense__5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
OddSense__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
OddSense__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
OddSense__5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
OddSense__5__PS EQU CYREG_PRT2_PS
OddSense__5__SHIFT EQU 6
OddSense__5__SLW EQU CYREG_PRT2_SLW
OddSense__6__AG EQU CYREG_PRT2_AG
OddSense__6__AMUX EQU CYREG_PRT2_AMUX
OddSense__6__BIE EQU CYREG_PRT2_BIE
OddSense__6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
OddSense__6__BYP EQU CYREG_PRT2_BYP
OddSense__6__CTL EQU CYREG_PRT2_CTL
OddSense__6__DM0 EQU CYREG_PRT2_DM0
OddSense__6__DM1 EQU CYREG_PRT2_DM1
OddSense__6__DM2 EQU CYREG_PRT2_DM2
OddSense__6__DR EQU CYREG_PRT2_DR
OddSense__6__INP_DIS EQU CYREG_PRT2_INP_DIS
OddSense__6__INTTYPE EQU CYREG_PICU2_INTTYPE4
OddSense__6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
OddSense__6__LCD_EN EQU CYREG_PRT2_LCD_EN
OddSense__6__MASK EQU 0x10
OddSense__6__PC EQU CYREG_PRT2_PC4
OddSense__6__PORT EQU 2
OddSense__6__PRT EQU CYREG_PRT2_PRT
OddSense__6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
OddSense__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
OddSense__6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
OddSense__6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
OddSense__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
OddSense__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
OddSense__6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
OddSense__6__PS EQU CYREG_PRT2_PS
OddSense__6__SHIFT EQU 4
OddSense__6__SLW EQU CYREG_PRT2_SLW
OddSense__7__AG EQU CYREG_PRT0_AG
OddSense__7__AMUX EQU CYREG_PRT0_AMUX
OddSense__7__BIE EQU CYREG_PRT0_BIE
OddSense__7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OddSense__7__BYP EQU CYREG_PRT0_BYP
OddSense__7__CTL EQU CYREG_PRT0_CTL
OddSense__7__DM0 EQU CYREG_PRT0_DM0
OddSense__7__DM1 EQU CYREG_PRT0_DM1
OddSense__7__DM2 EQU CYREG_PRT0_DM2
OddSense__7__DR EQU CYREG_PRT0_DR
OddSense__7__INP_DIS EQU CYREG_PRT0_INP_DIS
OddSense__7__INTTYPE EQU CYREG_PICU0_INTTYPE0
OddSense__7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OddSense__7__LCD_EN EQU CYREG_PRT0_LCD_EN
OddSense__7__MASK EQU 0x01
OddSense__7__PC EQU CYREG_PRT0_PC0
OddSense__7__PORT EQU 0
OddSense__7__PRT EQU CYREG_PRT0_PRT
OddSense__7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OddSense__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OddSense__7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OddSense__7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OddSense__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OddSense__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OddSense__7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OddSense__7__PS EQU CYREG_PRT0_PS
OddSense__7__SHIFT EQU 0
OddSense__7__SLW EQU CYREG_PRT0_SLW

/* EvenSense */
EvenSense__0__AG EQU CYREG_PRT3_AG
EvenSense__0__AMUX EQU CYREG_PRT3_AMUX
EvenSense__0__BIE EQU CYREG_PRT3_BIE
EvenSense__0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
EvenSense__0__BYP EQU CYREG_PRT3_BYP
EvenSense__0__CTL EQU CYREG_PRT3_CTL
EvenSense__0__DM0 EQU CYREG_PRT3_DM0
EvenSense__0__DM1 EQU CYREG_PRT3_DM1
EvenSense__0__DM2 EQU CYREG_PRT3_DM2
EvenSense__0__DR EQU CYREG_PRT3_DR
EvenSense__0__INP_DIS EQU CYREG_PRT3_INP_DIS
EvenSense__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
EvenSense__0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
EvenSense__0__LCD_EN EQU CYREG_PRT3_LCD_EN
EvenSense__0__MASK EQU 0x02
EvenSense__0__PC EQU CYREG_PRT3_PC1
EvenSense__0__PORT EQU 3
EvenSense__0__PRT EQU CYREG_PRT3_PRT
EvenSense__0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
EvenSense__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
EvenSense__0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
EvenSense__0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
EvenSense__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
EvenSense__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
EvenSense__0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
EvenSense__0__PS EQU CYREG_PRT3_PS
EvenSense__0__SHIFT EQU 1
EvenSense__0__SLW EQU CYREG_PRT3_SLW
EvenSense__1__AG EQU CYREG_PRT1_AG
EvenSense__1__AMUX EQU CYREG_PRT1_AMUX
EvenSense__1__BIE EQU CYREG_PRT1_BIE
EvenSense__1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
EvenSense__1__BYP EQU CYREG_PRT1_BYP
EvenSense__1__CTL EQU CYREG_PRT1_CTL
EvenSense__1__DM0 EQU CYREG_PRT1_DM0
EvenSense__1__DM1 EQU CYREG_PRT1_DM1
EvenSense__1__DM2 EQU CYREG_PRT1_DM2
EvenSense__1__DR EQU CYREG_PRT1_DR
EvenSense__1__INP_DIS EQU CYREG_PRT1_INP_DIS
EvenSense__1__INTTYPE EQU CYREG_PICU1_INTTYPE7
EvenSense__1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
EvenSense__1__LCD_EN EQU CYREG_PRT1_LCD_EN
EvenSense__1__MASK EQU 0x80
EvenSense__1__PC EQU CYREG_PRT1_PC7
EvenSense__1__PORT EQU 1
EvenSense__1__PRT EQU CYREG_PRT1_PRT
EvenSense__1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
EvenSense__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
EvenSense__1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
EvenSense__1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
EvenSense__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
EvenSense__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
EvenSense__1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
EvenSense__1__PS EQU CYREG_PRT1_PS
EvenSense__1__SHIFT EQU 7
EvenSense__1__SLW EQU CYREG_PRT1_SLW
EvenSense__2__AG EQU CYREG_PRT15_AG
EvenSense__2__AMUX EQU CYREG_PRT15_AMUX
EvenSense__2__BIE EQU CYREG_PRT15_BIE
EvenSense__2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
EvenSense__2__BYP EQU CYREG_PRT15_BYP
EvenSense__2__CTL EQU CYREG_PRT15_CTL
EvenSense__2__DM0 EQU CYREG_PRT15_DM0
EvenSense__2__DM1 EQU CYREG_PRT15_DM1
EvenSense__2__DM2 EQU CYREG_PRT15_DM2
EvenSense__2__DR EQU CYREG_PRT15_DR
EvenSense__2__INP_DIS EQU CYREG_PRT15_INP_DIS
EvenSense__2__INTTYPE EQU CYREG_PICU15_INTTYPE5
EvenSense__2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
EvenSense__2__LCD_EN EQU CYREG_PRT15_LCD_EN
EvenSense__2__MASK EQU 0x20
EvenSense__2__PC EQU CYREG_IO_PC_PRT15_PC5
EvenSense__2__PORT EQU 15
EvenSense__2__PRT EQU CYREG_PRT15_PRT
EvenSense__2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
EvenSense__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
EvenSense__2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
EvenSense__2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
EvenSense__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
EvenSense__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
EvenSense__2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
EvenSense__2__PS EQU CYREG_PRT15_PS
EvenSense__2__SHIFT EQU 5
EvenSense__2__SLW EQU CYREG_PRT15_SLW
EvenSense__3__AG EQU CYREG_PRT15_AG
EvenSense__3__AMUX EQU CYREG_PRT15_AMUX
EvenSense__3__BIE EQU CYREG_PRT15_BIE
EvenSense__3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
EvenSense__3__BYP EQU CYREG_PRT15_BYP
EvenSense__3__CTL EQU CYREG_PRT15_CTL
EvenSense__3__DM0 EQU CYREG_PRT15_DM0
EvenSense__3__DM1 EQU CYREG_PRT15_DM1
EvenSense__3__DM2 EQU CYREG_PRT15_DM2
EvenSense__3__DR EQU CYREG_PRT15_DR
EvenSense__3__INP_DIS EQU CYREG_PRT15_INP_DIS
EvenSense__3__INTTYPE EQU CYREG_PICU15_INTTYPE0
EvenSense__3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
EvenSense__3__LCD_EN EQU CYREG_PRT15_LCD_EN
EvenSense__3__MASK EQU 0x01
EvenSense__3__PC EQU CYREG_IO_PC_PRT15_PC0
EvenSense__3__PORT EQU 15
EvenSense__3__PRT EQU CYREG_PRT15_PRT
EvenSense__3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
EvenSense__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
EvenSense__3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
EvenSense__3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
EvenSense__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
EvenSense__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
EvenSense__3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
EvenSense__3__PS EQU CYREG_PRT15_PS
EvenSense__3__SHIFT EQU 0
EvenSense__3__SLW EQU CYREG_PRT15_SLW
EvenSense__4__AG EQU CYREG_PRT3_AG
EvenSense__4__AMUX EQU CYREG_PRT3_AMUX
EvenSense__4__BIE EQU CYREG_PRT3_BIE
EvenSense__4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
EvenSense__4__BYP EQU CYREG_PRT3_BYP
EvenSense__4__CTL EQU CYREG_PRT3_CTL
EvenSense__4__DM0 EQU CYREG_PRT3_DM0
EvenSense__4__DM1 EQU CYREG_PRT3_DM1
EvenSense__4__DM2 EQU CYREG_PRT3_DM2
EvenSense__4__DR EQU CYREG_PRT3_DR
EvenSense__4__INP_DIS EQU CYREG_PRT3_INP_DIS
EvenSense__4__INTTYPE EQU CYREG_PICU3_INTTYPE6
EvenSense__4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
EvenSense__4__LCD_EN EQU CYREG_PRT3_LCD_EN
EvenSense__4__MASK EQU 0x40
EvenSense__4__PC EQU CYREG_PRT3_PC6
EvenSense__4__PORT EQU 3
EvenSense__4__PRT EQU CYREG_PRT3_PRT
EvenSense__4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
EvenSense__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
EvenSense__4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
EvenSense__4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
EvenSense__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
EvenSense__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
EvenSense__4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
EvenSense__4__PS EQU CYREG_PRT3_PS
EvenSense__4__SHIFT EQU 6
EvenSense__4__SLW EQU CYREG_PRT3_SLW
EvenSense__5__AG EQU CYREG_PRT2_AG
EvenSense__5__AMUX EQU CYREG_PRT2_AMUX
EvenSense__5__BIE EQU CYREG_PRT2_BIE
EvenSense__5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
EvenSense__5__BYP EQU CYREG_PRT2_BYP
EvenSense__5__CTL EQU CYREG_PRT2_CTL
EvenSense__5__DM0 EQU CYREG_PRT2_DM0
EvenSense__5__DM1 EQU CYREG_PRT2_DM1
EvenSense__5__DM2 EQU CYREG_PRT2_DM2
EvenSense__5__DR EQU CYREG_PRT2_DR
EvenSense__5__INP_DIS EQU CYREG_PRT2_INP_DIS
EvenSense__5__INTTYPE EQU CYREG_PICU2_INTTYPE7
EvenSense__5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
EvenSense__5__LCD_EN EQU CYREG_PRT2_LCD_EN
EvenSense__5__MASK EQU 0x80
EvenSense__5__PC EQU CYREG_PRT2_PC7
EvenSense__5__PORT EQU 2
EvenSense__5__PRT EQU CYREG_PRT2_PRT
EvenSense__5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
EvenSense__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
EvenSense__5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
EvenSense__5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
EvenSense__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
EvenSense__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
EvenSense__5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
EvenSense__5__PS EQU CYREG_PRT2_PS
EvenSense__5__SHIFT EQU 7
EvenSense__5__SLW EQU CYREG_PRT2_SLW
EvenSense__6__AG EQU CYREG_PRT2_AG
EvenSense__6__AMUX EQU CYREG_PRT2_AMUX
EvenSense__6__BIE EQU CYREG_PRT2_BIE
EvenSense__6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
EvenSense__6__BYP EQU CYREG_PRT2_BYP
EvenSense__6__CTL EQU CYREG_PRT2_CTL
EvenSense__6__DM0 EQU CYREG_PRT2_DM0
EvenSense__6__DM1 EQU CYREG_PRT2_DM1
EvenSense__6__DM2 EQU CYREG_PRT2_DM2
EvenSense__6__DR EQU CYREG_PRT2_DR
EvenSense__6__INP_DIS EQU CYREG_PRT2_INP_DIS
EvenSense__6__INTTYPE EQU CYREG_PICU2_INTTYPE5
EvenSense__6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
EvenSense__6__LCD_EN EQU CYREG_PRT2_LCD_EN
EvenSense__6__MASK EQU 0x20
EvenSense__6__PC EQU CYREG_PRT2_PC5
EvenSense__6__PORT EQU 2
EvenSense__6__PRT EQU CYREG_PRT2_PRT
EvenSense__6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
EvenSense__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
EvenSense__6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
EvenSense__6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
EvenSense__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
EvenSense__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
EvenSense__6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
EvenSense__6__PS EQU CYREG_PRT2_PS
EvenSense__6__SHIFT EQU 5
EvenSense__6__SLW EQU CYREG_PRT2_SLW
EvenSense__7__AG EQU CYREG_PRT0_AG
EvenSense__7__AMUX EQU CYREG_PRT0_AMUX
EvenSense__7__BIE EQU CYREG_PRT0_BIE
EvenSense__7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
EvenSense__7__BYP EQU CYREG_PRT0_BYP
EvenSense__7__CTL EQU CYREG_PRT0_CTL
EvenSense__7__DM0 EQU CYREG_PRT0_DM0
EvenSense__7__DM1 EQU CYREG_PRT0_DM1
EvenSense__7__DM2 EQU CYREG_PRT0_DM2
EvenSense__7__DR EQU CYREG_PRT0_DR
EvenSense__7__INP_DIS EQU CYREG_PRT0_INP_DIS
EvenSense__7__INTTYPE EQU CYREG_PICU0_INTTYPE1
EvenSense__7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
EvenSense__7__LCD_EN EQU CYREG_PRT0_LCD_EN
EvenSense__7__MASK EQU 0x02
EvenSense__7__PC EQU CYREG_PRT0_PC1
EvenSense__7__PORT EQU 0
EvenSense__7__PRT EQU CYREG_PRT0_PRT
EvenSense__7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
EvenSense__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
EvenSense__7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
EvenSense__7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
EvenSense__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
EvenSense__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
EvenSense__7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
EvenSense__7__PS EQU CYREG_PRT0_PS
EvenSense__7__SHIFT EQU 1
EvenSense__7__SLW EQU CYREG_PRT0_SLW

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x00
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x01
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x01

/* SenseControl */
SenseControl_Sync_ctrl_reg__0__MASK EQU 0x01
SenseControl_Sync_ctrl_reg__0__POS EQU 0
SenseControl_Sync_ctrl_reg__1__MASK EQU 0x02
SenseControl_Sync_ctrl_reg__1__POS EQU 1
SenseControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SenseControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SenseControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SenseControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SenseControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SenseControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SenseControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SenseControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SenseControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SenseControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SenseControl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
SenseControl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SenseControl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB00_CTL
SenseControl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SenseControl_Sync_ctrl_reg__MASK EQU 0x03
SenseControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SenseControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SenseControl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB00_MSK

/* KeyboardTimer_TimerUDB */
KeyboardTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
KeyboardTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
KeyboardTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
KeyboardTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
KeyboardTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
KeyboardTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
KeyboardTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
KeyboardTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
KeyboardTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
KeyboardTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
KeyboardTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
KeyboardTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
KeyboardTimer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
KeyboardTimer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
KeyboardTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
KeyboardTimer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
KeyboardTimer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B1_UDB07_F1

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 36000000
BCLK__BUS_CLK__KHZ EQU 36000
BCLK__BUS_CLK__MHZ EQU 36
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 1
CYDEV_STACK_SIZE EQU 0x800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
