
*** Running vivado
    with args -log design_1_ALU_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ALU_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec 23 13:18:56 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_ALU_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 551.852 ; gain = 235.410
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Vivado_2024/Vivado/2024.1/data/ip'.
Command: synth_design -top design_1_ALU_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12544
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1412.871 ; gain = 448.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ALU_0_0' [c:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.gen/sources_1/bd/design_1/ip/design_1_ALU_0_0/synth/design_1_ALU_0_0.vhd:68]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/alu.vhd:7' bound to instance 'U0' of component 'ALU' [c:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.gen/sources_1/bd/design_1/ip/design_1_ALU_0_0/synth/design_1_ALU_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/alu.vhd:19]
INFO: [Synth 8-3491] module 'add' declared at 'C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/add.vhd:6' bound to instance 'ADD1' of component 'add' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/alu.vhd:79]
INFO: [Synth 8-638] synthesizing module 'add' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/add.vhd:19]
INFO: [Synth 8-3491] module 'addBinary' declared at 'C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:5' bound to instance 'sumatorNormal' of component 'addBinary' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/add.vhd:43]
INFO: [Synth 8-638] synthesizing module 'addBinary' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'addBinary' (0#1) [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'add' (0#1) [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/add.vhd:19]
INFO: [Synth 8-3491] module 'sub' declared at 'C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/sub.vhd:6' bound to instance 'SUB1' of component 'sub' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/alu.vhd:80]
INFO: [Synth 8-638] synthesizing module 'sub' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/sub.vhd:19]
INFO: [Synth 8-3491] module 'subBinary' declared at 'C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/subBinary.vhd:5' bound to instance 'scazatorNormal' of component 'subBinary' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/sub.vhd:48]
INFO: [Synth 8-638] synthesizing module 'subBinary' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/subBinary.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'subBinary' (0#1) [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/subBinary.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sub' (0#1) [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/sub.vhd:19]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/mul.vhd:6' bound to instance 'MUL1' of component 'mul' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/alu.vhd:81]
INFO: [Synth 8-638] synthesizing module 'mul' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/mul.vhd:19]
INFO: [Synth 8-3491] module 'mulBinary' declared at 'C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/mulBinary.vhd:5' bound to instance 'inmultitorNormal' of component 'mulBinary' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/mul.vhd:39]
INFO: [Synth 8-638] synthesizing module 'mulBinary' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/mulBinary.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/mulBinary.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'mulBinary' (0#1) [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/mulBinary.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'mul' (0#1) [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/mul.vhd:19]
INFO: [Synth 8-3491] module 'div' declared at 'C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/div.vhd:6' bound to instance 'DIV1' of component 'div' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/alu.vhd:82]
INFO: [Synth 8-638] synthesizing module 'div' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/div.vhd:19]
INFO: [Synth 8-3491] module 'divBinary' declared at 'C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/divBinary.vhd:6' bound to instance 'impartitorNormal' of component 'divBinary' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/div.vhd:48]
INFO: [Synth 8-638] synthesizing module 'divBinary' [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/divBinary.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'divBinary' (0#1) [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/divBinary.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'div' (0#1) [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/div.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/alu.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/alu.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'design_1_ALU_0_0' (0#1) [c:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.gen/sources_1/bd/design_1/ip/design_1_ALU_0_0/synth/design_1_ALU_0_0.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element exp_max_reg was removed.  [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/add.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element exp_max_reg was removed.  [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/sub.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element mantisa_shifted_reg was removed.  [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/sub.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element mantisa_normalizata_reg was removed.  [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/div.vhd:105]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1535.680 ; gain = 571.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1535.680 ; gain = 571.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1535.680 ; gain = 571.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1535.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1627.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1627.645 ; gain = 0.277
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1627.645 ; gain = 662.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1627.645 ; gain = 662.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1627.645 ; gain = 662.988
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stare_reg' in module 'addBinary'
INFO: [Synth 8-802] inferred FSM for state register 'stare_reg' in module 'add'
INFO: [Synth 8-802] inferred FSM for state register 'stare_reg' in module 'subBinary'
WARNING: [Synth 8-3936] Found unconnected internal register 'mantisa_result_reg' and it is trimmed from '25' to '23' bits. [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/sub.vhd:106]
INFO: [Synth 8-802] inferred FSM for state register 'stare_reg' in module 'sub'
INFO: [Synth 8-802] inferred FSM for state register 'stare_reg' in module 'mulBinary'
INFO: [Synth 8-802] inferred FSM for state register 'stare_reg' in module 'mul'
INFO: [Synth 8-802] inferred FSM for state register 'stare_reg' in module 'divBinary'
INFO: [Synth 8-802] inferred FSM for state register 'stare_reg' in module 'div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            initializare |                               00 |                               00
                 adunare |                               01 |                               01
               terminare |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stare_reg' using encoding 'sequential' in module 'addBinary'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            initializare |                              000 |                              000
       aliniereexponenti |                              001 |                              001
          adunaremantise |                              010 |                              010
     normalizarerezultat |                              011 |                              011
               terminare |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stare_reg' using encoding 'sequential' in module 'add'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            initializare |                               00 |                               00
                 scadere |                               01 |                               01
               terminare |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stare_reg' using encoding 'sequential' in module 'subBinary'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            initializare |                              000 |                              000
       aliniereexponenti |                              001 |                              001
          scaderemantise |                              010 |                              010
     normalizarerezultat |                              011 |                              011
               terminare |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stare_reg' using encoding 'sequential' in module 'sub'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            initializare |                               00 |                               00
            multiplicare |                               01 |                               01
              verificare |                               10 |                               10
               terminare |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stare_reg' using encoding 'sequential' in module 'mulBinary'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            initializare |                              000 |                              000
            multiplicare |                              001 |                              001
        adunareexponenti |                              010 |                              010
        corectiedepasire |                              011 |                              011
     normalizarerezultat |                              100 |                              100
               terminare |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stare_reg' using encoding 'sequential' in module 'mul'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            initializare |                             0001 |                               00
               impartire |                             0010 |                               01
               terminare |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stare_reg' using encoding 'one-hot' in module 'divBinary'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            initializare |                              000 |                              000
        impartiremantise |                              001 |                              001
        ajustareexponent |                              010 |                              010
     normalizarerezultat |                              011 |                              011
               terminare |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stare_reg' using encoding 'sequential' in module 'div'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1627.645 ; gain = 662.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   48 Bit       Adders := 1     
	   3 Input   48 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 10    
	   3 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               48 Bit    Registers := 7     
	               32 Bit    Registers := 5     
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 16    
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 34    
+---Muxes : 
	   4 Input   48 Bit        Muxes := 6     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   7 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   4 Input   25 Bit        Muxes := 4     
	   2 Input   25 Bit        Muxes := 4     
	   6 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	   4 Input   24 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   7 Input    9 Bit        Muxes := 2     
	   6 Input    9 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   6 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 19    
	   4 Input    1 Bit        Muxes := 30    
	   6 Input    1 Bit        Muxes := 36    
	   5 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (U0/ADD1/sumatorNormal/FSM_sequential_stare_reg[1]) is unused and will be removed from module design_1_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ADD1/sumatorNormal/FSM_sequential_stare_reg[0]) is unused and will be removed from module design_1_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/DIV1/impartitorNormal/FSM_onehot_stare_reg[3]) is unused and will be removed from module design_1_ALU_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1627.645 ; gain = 662.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1627.645 ; gain = 662.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 1627.645 ; gain = 662.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[24] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[24] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[23] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[23] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[22] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[22] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[21] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[21] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[20] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[20] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[19] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[19] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[18] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[18] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[17] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[17] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[16] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[16] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[15] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[15] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[14] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[14] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[13] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[13] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[12] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[12] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[11] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[11] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[10] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[10] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[9] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[9] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[8] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[8] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[7] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[7] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[6] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[6] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[5] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[5] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[4] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[4] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[3] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[3] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[2] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[2] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[1] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[1] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
INFO: [Synth 8-5966] Removing register instance (\U0/ADD1/sumatorNormal/result_reg[0] ) from module (design_1_ALU_0_0) as it has self-loop and (\U0/ADD1/mantisa_result_reg[0] ) is actual driver [C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.srcs/sources_1/new/addBinary.vhd:54]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 1627.645 ; gain = 662.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 1627.645 ; gain = 662.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 1627.645 ; gain = 662.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 1627.645 ; gain = 662.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 1627.645 ; gain = 662.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 1627.645 ; gain = 662.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 1627.645 ; gain = 662.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    82|
|2     |LUT1   |    34|
|3     |LUT2   |   236|
|4     |LUT3   |   123|
|5     |LUT4   |   264|
|6     |LUT5   |   105|
|7     |LUT6   |   223|
|8     |MUXF7  |    28|
|9     |FDRE   |   959|
|10    |FDSE   |    36|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 1627.645 ; gain = 662.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:18 . Memory (MB): peak = 1627.645 ; gain = 571.023
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 1627.645 ; gain = 662.988
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1627.645 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1627.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8b334f54
INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:39 . Memory (MB): peak = 1627.645 ; gain = 1060.781
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1627.645 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Raul/Desktop/SSC_projects/ALU/proiect_SSC.runs/design_1_ALU_0_0_synth_1/design_1_ALU_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_ALU_0_0_utilization_synth.rpt -pb design_1_ALU_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 13:21:10 2024...
