// Seed: 655904796
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  tri id_3;
  assign id_1 = 1;
  always #1 begin
    $display(id_3, id_2 * 1 - 1'b0);
  end
endmodule : id_4
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_0(
      id_4, id_5
  );
  assign id_3 = 1;
  assign id_4 = 1;
  tri1 id_6 = 1;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
