module simple_ALU_tb();
parameter N=7,n=1;
reg [N:0] in1,in2;
reg [n:0] operation;
wire [N:0] out;
simple_ALU DUT(in1,in2,out,operation);
initial
begin
$dumpfile("simple_ALU.vcd");
$dumpvars(0,simple_ALU_tb);
$monitor ($time,"in1=%h,in2=%h,out=%h,operation=%b ",in1,in2,out,operation);
#1 in1=11; in2=11; operation=00;
#1 in1=11; in2=11; operation=01;
#1 in1=11; in2=11; operation=10;
#1 in1=22; in2=11; operation=11;
#50 $finish;
end
endmodule