// Seed: 3506642810
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    output wor id_4,
    output tri1 id_5,
    output tri id_6,
    input wand id_7,
    input wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    output wire id_12,
    output wand id_13
);
  wire id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  wire id_22;
  assign id_4  = id_8;
  assign id_12 = 1 % {1, 1};
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    output supply0 id_9,
    output logic id_10,
    input supply0 id_11,
    input uwire id_12,
    output tri id_13,
    input wor id_14,
    input wand id_15,
    output supply0 id_16,
    input wor id_17,
    input wire id_18,
    input tri1 id_19,
    input wand id_20,
    output uwire id_21
    , id_27,
    output wor id_22,
    input tri0 id_23,
    input tri1 id_24,
    input wand id_25
);
  always_ff @(posedge id_1) begin
    id_10 <= 1;
  end
  module_0(
      id_20, id_16, id_6, id_11, id_2, id_21, id_16, id_14, id_15, id_7, id_17, id_1, id_9, id_2
  );
endmodule
