============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Jan 22 2020  01:46:51 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                    Type         Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clock_name)        launch                                         0 R 
in_reg_reg[64][1]/CP                                       0             0 R 
in_reg_reg[64][1]/Q       HS65_LS_DFPRQX35       8 77.8  118  +253     253 F 
g12054/A                                                        +0     253   
g12054/Z                  HS65_LS_BFX44          5 39.1   31   +99     353 F 
S0[3].U0/e3[1] 
  g16715/A                                                      +0     353   
  g16715/Z                HS65_LS_IVX35          7 39.8   41   +40     392 R 
  g16714/A                                                      +0     392   
  g16714/Z                HS65_LS_IVX27          5 33.4   36   +43     436 F 
  g16658/A                                                      +0     436   
  g16658/Z                HS65_LS_NOR2X13        2 15.9   67   +62     497 R 
  g16551/B0                                                     +0     498   
  g16551/CO               HS65_LS_HA1X9          1  7.6   44  +111     608 R 
  g16547/A                                                      +0     608   
  g16547/Z                HS65_LS_IVX18          1 11.6   24   +34     642 F 
  g16540/C                                                      +0     643   
  g16540/Z                HS65_LS_OAI12X24       7 41.5   84   +42     684 R 
  csa_tree_U_S84_add_90_9_groupi/in_1[7] 
    g544/A                                                      +0     684   
    g544/Z                HS65_LS_IVX9           1  5.0   32   +49     733 F 
    g542/B0                                                     +0     734   
    g542/S0               HS65_LS_HA1X9          1  7.7   39  +126     860 F 
    g323/B0                                                     +0     860   
    g323/CO               HS65_LS_FA1X9          1  7.8   43  +123     983 F 
    g322/A0                                                     +0     983   
    g322/CO               HS65_LS_FA1X9          1  7.8   44  +125    1108 F 
    g321/A0                                                     +0    1108   
    g321/CO               HS65_LS_FA1X9          1  7.8   44  +125    1233 F 
    g320/A0                                                     +0    1233   
    g320/CO               HS65_LS_FA1X9          1  7.8   44  +125    1358 F 
    g319/A0                                                     +0    1358   
    g319/CO               HS65_LS_FA1X9          1  7.8   44  +125    1483 F 
    g318/A0                                                     +0    1483   
    g318/CO               HS65_LS_FA1X9          1  7.8   44  +125    1608 F 
    g317/A0                                                     +0    1608   
    g317/CO               HS65_LS_FA1X9          1  6.6   41  +121    1729 F 
    g316/A0                                                     +0    1729   
    g316/CO               HS65_LS_FA1X4          1  6.6   64  +156    1886 F 
    g315/A0                                                     +0    1886   
    g315/CO               HS65_LS_FA1X4          1  6.6   64  +167    2053 F 
    g314/A0                                                     +0    2053   
    g314/CO               HS65_LS_FA1X4          1  6.6   64  +167    2220 F 
    g313/A0                                                     +0    2220   
    g313/CO               HS65_LS_FA1X4          1  6.6   64  +167    2387 F 
    g312/A0                                                     +0    2387   
    g312/CO               HS65_LS_FA1X4          1  7.0   66  +169    2556 F 
    g311/A                                                      +0    2557   
    g311/Z                HS65_LS_XOR3X9         1  6.4   43  +184    2741 R 
  csa_tree_U_S84_add_90_9_groupi/out_0[16] 
  U_S85_add_63_8/B[16] 
    g295/B0                                                     +0    2741   
    g295/S0               HS65_LS_FA1X4          1  5.0   56  +220    2962 R 
    g294/A                                                      +0    2962   
    g294/Z                HS65_LS_IVX9           1  3.6   23   +36    2997 F 
  U_S85_add_63_8/Z[16] 
S0[3].U0/f9[9] 
reg_f9_reg[3][9]/D   <<<  HS65_LS_DFPHQX9                       +0    2997   
reg_f9_reg[3][9]/CP       setup                            0  +160    3157 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)        capture                                     3290 R 
                          adjustments                         -100    3190   
-----------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :      33ps 
Start-point  : in_reg_reg[64][1]/CP
End-point    : reg_f9_reg[3][9]/D
