{
    "Citedpaper": [], 
    "Bibilometrics": {
        "Downloads_12Months": 415, 
        "Downloads_6Weeks": 17, 
        "Downloads_cumulative": 415, 
        "CitationCount": 0
    }, 
    "Title": "Multiperspective reuse prediction", 
    "Abstract": "The disparity between last-level cache and memory latencies motivates the search for efficient cache management policies. Recent work in predicting reuse of cache blocks enables optimizations that significantly improve cache performance and efficiency. However, the accuracy of the prediction mechanisms limits the scope of optimization. This paper introduces multiperspective reuse prediction, a technique that predicts the future reuse of cache blocks using several different types of features. The accuracy of the multiperspective technique is superior to previous work. We demonstrate the technique using a placement, promotion, and bypass optimization that outperforms state-of-the-art policies using a low overhead. On a set of single-thread benchmarks, the technique yields a geometric mean 9.0% speedup over LRU, compared with 5.1% for Hawkeye and 6.3% for Perceptron. On multi-programmed workloads, the technique gives a geometric mean weighted speedup of 8.3% over LRU, compared with 5.2% for Hawkeye and 5.8% for Perceptron.", 
    "Published": 2017, 
    "References": [
        {
            "ArticleName": "Jaume Abella , Antonio Gonz\u00e1lez , Xavier Vera , Michael F. P. O'Boyle, IATAC: a smart predictor to turn-off L2 cache lines, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.1, p.55-77, March 2005", 
            "DOIhref": "http://doi.acm.org/10.1145/1061267.1061271", 
            "DOIname": "10.1145/1061267.1061271", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1061271"
        }, 
        {
            "ArticleName": "Nathan Beckmann and Daniel Sanchez. 2017. Maximizing Cache Performance Under Uncertainty. In Proceedings of the 23rd international symposium on High Performance Computer Architecture (HPCA-23)."
        }, 
        {
            "ArticleName": "L. A. Belady, A study of replacement algorithms for a virtual-storage computer, IBM Systems Journal, v.5 n.2, p.78-101, June 1966", 
            "DOIhref": "https://dx.doi.org/10.1147/sj.52.0078", 
            "DOIname": "10.1147/sj.52.0078", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1663376"
        }, 
        {
            "ArticleName": "Brad Burgess. 2016. Samsung's Exynos-M1 CPU. In Hot Chips: A Symposium on High Performance Chips (Cupertino, California)."
        }, 
        {
            "ArticleName": "Ryan R. Curtin , James R. Cline , N. P. Slagle , William B. March , Parikshit Ram , Nishant A. Mehta , Alexander G. Gray, MLPACK: a scalable C++ machine learning library, The Journal of Machine Learning Research, v.14 n.1, p.801-805, January 2013", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2502606"
        }, 
        {
            "ArticleName": "Nam Duong , Dali Zhao , Taesu Kim , Rosario Cammarota , Mateo Valero , Alexander V. Veidenbaum, Improving Cache Management Policies Using Dynamic Reuse Distances, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.389-400, December 01-05, 2012, Vancouver, B.C., CANADA", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2012.43", 
            "DOIname": "10.1109/MICRO.2012.43", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2457514"
        }, 
        {
            "ArticleName": "Michael Ferdman , Almutaz Adileh , Onur Kocberber , Stavros Volos , Mohammad Alisafaee , Djordje Jevdjic , Cansu Kaynak , Adrian Daniel Popescu , Anastasia Ailamaki , Babak Falsafi, Clearing the clouds: a study of emerging scale-out workloads on modern hardware, ACM SIGPLAN Notices, v.47 n.4, April 2012", 
            "DOIhref": "http://doi.acm.org/10.1145/2248487.2150982", 
            "DOIname": "10.1145/2248487.2150982", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2150982"
        }, 
        {
            "ArticleName": "Agner Fog. 2014. The Microarchitecture of Intel, AMD, and VIA CPUs. http://www.agner.org/optimize/microarchitecture.pdf. (2014)."
        }, 
        {
            "ArticleName": "Andrew Hilton, Neeraj Eswaran, and Amir Roth. 2009. FIESTA: A Sample-Balanced Multi-Program Workload Methodology. In Workshop on Modeling, Benchmarking and Simulation (MoBS) (Austin, Texas)."
        }, 
        {
            "ArticleName": "Zhigang Hu , Stefanos Kaxiras , Margaret Martonosi, Timekeeping in the memory system: predicting and optimizing memory behavior, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002", 
            "DOIhref": "http://doi.acm.org/10.1145/545214.545239", 
            "DOIname": "10.1145/545214.545239", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=545239"
        }, 
        {
            "ArticleName": "Akanksha Jain , Calvin Lin, Back to the future: leveraging Belady's algorithm for improved cache replacement, Proceedings of the 43rd International Symposium on Computer Architecture, June 18-22, 2016, Seoul, Republic of Korea", 
            "DOIhref": "https://dx.doi.org/10.1109/ISCA.2016.17", 
            "DOIname": "10.1109/ISCA.2016.17", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3001146"
        }, 
        {
            "ArticleName": "Aamer Jaleel , Kevin B. Theobald , Simon C. Steely, Jr. , Joel Emer, High performance cache replacement using re-reference interval prediction (RRIP), Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France", 
            "DOIhref": "http://doi.acm.org/10.1145/1815961.1815971", 
            "DOIname": "10.1145/1815961.1815971", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1815971"
        }, 
        {
            "ArticleName": "Daniel A. Jim\u00e9nez, Insertion and promotion for tree-based PseudoLRU last-level caches, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California", 
            "DOIhref": "http://doi.acm.org/10.1145/2540708.2540733", 
            "DOIname": "10.1145/2540708.2540733", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2540733"
        }, 
        {
            "ArticleName": "Georgios Keramidas, Pavlos Petoumenos, and Stefanos Kaxiras. 2007. Cache Replacement Based on Reuse-Distance Prediction. In In Proceedings of the 25th International Conference on Computer Design (ICCD-2007). 245--250."
        }, 
        {
            "ArticleName": "Samira Manabi Khan , Yingying Tian , Daniel A. Jimenez, Sampling Dead Block Prediction for Last-Level Caches, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.175-186, December 04-08, 2010", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2010.24", 
            "DOIname": "10.1109/MICRO.2010.24", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1934977"
        }, 
        {
            "ArticleName": "Mazen Kharbutli , Yan Solihin, Counter-Based Cache Replacement and Bypassing Algorithms, IEEE Transactions on Computers, v.57 n.4, p.433-447, April 2008", 
            "DOIhref": "https://dx.doi.org/10.1109/TC.2007.70816", 
            "DOIname": "10.1109/TC.2007.70816", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1345907"
        }, 
        {
            "ArticleName": "An-Chow Lai , Babak Falsafi, Selective, accurate, and timely self-invalidation using last-touch prediction, Proceedings of the 27th annual international symposium on Computer architecture, p.139-148, June 2000, Vancouver, British Columbia, Canada", 
            "DOIhref": "http://doi.acm.org/10.1145/339647.339669", 
            "DOIname": "10.1145/339647.339669", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=339669"
        }, 
        {
            "ArticleName": "An-Chow Lai , Cem Fide , Babak Falsafi, Dead-block prediction & dead-block correlating prefetchers, ACM SIGARCH Computer Architecture News, v.29 n.2, p.144-154, May 2001", 
            "DOIhref": "http://doi.acm.org/10.1145/384285.379259", 
            "DOIname": "10.1145/384285.379259", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=379259"
        }, 
        {
            "ArticleName": "Haiming Liu , Michael Ferdman , Jaehyuk Huh , Doug Burger, Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.222-233, November 08-12, 2008", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2008.4771793", 
            "DOIname": "10.1109/MICRO.2008.4771793", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1521798"
        }, 
        {
            "ArticleName": "Pierre Michaud , Andr\u00e9 Seznec , Richard Uhlig, Trading conflict and capacity aliasing in conditional branch predictors, Proceedings of the 24th annual international symposium on Computer architecture, p.292-303, June 01-04, 1997, Denver, Colorado, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/264107.264211", 
            "DOIname": "10.1145/264107.264211", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=264211"
        }, 
        {
            "ArticleName": "Gennady Pekhimenko, Tyler Huberty, Rui Cai, Onur Mutlu, Phillip B. Gibbons, Michael A. Kozuch, and Todd C. Mowry. 2015. Exploiting compressed block size as an indicator of future reuse.. In HPCA. IEEE, 51--63."
        }, 
        {
            "ArticleName": "Erez Perelman , Greg Hamerly , Michael Van Biesbrouck , Timothy Sherwood , Brad Calder, Using SimPoint for accurate and efficient simulation, ACM SIGMETRICS Performance Evaluation Review, v.31 n.1, June 2003", 
            "DOIhref": "http://doi.acm.org/10.1145/885651.781076", 
            "DOIname": "10.1145/885651.781076", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=781076"
        }, 
        {
            "ArticleName": "Moinuddin K. Qureshi , Daniel N. Lynch , Onur Mutlu , Yale N. Patt, A Case for MLP-Aware Cache Replacement, Proceedings of the 33rd annual international symposium on Computer Architecture, p.167-178, June 17-21, 2006", 
            "DOIhref": "https://dx.doi.org/10.1109/ISCA.2006.5", 
            "DOIname": "10.1109/ISCA.2006.5", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1136501"
        }, 
        {
            "ArticleName": "Manish Shah , Robert Golla , Gregory Grohoski , Paul Jordan , Jama Barreh , Jeffrey Brooks , Mark Greenberg , Gideon Levinsky , Mark Luttrell , Christopher Olson , Zeid Samoail , Matt Smittle , Thomas Ziaja, Sparc T4: A Dynamically Threaded Server-on-a-Chip, IEEE Micro, v.32 n.2, p.8-19, March 2012", 
            "DOIhref": "https://dx.doi.org/10.1109/MM.2012.1", 
            "DOIname": "10.1109/MM.2012.1", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2196995"
        }, 
        {
            "ArticleName": "Stephen Somogyi , Thomas F. Wenisch , Nikolaos Hardavellas , Jangwoo Kim , Anastassia Ailamaki , Babak Falsafi, Memory coherence activity prediction in commercial workloads, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.37-45, June 20-20, 2004, Munich, Germany", 
            "DOIhref": "http://doi.acm.org/10.1145/1054943.1054949", 
            "DOIname": "10.1145/1054943.1054949", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1054949"
        }, 
        {
            "ArticleName": "David Tarjan, Kevin Skadron, and M. Stan. 2004. An Ahead Pipelined Alloyed Perceptron with Single Cycle Access Time. In Proceedings of the Workshop on Complexity Effective Design (WCED)."
        }, 
        {
            "ArticleName": "Elvira Teran, Yingying Tian, Zhe Wang, and Daniel A. Jim\u00e9nez. 2016. Minimal Disturbance Placement and Promotion. In 2016 IEEE 22nd International Symposium on High Performance Computer Architecture (HPCA)."
        }, 
        {
            "ArticleName": "Elvira Teran, Zhe Wang, and Daniel A. Jim\u00e9nez. 2016. Perceptron Learning for Reuse Prediction. In Proceedings of the 49th ACM/IEEE International Symposium on Microarchitecture (MICRO-49)."
        }, 
        {
            "ArticleName": "Carole-Jean Wu , Aamer Jaleel , Will Hasenplaugh , Margaret Martonosi , Simon C. Steely, Jr. , Joel Emer, SHiP: signature-based hit predictor for high performance caching, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil", 
            "DOIhref": "http://doi.acm.org/10.1145/2155620.2155671", 
            "DOIname": "10.1145/2155620.2155671", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2155671"
        }
    ], 
    "Authors": [
        {
            "Affiliation": "Texas A&M University", 
            "Name": "Daniel A. Jim\u00e9nez"
        }, 
        {
            "Affiliation": "Intel Labs", 
            "Name": "Elvira Teran"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=3123942&preflayout=flat"
}