// Seed: 3017759575
module module_0 (
    output supply0 id_0,
    input  supply0 id_1
);
  reg id_3;
  always_ff @(posedge 1, posedge 1'b0) id_3 = id_1;
  assign id_0 = -1 - 1'd0;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1,
    output tri1 id_2
);
  parameter id_4 = -1;
  assign id_0 = id_4;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
  logic id_5;
  wire  id_6 = {1, id_4 == 1'b0} ? id_5++ : ~id_5;
endmodule
module module_2 (
    input supply0 id_0,
    output supply0 id_1,
    input wand id_2,
    input uwire id_3
    , id_8,
    input tri id_4,
    input wire id_5,
    input wor id_6
);
  assign id_8[1] = -1;
  module_0 modCall_1 (
      id_1,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
