// Seed: 3453436068
macromodule module_0 (
    input tri1 id_0,
    output tri0 id_1
    , id_35, id_36,
    input tri id_2,
    output wire id_3,
    input wire id_4,
    input tri1 id_5,
    output tri id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wire id_9,
    output wire id_10,
    output wire id_11,
    input wor id_12,
    input supply1 id_13,
    output tri id_14,
    output wand id_15,
    output wire id_16,
    output supply1 id_17,
    input tri id_18,
    output supply1 id_19,
    output tri id_20,
    input uwire id_21,
    output wire id_22,
    input uwire id_23,
    input wor id_24,
    input uwire id_25,
    input wor id_26,
    output supply0 id_27,
    output tri0 id_28,
    input supply0 id_29,
    input wor id_30
    , id_37,
    output tri1 id_31,
    input supply0 id_32,
    input tri1 id_33
);
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wor id_7
);
  module_0(
      id_2,
      id_0,
      id_5,
      id_0,
      id_6,
      id_4,
      id_1,
      id_6,
      id_6,
      id_5,
      id_0,
      id_0,
      id_5,
      id_7,
      id_3,
      id_3,
      id_0,
      id_3,
      id_7,
      id_3,
      id_0,
      id_6,
      id_1,
      id_4,
      id_7,
      id_7,
      id_4,
      id_1,
      id_0,
      id_4,
      id_5,
      id_0,
      id_6,
      id_4
  );
  wor  id_9;
  wire id_10;
  wire id_11;
  assign id_9 = id_9 == id_4;
  wire id_12;
endmodule
