Loading plugins phase: Elapsed time ==> 0s.249ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Guillaume\Documents\Projects\Biobot\Singlechannel Pipet\module-single-pipette-psoc.cydsn\module-single-pipette-psoc.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Guillaume\Documents\Projects\Biobot\Singlechannel Pipet\module-single-pipette-psoc.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0060: warning: Warning in component: CAN_1. The BUS_CLK clock accuracy should be 0.5% or better. Please, use an external XTAL or external clock source to meet the CAN accurate clocking requirements.
 * C:\Users\Guillaume\Documents\Projects\Biobot\Singlechannel Pipet\module-single-pipette-psoc.cydsn\TopDesign\TopDesign.cysch (Instance:CAN_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.270ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.095ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  module-single-pipette-psoc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Guillaume\Documents\Projects\Biobot\Singlechannel Pipet\module-single-pipette-psoc.cydsn\module-single-pipette-psoc.cyprj -dcpsoc3 module-single-pipette-psoc.v -verilog
======================================================================

======================================================================
Compiling:  module-single-pipette-psoc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Guillaume\Documents\Projects\Biobot\Singlechannel Pipet\module-single-pipette-psoc.cydsn\module-single-pipette-psoc.cyprj -dcpsoc3 module-single-pipette-psoc.v -verilog
======================================================================

======================================================================
Compiling:  module-single-pipette-psoc.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Guillaume\Documents\Projects\Biobot\Singlechannel Pipet\module-single-pipette-psoc.cydsn\module-single-pipette-psoc.cyprj -dcpsoc3 -verilog module-single-pipette-psoc.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Dec 13 13:12:45 2015


======================================================================
Compiling:  module-single-pipette-psoc.v
Program  :   vpp
Options  :    -yv2 -q10 module-single-pipette-psoc.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Dec 13 13:12:45 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'module-single-pipette-psoc.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  module-single-pipette-psoc.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Guillaume\Documents\Projects\Biobot\Singlechannel Pipet\module-single-pipette-psoc.cydsn\module-single-pipette-psoc.cyprj -dcpsoc3 -verilog module-single-pipette-psoc.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Dec 13 13:12:45 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Guillaume\Documents\Projects\Biobot\Singlechannel Pipet\module-single-pipette-psoc.cydsn\codegentemp\module-single-pipette-psoc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Guillaume\Documents\Projects\Biobot\Singlechannel Pipet\module-single-pipette-psoc.cydsn\codegentemp\module-single-pipette-psoc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  module-single-pipette-psoc.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Guillaume\Documents\Projects\Biobot\Singlechannel Pipet\module-single-pipette-psoc.cydsn\module-single-pipette-psoc.cyprj -dcpsoc3 -verilog module-single-pipette-psoc.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Dec 13 13:12:47 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Guillaume\Documents\Projects\Biobot\Singlechannel Pipet\module-single-pipette-psoc.cydsn\codegentemp\module-single-pipette-psoc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Guillaume\Documents\Projects\Biobot\Singlechannel Pipet\module-single-pipette-psoc.cydsn\codegentemp\module-single-pipette-psoc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_2575
	Net_2576
	Net_2577
	Net_2578
	Net_2579
	Net_2580
	Net_2581
	\Z_Motor_Speed:PWMUDB:km_run\
	\Z_Motor_Speed:PWMUDB:ctrl_cmpmode2_2\
	\Z_Motor_Speed:PWMUDB:ctrl_cmpmode2_1\
	\Z_Motor_Speed:PWMUDB:ctrl_cmpmode2_0\
	\Z_Motor_Speed:PWMUDB:capt_rising\
	\Z_Motor_Speed:PWMUDB:capt_falling\
	\Z_Motor_Speed:PWMUDB:trig_rise\
	\Z_Motor_Speed:PWMUDB:trig_fall\
	\Z_Motor_Speed:PWMUDB:sc_kill\
	\Z_Motor_Speed:PWMUDB:min_kill\
	\Z_Motor_Speed:PWMUDB:km_tc\
	\Z_Motor_Speed:PWMUDB:db_tc\
	\Z_Motor_Speed:PWMUDB:dith_sel\
	\Z_Motor_Speed:PWMUDB:compare2\
	\Z_Motor_Speed:Net_101\
	Net_1863
	Net_1864
	\Z_Motor_Speed:PWMUDB:cmp2\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_31\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_30\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_29\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_28\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_27\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_26\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_25\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_24\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_23\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_22\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_21\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_20\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_19\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_18\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_17\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_16\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_15\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_14\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_13\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_12\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_11\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_10\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_9\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_8\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_7\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_6\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_5\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_4\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_3\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_2\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_1\
	\Z_Motor_Speed:PWMUDB:MODULE_1:b_0\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_31\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_30\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_29\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_28\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_27\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_26\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_25\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_24\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_31\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_30\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_29\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_28\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_27\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_26\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_25\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_24\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_23\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_22\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_21\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_20\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_19\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_18\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_17\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_16\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_15\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_14\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_13\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_12\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_11\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_10\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_9\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_8\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_7\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_6\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_5\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_4\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_3\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_2\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_1\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:b_0\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_31\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_30\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_29\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_28\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_27\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_26\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_25\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_24\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_23\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_22\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_21\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_20\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_19\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_18\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_17\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_16\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_15\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_14\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_13\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_12\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_11\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_10\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_9\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_8\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_7\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_6\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_5\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_4\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_3\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_2\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1865
	Net_1008
	\Z_Motor_Speed:Net_113\
	\Z_Motor_Speed:Net_107\
	\Z_Motor_Speed:Net_114\
	Net_2302
	Net_2303
	Net_2304
	Net_2305
	Net_2306
	Net_2307
	Net_2308
	\CAN_1:Net_31\
	\CAN_1:Net_30\
	\Pipet_Motor_Speed:PWMUDB:km_run\
	\Pipet_Motor_Speed:PWMUDB:ctrl_cmpmode2_2\
	\Pipet_Motor_Speed:PWMUDB:ctrl_cmpmode2_1\
	\Pipet_Motor_Speed:PWMUDB:ctrl_cmpmode2_0\
	\Pipet_Motor_Speed:PWMUDB:capt_rising\
	\Pipet_Motor_Speed:PWMUDB:capt_falling\
	\Pipet_Motor_Speed:PWMUDB:trig_rise\
	\Pipet_Motor_Speed:PWMUDB:trig_fall\
	\Pipet_Motor_Speed:PWMUDB:sc_kill\
	\Pipet_Motor_Speed:PWMUDB:min_kill\
	\Pipet_Motor_Speed:PWMUDB:km_tc\
	\Pipet_Motor_Speed:PWMUDB:db_tc\
	\Pipet_Motor_Speed:PWMUDB:dith_sel\
	\Pipet_Motor_Speed:PWMUDB:compare2\
	\Pipet_Motor_Speed:Net_101\
	Net_3010
	Net_3011
	\Pipet_Motor_Speed:PWMUDB:cmp2\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_31\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_30\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_29\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_28\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_27\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_26\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_25\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_24\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_23\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_22\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_21\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_20\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_19\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_18\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_17\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_16\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_15\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_14\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_13\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_12\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_11\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_10\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_9\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_8\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_7\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_6\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_5\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_4\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_3\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_2\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_1\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:b_0\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_31\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_30\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_29\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_28\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_27\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_26\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_25\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_24\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_31\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_30\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_29\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_28\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_27\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_26\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_25\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_24\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_23\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_22\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_21\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_20\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_19\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_18\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_17\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_16\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_15\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_14\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_13\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_12\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_11\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_10\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_9\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_8\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_7\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_6\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_5\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_4\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_3\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_2\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_1\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_0\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_31\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_30\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_29\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_28\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_27\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_26\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_25\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_24\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_23\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_22\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_21\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_20\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_19\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_18\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_17\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_16\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_15\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_14\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_13\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_12\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_11\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_10\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_9\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_8\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_7\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_6\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_5\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_4\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_3\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_2\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3012
	Net_3009
	\Pipet_Motor_Speed:Net_113\
	\Pipet_Motor_Speed:Net_107\
	\Pipet_Motor_Speed:Net_114\
	Net_2596
	\Pipet_Step_Dist:Net_49\
	\Pipet_Step_Dist:Net_82\
	\Pipet_Step_Dist:Net_95\
	\Pipet_Step_Dist:Net_91\
	\Pipet_Step_Dist:Net_102\
	\Pipet_Step_Dist:CounterUDB:ctrl_cmod_2\
	\Pipet_Step_Dist:CounterUDB:ctrl_cmod_1\
	\Pipet_Step_Dist:CounterUDB:ctrl_cmod_0\
	Net_2279
	\Z_Step_Dist:Net_49\
	\Z_Step_Dist:Net_82\
	\Z_Step_Dist:Net_95\
	\Z_Step_Dist:Net_91\
	\Z_Step_Dist:Net_102\
	\Z_Step_Dist:CounterUDB:ctrl_cmod_2\
	\Z_Step_Dist:CounterUDB:ctrl_cmod_1\
	\Z_Step_Dist:CounterUDB:ctrl_cmod_0\

    Synthesized names
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 298 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:hwCapture\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:trig_out\ to one
Aliasing \Z_Motor_Speed:PWMUDB:runmode_enable\\R\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:runmode_enable\\S\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:ltch_kill_reg\\R\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:ltch_kill_reg\\S\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:min_kill_reg\\R\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:min_kill_reg\\S\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:final_kill\ to one
Aliasing \Z_Motor_Speed:PWMUDB:dith_count_1\\R\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:dith_count_1\\S\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:dith_count_0\\R\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:dith_count_0\\S\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:cs_addr_0\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:pwm1_i\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:pwm2_i\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_23\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_22\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_21\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_20\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_19\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_18\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_17\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_16\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_15\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_14\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_13\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_12\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_11\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_10\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_9\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_8\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_7\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_6\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_5\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_4\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_3\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_2\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Z_Axis_CurrentRef_net_0 to one
Aliasing \Z_Axis_Power:Net_83\ to \Pipet_GO:rst\
Aliasing \Z_Axis_Power:Net_81\ to \Pipet_GO:rst\
Aliasing \Z_Axis_Power:Net_82\ to \Pipet_GO:rst\
Aliasing \Z_GO:rst\ to \Pipet_GO:rst\
Aliasing tmpOE__RX_1_net_0 to one
Aliasing tmpOE__TX_1_net_0 to one
Aliasing tmpOE__Can_Enable_net_0 to one
Aliasing tmpOE__CAN_Standby_net_0 to one
Aliasing \Pipet_Motor_Speed:PWMUDB:hwCapture\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:trig_out\ to one
Aliasing \Pipet_Motor_Speed:PWMUDB:runmode_enable\\R\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:runmode_enable\\S\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:ltch_kill_reg\\R\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:ltch_kill_reg\\S\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:min_kill_reg\\R\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:min_kill_reg\\S\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:final_kill\ to one
Aliasing \Pipet_Motor_Speed:PWMUDB:dith_count_1\\R\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:dith_count_1\\S\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:dith_count_0\\R\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:dith_count_0\\S\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:cs_addr_0\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:pwm1_i\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:pwm2_i\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_23\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_22\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_21\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_20\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_19\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_18\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_17\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_16\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_15\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_14\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_13\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_12\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_11\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_10\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_9\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_8\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_7\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_6\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_5\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_4\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_3\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_2\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Pipet_Step_Dist:Net_89\ to one
Aliasing \Pipet_Step_Dist:CounterUDB:ctrl_capmode_1\ to \Pipet_GO:rst\
Aliasing \Pipet_Step_Dist:CounterUDB:ctrl_capmode_0\ to \Pipet_GO:rst\
Aliasing \Pipet_Step_Dist:CounterUDB:capt_rising\ to \Pipet_GO:rst\
Aliasing \Pipet_Step_Dist:CounterUDB:tc_i\ to \Pipet_Step_Dist:CounterUDB:reload_tc\
Aliasing tmpOE__Z_Axis_Step_net_0 to one
Aliasing tmpOE__Pipet_CurrentRef_net_0 to one
Aliasing tmpOE__Z_Axis_Bumper_Port_net_1 to one
Aliasing tmpOE__Z_Axis_Bumper_Port_net_0 to one
Aliasing \Pipet_Axis_Power:Net_83\ to \Pipet_GO:rst\
Aliasing \Pipet_Axis_Power:Net_81\ to \Pipet_GO:rst\
Aliasing \Pipet_Axis_Power:Net_82\ to \Pipet_GO:rst\
Aliasing \Z_Step_Dist:Net_89\ to one
Aliasing \Z_Step_Dist:CounterUDB:ctrl_capmode_1\ to \Pipet_GO:rst\
Aliasing \Z_Step_Dist:CounterUDB:ctrl_capmode_0\ to \Pipet_GO:rst\
Aliasing \Z_Step_Dist:CounterUDB:capt_rising\ to \Pipet_GO:rst\
Aliasing \Z_Step_Dist:CounterUDB:tc_i\ to \Z_Step_Dist:CounterUDB:reload_tc\
Aliasing tmpOE__Z_Axis_StepSizeA_net_0 to one
Aliasing tmpOE__Z_Axis_StepSizeB_net_0 to one
Aliasing tmpOE__Z_Axis_Direction_net_0 to one
Aliasing tmpOE__Z_Axis_Enable_net_0 to one
Aliasing tmpOE__Pipet_Bumper_Port_net_1 to one
Aliasing tmpOE__Pipet_Bumper_Port_net_0 to one
Aliasing tmpOE__Pipet_Step_net_0 to one
Aliasing tmpOE__Pipet_StepSizeA_net_0 to one
Aliasing tmpOE__Pipet_StepSizeB_net_0 to one
Aliasing tmpOE__Pipet_Direction_net_0 to one
Aliasing tmpOE__Pipet_Enable_net_0 to one
Aliasing \Z_Motor_Speed:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Z_Motor_Speed:PWMUDB:prevCapture\\D\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:trig_last\\D\ to \Pipet_GO:rst\
Aliasing \Z_Motor_Speed:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Pipet_Motor_Speed:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Pipet_Motor_Speed:PWMUDB:prevCapture\\D\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:trig_last\\D\ to \Pipet_GO:rst\
Aliasing \Pipet_Motor_Speed:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Pipet_Step_Dist:CounterUDB:prevCapture\\D\ to \Pipet_GO:rst\
Aliasing \Pipet_Step_Dist:CounterUDB:cmp_out_reg_i\\D\ to \Pipet_Step_Dist:CounterUDB:prevCompare\\D\
Aliasing \Z_Step_Dist:CounterUDB:prevCapture\\D\ to \Pipet_GO:rst\
Aliasing \Z_Step_Dist:CounterUDB:cmp_out_reg_i\\D\ to \Z_Step_Dist:CounterUDB:prevCompare\\D\
Removing Lhs of wire \Pipet_GO:clk\[0] = Net_2472[1]
Removing Rhs of wire Net_2490[3] = \Pipet_GO:control_out_0\[4]
Removing Rhs of wire Net_2490[3] = \Pipet_GO:control_0\[27]
Removing Rhs of wire Net_2492[31] = \Pipet_Step_Dist:CounterUDB:cmp_out_reg_i\[890]
Removing Rhs of wire zero[38] = \Pipet_GO:rst\[2]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:ctrl_enable\[47] = \Z_Motor_Speed:PWMUDB:control_7\[39]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:ctrl_cmpmode1_2\[51] = \Z_Motor_Speed:PWMUDB:control_2\[44]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:ctrl_cmpmode1_1\[52] = \Z_Motor_Speed:PWMUDB:control_1\[45]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:ctrl_cmpmode1_0\[53] = \Z_Motor_Speed:PWMUDB:control_0\[46]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:hwCapture\[57] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:hwEnable\[58] = \Z_Motor_Speed:PWMUDB:control_7\[39]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:trig_out\[62] = one[35]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:runmode_enable\\R\[64] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:runmode_enable\\S\[65] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:final_enable\[66] = \Z_Motor_Speed:PWMUDB:runmode_enable\[63]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:ltch_kill_reg\\R\[70] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:ltch_kill_reg\\S\[71] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:min_kill_reg\\R\[72] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:min_kill_reg\\S\[73] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:final_kill\[76] = one[35]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_1\[80] = \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_1\[346]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_1_0\[82] = \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_0\[347]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:dith_count_1\\R\[83] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:dith_count_1\\S\[84] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:dith_count_0\\R\[85] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:dith_count_0\\S\[86] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:cs_addr_2\[88] = \Z_Motor_Speed:PWMUDB:tc_i\[68]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:cs_addr_1\[89] = \Z_Motor_Speed:PWMUDB:runmode_enable\[63]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:cs_addr_0\[90] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:pwm1_i\[177] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:pwm2_i\[179] = zero[38]
Removing Rhs of wire \Z_Motor_Speed:Net_96\[182] = \Z_Motor_Speed:PWMUDB:pwm_i_reg\[174]
Removing Rhs of wire \Z_Motor_Speed:PWMUDB:pwm_temp\[185] = \Z_Motor_Speed:PWMUDB:cmp1\[186]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_23\[228] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_22\[229] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_21\[230] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_20\[231] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_19\[232] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_18\[233] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_17\[234] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_16\[235] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_15\[236] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_14\[237] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_13\[238] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_12\[239] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_11\[240] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_10\[241] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_9\[242] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_8\[243] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_7\[244] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_6\[245] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_5\[246] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_4\[247] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_3\[248] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_2\[249] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_1\[250] = \Z_Motor_Speed:PWMUDB:MODIN1_1\[251]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODIN1_1\[251] = \Z_Motor_Speed:PWMUDB:dith_count_1\[79]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:a_0\[252] = \Z_Motor_Speed:PWMUDB:MODIN1_0\[253]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODIN1_0\[253] = \Z_Motor_Speed:PWMUDB:dith_count_0\[81]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[385] = one[35]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[386] = one[35]
Removing Rhs of wire Net_2462[387] = \Z_Motor_Speed:Net_96\[182]
Removing Lhs of wire tmpOE__Z_Axis_CurrentRef_net_0[395] = one[35]
Removing Lhs of wire \Z_Axis_Power:Net_83\[402] = zero[38]
Removing Lhs of wire \Z_Axis_Power:Net_81\[403] = zero[38]
Removing Lhs of wire \Z_Axis_Power:Net_82\[404] = zero[38]
Removing Lhs of wire \Z_GO:clk\[407] = Net_2417[29]
Removing Lhs of wire \Z_GO:rst\[408] = zero[38]
Removing Rhs of wire Net_2179[409] = \Z_GO:control_out_0\[410]
Removing Rhs of wire Net_2179[409] = \Z_GO:control_0\[433]
Removing Lhs of wire tmpOE__RX_1_net_0[435] = one[35]
Removing Lhs of wire tmpOE__TX_1_net_0[441] = one[35]
Removing Lhs of wire tmpOE__Can_Enable_net_0[456] = one[35]
Removing Lhs of wire tmpOE__CAN_Standby_net_0[462] = one[35]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:ctrl_enable\[480] = \Pipet_Motor_Speed:PWMUDB:control_7\[472]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:ctrl_cmpmode1_2\[484] = \Pipet_Motor_Speed:PWMUDB:control_2\[477]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:ctrl_cmpmode1_1\[485] = \Pipet_Motor_Speed:PWMUDB:control_1\[478]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:ctrl_cmpmode1_0\[486] = \Pipet_Motor_Speed:PWMUDB:control_0\[479]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:hwCapture\[490] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:hwEnable\[491] = \Pipet_Motor_Speed:PWMUDB:control_7\[472]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:trig_out\[495] = one[35]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:runmode_enable\\R\[497] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:runmode_enable\\S\[498] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:final_enable\[499] = \Pipet_Motor_Speed:PWMUDB:runmode_enable\[496]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:ltch_kill_reg\\R\[503] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:ltch_kill_reg\\S\[504] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:min_kill_reg\\R\[505] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:min_kill_reg\\S\[506] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:final_kill\[509] = one[35]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_1\[513] = \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_1\[779]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_0\[515] = \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_0\[780]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:dith_count_1\\R\[516] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:dith_count_1\\S\[517] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:dith_count_0\\R\[518] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:dith_count_0\\S\[519] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:cs_addr_2\[521] = \Pipet_Motor_Speed:PWMUDB:tc_i\[501]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:cs_addr_1\[522] = \Pipet_Motor_Speed:PWMUDB:runmode_enable\[496]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:cs_addr_0\[523] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:pwm1_i\[610] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:pwm2_i\[612] = zero[38]
Removing Rhs of wire \Pipet_Motor_Speed:Net_96\[615] = \Pipet_Motor_Speed:PWMUDB:pwm_i_reg\[607]
Removing Rhs of wire \Pipet_Motor_Speed:PWMUDB:pwm_temp\[618] = \Pipet_Motor_Speed:PWMUDB:cmp1\[619]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_23\[661] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_22\[662] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_21\[663] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_20\[664] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_19\[665] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_18\[666] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_17\[667] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_16\[668] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_15\[669] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_14\[670] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_13\[671] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_12\[672] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_11\[673] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_10\[674] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_9\[675] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_8\[676] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_7\[677] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_6\[678] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_5\[679] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_4\[680] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_3\[681] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_2\[682] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_1\[683] = \Pipet_Motor_Speed:PWMUDB:MODIN2_1\[684]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODIN2_1\[684] = \Pipet_Motor_Speed:PWMUDB:dith_count_1\[512]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_0\[685] = \Pipet_Motor_Speed:PWMUDB:MODIN2_0\[686]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODIN2_0\[686] = \Pipet_Motor_Speed:PWMUDB:dith_count_0\[514]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[818] = one[35]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[819] = one[35]
Removing Rhs of wire Net_2484[820] = \Pipet_Motor_Speed:Net_96\[615]
Removing Rhs of wire Net_2597[827] = \Pipet_Step_Dist:Net_43\[828]
Removing Lhs of wire \Pipet_Step_Dist:Net_89\[832] = one[35]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:ctrl_capmode_1\[841] = zero[38]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:ctrl_capmode_0\[842] = zero[38]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:ctrl_enable\[854] = \Pipet_Step_Dist:CounterUDB:control_7\[846]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:capt_rising\[856] = zero[38]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:capt_falling\[857] = \Pipet_Step_Dist:CounterUDB:prevCapture\[855]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:final_enable\[862] = \Pipet_Step_Dist:CounterUDB:control_7\[846]
Removing Rhs of wire \Pipet_Step_Dist:CounterUDB:status_0\[867] = \Pipet_Step_Dist:CounterUDB:cmp_out_status\[868]
Removing Rhs of wire \Pipet_Step_Dist:CounterUDB:status_1\[869] = \Pipet_Step_Dist:CounterUDB:per_zero\[870]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:status_2\[871] = \Pipet_Step_Dist:CounterUDB:overflow_status\[864]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:status_3\[872] = \Pipet_Step_Dist:CounterUDB:underflow_status\[865]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:status_4\[873] = \Pipet_Step_Dist:CounterUDB:hwCapture\[859]
Removing Rhs of wire \Pipet_Step_Dist:CounterUDB:status_5\[874] = \Pipet_Step_Dist:CounterUDB:fifo_full\[875]
Removing Rhs of wire \Pipet_Step_Dist:CounterUDB:status_6\[876] = \Pipet_Step_Dist:CounterUDB:fifo_nempty\[877]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:dp_dir\[880] = one[35]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:tc_i\[885] = \Pipet_Step_Dist:CounterUDB:reload_tc\[861]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:cs_addr_2\[893] = one[35]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:cs_addr_1\[894] = \Pipet_Step_Dist:CounterUDB:count_enable\[892]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:cs_addr_0\[895] = \Pipet_Step_Dist:CounterUDB:reload\[860]
Removing Lhs of wire tmpOE__Z_Axis_Step_net_0[1071] = one[35]
Removing Lhs of wire tmpOE__Pipet_CurrentRef_net_0[1078] = one[35]
Removing Lhs of wire tmpOE__Z_Axis_Bumper_Port_net_1[1087] = one[35]
Removing Lhs of wire tmpOE__Z_Axis_Bumper_Port_net_0[1088] = one[35]
Removing Lhs of wire \Pipet_Axis_Power:Net_83\[1095] = zero[38]
Removing Lhs of wire \Pipet_Axis_Power:Net_81\[1096] = zero[38]
Removing Lhs of wire \Pipet_Axis_Power:Net_82\[1097] = zero[38]
Removing Rhs of wire Net_3022[1100] = \Z_Step_Dist:Net_43\[1101]
Removing Lhs of wire \Z_Step_Dist:Net_89\[1105] = one[35]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:ctrl_capmode_1\[1114] = zero[38]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:ctrl_capmode_0\[1115] = zero[38]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:ctrl_enable\[1127] = \Z_Step_Dist:CounterUDB:control_7\[1119]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:capt_rising\[1129] = zero[38]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:capt_falling\[1130] = \Z_Step_Dist:CounterUDB:prevCapture\[1128]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:final_enable\[1135] = \Z_Step_Dist:CounterUDB:control_7\[1119]
Removing Rhs of wire \Z_Step_Dist:CounterUDB:status_0\[1140] = \Z_Step_Dist:CounterUDB:cmp_out_status\[1141]
Removing Rhs of wire \Z_Step_Dist:CounterUDB:status_1\[1142] = \Z_Step_Dist:CounterUDB:per_zero\[1143]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:status_2\[1144] = \Z_Step_Dist:CounterUDB:overflow_status\[1137]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:status_3\[1145] = \Z_Step_Dist:CounterUDB:underflow_status\[1138]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:status_4\[1146] = \Z_Step_Dist:CounterUDB:hwCapture\[1132]
Removing Rhs of wire \Z_Step_Dist:CounterUDB:status_5\[1147] = \Z_Step_Dist:CounterUDB:fifo_full\[1148]
Removing Rhs of wire \Z_Step_Dist:CounterUDB:status_6\[1149] = \Z_Step_Dist:CounterUDB:fifo_nempty\[1150]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:dp_dir\[1153] = one[35]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:tc_i\[1158] = \Z_Step_Dist:CounterUDB:reload_tc\[1134]
Removing Rhs of wire Net_2177[1164] = \Z_Step_Dist:CounterUDB:cmp_out_reg_i\[1163]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:cs_addr_2\[1167] = one[35]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:cs_addr_1\[1168] = \Z_Step_Dist:CounterUDB:count_enable\[1166]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:cs_addr_0\[1169] = \Z_Step_Dist:CounterUDB:reload\[1133]
Removing Lhs of wire tmpOE__Z_Axis_StepSizeA_net_0[1344] = one[35]
Removing Lhs of wire tmpOE__Z_Axis_StepSizeB_net_0[1350] = one[35]
Removing Lhs of wire tmpOE__Z_Axis_Direction_net_0[1356] = one[35]
Removing Lhs of wire tmpOE__Z_Axis_Enable_net_0[1362] = one[35]
Removing Lhs of wire tmpOE__Pipet_Bumper_Port_net_1[1368] = one[35]
Removing Lhs of wire tmpOE__Pipet_Bumper_Port_net_0[1369] = one[35]
Removing Lhs of wire tmpOE__Pipet_Step_net_0[1378] = one[35]
Removing Lhs of wire tmpOE__Pipet_StepSizeA_net_0[1384] = one[35]
Removing Lhs of wire tmpOE__Pipet_StepSizeB_net_0[1390] = one[35]
Removing Lhs of wire tmpOE__Pipet_Direction_net_0[1396] = one[35]
Removing Lhs of wire tmpOE__Pipet_Enable_net_0[1402] = one[35]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:min_kill_reg\\D\[1409] = one[35]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:prevCapture\\D\[1410] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:trig_last\\D\[1411] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:ltch_kill_reg\\D\[1414] = one[35]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:pwm_i_reg\\D\[1417] = \Z_Motor_Speed:PWMUDB:pwm_i\[175]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:pwm1_i_reg\\D\[1418] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:pwm2_i_reg\\D\[1419] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:min_kill_reg\\D\[1421] = one[35]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:prevCapture\\D\[1422] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:trig_last\\D\[1423] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:ltch_kill_reg\\D\[1426] = one[35]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:pwm_i_reg\\D\[1429] = \Pipet_Motor_Speed:PWMUDB:pwm_i\[608]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:pwm1_i_reg\\D\[1430] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:pwm2_i_reg\\D\[1431] = zero[38]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:prevCapture\\D\[1433] = zero[38]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:overflow_reg_i\\D\[1435] = \Pipet_Step_Dist:CounterUDB:overflow\[879]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:underflow_reg_i\\D\[1436] = \Pipet_Step_Dist:CounterUDB:underflow\[882]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:tc_reg_i\\D\[1437] = \Pipet_Step_Dist:CounterUDB:reload_tc\[861]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:prevCompare\\D\[1438] = \Pipet_Step_Dist:CounterUDB:cmp_out_i\[887]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:cmp_out_reg_i\\D\[1439] = \Pipet_Step_Dist:CounterUDB:cmp_out_i\[887]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:count_stored_i\\D\[1440] = Net_2484[820]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:prevCapture\\D\[1441] = zero[38]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:overflow_reg_i\\D\[1443] = \Z_Step_Dist:CounterUDB:overflow\[1152]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:underflow_reg_i\\D\[1444] = \Z_Step_Dist:CounterUDB:underflow\[1155]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:tc_reg_i\\D\[1445] = \Z_Step_Dist:CounterUDB:reload_tc\[1134]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:prevCompare\\D\[1446] = \Z_Step_Dist:CounterUDB:cmp_out_i\[1160]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:cmp_out_reg_i\\D\[1447] = \Z_Step_Dist:CounterUDB:cmp_out_i\[1160]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:count_stored_i\\D\[1448] = Net_2462[387]

------------------------------------------------------
Aliased 0 equations, 218 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_2499' (cost = 0):
Net_2499 <= (not Net_2492);

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:compare1\' (cost = 5):
\Z_Motor_Speed:PWMUDB:compare1\ <= ((not \Z_Motor_Speed:PWMUDB:control_2\ and not \Z_Motor_Speed:PWMUDB:control_0\ and \Z_Motor_Speed:PWMUDB:cmp1_eq\)
	OR (not \Z_Motor_Speed:PWMUDB:cmp1_eq\ and not \Z_Motor_Speed:PWMUDB:cmp1_less\ and \Z_Motor_Speed:PWMUDB:control_1\ and \Z_Motor_Speed:PWMUDB:control_0\)
	OR (not \Z_Motor_Speed:PWMUDB:control_2\ and not \Z_Motor_Speed:PWMUDB:control_1\ and \Z_Motor_Speed:PWMUDB:control_0\ and \Z_Motor_Speed:PWMUDB:cmp1_less\)
	OR (not \Z_Motor_Speed:PWMUDB:control_2\ and not \Z_Motor_Speed:PWMUDB:control_0\ and \Z_Motor_Speed:PWMUDB:control_1\ and \Z_Motor_Speed:PWMUDB:cmp1_less\)
	OR (not \Z_Motor_Speed:PWMUDB:cmp1_less\ and \Z_Motor_Speed:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:pwm_temp\' (cost = 5):
\Z_Motor_Speed:PWMUDB:pwm_temp\ <= ((not \Z_Motor_Speed:PWMUDB:control_2\ and not \Z_Motor_Speed:PWMUDB:control_0\ and \Z_Motor_Speed:PWMUDB:cmp1_eq\)
	OR (not \Z_Motor_Speed:PWMUDB:cmp1_eq\ and not \Z_Motor_Speed:PWMUDB:cmp1_less\ and \Z_Motor_Speed:PWMUDB:control_1\ and \Z_Motor_Speed:PWMUDB:control_0\)
	OR (not \Z_Motor_Speed:PWMUDB:control_2\ and not \Z_Motor_Speed:PWMUDB:control_1\ and \Z_Motor_Speed:PWMUDB:control_0\ and \Z_Motor_Speed:PWMUDB:cmp1_less\)
	OR (not \Z_Motor_Speed:PWMUDB:control_2\ and not \Z_Motor_Speed:PWMUDB:control_0\ and \Z_Motor_Speed:PWMUDB:control_1\ and \Z_Motor_Speed:PWMUDB:cmp1_less\)
	OR (not \Z_Motor_Speed:PWMUDB:cmp1_less\ and \Z_Motor_Speed:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Z_Motor_Speed:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Z_Motor_Speed:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Z_Motor_Speed:PWMUDB:dith_count_1\ and \Z_Motor_Speed:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:compare1\' (cost = 5):
\Pipet_Motor_Speed:PWMUDB:compare1\ <= ((not \Pipet_Motor_Speed:PWMUDB:control_2\ and not \Pipet_Motor_Speed:PWMUDB:control_0\ and \Pipet_Motor_Speed:PWMUDB:cmp1_eq\)
	OR (not \Pipet_Motor_Speed:PWMUDB:cmp1_eq\ and not \Pipet_Motor_Speed:PWMUDB:cmp1_less\ and \Pipet_Motor_Speed:PWMUDB:control_1\ and \Pipet_Motor_Speed:PWMUDB:control_0\)
	OR (not \Pipet_Motor_Speed:PWMUDB:control_2\ and not \Pipet_Motor_Speed:PWMUDB:control_1\ and \Pipet_Motor_Speed:PWMUDB:control_0\ and \Pipet_Motor_Speed:PWMUDB:cmp1_less\)
	OR (not \Pipet_Motor_Speed:PWMUDB:control_2\ and not \Pipet_Motor_Speed:PWMUDB:control_0\ and \Pipet_Motor_Speed:PWMUDB:control_1\ and \Pipet_Motor_Speed:PWMUDB:cmp1_less\)
	OR (not \Pipet_Motor_Speed:PWMUDB:cmp1_less\ and \Pipet_Motor_Speed:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:pwm_temp\' (cost = 5):
\Pipet_Motor_Speed:PWMUDB:pwm_temp\ <= ((not \Pipet_Motor_Speed:PWMUDB:control_2\ and not \Pipet_Motor_Speed:PWMUDB:control_0\ and \Pipet_Motor_Speed:PWMUDB:cmp1_eq\)
	OR (not \Pipet_Motor_Speed:PWMUDB:cmp1_eq\ and not \Pipet_Motor_Speed:PWMUDB:cmp1_less\ and \Pipet_Motor_Speed:PWMUDB:control_1\ and \Pipet_Motor_Speed:PWMUDB:control_0\)
	OR (not \Pipet_Motor_Speed:PWMUDB:control_2\ and not \Pipet_Motor_Speed:PWMUDB:control_1\ and \Pipet_Motor_Speed:PWMUDB:control_0\ and \Pipet_Motor_Speed:PWMUDB:cmp1_less\)
	OR (not \Pipet_Motor_Speed:PWMUDB:control_2\ and not \Pipet_Motor_Speed:PWMUDB:control_0\ and \Pipet_Motor_Speed:PWMUDB:control_1\ and \Pipet_Motor_Speed:PWMUDB:cmp1_less\)
	OR (not \Pipet_Motor_Speed:PWMUDB:cmp1_less\ and \Pipet_Motor_Speed:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Pipet_Motor_Speed:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Pipet_Motor_Speed:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Pipet_Motor_Speed:PWMUDB:dith_count_1\ and \Pipet_Motor_Speed:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Pipet_Step_Dist:CounterUDB:capt_either_edge\' (cost = 0):
\Pipet_Step_Dist:CounterUDB:capt_either_edge\ <= (\Pipet_Step_Dist:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Pipet_Step_Dist:CounterUDB:overflow\' (cost = 0):
\Pipet_Step_Dist:CounterUDB:overflow\ <= (\Pipet_Step_Dist:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Pipet_Step_Dist:CounterUDB:underflow\' (cost = 0):
\Pipet_Step_Dist:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Step_Dist:CounterUDB:overflow_status\' (cost = 1):
\Pipet_Step_Dist:CounterUDB:overflow_status\ <= ((not \Pipet_Step_Dist:CounterUDB:overflow_reg_i\ and \Pipet_Step_Dist:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Pipet_Step_Dist:CounterUDB:underflow_status\' (cost = 0):
\Pipet_Step_Dist:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Step_Dist:CounterUDB:counter_enable\' (cost = 1):
\Pipet_Step_Dist:CounterUDB:counter_enable\ <= ((not \Pipet_Step_Dist:CounterUDB:disable_run_i\ and \Pipet_Step_Dist:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\Pipet_Step_Dist:CounterUDB:cmp_out_i\' (cost = 0):
\Pipet_Step_Dist:CounterUDB:cmp_out_i\ <= (not \Pipet_Step_Dist:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for 'Net_2175' (cost = 0):
Net_2175 <= (not Net_2177);

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:capt_either_edge\' (cost = 0):
\Z_Step_Dist:CounterUDB:capt_either_edge\ <= (\Z_Step_Dist:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:overflow\' (cost = 0):
\Z_Step_Dist:CounterUDB:overflow\ <= (\Z_Step_Dist:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:underflow\' (cost = 0):
\Z_Step_Dist:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:overflow_status\' (cost = 1):
\Z_Step_Dist:CounterUDB:overflow_status\ <= ((not \Z_Step_Dist:CounterUDB:overflow_reg_i\ and \Z_Step_Dist:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:underflow_status\' (cost = 0):
\Z_Step_Dist:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:counter_enable\' (cost = 1):
\Z_Step_Dist:CounterUDB:counter_enable\ <= ((not \Z_Step_Dist:CounterUDB:disable_run_i\ and \Z_Step_Dist:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:cmp_out_i\' (cost = 0):
\Z_Step_Dist:CounterUDB:cmp_out_i\ <= (not \Z_Step_Dist:CounterUDB:cmp_less\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Z_Motor_Speed:PWMUDB:dith_count_0\ and \Z_Motor_Speed:PWMUDB:dith_count_1\)
	OR (not \Z_Motor_Speed:PWMUDB:dith_count_1\ and \Z_Motor_Speed:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Pipet_Motor_Speed:PWMUDB:dith_count_0\ and \Pipet_Motor_Speed:PWMUDB:dith_count_1\)
	OR (not \Pipet_Motor_Speed:PWMUDB:dith_count_1\ and \Pipet_Motor_Speed:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Step_Dist:CounterUDB:reload_tc\' (cost = 0):
\Pipet_Step_Dist:CounterUDB:reload_tc\ <= (\Pipet_Step_Dist:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Z_Step_Dist:CounterUDB:reload_tc\' (cost = 0):
\Z_Step_Dist:CounterUDB:reload_tc\ <= (\Z_Step_Dist:CounterUDB:per_equal\);


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 70 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Z_Motor_Speed:PWMUDB:final_capture\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Pipet_Motor_Speed:PWMUDB:final_capture\ to zero
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Pipet_Step_Dist:CounterUDB:hwCapture\ to zero
Aliasing \Pipet_Step_Dist:CounterUDB:underflow_status\ to zero
Aliasing \Pipet_Step_Dist:CounterUDB:underflow\ to zero
Aliasing \Z_Step_Dist:CounterUDB:hwCapture\ to zero
Aliasing \Z_Step_Dist:CounterUDB:underflow_status\ to zero
Aliasing \Z_Step_Dist:CounterUDB:underflow\ to zero
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:final_capture\[92] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[356] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[366] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[376] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:final_capture\[525] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[789] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[799] = zero[38]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[809] = zero[38]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:hwCapture\[859] = zero[38]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:underflow_status\[865] = zero[38]
Removing Lhs of wire \Pipet_Step_Dist:CounterUDB:underflow\[882] = zero[38]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:hwCapture\[1132] = zero[38]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:underflow_status\[1138] = zero[38]
Removing Lhs of wire \Z_Step_Dist:CounterUDB:underflow\[1155] = zero[38]
Removing Lhs of wire \Z_Motor_Speed:PWMUDB:runmode_enable\\D\[1412] = \Z_Motor_Speed:PWMUDB:control_7\[39]
Removing Lhs of wire \Pipet_Motor_Speed:PWMUDB:runmode_enable\\D\[1424] = \Pipet_Motor_Speed:PWMUDB:control_7\[472]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Guillaume\Documents\Projects\Biobot\Singlechannel Pipet\module-single-pipette-psoc.cydsn\module-single-pipette-psoc.cyprj" -dcpsoc3 module-single-pipette-psoc.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.597ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Sunday, 13 December 2015 13:12:48
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Guillaume\Documents\Projects\Biobot\Singlechannel Pipet\module-single-pipette-psoc.cydsn\module-single-pipette-psoc.cyprj -d CY8C5868AXI-LP035 module-single-pipette-psoc.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Z_Motor_Speed:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Pipet_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Z_Motor_Speed:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Z_Motor_Speed:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Z_Motor_Speed:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Z_Motor_Speed:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Pipet_Motor_Speed:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Pipet_Motor_Speed:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Pipet_Motor_Speed:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Pipet_Motor_Speed:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Pipet_Step_Dist:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Pipet_Step_Dist:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Z_Step_Dist:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Z_Step_Dist:CounterUDB:underflow_reg_i\ from registered to combinatorial
Assigning clock CAN_1_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Pipet_Clock'. Fanout=4, Signal=Net_2472
    Digital Clock 1: Automatic-assigning  clock 'Z_Axis_Clock'. Fanout=4, Signal=Net_2417
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Z_Motor_Speed:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Z_Axis_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Z_Axis_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Pipet_Motor_Speed:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Pipet_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Pipet_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Pipet_Step_Dist:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Pipet_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Pipet_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Pipet_Step_Dist:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Pipet_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Pipet_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Z_Step_Dist:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Z_Axis_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Z_Axis_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Z_Step_Dist:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Z_Axis_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Z_Axis_Clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_2177, Duplicate of \Z_Step_Dist:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_2177, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Z_Step_Dist:CounterUDB:cmp_less\
        );
        Output = Net_2177 (fanout=1)

    Removing Net_2492, Duplicate of \Pipet_Step_Dist:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_2492, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2472) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pipet_Step_Dist:CounterUDB:cmp_less\
        );
        Output = Net_2492 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Z_Axis_CurrentRef(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_CurrentRef(0)__PA ,
            analog_term => Net_776 ,
            pad => Z_Axis_CurrentRef(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_1(0)__PA ,
            fb => Net_11 ,
            pad => RX_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_1(0)__PA ,
            input => Net_6106 ,
            pad => TX_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Can_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Can_Enable(0)__PA ,
            input => Net_777 ,
            pad => Can_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_Standby(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_Standby(0)__PA ,
            pad => CAN_Standby(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_Axis_Step(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_Step(0)__PA ,
            input => Net_2451 ,
            pad => Z_Axis_Step(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pipet_CurrentRef(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pipet_CurrentRef(0)__PA ,
            analog_term => Net_2489 ,
            pad => Pipet_CurrentRef(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_Axis_Bumper_Port(0)
        Attributes:
            Alias: Up_Limit
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_Bumper_Port(0)__PA ,
            pad => Z_Axis_Bumper_Port(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_Axis_Bumper_Port(1)
        Attributes:
            Alias: Down_Limit
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_Bumper_Port(1)__PA ,
            pad => Z_Axis_Bumper_Port(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_Axis_StepSizeA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_StepSizeA(0)__PA ,
            pad => Z_Axis_StepSizeA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_Axis_StepSizeB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_StepSizeB(0)__PA ,
            pad => Z_Axis_StepSizeB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_Axis_Direction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_Direction(0)__PA ,
            pad => Z_Axis_Direction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Z_Axis_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Z_Axis_Enable(0)__PA ,
            pad => Z_Axis_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pipet_Bumper_Port(0)
        Attributes:
            Alias: Fill
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pipet_Bumper_Port(0)__PA ,
            pad => Pipet_Bumper_Port(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pipet_Bumper_Port(1)
        Attributes:
            Alias: Empty
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pipet_Bumper_Port(1)__PA ,
            pad => Pipet_Bumper_Port(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Pipet_Step(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pipet_Step(0)__PA ,
            input => Net_2500 ,
            pad => Pipet_Step(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pipet_StepSizeA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pipet_StepSizeA(0)__PA ,
            pad => Pipet_StepSizeA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pipet_StepSizeB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pipet_StepSizeB(0)__PA ,
            pad => Pipet_StepSizeB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pipet_Direction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pipet_Direction(0)__PA ,
            pad => Pipet_Direction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pipet_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pipet_Enable(0)__PA ,
            pad => Pipet_Enable(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Pipet_Step_Dist:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2490 * !\Pipet_Step_Dist:CounterUDB:per_equal\
        );
        Output = \Pipet_Step_Dist:CounterUDB:reload\ (fanout=4)

    MacroCell: Name=\Pipet_Step_Dist:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pipet_Step_Dist:CounterUDB:cmp_less\ * 
              !\Pipet_Step_Dist:CounterUDB:prevCompare\
        );
        Output = \Pipet_Step_Dist:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Pipet_Step_Dist:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pipet_Step_Dist:CounterUDB:per_equal\ * 
              !\Pipet_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Pipet_Step_Dist:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Pipet_Step_Dist:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2484 * \Pipet_Step_Dist:CounterUDB:control_7\ * 
              !\Pipet_Step_Dist:CounterUDB:disable_run_i\ * 
              !\Pipet_Step_Dist:CounterUDB:count_stored_i\
        );
        Output = \Pipet_Step_Dist:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=Net_2500, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2484 * !\Pipet_Step_Dist:CounterUDB:prevCompare\
        );
        Output = Net_2500 (fanout=1)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2179 * !\Z_Step_Dist:CounterUDB:per_equal\
        );
        Output = \Z_Step_Dist:CounterUDB:reload\ (fanout=4)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Z_Step_Dist:CounterUDB:cmp_less\ * 
              !\Z_Step_Dist:CounterUDB:prevCompare\
        );
        Output = \Z_Step_Dist:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_Step_Dist:CounterUDB:per_equal\ * 
              !\Z_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Z_Step_Dist:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2462 * \Z_Step_Dist:CounterUDB:control_7\ * 
              !\Z_Step_Dist:CounterUDB:disable_run_i\ * 
              !\Z_Step_Dist:CounterUDB:count_stored_i\
        );
        Output = \Z_Step_Dist:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=Net_2451, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2462 * !\Z_Step_Dist:CounterUDB:prevCompare\
        );
        Output = Net_2451 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)

    MacroCell: Name=\Z_Motor_Speed:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_Motor_Speed:PWMUDB:control_7\
        );
        Output = \Z_Motor_Speed:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_2462, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Z_Motor_Speed:PWMUDB:control_2\ * 
              !\Z_Motor_Speed:PWMUDB:control_1\ * 
              \Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Z_Motor_Speed:PWMUDB:cmp1_less\
            + !\Z_Motor_Speed:PWMUDB:control_2\ * 
              \Z_Motor_Speed:PWMUDB:control_1\ * 
              !\Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Z_Motor_Speed:PWMUDB:cmp1_less\
            + !\Z_Motor_Speed:PWMUDB:control_2\ * 
              !\Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Z_Motor_Speed:PWMUDB:cmp1_eq\
            + \Z_Motor_Speed:PWMUDB:control_2\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              !\Z_Motor_Speed:PWMUDB:cmp1_less\
            + \Z_Motor_Speed:PWMUDB:control_1\ * 
              \Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              !\Z_Motor_Speed:PWMUDB:cmp1_eq\ * 
              !\Z_Motor_Speed:PWMUDB:cmp1_less\
        );
        Output = Net_2462 (fanout=3)

    MacroCell: Name=\Pipet_Motor_Speed:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2472) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pipet_Motor_Speed:PWMUDB:control_7\
        );
        Output = \Pipet_Motor_Speed:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_2484, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2472) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Pipet_Motor_Speed:PWMUDB:control_2\ * 
              !\Pipet_Motor_Speed:PWMUDB:control_1\ * 
              \Pipet_Motor_Speed:PWMUDB:control_0\ * 
              \Pipet_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Pipet_Motor_Speed:PWMUDB:cmp1_less\
            + !\Pipet_Motor_Speed:PWMUDB:control_2\ * 
              \Pipet_Motor_Speed:PWMUDB:control_1\ * 
              !\Pipet_Motor_Speed:PWMUDB:control_0\ * 
              \Pipet_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Pipet_Motor_Speed:PWMUDB:cmp1_less\
            + !\Pipet_Motor_Speed:PWMUDB:control_2\ * 
              !\Pipet_Motor_Speed:PWMUDB:control_0\ * 
              \Pipet_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Pipet_Motor_Speed:PWMUDB:cmp1_eq\
            + \Pipet_Motor_Speed:PWMUDB:control_2\ * 
              \Pipet_Motor_Speed:PWMUDB:runmode_enable\ * 
              !\Pipet_Motor_Speed:PWMUDB:cmp1_less\
            + \Pipet_Motor_Speed:PWMUDB:control_1\ * 
              \Pipet_Motor_Speed:PWMUDB:control_0\ * 
              \Pipet_Motor_Speed:PWMUDB:runmode_enable\ * 
              !\Pipet_Motor_Speed:PWMUDB:cmp1_eq\ * 
              !\Pipet_Motor_Speed:PWMUDB:cmp1_less\
        );
        Output = Net_2484 (fanout=3)

    MacroCell: Name=\Pipet_Step_Dist:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2472) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2490 * \Pipet_Step_Dist:CounterUDB:disable_run_i\
            + !Net_2490 * \Pipet_Step_Dist:CounterUDB:per_equal\ * 
              !\Pipet_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Pipet_Step_Dist:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Pipet_Step_Dist:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2472) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pipet_Step_Dist:CounterUDB:per_equal\
        );
        Output = \Pipet_Step_Dist:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\Pipet_Step_Dist:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2472) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pipet_Step_Dist:CounterUDB:cmp_less\
        );
        Output = \Pipet_Step_Dist:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\Pipet_Step_Dist:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2472) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2484
        );
        Output = \Pipet_Step_Dist:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2179 * \Z_Step_Dist:CounterUDB:disable_run_i\
            + !Net_2179 * \Z_Step_Dist:CounterUDB:per_equal\ * 
              !\Z_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Z_Step_Dist:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_Step_Dist:CounterUDB:per_equal\
        );
        Output = \Z_Step_Dist:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Z_Step_Dist:CounterUDB:cmp_less\
        );
        Output = \Z_Step_Dist:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\Z_Step_Dist:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2462
        );
        Output = \Z_Step_Dist:CounterUDB:count_stored_i\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Z_Motor_Speed:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2417 ,
            cs_addr_2 => \Z_Motor_Speed:PWMUDB:tc_i\ ,
            cs_addr_1 => \Z_Motor_Speed:PWMUDB:runmode_enable\ ,
            chain_out => \Z_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Z_Motor_Speed:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Z_Motor_Speed:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2417 ,
            cs_addr_2 => \Z_Motor_Speed:PWMUDB:tc_i\ ,
            cs_addr_1 => \Z_Motor_Speed:PWMUDB:runmode_enable\ ,
            ce0_comb => \Z_Motor_Speed:PWMUDB:cmp1_eq\ ,
            cl0_comb => \Z_Motor_Speed:PWMUDB:cmp1_less\ ,
            z0_comb => \Z_Motor_Speed:PWMUDB:tc_i\ ,
            chain_in => \Z_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Z_Motor_Speed:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Pipet_Motor_Speed:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2472 ,
            cs_addr_2 => \Pipet_Motor_Speed:PWMUDB:tc_i\ ,
            cs_addr_1 => \Pipet_Motor_Speed:PWMUDB:runmode_enable\ ,
            chain_out => \Pipet_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Pipet_Motor_Speed:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Pipet_Motor_Speed:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2472 ,
            cs_addr_2 => \Pipet_Motor_Speed:PWMUDB:tc_i\ ,
            cs_addr_1 => \Pipet_Motor_Speed:PWMUDB:runmode_enable\ ,
            ce0_comb => \Pipet_Motor_Speed:PWMUDB:cmp1_eq\ ,
            cl0_comb => \Pipet_Motor_Speed:PWMUDB:cmp1_less\ ,
            z0_comb => \Pipet_Motor_Speed:PWMUDB:tc_i\ ,
            chain_in => \Pipet_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Pipet_Motor_Speed:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Pipet_Step_Dist:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_2472 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Pipet_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => \Pipet_Step_Dist:CounterUDB:reload\ ,
            chain_out => \Pipet_Step_Dist:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Pipet_Step_Dist:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Pipet_Step_Dist:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_2472 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Pipet_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => \Pipet_Step_Dist:CounterUDB:reload\ ,
            chain_in => \Pipet_Step_Dist:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Pipet_Step_Dist:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Pipet_Step_Dist:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Pipet_Step_Dist:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Pipet_Step_Dist:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_2472 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Pipet_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => \Pipet_Step_Dist:CounterUDB:reload\ ,
            chain_in => \Pipet_Step_Dist:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Pipet_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Pipet_Step_Dist:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Pipet_Step_Dist:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Pipet_Step_Dist:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_2472 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Pipet_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => \Pipet_Step_Dist:CounterUDB:reload\ ,
            ce0_comb => \Pipet_Step_Dist:CounterUDB:per_equal\ ,
            z0_comb => \Pipet_Step_Dist:CounterUDB:status_1\ ,
            cl1_comb => \Pipet_Step_Dist:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Pipet_Step_Dist:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Pipet_Step_Dist:CounterUDB:status_5\ ,
            chain_in => \Pipet_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Pipet_Step_Dist:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_2417 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
            chain_out => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_2417 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
            chain_in => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_2417 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
            chain_in => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_2417 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
            ce0_comb => \Z_Step_Dist:CounterUDB:per_equal\ ,
            z0_comb => \Z_Step_Dist:CounterUDB:status_1\ ,
            cl1_comb => \Z_Step_Dist:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Z_Step_Dist:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Z_Step_Dist:CounterUDB:status_5\ ,
            chain_in => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Pipet_Step_Dist:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_2490 ,
            clock => Net_2472 ,
            status_6 => \Pipet_Step_Dist:CounterUDB:status_6\ ,
            status_5 => \Pipet_Step_Dist:CounterUDB:status_5\ ,
            status_2 => \Pipet_Step_Dist:CounterUDB:overflow_status\ ,
            status_1 => \Pipet_Step_Dist:CounterUDB:status_1\ ,
            status_0 => \Pipet_Step_Dist:CounterUDB:status_0\ ,
            interrupt => Net_2597 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Z_Step_Dist:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_2179 ,
            clock => Net_2417 ,
            status_6 => \Z_Step_Dist:CounterUDB:status_6\ ,
            status_5 => \Z_Step_Dist:CounterUDB:status_5\ ,
            status_2 => \Z_Step_Dist:CounterUDB:overflow_status\ ,
            status_1 => \Z_Step_Dist:CounterUDB:status_1\ ,
            status_0 => \Z_Step_Dist:CounterUDB:status_0\ ,
            interrupt => Net_3022 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Pipet_GO:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_2472 ,
            control_7 => \Pipet_GO:control_7\ ,
            control_6 => \Pipet_GO:control_6\ ,
            control_5 => \Pipet_GO:control_5\ ,
            control_4 => \Pipet_GO:control_4\ ,
            control_3 => \Pipet_GO:control_3\ ,
            control_2 => \Pipet_GO:control_2\ ,
            control_1 => \Pipet_GO:control_1\ ,
            control_0 => Net_2490 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Z_Motor_Speed:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2417 ,
            control_7 => \Z_Motor_Speed:PWMUDB:control_7\ ,
            control_6 => \Z_Motor_Speed:PWMUDB:control_6\ ,
            control_5 => \Z_Motor_Speed:PWMUDB:control_5\ ,
            control_4 => \Z_Motor_Speed:PWMUDB:control_4\ ,
            control_3 => \Z_Motor_Speed:PWMUDB:control_3\ ,
            control_2 => \Z_Motor_Speed:PWMUDB:control_2\ ,
            control_1 => \Z_Motor_Speed:PWMUDB:control_1\ ,
            control_0 => \Z_Motor_Speed:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Z_GO:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_2417 ,
            control_7 => \Z_GO:control_7\ ,
            control_6 => \Z_GO:control_6\ ,
            control_5 => \Z_GO:control_5\ ,
            control_4 => \Z_GO:control_4\ ,
            control_3 => \Z_GO:control_3\ ,
            control_2 => \Z_GO:control_2\ ,
            control_1 => \Z_GO:control_1\ ,
            control_0 => Net_2179 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Pipet_Motor_Speed:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2472 ,
            control_7 => \Pipet_Motor_Speed:PWMUDB:control_7\ ,
            control_6 => \Pipet_Motor_Speed:PWMUDB:control_6\ ,
            control_5 => \Pipet_Motor_Speed:PWMUDB:control_5\ ,
            control_4 => \Pipet_Motor_Speed:PWMUDB:control_4\ ,
            control_3 => \Pipet_Motor_Speed:PWMUDB:control_3\ ,
            control_2 => \Pipet_Motor_Speed:PWMUDB:control_2\ ,
            control_1 => \Pipet_Motor_Speed:PWMUDB:control_1\ ,
            control_0 => \Pipet_Motor_Speed:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Pipet_Step_Dist:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_2472 ,
            control_7 => \Pipet_Step_Dist:CounterUDB:control_7\ ,
            control_6 => \Pipet_Step_Dist:CounterUDB:control_6\ ,
            control_5 => \Pipet_Step_Dist:CounterUDB:control_5\ ,
            control_4 => \Pipet_Step_Dist:CounterUDB:control_4\ ,
            control_3 => \Pipet_Step_Dist:CounterUDB:control_3\ ,
            control_2 => \Pipet_Step_Dist:CounterUDB:control_2\ ,
            control_1 => \Pipet_Step_Dist:CounterUDB:control_1\ ,
            control_0 => \Pipet_Step_Dist:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Z_Step_Dist:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_2417 ,
            control_7 => \Z_Step_Dist:CounterUDB:control_7\ ,
            control_6 => \Z_Step_Dist:CounterUDB:control_6\ ,
            control_5 => \Z_Step_Dist:CounterUDB:control_5\ ,
            control_4 => \Z_Step_Dist:CounterUDB:control_4\ ,
            control_3 => \Z_Step_Dist:CounterUDB:control_3\ ,
            control_2 => \Z_Step_Dist:CounterUDB:control_2\ ,
            control_1 => \Z_Step_Dist:CounterUDB:control_1\ ,
            control_0 => \Z_Step_Dist:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_779 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Z_Axis_Bumper_ISR
        PORT MAP (
            interrupt => Net_2372 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =Pipet_Bumper_ISR
        PORT MAP (
            interrupt => Net_2509 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Z_Axis_Move_ISR
        PORT MAP (
            interrupt => Net_3022 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =Pipet_Move_ISR
        PORT MAP (
            interrupt => Net_2597 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   23 :   49 :   72 : 31.94 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    0 :    1 : 100.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   23 :  169 :  192 : 11.98 %
  Unique P-terms              :   32 :  352 :  384 :  8.33 %
  Total P-terms               :   32 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    6 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.062ms
Tech mapping phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(6)][IoId=(4)] : CAN_Standby(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Can_Enable(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Pipet_Bumper_Port(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Pipet_Bumper_Port(1) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Pipet_CurrentRef(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Pipet_Direction(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Pipet_Enable(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Pipet_Step(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Pipet_StepSizeA(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Pipet_StepSizeB(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RX_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : TX_1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Z_Axis_Bumper_Port(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Z_Axis_Bumper_Port(1) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Z_Axis_CurrentRef(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Z_Axis_Direction(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Z_Axis_Enable(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Z_Axis_Step(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Z_Axis_StepSizeA(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Z_Axis_StepSizeB(0) (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \Pipet_Axis_Power:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \Z_Axis_Power:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 32% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 74% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(6)][IoId=(4)] : CAN_Standby(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Can_Enable(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Pipet_Bumper_Port(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Pipet_Bumper_Port(1) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Pipet_CurrentRef(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Pipet_Direction(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Pipet_Enable(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Pipet_Step(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Pipet_StepSizeA(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Pipet_StepSizeB(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RX_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : TX_1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Z_Axis_Bumper_Port(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Z_Axis_Bumper_Port(1) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Z_Axis_CurrentRef(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Z_Axis_Direction(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Z_Axis_Enable(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Z_Axis_Step(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Z_Axis_StepSizeA(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Z_Axis_StepSizeB(0) (fixed)
VIDAC[1]@[FFB(VIDAC,1)] : \Pipet_Axis_Power:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \Z_Axis_Power:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_2489 {
    vidac_1_vout
    amuxbusr_x_vidac_1_vout
    amuxbusr
    amuxbusr_x_p15_3
    p15_3
  }
  Net: Net_776 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: \Pipet_Axis_Power:Net_77\ {
  }
  Net: \Z_Axis_Power:Net_77\ {
  }
}
Map of item to net {
  vidac_1_vout                                     -> Net_2489
  amuxbusr_x_vidac_1_vout                          -> Net_2489
  amuxbusr                                         -> Net_2489
  amuxbusr_x_p15_3                                 -> Net_2489
  p15_3                                            -> Net_2489
  vidac_2_vout                                     -> Net_776
  agl5_x_vidac_2_vout                              -> Net_776
  agl5                                             -> Net_776
  agl5_x_p0_1                                      -> Net_776
  p0_1                                             -> Net_776
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.610ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.67
                   Pterms :            2.67
               Macrocells :            1.92
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.112ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 319, final cost is 319 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       3.00 :       1.77
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_2417 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
        chain_in => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u2\

UDB [UDB=(0,5)] contents:
datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_2417 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
        chain_in => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2179 * \Z_Step_Dist:CounterUDB:disable_run_i\
            + !Net_2179 * \Z_Step_Dist:CounterUDB:per_equal\ * 
              !\Z_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Z_Step_Dist:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_Step_Dist:CounterUDB:per_equal\
        );
        Output = \Z_Step_Dist:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2462
        );
        Output = \Z_Step_Dist:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Z_GO:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_2417 ,
        control_7 => \Z_GO:control_7\ ,
        control_6 => \Z_GO:control_6\ ,
        control_5 => \Z_GO:control_5\ ,
        control_4 => \Z_GO:control_4\ ,
        control_3 => \Z_GO:control_3\ ,
        control_2 => \Z_GO:control_2\ ,
        control_1 => \Z_GO:control_1\ ,
        control_0 => Net_2179 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2179 * !\Z_Step_Dist:CounterUDB:per_equal\
        );
        Output = \Z_Step_Dist:CounterUDB:reload\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_Step_Dist:CounterUDB:per_equal\ * 
              !\Z_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Z_Step_Dist:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_2451, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2462 * !\Z_Step_Dist:CounterUDB:prevCompare\
        );
        Output = Net_2451 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2462 * \Z_Step_Dist:CounterUDB:control_7\ * 
              !\Z_Step_Dist:CounterUDB:disable_run_i\ * 
              !\Z_Step_Dist:CounterUDB:count_stored_i\
        );
        Output = \Z_Step_Dist:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_2417 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
        chain_out => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u1\

controlcell: Name =\Z_Step_Dist:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_2417 ,
        control_7 => \Z_Step_Dist:CounterUDB:control_7\ ,
        control_6 => \Z_Step_Dist:CounterUDB:control_6\ ,
        control_5 => \Z_Step_Dist:CounterUDB:control_5\ ,
        control_4 => \Z_Step_Dist:CounterUDB:control_4\ ,
        control_3 => \Z_Step_Dist:CounterUDB:control_3\ ,
        control_2 => \Z_Step_Dist:CounterUDB:control_2\ ,
        control_1 => \Z_Step_Dist:CounterUDB:control_1\ ,
        control_0 => \Z_Step_Dist:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Z_Step_Dist:CounterUDB:cmp_less\ * 
              !\Z_Step_Dist:CounterUDB:prevCompare\
        );
        Output = \Z_Step_Dist:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Z_Step_Dist:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Z_Step_Dist:CounterUDB:cmp_less\
        );
        Output = \Z_Step_Dist:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Z_Step_Dist:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_2417 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Z_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => \Z_Step_Dist:CounterUDB:reload\ ,
        ce0_comb => \Z_Step_Dist:CounterUDB:per_equal\ ,
        z0_comb => \Z_Step_Dist:CounterUDB:status_1\ ,
        cl1_comb => \Z_Step_Dist:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Z_Step_Dist:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Z_Step_Dist:CounterUDB:status_5\ ,
        chain_in => \Z_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Z_Step_Dist:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\Z_Step_Dist:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_2179 ,
        clock => Net_2417 ,
        status_6 => \Z_Step_Dist:CounterUDB:status_6\ ,
        status_5 => \Z_Step_Dist:CounterUDB:status_5\ ,
        status_2 => \Z_Step_Dist:CounterUDB:overflow_status\ ,
        status_1 => \Z_Step_Dist:CounterUDB:status_1\ ,
        status_0 => \Z_Step_Dist:CounterUDB:status_0\ ,
        interrupt => Net_3022 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Pipet_Step_Dist:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pipet_Step_Dist:CounterUDB:per_equal\ * 
              !\Pipet_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Pipet_Step_Dist:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Pipet_Step_Dist:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2490 * !\Pipet_Step_Dist:CounterUDB:per_equal\
        );
        Output = \Pipet_Step_Dist:CounterUDB:reload\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Pipet_Step_Dist:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2472) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2490 * \Pipet_Step_Dist:CounterUDB:disable_run_i\
            + !Net_2490 * \Pipet_Step_Dist:CounterUDB:per_equal\ * 
              !\Pipet_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Pipet_Step_Dist:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Pipet_Step_Dist:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2484 * \Pipet_Step_Dist:CounterUDB:control_7\ * 
              !\Pipet_Step_Dist:CounterUDB:disable_run_i\ * 
              !\Pipet_Step_Dist:CounterUDB:count_stored_i\
        );
        Output = \Pipet_Step_Dist:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Pipet_Step_Dist:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2472) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pipet_Step_Dist:CounterUDB:per_equal\
        );
        Output = \Pipet_Step_Dist:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Pipet_Step_Dist:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_2472 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Pipet_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => \Pipet_Step_Dist:CounterUDB:reload\ ,
        chain_out => \Pipet_Step_Dist:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Pipet_Step_Dist:CounterUDB:sC32:counterdp:u1\

controlcell: Name =\Pipet_Step_Dist:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_2472 ,
        control_7 => \Pipet_Step_Dist:CounterUDB:control_7\ ,
        control_6 => \Pipet_Step_Dist:CounterUDB:control_6\ ,
        control_5 => \Pipet_Step_Dist:CounterUDB:control_5\ ,
        control_4 => \Pipet_Step_Dist:CounterUDB:control_4\ ,
        control_3 => \Pipet_Step_Dist:CounterUDB:control_3\ ,
        control_2 => \Pipet_Step_Dist:CounterUDB:control_2\ ,
        control_1 => \Pipet_Step_Dist:CounterUDB:control_1\ ,
        control_0 => \Pipet_Step_Dist:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Pipet_Step_Dist:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pipet_Step_Dist:CounterUDB:cmp_less\ * 
              !\Pipet_Step_Dist:CounterUDB:prevCompare\
        );
        Output = \Pipet_Step_Dist:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2500, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2484 * !\Pipet_Step_Dist:CounterUDB:prevCompare\
        );
        Output = Net_2500 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Pipet_Step_Dist:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2472) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2484
        );
        Output = \Pipet_Step_Dist:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Pipet_Step_Dist:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2472) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Pipet_Step_Dist:CounterUDB:cmp_less\
        );
        Output = \Pipet_Step_Dist:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Pipet_Step_Dist:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_2472 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Pipet_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => \Pipet_Step_Dist:CounterUDB:reload\ ,
        ce0_comb => \Pipet_Step_Dist:CounterUDB:per_equal\ ,
        z0_comb => \Pipet_Step_Dist:CounterUDB:status_1\ ,
        cl1_comb => \Pipet_Step_Dist:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Pipet_Step_Dist:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Pipet_Step_Dist:CounterUDB:status_5\ ,
        chain_in => \Pipet_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Pipet_Step_Dist:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\Pipet_Step_Dist:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_2490 ,
        clock => Net_2472 ,
        status_6 => \Pipet_Step_Dist:CounterUDB:status_6\ ,
        status_5 => \Pipet_Step_Dist:CounterUDB:status_5\ ,
        status_2 => \Pipet_Step_Dist:CounterUDB:overflow_status\ ,
        status_1 => \Pipet_Step_Dist:CounterUDB:status_1\ ,
        status_0 => \Pipet_Step_Dist:CounterUDB:status_0\ ,
        interrupt => Net_2597 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Pipet_GO:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_2472 ,
        control_7 => \Pipet_GO:control_7\ ,
        control_6 => \Pipet_GO:control_6\ ,
        control_5 => \Pipet_GO:control_5\ ,
        control_4 => \Pipet_GO:control_4\ ,
        control_3 => \Pipet_GO:control_3\ ,
        control_2 => \Pipet_GO:control_2\ ,
        control_1 => \Pipet_GO:control_1\ ,
        control_0 => Net_2490 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Pipet_Motor_Speed:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2472) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pipet_Motor_Speed:PWMUDB:control_7\
        );
        Output = \Pipet_Motor_Speed:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2484, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2472) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Pipet_Motor_Speed:PWMUDB:control_2\ * 
              !\Pipet_Motor_Speed:PWMUDB:control_1\ * 
              \Pipet_Motor_Speed:PWMUDB:control_0\ * 
              \Pipet_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Pipet_Motor_Speed:PWMUDB:cmp1_less\
            + !\Pipet_Motor_Speed:PWMUDB:control_2\ * 
              \Pipet_Motor_Speed:PWMUDB:control_1\ * 
              !\Pipet_Motor_Speed:PWMUDB:control_0\ * 
              \Pipet_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Pipet_Motor_Speed:PWMUDB:cmp1_less\
            + !\Pipet_Motor_Speed:PWMUDB:control_2\ * 
              !\Pipet_Motor_Speed:PWMUDB:control_0\ * 
              \Pipet_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Pipet_Motor_Speed:PWMUDB:cmp1_eq\
            + \Pipet_Motor_Speed:PWMUDB:control_2\ * 
              \Pipet_Motor_Speed:PWMUDB:runmode_enable\ * 
              !\Pipet_Motor_Speed:PWMUDB:cmp1_less\
            + \Pipet_Motor_Speed:PWMUDB:control_1\ * 
              \Pipet_Motor_Speed:PWMUDB:control_0\ * 
              \Pipet_Motor_Speed:PWMUDB:runmode_enable\ * 
              !\Pipet_Motor_Speed:PWMUDB:cmp1_eq\ * 
              !\Pipet_Motor_Speed:PWMUDB:cmp1_less\
        );
        Output = Net_2484 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Pipet_Motor_Speed:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2472 ,
        cs_addr_2 => \Pipet_Motor_Speed:PWMUDB:tc_i\ ,
        cs_addr_1 => \Pipet_Motor_Speed:PWMUDB:runmode_enable\ ,
        ce0_comb => \Pipet_Motor_Speed:PWMUDB:cmp1_eq\ ,
        cl0_comb => \Pipet_Motor_Speed:PWMUDB:cmp1_less\ ,
        z0_comb => \Pipet_Motor_Speed:PWMUDB:tc_i\ ,
        chain_in => \Pipet_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Pipet_Motor_Speed:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\Pipet_Motor_Speed:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2472 ,
        control_7 => \Pipet_Motor_Speed:PWMUDB:control_7\ ,
        control_6 => \Pipet_Motor_Speed:PWMUDB:control_6\ ,
        control_5 => \Pipet_Motor_Speed:PWMUDB:control_5\ ,
        control_4 => \Pipet_Motor_Speed:PWMUDB:control_4\ ,
        control_3 => \Pipet_Motor_Speed:PWMUDB:control_3\ ,
        control_2 => \Pipet_Motor_Speed:PWMUDB:control_2\ ,
        control_1 => \Pipet_Motor_Speed:PWMUDB:control_1\ ,
        control_0 => \Pipet_Motor_Speed:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Z_Motor_Speed:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Z_Motor_Speed:PWMUDB:control_7\
        );
        Output = \Z_Motor_Speed:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2462, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2417) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Z_Motor_Speed:PWMUDB:control_2\ * 
              !\Z_Motor_Speed:PWMUDB:control_1\ * 
              \Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Z_Motor_Speed:PWMUDB:cmp1_less\
            + !\Z_Motor_Speed:PWMUDB:control_2\ * 
              \Z_Motor_Speed:PWMUDB:control_1\ * 
              !\Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Z_Motor_Speed:PWMUDB:cmp1_less\
            + !\Z_Motor_Speed:PWMUDB:control_2\ * 
              !\Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Z_Motor_Speed:PWMUDB:cmp1_eq\
            + \Z_Motor_Speed:PWMUDB:control_2\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              !\Z_Motor_Speed:PWMUDB:cmp1_less\
            + \Z_Motor_Speed:PWMUDB:control_1\ * 
              \Z_Motor_Speed:PWMUDB:control_0\ * 
              \Z_Motor_Speed:PWMUDB:runmode_enable\ * 
              !\Z_Motor_Speed:PWMUDB:cmp1_eq\ * 
              !\Z_Motor_Speed:PWMUDB:cmp1_less\
        );
        Output = Net_2462 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Z_Motor_Speed:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2417 ,
        cs_addr_2 => \Z_Motor_Speed:PWMUDB:tc_i\ ,
        cs_addr_1 => \Z_Motor_Speed:PWMUDB:runmode_enable\ ,
        ce0_comb => \Z_Motor_Speed:PWMUDB:cmp1_eq\ ,
        cl0_comb => \Z_Motor_Speed:PWMUDB:cmp1_less\ ,
        z0_comb => \Z_Motor_Speed:PWMUDB:tc_i\ ,
        chain_in => \Z_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Z_Motor_Speed:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\Z_Motor_Speed:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2417 ,
        control_7 => \Z_Motor_Speed:PWMUDB:control_7\ ,
        control_6 => \Z_Motor_Speed:PWMUDB:control_6\ ,
        control_5 => \Z_Motor_Speed:PWMUDB:control_5\ ,
        control_4 => \Z_Motor_Speed:PWMUDB:control_4\ ,
        control_3 => \Z_Motor_Speed:PWMUDB:control_3\ ,
        control_2 => \Z_Motor_Speed:PWMUDB:control_2\ ,
        control_1 => \Z_Motor_Speed:PWMUDB:control_1\ ,
        control_0 => \Z_Motor_Speed:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
datapathcell: Name =\Pipet_Step_Dist:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_2472 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Pipet_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => \Pipet_Step_Dist:CounterUDB:reload\ ,
        chain_in => \Pipet_Step_Dist:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Pipet_Step_Dist:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Pipet_Step_Dist:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Pipet_Step_Dist:CounterUDB:sC32:counterdp:u2\

UDB [UDB=(3,1)] contents:
datapathcell: Name =\Pipet_Step_Dist:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_2472 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Pipet_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => \Pipet_Step_Dist:CounterUDB:reload\ ,
        chain_in => \Pipet_Step_Dist:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Pipet_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Pipet_Step_Dist:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Pipet_Step_Dist:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(3,2)] contents:
datapathcell: Name =\Pipet_Motor_Speed:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2472 ,
        cs_addr_2 => \Pipet_Motor_Speed:PWMUDB:tc_i\ ,
        cs_addr_1 => \Pipet_Motor_Speed:PWMUDB:runmode_enable\ ,
        chain_out => \Pipet_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Pipet_Motor_Speed:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
datapathcell: Name =\Z_Motor_Speed:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2417 ,
        cs_addr_2 => \Z_Motor_Speed:PWMUDB:tc_i\ ,
        cs_addr_1 => \Z_Motor_Speed:PWMUDB:runmode_enable\ ,
        chain_out => \Z_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Z_Motor_Speed:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Pipet_Move_ISR
        PORT MAP (
            interrupt => Net_2597 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Z_Axis_Bumper_ISR
        PORT MAP (
            interrupt => Net_2372 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Z_Axis_Move_ISR
        PORT MAP (
            interrupt => Net_3022 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =Pipet_Bumper_ISR
        PORT MAP (
            interrupt => Net_2509 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_779 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Z_Axis_Direction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_Direction(0)__PA ,
        pad => Z_Axis_Direction(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Z_Axis_CurrentRef(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_CurrentRef(0)__PA ,
        analog_term => Net_776 ,
        pad => Z_Axis_CurrentRef(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Z_Axis_Step(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_Step(0)__PA ,
        input => Net_2451 ,
        pad => Z_Axis_Step(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Z_Axis_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_Enable(0)__PA ,
        pad => Z_Axis_Enable(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Can_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Can_Enable(0)__PA ,
        input => Net_777 ,
        pad => Can_Enable(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 generates interrupt for logical port:
    logicalport: Name =Z_Axis_Bumper_Port
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_2372 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "001001"
            ibuf_enabled = "11"
            id = "04c3c666-c18a-4a7b-ae7c-04ff34f13be2"
            init_dr_st = "00"
            input_buffer_sel = "0000"
            input_clk_en = 0
            input_sync = "11"
            input_sync_mode = "00"
            intr_mode = "0101"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ","
            layout_mode = "CONTIGUOUS"
            oe_conn = "00"
            oe_reset = 0
            oe_sync = "00"
            output_clk_en = 0
            output_clock_mode = "00"
            output_conn = "00"
            output_mode = "00"
            output_reset = 0
            output_sync = "00"
            ovt_hyst_trim = "00"
            ovt_needed = "00"
            ovt_slew_control = "0000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = "Up_Limit,Down_Limit"
            pin_mode = "II"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "11"
            sio_ibuf = "00000000"
            sio_info = "0000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = ""
            sio_vtrip = "00000000"
            slew_rate = "00"
            spanning = 0
            sw_only = 0
            use_annotation = "00"
            vtrip = "0000"
            width = 2
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Z_Axis_Bumper_Port(0)
    Attributes:
        Alias: Up_Limit
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_Bumper_Port(0)__PA ,
        pad => Z_Axis_Bumper_Port(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Z_Axis_Bumper_Port(1)
    Attributes:
        Alias: Down_Limit
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_Bumper_Port(1)__PA ,
        pad => Z_Axis_Bumper_Port(1)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Z_Axis_StepSizeB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_StepSizeB(0)__PA ,
        pad => Z_Axis_StepSizeB(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Z_Axis_StepSizeA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Z_Axis_StepSizeA(0)__PA ,
        pad => Z_Axis_StepSizeA(0)_PAD );
    Properties:
    {
    }

Port 5 generates interrupt for logical port:
    logicalport: Name =Pipet_Bumper_Port
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_2509 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "001001"
            ibuf_enabled = "11"
            id = "46270acb-e493-4752-9a51-9f4b06537288"
            init_dr_st = "00"
            input_buffer_sel = "0000"
            input_clk_en = 0
            input_sync = "11"
            input_sync_mode = "00"
            intr_mode = "0101"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ","
            layout_mode = "CONTIGUOUS"
            oe_conn = "00"
            oe_reset = 0
            oe_sync = "00"
            output_clk_en = 0
            output_clock_mode = "00"
            output_conn = "00"
            output_mode = "00"
            output_reset = 0
            output_sync = "00"
            ovt_hyst_trim = "00"
            ovt_needed = "00"
            ovt_slew_control = "0000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = "Fill,Empty"
            pin_mode = "II"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "11"
            sio_ibuf = "00000000"
            sio_info = "0000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = ""
            sio_vtrip = "00000000"
            slew_rate = "00"
            spanning = 0
            sw_only = 0
            use_annotation = "00"
            vtrip = "0000"
            width = 2
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Pipet_Bumper_Port(0)
    Attributes:
        Alias: Fill
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pipet_Bumper_Port(0)__PA ,
        pad => Pipet_Bumper_Port(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pipet_Bumper_Port(1)
    Attributes:
        Alias: Empty
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pipet_Bumper_Port(1)__PA ,
        pad => Pipet_Bumper_Port(1)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=4]: 
Pin : Name = CAN_Standby(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_Standby(0)__PA ,
        pad => CAN_Standby(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pipet_StepSizeB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pipet_StepSizeB(0)__PA ,
        pad => Pipet_StepSizeB(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pipet_StepSizeA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pipet_StepSizeA(0)__PA ,
        pad => Pipet_StepSizeA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pipet_Step(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pipet_Step(0)__PA ,
        input => Net_2500 ,
        pad => Pipet_Step(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pipet_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pipet_Enable(0)__PA ,
        pad => Pipet_Enable(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RX_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_1(0)__PA ,
        fb => Net_11 ,
        pad => RX_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TX_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_1(0)__PA ,
        input => Net_6106 ,
        pad => TX_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pipet_Direction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pipet_Direction(0)__PA ,
        pad => Pipet_Direction(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pipet_CurrentRef(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pipet_CurrentRef(0)__PA ,
        analog_term => Net_2489 ,
        pad => Pipet_CurrentRef(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN_1:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_11 ,
            can_tx => Net_6106 ,
            can_tx_en => Net_777 ,
            interrupt => Net_779 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_2472 ,
            dclk_0 => Net_2472_local ,
            dclk_glb_1 => Net_2417 ,
            dclk_1 => Net_2417_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\Pipet_Axis_Power:viDAC8\
        PORT MAP (
            vout => Net_2489 ,
            iout => \Pipet_Axis_Power:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\Z_Axis_Power:viDAC8\
        PORT MAP (
            vout => Net_776 ,
            iout => \Z_Axis_Power:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+-----------------
   0 |   0 |     * |      NONE |         CMOS_OUT |   Z_Axis_Direction(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |  Z_Axis_CurrentRef(0) | Analog(Net_776)
     |   2 |     * |      NONE |         CMOS_OUT |        Z_Axis_Step(0) | In(Net_2451)
     |   3 |     * |      NONE |         CMOS_OUT |      Z_Axis_Enable(0) | 
-----+-----+-------+-----------+------------------+-----------------------+-----------------
   1 |   2 |     * |      NONE |         CMOS_OUT |         Can_Enable(0) | In(Net_777)
-----+-----+-------+-----------+------------------+-----------------------+-----------------
   3 |   0 |     * |    RISING |     HI_Z_DIGITAL | Z_Axis_Bumper_Port(0) | 
     |   1 |     * |    RISING |     HI_Z_DIGITAL | Z_Axis_Bumper_Port(1) | 
-----+-----+-------+-----------+------------------+-----------------------+-----------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_HI |   Z_Axis_StepSizeB(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_HI |   Z_Axis_StepSizeA(0) | 
-----+-----+-------+-----------+------------------+-----------------------+-----------------
   5 |   0 |     * |    RISING |     HI_Z_DIGITAL |  Pipet_Bumper_Port(0) | 
     |   1 |     * |    RISING |     HI_Z_DIGITAL |  Pipet_Bumper_Port(1) | 
-----+-----+-------+-----------+------------------+-----------------------+-----------------
   6 |   4 |     * |      NONE |         CMOS_OUT |        CAN_Standby(0) | 
-----+-----+-------+-----------+------------------+-----------------------+-----------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_HI |    Pipet_StepSizeB(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_HI |    Pipet_StepSizeA(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |         Pipet_Step(0) | In(Net_2500)
     |   3 |     * |      NONE |         CMOS_OUT |       Pipet_Enable(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |               RX_1(0) | FB(Net_11)
     |   5 |     * |      NONE |         CMOS_OUT |               TX_1(0) | In(Net_6106)
-----+-----+-------+-----------+------------------+-----------------------+-----------------
  15 |   2 |     * |      NONE |         CMOS_OUT |    Pipet_Direction(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |   Pipet_CurrentRef(0) | Analog(Net_2489)
--------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.006ms
Digital Placement phase: Elapsed time ==> 2s.405ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.888ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.279ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in module-single-pipette-psoc_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.614ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.486ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.532ms
API generation phase: Elapsed time ==> 2s.839ms
Dependency generation phase: Elapsed time ==> 0s.028ms
Cleanup phase: Elapsed time ==> 0s.002ms
