<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: arbiter</title>
<link type="text/css" rel="stylesheet" href=".urg.css">
<script type="text/javascript" src=".sortable.js"></script></head>
<body><center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</center>
<br>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="modlist.html#tag_arbiter" >arbiter</a></span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#Branch" > 50.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="file:///home/jg3538/4340_FinalProject/Design/tb/noc/../../NOC/arbiter/arbiter.sv" >/home/jg3538/4340_FinalProject/Design/tb/noc/../../NOC/arbiter/arbiter.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1229_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1229_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1229_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1229" >noc_top.dut.router_00.arbiter_inner</a></td>
</tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1230_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1230_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1230_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1230" >noc_top.dut.router_30.arbiter_inner</a></td>
</tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1231_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1231_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1231_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1231" >noc_top.dut.router_03.arbiter_inner</a></td>
</tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1232_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1232_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1232_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1232" >noc_top.dut.router_33.arbiter_inner</a></td>
</tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1233_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1233_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1233_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1233" >noc_top.dut.router_01.arbiter_inner</a></td>
</tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1234_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1234_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1234_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1234" >noc_top.dut.router_02.arbiter_inner</a></td>
</tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1235_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1235_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1235_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1235" >noc_top.dut.router_31.arbiter_inner</a></td>
</tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1236_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1236_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1236_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1236" >noc_top.dut.router_32.arbiter_inner</a></td>
</tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1237_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1237_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1237_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1237" >noc_top.dut.router_10.arbiter_inner</a></td>
</tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1238_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1238_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1238_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1238" >noc_top.dut.router_20.arbiter_inner</a></td>
</tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1239_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1239_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1239_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1239" >noc_top.dut.router_13.arbiter_inner</a></td>
</tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1240_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1240_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1240_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1240" >noc_top.dut.router_23.arbiter_inner</a></td>
</tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1241_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1241_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1241_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1241" >noc_top.dut.router_11.arbiter_inner</a></td>
</tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1242_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1242_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1242_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1242" >noc_top.dut.router_12.arbiter_inner</a></td>
</tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1243_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1243_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1243_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1243" >noc_top.dut.router_21.arbiter_inner</a></td>
</tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1244_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1244_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1244_Branch" > 50.00</a></td>
<td><a href="mod29.html#inst_tag_1244" >noc_top.dut.router_22.arbiter_inner</a></td>
</tr></table></div>
<br clear=all>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a href="mod29.html" >arbiter</a><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
Go to <a href="mod29.html" >top</a>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod29.html" >arbiter</a><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
Go to <a href="mod29.html" >top</a>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod29.html" >arbiter</a><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
Go to <a href="mod29.html" >top</a>
<hr>
<a name="inst_tag_1229"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1229" >noc_top.dut.router_00.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1229_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1229_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1229_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.72</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3.html#inst_tag_97" >router_00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1326" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_81" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1620" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1621" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1617" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1618" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1619" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_533" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_98" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_130" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_114" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_210" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2645" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1345" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1346" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1342" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1343" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1344" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2050" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1889" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_969" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_970" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_966" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_967" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_968" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1229_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1229" >noc_top.dut.router_00.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1229" >Go to Instance</a><hr>
<a name="inst_tag_1229_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1229" >noc_top.dut.router_00.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1229" >Go to Instance</a><hr>
<a name="inst_tag_1229_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1229" >noc_top.dut.router_00.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1229" >Go to Instance</a><hr>
<a name="inst_tag_1230"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy16.html#tag_urg_inst_1230" >noc_top.dut.router_30.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1230_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1230_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1230_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.92</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod55.html#inst_tag_2484" >router_30</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1327" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_82" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1625" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1626" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1622" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1623" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1624" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_534" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_99" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_131" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_115" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_211" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2646" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1350" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1351" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1347" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1348" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1349" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2051" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1890" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_974" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_975" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_971" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_972" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_973" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1230_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1230" >noc_top.dut.router_30.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1230" >Go to Instance</a><hr>
<a name="inst_tag_1230_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1230" >noc_top.dut.router_30.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1230" >Go to Instance</a><hr>
<a name="inst_tag_1230_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1230" >noc_top.dut.router_30.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1230" >Go to Instance</a><hr>
<a name="inst_tag_1231"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy11.html#tag_urg_inst_1231" >noc_top.dut.router_03.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1231_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1231_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1231_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.79</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod31.html#inst_tag_1325" >router_03</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1328" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_83" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1630" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1631" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1627" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1628" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1629" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_535" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_100" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_132" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_116" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_212" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2647" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1355" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1356" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1352" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1353" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1354" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2052" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1891" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_979" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_980" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_976" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_977" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_978" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1231_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1231" >noc_top.dut.router_03.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1231" >Go to Instance</a><hr>
<a name="inst_tag_1231_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1231" >noc_top.dut.router_03.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1231" >Go to Instance</a><hr>
<a name="inst_tag_1231_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1231" >noc_top.dut.router_03.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1231" >Go to Instance</a><hr>
<a name="inst_tag_1232"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy8.html#tag_urg_inst_1232" >noc_top.dut.router_33.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1232_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1232_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1232_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.72</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod25.html#inst_tag_1066" >router_33</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1329" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_84" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1635" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1636" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1632" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1633" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1634" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_536" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_101" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_133" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_117" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_213" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2648" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1360" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1361" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1357" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1358" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1359" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2053" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1892" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_984" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_985" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_981" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_982" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_983" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1232_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1232" >noc_top.dut.router_33.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1232" >Go to Instance</a><hr>
<a name="inst_tag_1232_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1232" >noc_top.dut.router_33.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1232" >Go to Instance</a><hr>
<a name="inst_tag_1232_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1232" >noc_top.dut.router_33.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1232" >Go to Instance</a><hr>
<a name="inst_tag_1233"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy12.html#tag_urg_inst_1233" >noc_top.dut.router_01.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1233_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1233_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1233_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.08</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod35.html#inst_tag_1502" >router_01</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1330" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_85" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1640" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1641" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1637" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1638" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1639" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_537" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_102" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_134" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_118" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_214" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2649" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1365" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1366" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1362" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1363" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1364" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2054" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1893" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_989" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_990" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_986" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_987" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_988" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1233_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1233" >noc_top.dut.router_01.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1233" >Go to Instance</a><hr>
<a name="inst_tag_1233_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1233" >noc_top.dut.router_01.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1233" >Go to Instance</a><hr>
<a name="inst_tag_1233_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1233" >noc_top.dut.router_01.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1233" >Go to Instance</a><hr>
<a name="inst_tag_1234"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_1234" >noc_top.dut.router_02.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1234_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1234_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1234_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod35.html#inst_tag_1503" >router_02</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1331" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_86" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1645" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1646" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1642" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1643" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1644" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_538" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_103" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_135" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_119" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_215" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2650" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1370" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1371" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1367" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1368" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1369" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2055" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1894" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_994" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_995" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_991" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_992" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_993" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1234_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1234" >noc_top.dut.router_02.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1234" >Go to Instance</a><hr>
<a name="inst_tag_1234_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1234" >noc_top.dut.router_02.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1234" >Go to Instance</a><hr>
<a name="inst_tag_1234_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1234" >noc_top.dut.router_02.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1234" >Go to Instance</a><hr>
<a name="inst_tag_1235"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_1235" >noc_top.dut.router_31.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1235_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1235_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1235_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.39</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod27.html#inst_tag_1147" >router_31</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1332" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_87" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1650" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1651" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1647" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1648" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1649" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_539" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_104" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_136" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_120" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_216" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2651" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1375" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1376" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1372" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1373" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1374" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2056" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1895" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_999" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1000" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_996" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_997" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_998" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1235_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1235" >noc_top.dut.router_31.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1235" >Go to Instance</a><hr>
<a name="inst_tag_1235_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1235" >noc_top.dut.router_31.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1235" >Go to Instance</a><hr>
<a name="inst_tag_1235_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1235" >noc_top.dut.router_31.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1235" >Go to Instance</a><hr>
<a name="inst_tag_1236"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_1236" >noc_top.dut.router_32.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1236_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1236_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1236_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.39</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod27.html#inst_tag_1148" >router_32</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1333" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_88" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1655" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1656" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1652" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1653" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1654" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_540" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_105" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_137" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_121" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_217" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2652" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1380" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1381" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1377" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1378" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1379" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2057" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1896" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1004" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1005" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1001" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1002" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1003" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1236_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1236" >noc_top.dut.router_32.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1236" >Go to Instance</a><hr>
<a name="inst_tag_1236_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1236" >noc_top.dut.router_32.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1236" >Go to Instance</a><hr>
<a name="inst_tag_1236_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1236" >noc_top.dut.router_32.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1236" >Go to Instance</a><hr>
<a name="inst_tag_1237"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy14.html#tag_urg_inst_1237" >noc_top.dut.router_10.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1237_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1237_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1237_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.57</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.13</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod54.html#inst_tag_2482" >router_10</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1334" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_89" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1660" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1661" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1657" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1658" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1659" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_541" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_106" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_138" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_122" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_218" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2653" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1385" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1386" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1382" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1383" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1384" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2058" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1897" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1009" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1010" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1006" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1007" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1008" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1237_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1237" >noc_top.dut.router_10.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1237" >Go to Instance</a><hr>
<a name="inst_tag_1237_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1237" >noc_top.dut.router_10.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1237" >Go to Instance</a><hr>
<a name="inst_tag_1237_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1237" >noc_top.dut.router_10.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1237" >Go to Instance</a><hr>
<a name="inst_tag_1238"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_1238" >noc_top.dut.router_20.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1238_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1238_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1238_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod54.html#inst_tag_2483" >router_20</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1335" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_90" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1665" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1666" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1662" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1663" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1664" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_542" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_107" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_139" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_123" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_219" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2654" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1390" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1391" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1387" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1388" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1389" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2059" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1898" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1014" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1015" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1011" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1012" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1013" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1238_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1238" >noc_top.dut.router_20.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1238" >Go to Instance</a><hr>
<a name="inst_tag_1238_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1238" >noc_top.dut.router_20.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1238" >Go to Instance</a><hr>
<a name="inst_tag_1238_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1238" >noc_top.dut.router_20.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1238" >Go to Instance</a><hr>
<a name="inst_tag_1239"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_1239" >noc_top.dut.router_13.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1239_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1239_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1239_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod13.html#inst_tag_514" >router_13</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1336" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_91" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1670" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1671" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1667" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1668" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1669" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_543" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_108" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_140" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_124" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_220" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2655" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1395" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1396" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1392" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1393" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1394" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2060" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1899" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1019" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1020" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1016" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1017" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1018" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1239_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1239" >noc_top.dut.router_13.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1239" >Go to Instance</a><hr>
<a name="inst_tag_1239_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1239" >noc_top.dut.router_13.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1239" >Go to Instance</a><hr>
<a name="inst_tag_1239_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1239" >noc_top.dut.router_13.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1239" >Go to Instance</a><hr>
<a name="inst_tag_1240"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_1240" >noc_top.dut.router_23.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1240_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1240_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1240_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.63</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod13.html#inst_tag_515" >router_23</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1337" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_92" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1675" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1676" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1672" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1673" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1674" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_544" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_109" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_141" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_125" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_221" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2656" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1400" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1401" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1397" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1398" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1399" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2061" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1900" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1024" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1025" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1021" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1022" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1023" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1240_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1240" >noc_top.dut.router_23.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1240" >Go to Instance</a><hr>
<a name="inst_tag_1240_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1240" >noc_top.dut.router_23.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1240" >Go to Instance</a><hr>
<a name="inst_tag_1240_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1240" >noc_top.dut.router_23.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1240" >Go to Instance</a><hr>
<a name="inst_tag_1241"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_1241" >noc_top.dut.router_11.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1241_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1241_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1241_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.10</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod23.html#inst_tag_1046" >router_11</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1338" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_93" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1680" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1681" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1677" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1678" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1679" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_545" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_110" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_142" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_126" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_222" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2657" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1405" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1406" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1402" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1403" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1404" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2062" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1901" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1029" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1030" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_0.html#inst_tag_1026" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1027" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1028" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1241_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1241" >noc_top.dut.router_11.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1241" >Go to Instance</a><hr>
<a name="inst_tag_1241_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1241" >noc_top.dut.router_11.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1241" >Go to Instance</a><hr>
<a name="inst_tag_1241_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1241" >noc_top.dut.router_11.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1241" >Go to Instance</a><hr>
<a name="inst_tag_1242"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_1242" >noc_top.dut.router_12.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1242_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1242_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1242_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.43</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod23.html#inst_tag_1047" >router_12</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1339" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_94" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1685" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1686" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1682" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1683" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1684" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_546" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_111" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_143" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_127" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_223" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2658" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1410" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1411" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1407" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1408" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1409" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2063" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1902" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1034" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1035" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1031" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1032" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1033" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1242_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1242" >noc_top.dut.router_12.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1242" >Go to Instance</a><hr>
<a name="inst_tag_1242_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1242" >noc_top.dut.router_12.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1242" >Go to Instance</a><hr>
<a name="inst_tag_1242_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1242" >noc_top.dut.router_12.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1242" >Go to Instance</a><hr>
<a name="inst_tag_1243"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1243" >noc_top.dut.router_21.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1243_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1243_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1243_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.66</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod23.html#inst_tag_1048" >router_21</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1340" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_95" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_1.html#inst_tag_1690" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_1.html#inst_tag_1691" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_0.html#inst_tag_1687" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_1.html#inst_tag_1688" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_1.html#inst_tag_1689" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_547" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_112" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_144" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_128" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_224" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2659" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_1.html#inst_tag_1415" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_1.html#inst_tag_1416" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_0.html#inst_tag_1412" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_1.html#inst_tag_1413" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_1.html#inst_tag_1414" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2064" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1903" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1039" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1040" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1036" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1037" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1038" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1243_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1243" >noc_top.dut.router_21.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1243" >Go to Instance</a><hr>
<a name="inst_tag_1243_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1243" >noc_top.dut.router_21.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1243" >Go to Instance</a><hr>
<a name="inst_tag_1243_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1243" >noc_top.dut.router_21.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1243" >Go to Instance</a><hr>
<a name="inst_tag_1244"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_1244" >noc_top.dut.router_22.arbiter_inner</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"><a href="mod29.html#inst_tag_1244_Line" > 78.26</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod29.html#inst_tag_1244_Toggle" >  0.36</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod29.html#inst_tag_1244_Branch" > 50.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s2 cl rt"> 28.59</td>
<td class="s5 cl rt"> 55.64</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.82</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.87</td>
<td class="s7 cl rt"> 78.26</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.36</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod29.html" >arbiter</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.55</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod23.html#inst_tag_1049" >router_22</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod32.html#inst_tag_1341" >eproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod2.html#inst_tag_96" >lproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_1.html#inst_tag_1695" >mux_change_order_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_1.html#inst_tag_1696" >mux_change_order_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_1.html#inst_tag_1692" >mux_change_order_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_1.html#inst_tag_1693" >mux_change_order_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td><a href="mod40_1.html#inst_tag_1694" >mux_change_order_w</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod16.html#inst_tag_548" >nexthop_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod4.html#inst_tag_113" >nexthop_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod6.html#inst_tag_145" >nexthop_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod5.html#inst_tag_129" >nexthop_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 37.65</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td><a href="mod8.html#inst_tag_225" >nexthop_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod58.html#inst_tag_2660" >nproc</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_1.html#inst_tag_1420" >pt_e</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_1.html#inst_tag_1421" >pt_l</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_1.html#inst_tag_1417" >pt_n</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_1.html#inst_tag_1418" >pt_s</a></td>
</tr><tr>
<td class="s3 cl rt"> 31.21</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td><a href="mod33_1.html#inst_tag_1419" >pt_w</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.13</td>
<td class="s5 cl rt"> 54.81</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.05</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod47.html#inst_tag_2065" >sproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 27.68</td>
<td class="s5 cl rt"> 55.77</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.73</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td><a href="mod43.html#inst_tag_1904" >wproc</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1044" >yx_proc_e</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1045" >yx_proc_l</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1041" >yx_proc_n</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1042" >yx_proc_s</a></td>
</tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td><a href="mod22_1.html#inst_tag_1043" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
<a name="inst_tag_1244_Line"></a>
<b>Line Coverage for Instance : <a href="mod29.html#inst_tag_1244" >noc_top.dut.router_22.arbiter_inner</a></b><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>46<td>36<td>78.26
<tr class="s10"><td class="lf">ALWAYS<td>360<td>5<td>5<td>100.00
<tr class="s7"><td class="lf">ALWAYS<td>595<td>41<td>31<td>75.61
</table>
<pre class="code"><br clear=all>
359                     
360        1/1          nhr_n_write_i_temp = (~ib_empty_n_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
361        1/1          nhr_s_write_i_temp = (~ib_empty_s_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
362        1/1          nhr_w_write_i_temp = (~ib_empty_w_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
363        1/1          nhr_e_write_i_temp = (~ib_empty_e_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
364        1/1          nhr_l_write_i_temp = (~ib_empty_l_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
365                     
366                     end 
367                     
368                     n_nexthop_register nexthop_n (
369                     
370                            .clk(clk), 
371                            .reset(reset),
372                     	   .ib_empty_i(ib_empty_n_i),
373                     	   .pt_almost_done_i (n_pt_almost_done_o), 
374                            .nhr_address_i(yx_n_addr_o_temp),
375                            .nhr_write_i(nhr_n_write_i_temp),  
376                            .nhr_address_o(nhr_n_addr_o_temp)
377                     
378                     ); 
379                     
380                     s_nexthop_register nexthop_s (
381                     
382                            .clk(clk), 
383                            .reset(reset),
384                     	   .ib_empty_i(ib_empty_s_i),
385                     	   .pt_almost_done_i (s_pt_almost_done_o), 
386                            .nhr_address_i(yx_s_addr_o_temp),
387                            .nhr_write_i(nhr_s_write_i_temp),  
388                            .nhr_address_o(nhr_s_addr_o_temp)
389                     
390                     ); 
391                     
392                     w_nexthop_register nexthop_w (
393                     
394                            .clk(clk), 
395                            .reset(reset),
396                     	   .ib_empty_i(ib_empty_w_i),
397                     	   .pt_almost_done_i (w_pt_almost_done_o), 
398                            .nhr_address_i(yx_w_addr_o_temp),
399                            .nhr_write_i(nhr_w_write_i_temp),  
400                            .nhr_address_o(nhr_w_addr_o_temp)
401                     
402                     ); 
403                     
404                     e_nexthop_register nexthop_e (
405                     
406                            .clk(clk), 
407                            .reset(reset),
408                     	   .ib_empty_i(ib_empty_s_i),
409                     	   .pt_almost_done_i (e_pt_almost_done_o), 
410                            .nhr_address_i(yx_e_addr_o_temp),
411                            .nhr_write_i(nhr_e_write_i_temp),  
412                            .nhr_address_o(nhr_e_addr_o_temp)
413                     
414                     ); 
415                     
416                     l_nexthop_register nexthop_l (
417                     
418                            .clk(clk), 
419                            .reset(reset),
420                     	   .ib_empty_i(ib_empty_l_i),
421                     	   .pt_almost_done_i (l_pt_almost_done_o), 
422                            .nhr_address_i(yx_l_addr_o_temp),
423                            .nhr_write_i(nhr_l_write_i_temp),  
424                            .nhr_address_o(nhr_l_addr_o_temp)
425                     
426                     ); 
427                     
428                     n_rr_processor nproc(
429                     
430                     	.clk(clk), 
431                     	.reset(reset), 
432                     
433                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
434                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
435                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
436                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
437                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
438                         .rr_downstream_credit_i (n_arb_credit_i),
439                     	
440                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
441                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
442                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
443                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
444                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
445                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
446                     
447                     );
448                     
449                     s_rr_processor sproc(
450                     
451                     	.clk(clk), 
452                     	.reset(reset), 
453                     
454                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
455                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
456                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
457                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
458                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
459                         .rr_downstream_credit_i (s_arb_credit_i),
460                     
461                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
462                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
463                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
464                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
465                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
466                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
467                     
468                     );
469                     
470                     w_rr_processor wproc(
471                     
472                     	.clk(clk), 
473                     	.reset(reset), 
474                     
475                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
476                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
477                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
478                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
479                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
480                         .rr_downstream_credit_i (w_arb_credit_i),
481                         
482                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
483                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
484                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
485                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
486                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
487                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
488                     
489                     );
490                     
491                     e_rr_processor eproc(
492                     
493                     	.clk(clk), 
494                     	.reset(reset), 
495                     
496                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
497                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
498                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
499                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
500                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
501                         .rr_downstream_credit_i (e_arb_credit_i),
502                         
503                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
504                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
505                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
506                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
507                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
508                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
509                     
510                     );
511                     
512                     l_rr_processor lproc(
513                     
514                     	.clk(clk), 
515                     	.reset(reset), 
516                     
517                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
518                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
519                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
520                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
521                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
522                         .rr_downstream_credit_i (l_arb_credit_i),
523                         
524                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
525                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
526                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
527                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
528                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
529                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
530                     
531                     );
532                     
533                     mux_5to1_1bit mux_change_order_n (
534                     	
535                      .sel_i(rrp_n_priority_to_cs_o_temp), 
536                      .data_n_i(1'b0), 
537                      .data_s_i(s_pt_almost_done_o),
538                      .data_w_i(w_pt_almost_done_o),
539                      .data_e_i(e_pt_almost_done_o),
540                      .data_l_i(l_pt_almost_done_o),
541                     
542                      .data_o(rr_n_register_change_order_i)
543                     );  
544                     
545                     mux_5to1_1bit mux_change_order_s (
546                     	
547                      .sel_i(rrp_s_priority_to_cs_o_temp), 
548                      .data_n_i(n_pt_almost_done_o), 
549                      .data_s_i(1'b0),
550                      .data_w_i(w_pt_almost_done_o),
551                      .data_e_i(e_pt_almost_done_o),
552                      .data_l_i(l_pt_almost_done_o),
553                     
554                      .data_o(rr_s_register_change_order_i)
555                     );  
556                     
557                     mux_5to1_1bit mux_change_order_w (
558                     	
559                      .sel_i(rrp_w_priority_to_cs_o_temp), 
560                      .data_n_i(n_pt_almost_done_o), 
561                      .data_s_i(s_pt_almost_done_o),
562                      .data_w_i(1'b0),
563                      .data_e_i(e_pt_almost_done_o),
564                      .data_l_i(l_pt_almost_done_o),
565                     
566                      .data_o(rr_w_register_change_order_i)
567                     );  
568                     
569                     mux_5to1_1bit mux_change_order_e (
570                     	
571                      .sel_i(rrp_e_priority_to_cs_o_temp), 
572                      .data_n_i(n_pt_almost_done_o), 
573                      .data_s_i(s_pt_almost_done_o),
574                      .data_w_i(w_pt_almost_done_o),
575                      .data_e_i(1'b0),
576                      .data_l_i(l_pt_almost_done_o),
577                     
578                      .data_o(rr_e_register_change_order_i)
579                     );  
580                     
581                     mux_5to1_1bit mux_change_order_l (
582                     	
583                      .sel_i(rrp_l_priority_to_cs_o_temp), 
584                      .data_n_i(n_pt_almost_done_o), 
585                      .data_s_i(s_pt_almost_done_o),
586                      .data_w_i(w_pt_almost_done_o),
587                      .data_e_i(e_pt_almost_done_o),
588                      .data_l_i(1'b0),
589                     
590                      .data_o(rr_l_register_change_order_i)
591                     );  
592                     
593                     always_comb begin 
594                     
595        1/1          if (reset) begin 
596                     
<font color = "red">597        0/1     ==>  rrp_n_priority_read_o_temp = 1'b0; </font>
<font color = "red">598        0/1     ==>  rrp_s_priority_read_o_temp = 1'b0; </font>
<font color = "red">599        0/1     ==>  rrp_w_priority_read_o_temp = 1'b0; </font>
<font color = "red">600        0/1     ==>  rrp_e_priority_read_o_temp = 1'b0; </font>
<font color = "red">601        0/1     ==>  rrp_l_priority_read_o_temp = 1'b0; </font>
602                     
<font color = "red">603        0/1     ==>  cc_credit_n_o_temp = 1'b0; </font>
<font color = "red">604        0/1     ==>  cc_credit_s_o_temp = 1'b0;</font>
<font color = "red">605        0/1     ==>  cc_credit_w_o_temp = 1'b0;</font>
<font color = "red">606        0/1     ==>  cc_credit_e_o_temp = 1'b0;</font>
<font color = "red">607        0/1     ==>  cc_credit_l_o_temp = 1'b0;</font>
608                     
609                     
610                     
611                     end else begin 
612                     
613        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
614        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
615        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
616        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
617                     
618        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
619        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
620        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
621        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
622                     
623        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
624        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
625        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
626        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
627                     
628        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
629        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
630        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
631        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
632                     
633        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
634        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
635        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
636        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
637                     
638                     
639        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ib_empty_n_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
640        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ib_empty_s_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
641        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ib_empty_w_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
642        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ib_empty_e_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
643        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ib_empty_l_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
644                     
645        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
646        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
647        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
648        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
649        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
<a href="mod29.html#inst_tag_1244" >Go to Instance</a><hr>
<a name="inst_tag_1244_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod29.html#inst_tag_1244" >noc_top.dut.router_22.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">138</td>
<td class="rt">1</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">278</td>
<td class="rt">1</td>
<td class="rt">0.36  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">1</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">1</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">100</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">260</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">130</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_addr_router_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_n_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_s_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_w_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_e_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>yx_l_addr_header_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_n_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_s_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_w_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_e_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ib_empty_l_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cc_credit_n_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_s_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_w_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_e_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cc_credit_l_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_n_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_s_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_w_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_e_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>demux_nhr_l_addr_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_n_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_s_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_w_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_e_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rrp_l_priority_read_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>n_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>e_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>l_arb_credit_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1244" >Go to Instance</a><hr>
<a name="inst_tag_1244_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod29.html#inst_tag_1244" >noc_top.dut.router_22.arbiter_inner</a></b><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">595</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
595        if (reset) begin 
           <font color = "red">-1-</font>  
596        
597        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "red">==></font>
598        rrp_s_priority_read_o_temp = 1'b0; 
599        rrp_w_priority_read_o_temp = 1'b0; 
600        rrp_e_priority_read_o_temp = 1'b0; 
601        rrp_l_priority_read_o_temp = 1'b0; 
602        
603        cc_credit_n_o_temp = 1'b0; 
604        cc_credit_s_o_temp = 1'b0;
605        cc_credit_w_o_temp = 1'b0;
606        cc_credit_e_o_temp = 1'b0;
607        cc_credit_l_o_temp = 1'b0;
608        
609        
610        
611        end else begin 
612        
613        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<a href="mod29.html#inst_tag_1244" >Go to Instance</a><br clear=all>
<hr>
<center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</center>
<br>
<br clear=all>
<br clear=all>
<table align=center><tr><td class="s0 cl">0%
<td class="s1 cl">10%
<td class="s2 cl">20%
<td class="s3 cl">30%
<td class="s4 cl">40%
<td class="s5 cl">50%
<td class="s6 cl">60%
<td class="s7 cl">70%
<td class="s8 cl">80%
<td class="s9 cl">90%
<td class="s10 cl">100%</table></body>
</html>
