/** ==================================================================
 *  @file   l3init_cm2_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   L3INIT_CM2
 *
 *  @Filename:    l3init_cm2_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __L3INIT_CM2_CRED_H
#define __L3INIT_CM2_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance L3INIT_CM2 of component L3INIT_CM2 mapped in MONICA at address 0x4A009300
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component L3INIT_CM2
     *
     */

    /* 
     *  List of bundle arrays for component L3INIT_CM2
     *
     */

    /* 
     *  List of bundles for component L3INIT_CM2
     *
     */

    /* 
     * List of registers for component L3INIT_CM2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL
 *
 * @BRIEF        This register enables the domain power state transition. It 
 *               controls the HW supervised domain power state transition 
 *               between ON-ACTIVE and ON-INACTIVE states. It also hold one 
 *               status bit per clock input of the domain. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL                    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP
 *
 * @BRIEF        This register controls the static domain depedencies from 
 *               L3INIT domain towards 'target' domains. It is relevant only 
 *               for domain having system initiator(s). 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP                    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_DYNAMICDEP
 *
 * @BRIEF        This register controls the dynamic domain depedencies from 
 *               L3INIT domain towards 'target' domains. It is relevant only 
 *               for domain having OCP master port(s). 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_DYNAMICDEP                   0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL
 *
 * @BRIEF        This register manages the MMC1 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL                 0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL
 *
 * @BRIEF        This register manages the MMC2 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL                 0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL
 *
 * @BRIEF        This register manages the HSI clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL                  0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL
 *
 * @BRIEF        This register manages the UNIPRO1 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL              0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL
 *
 * @BRIEF        This register manages the USB_HOST_HS clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL             0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL
 *
 * @BRIEF        This register manages the USB_OTG_HS clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL              0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL
 *
 * @BRIEF        This register manages the USB_TLL clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL              0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL
 *
 * @BRIEF        This register manages the P1500 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL                0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL
 *
 * @BRIEF        This register manages the EMAC clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL                 0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL
 *
 * @BRIEF        This register manages the SATA clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL                 0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL
 *
 * @BRIEF        This register manages the TPPSSclocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL                0x90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL
 *
 * @BRIEF        This register manages the PCIESS clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL               0x98ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL
 *
 * @BRIEF        This register manages the CCPTX clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL                0xA8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL
 *
 * @BRIEF        This register manages the XHPI clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL                 0xC0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL
 *
 * @BRIEF        This register manages the MMC6 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL                 0xC8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL
 *
 * @BRIEF        This register manages the USB_HOST_FS clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL          0xD0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL
 *
 * @BRIEF        This register manages the USBPHYOCP2SCP clocks and optional 
 *               clocks of USB PHY. 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL        0xE0ul

    /* 
     * List of register bitfields for component L3INIT_CM2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_32K_GFCLK   
 *
 * @BRIEF        This field indicates the state of the INIT_32K_GFCLK clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_32K_GFCLK BITFIELD(31, 31)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_32K_GFCLK__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UTMI_P3_GFCLK   
 *
 * @BRIEF        This field indicates the state of the UTMI_P3_GFCLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UTMI_P3_GFCLK BITFIELD(30, 30)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UTMI_P3_GFCLK__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_60M_P2_GFCLK   
 *
 * @BRIEF        This field indicates the state of the INIT_60M_P2_GFCLK 
 *               clock in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_60M_P2_GFCLK BITFIELD(29, 29)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_60M_P2_GFCLK__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_60M_P1_GFCLK   
 *
 * @BRIEF        This field indicates the state of the INIT_60M_P1_GFCLK 
 *               clock in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_60M_P1_GFCLK BITFIELD(28, 28)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_60M_P1_GFCLK__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P2_GFCLK   
 *
 * @BRIEF        This field indicates the state of the HSIC_P2_GFCLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P2_GFCLK BITFIELD(27, 27)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P2_GFCLK__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P1_GFCLK   
 *
 * @BRIEF        This field indicates the state of the HSIC_P1_GFCLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P1_GFCLK BITFIELD(26, 26)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P1_GFCLK__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UTMI_ROOT_GFCLK   
 *
 * @BRIEF        This field indicates the state of the UTMI_ROOT_GFCLK clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UTMI_ROOT_GFCLK BITFIELD(25, 25)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UTMI_ROOT_GFCLK__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH2_GFCLK   
 *
 * @BRIEF        This field indicates the state of the TLL_CH2_GFCLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH2_GFCLK BITFIELD(24, 24)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH2_GFCLK__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH1_GFCLK   
 *
 * @BRIEF        This field indicates the state of the TLL_CH1_GFCLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH1_GFCLK BITFIELD(23, 23)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH1_GFCLK__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH0_GFCLK   
 *
 * @BRIEF        This field indicates the state of the TLL_CH0_GFCLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH0_GFCLK BITFIELD(22, 22)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH0_GFCLK__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P2_480M_GFCLK   
 *
 * @BRIEF        This field indicates the state of the HSIC_P2_480M_GFCLK 
 *               clock in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P2_480M_GFCLK BITFIELD(21, 21)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P2_480M_GFCLK__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P1_480M_GFCLK   
 *
 * @BRIEF        This field indicates the state of the HSIC_P1_480M_GFCLK 
 *               clock in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P1_480M_GFCLK BITFIELD(20, 20)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P1_480M_GFCLK__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC6_GFCLK   
 *
 * @BRIEF        This field indicates the state of the INIT_HSMMC6_GFCLK 
 *               clock in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC6_GFCLK BITFIELD(19, 19)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC6_GFCLK__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC2_GFCLK   
 *
 * @BRIEF        This field indicates the state of the INIT_HSMMC2_GFCLK 
 *               clock in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC2_GFCLK BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC2_GFCLK__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC1_GFCLK   
 *
 * @BRIEF        This field indicates the state of the INIT_HSMMC1_GFCLK 
 *               clock in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC1_GFCLK BITFIELD(17, 17)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC1_GFCLK__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSI_GFCLK   
 *
 * @BRIEF        This field indicates the state of the INIT_HSI_GFCLK clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSI_GFCLK BITFIELD(16, 16)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSI_GFCLK__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_USB_DPLL_HS_CLK   
 *
 * @BRIEF        This field indicates the state of the USB_DPLL_HS_CLK clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_USB_DPLL_HS_CLK BITFIELD(15, 15)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_USB_DPLL_HS_CLK__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_USB_DPLL_CLK   
 *
 * @BRIEF        This field indicates the state of the USB_DPLL_CLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_USB_DPLL_CLK BITFIELD(14, 14)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_USB_DPLL_CLK__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_48MC_GFCLK   
 *
 * @BRIEF        This field indicates the state of the INIT_48MC_GFCLK clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_48MC_GFCLK BITFIELD(13, 13)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_48MC_GFCLK__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_48M_GFCLK   
 *
 * @BRIEF        This field indicates the state of the INIT_48M_GFCLK clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_48M_GFCLK BITFIELD(12, 12)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_48M_GFCLK__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_96M_GFCLK   
 *
 * @BRIEF        This field indicates the state of the INIT_96M_GFCLK clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_96M_GFCLK BITFIELD(11, 11)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_96M_GFCLK__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UNIPRO_DPLL_CLK   
 *
 * @BRIEF        This field indicates the state of the UNIPRO_DPLL_CLK clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UNIPRO_DPLL_CLK BITFIELD(10, 10)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UNIPRO_DPLL_CLK__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_L4_INIT_GICLK   
 *
 * @BRIEF        This field indicates the state of the L4_INIT_GICLK  clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_L4_INIT_GICLK BITFIELD(9, 9)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_L4_INIT_GICLK__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_L3_INIT_GICLK   
 *
 * @BRIEF        This field indicates the state of the L3_INIT_GICLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_L3_INIT_GICLK BITFIELD(8, 8)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_L3_INIT_GICLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKTRCTRL   
 *
 * @BRIEF        Controls the clock state transition of the L3INIT clock 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKTRCTRL    BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKTRCTRL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L4WKUP_STATDEP   
 *
 * @BRIEF        Static dependency towards L4WKUP clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4WKUP_STATDEP BITFIELD(15, 15)
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4WKUP_STATDEP__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L4SEC_STATDEP   
 *
 * @BRIEF        Static dependency towards L4SEC clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4SEC_STATDEP BITFIELD(14, 14)
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4SEC_STATDEP__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L4PER_STATDEP   
 *
 * @BRIEF        Static dependency towards L4PER clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4PER_STATDEP BITFIELD(13, 13)
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4PER_STATDEP__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L4CFG_STATDEP   
 *
 * @BRIEF        Static dependency towards L4CFG clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4CFG_STATDEP BITFIELD(12, 12)
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4CFG_STATDEP__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L3_2_STATDEP   
 *
 * @BRIEF        Static dependency towards L3_2 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L3_2_STATDEP BITFIELD(6, 6)
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L3_2_STATDEP__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L3_1_STATDEP   
 *
 * @BRIEF        Static dependency towards L3_1 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L3_1_STATDEP BITFIELD(5, 5)
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L3_1_STATDEP__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__MEMIF_STATDEP   
 *
 * @BRIEF        Static dependency towards MEMIF clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__MEMIF_STATDEP BITFIELD(4, 4)
#define L3INIT_CM2__CM_L3INIT_STATICDEP__MEMIF_STATDEP__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__ABE_STATDEP   
 *
 * @BRIEF        Static dependency towards ABE clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__ABE_STATDEP  BITFIELD(3, 3)
#define L3INIT_CM2__CM_L3INIT_STATICDEP__ABE_STATDEP__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__IVAHD_STATDEP   
 *
 * @BRIEF        Static dependency towards IVAHD clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__IVAHD_STATDEP BITFIELD(2, 2)
#define L3INIT_CM2__CM_L3INIT_STATICDEP__IVAHD_STATDEP__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_DYNAMICDEP__L3_2_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L3_2 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_DYNAMICDEP__L3_2_DYNDEP BITFIELD(6, 6)
#define L3INIT_CM2__CM_L3INIT_DYNAMICDEP__L3_2_DYNDEP__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_DYNAMICDEP__L3_1_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L3_1 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_DYNAMICDEP__L3_1_DYNDEP BITFIELD(5, 5)
#define L3INIT_CM2__CM_L3INIT_DYNAMICDEP__L3_1_DYNDEP__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Selects the source of the functional clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__CLKSEL    BITFIELD(24, 24)
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__CLKSEL__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__STBYST    BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Selects the source of the functional clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__CLKSEL    BITFIELD(24, 24)
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__CLKSEL__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__STBYST    BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Selects the functional clock source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__CLKSEL     BITFIELD(25, 24)
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__CLKSEL__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__STBYST     BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__STBYST BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__IDLEST BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__OPTFCLKEN_TXPHYCLK   
 *
 * @BRIEF        UNIPRO TX PHY optional clock control (1.6GHz) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__OPTFCLKEN_TXPHYCLK BITFIELD(8, 8)
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__OPTFCLKEN_TXPHYCLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__CLKSEL_UTMI_P2   
 *
 * @BRIEF        Selects the source of the functional clock for UTMI Port2 on 
 *               USB Host - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__CLKSEL_UTMI_P2 BITFIELD(25, 25)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__CLKSEL_UTMI_P2__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__CLKSEL_UTMI_P1   
 *
 * @BRIEF        Selects the source of the functional clock for UTMI Por1 on 
 *               USB Host - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__CLKSEL_UTMI_P1 BITFIELD(24, 24)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__CLKSEL_UTMI_P1__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__STBYST BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__IDLEST BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_FUNC48MCLK   
 *
 * @BRIEF        USB-HOST optional clock control: FUNC48MCLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_FUNC48MCLK BITFIELD(15, 15)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_FUNC48MCLK__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC480M_P2_CLK   
 *
 * @BRIEF        USB-HOST optional clock control: HSIC480M_P2_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC480M_P2_CLK BITFIELD(14, 14)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC480M_P2_CLK__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC480M_P1_CLK   
 *
 * @BRIEF        USB-HOST optional clock control: HSIC480M_P1_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC480M_P1_CLK BITFIELD(13, 13)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC480M_P1_CLK__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC60M_P2_CLK   
 *
 * @BRIEF        USB-HOST optional clock control: HSIC60M_P2_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC60M_P2_CLK BITFIELD(12, 12)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC60M_P2_CLK__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC60M_P1_CLK   
 *
 * @BRIEF        USB-HOST optional clock control: HSIC60M_P1_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC60M_P1_CLK BITFIELD(11, 11)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC60M_P1_CLK__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P3_CLK   
 *
 * @BRIEF        USB-HOST optional clock control: UTMI_P3_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P3_CLK BITFIELD(10, 10)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P3_CLK__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P2_CLK   
 *
 * @BRIEF        USB-HOST optional clock control: UTMI_P2_CLK when 
 *               CLKSEL_UTMI_P2 is 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P2_CLK BITFIELD(9, 9)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P2_CLK__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P1_CLK   
 *
 * @BRIEF        USB-HOST optional clock control: UTMI_P1_CLK when 
 *               CLKSEL_UTMI_P1 is 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P1_CLK BITFIELD(8, 8)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P1_CLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__SAR_MODE   
 *
 * @BRIEF        SAR mode control for the module. 
 *               Shall not be modify except if module is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__SAR_MODE BITFIELD(4, 4)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__SAR_MODE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__CLKSEL_60M   
 *
 * @BRIEF        Selects the source of the 60MHz functional clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__CLKSEL_60M BITFIELD(24, 24)
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__CLKSEL_60M__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__STBYST BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__IDLEST BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__OPTFCLKEN_XCLK   
 *
 * @BRIEF        USB_OTG optional clock control: XCLK (60MHz clock) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__OPTFCLKEN_XCLK BITFIELD(8, 8)
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__OPTFCLKEN_XCLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__IDLEST BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH2_CLK   
 *
 * @BRIEF        USB-HOST optional clock control: USB_CH2_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH2_CLK BITFIELD(10, 10)
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH2_CLK__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH1_CLK   
 *
 * @BRIEF        USB-HOST optional clock control: USB_CH1_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH1_CLK BITFIELD(9, 9)
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH1_CLK__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH0_CLK   
 *
 * @BRIEF        USB-HOST optional clock control: USB_CH0_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH0_CLK BITFIELD(8, 8)
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH0_CLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__SAR_MODE   
 *
 * @BRIEF        SAR mode control for the module. 
 *               Shall not be modify except if module is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__SAR_MODE BITFIELD(4, 4)
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__SAR_MODE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__STBYST   BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__IDLEST   BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__STBYST    BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__STBYST    BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__STBYST   BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__IDLEST   BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__STBYST  BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__IDLEST  BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__STBYST   BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__IDLEST   BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__STBYST    BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Selects the source of the functional clock. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__CLKSEL    BITFIELD(24, 24)
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__CLKSEL__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__STBYST    BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__STBYST BITFIELD(18, 18)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__IDLEST BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__IDLEST BITFIELD(17, 16)
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__OPTFCLKEN_CLK32K   
 *
 * @BRIEF        USBPHY optional clock control: CLK32K (32KHz clock) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__OPTFCLKEN_CLK32K BITFIELD(9, 9)
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__OPTFCLKEN_CLK32K__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__OPTFCLKEN_PHY_48M   
 *
 * @BRIEF        USBPHY optional clock control: TREFCLK (48MHz clock) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__OPTFCLKEN_PHY_48M BITFIELD(8, 8)
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__OPTFCLKEN_PHY_48M__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__MODULEMODE__POS 0

    /* 
     * List of register bitfields values for component L3INIT_CM2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_32K_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_32K_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_32K_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_32K_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UTMI_P3_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UTMI_P3_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UTMI_P3_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UTMI_P3_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_60M_P2_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_60M_P2_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_60M_P2_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_60M_P2_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_60M_P1_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_60M_P1_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_60M_P1_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_60M_P1_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P2_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P2_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P2_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P2_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P1_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P1_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P1_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P1_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UTMI_ROOT_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UTMI_ROOT_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UTMI_ROOT_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UTMI_ROOT_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH2_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH2_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH2_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH2_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH1_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH1_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH1_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH1_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH0_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH0_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH0_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_TLL_CH0_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P2_480M_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P2_480M_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P2_480M_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P2_480M_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P1_480M_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P1_480M_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P1_480M_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_HSIC_P1_480M_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC6_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC6_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC6_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC6_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC2_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC2_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC2_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC2_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC1_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC1_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC1_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSMMC1_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSI_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSI_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSI_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_HSI_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_USB_DPLL_HS_CLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_USB_DPLL_HS_CLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_USB_DPLL_HS_CLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_USB_DPLL_HS_CLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_USB_DPLL_CLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_USB_DPLL_CLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_USB_DPLL_CLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_USB_DPLL_CLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_48MC_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_48MC_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_48MC_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_48MC_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_48M_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_48M_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_48M_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_48M_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_96M_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_96M_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_96M_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_INIT_96M_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UNIPRO_DPLL_CLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UNIPRO_DPLL_CLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UNIPRO_DPLL_CLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_UNIPRO_DPLL_CLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_L4_INIT_GICLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_L4_INIT_GICLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_L4_INIT_GICLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_L4_INIT_GICLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_L3_INIT_GICLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_L3_INIT_GICLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_L3_INIT_GICLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKACTIVITY_L3_INIT_GICLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKTRCTRL__NO_SLEEP
 *
 * @BRIEF        NO_SLEEP: Sleep transition cannot be initiated. Wakeup 
 *               transition may however occur. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKTRCTRL__NO_SLEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKTRCTRL__SW_SLEEP
 *
 * @BRIEF        SW_SLEEP: Start a software forced sleep transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKTRCTRL__SW_SLEEP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKTRCTRL__SW_WKUP
 *
 * @BRIEF        SW_WKUP: Start a software forced wake-up transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKTRCTRL__SW_WKUP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKTRCTRL__HW_AUTO
 *
 * @BRIEF        HW_AUTO: Automatic transition is enabled. Sleep and wakeup 
 *               transition are based upon hardware conditions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CLKSTCTRL__CLKTRCTRL__HW_AUTO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L4WKUP_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4WKUP_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L4WKUP_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4WKUP_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L4SEC_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4SEC_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L4SEC_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4SEC_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L4PER_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4PER_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L4PER_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4PER_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L4CFG_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4CFG_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L4CFG_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L4CFG_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L3_2_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L3_2_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__L3_1_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__L3_1_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__MEMIF_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__MEMIF_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__MEMIF_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__MEMIF_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__ABE_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__ABE_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__ABE_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__ABE_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__IVAHD_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__IVAHD_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_STATICDEP__IVAHD_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_STATICDEP__IVAHD_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_DYNAMICDEP__L3_2_DYNDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_DYNAMICDEP__L3_2_DYNDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_DYNAMICDEP__L3_1_DYNDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_DYNAMICDEP__L3_1_DYNDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__CLKSEL__SEL_64M
 *
 * @BRIEF        64MHz clock derived from DPLL_PER is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__CLKSEL__SEL_64M 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__CLKSEL__SEL_96M
 *
 * @BRIEF        96MHz clock derived from DPLL_PER is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__CLKSEL__SEL_96M 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC1_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__CLKSEL__SEL_64M
 *
 * @BRIEF        64MHz clock derived from DPLL_PER is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__CLKSEL__SEL_64M 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__CLKSEL__SEL_96M
 *
 * @BRIEF        96MHz clock derived from DPLL_PER is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__CLKSEL__SEL_96M 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC2_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__CLKSEL__DIV1
 *
 * @BRIEF        HSI_FCLK is divide by 1 of 192MHz clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__CLKSEL__DIV1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__CLKSEL__DIV2
 *
 * @BRIEF        HSI_FCLK is divide by 2 of 192MHz clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__CLKSEL__DIV2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__CLKSEL__DIV4
 *
 * @BRIEF        HSI_FCLK is divide by 4 of 192MHz clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__CLKSEL__DIV4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__CLKSEL__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__CLKSEL__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_HSI_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__OPTFCLKEN_TXPHYCLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__OPTFCLKEN_TXPHYCLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__OPTFCLKEN_TXPHYCLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__OPTFCLKEN_TXPHYCLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_UNIPRO1_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__CLKSEL_UTMI_P2__SEL_INT
 *
 * @BRIEF        The functional clock is provided by the internal clock 
 *               source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__CLKSEL_UTMI_P2__SEL_INT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__CLKSEL_UTMI_P2__SEL_EXT
 *
 * @BRIEF        The functional clock is provided by an external PHY through 
 *               an IO pad. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__CLKSEL_UTMI_P2__SEL_EXT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__CLKSEL_UTMI_P1__SEL_INT
 *
 * @BRIEF        The functional clock is provided by the internal clock 
 *               source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__CLKSEL_UTMI_P1__SEL_INT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__CLKSEL_UTMI_P1__SEL_EXT
 *
 * @BRIEF        The functional clock is provided by an external PHY through 
 *               an IO pad. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__CLKSEL_UTMI_P1__SEL_EXT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_FUNC48MCLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_FUNC48MCLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_FUNC48MCLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_FUNC48MCLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC480M_P2_CLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC480M_P2_CLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC480M_P2_CLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC480M_P2_CLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC480M_P1_CLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC480M_P1_CLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC480M_P1_CLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC480M_P1_CLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC60M_P2_CLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC60M_P2_CLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC60M_P2_CLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC60M_P2_CLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC60M_P1_CLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC60M_P1_CLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC60M_P1_CLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_HSIC60M_P1_CLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P3_CLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P3_CLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P3_CLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P3_CLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P2_CLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P2_CLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P2_CLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P2_CLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P1_CLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P1_CLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P1_CLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__OPTFCLKEN_UTMI_P1_CLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__SAR_MODE__SAR_DIS
 *
 * @BRIEF        SAR mode is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__SAR_MODE__SAR_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__SAR_MODE__SAR_EN
 *
 * @BRIEF        SAR mode is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__SAR_MODE__SAR_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__CLKSEL_60M__SEL_INT_PHY
 *
 * @BRIEF        The 60MHz clock is sourced from on die UTMI PHY - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__CLKSEL_60M__SEL_INT_PHY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__CLKSEL_60M__SEL_EXT_PHY
 *
 * @BRIEF        The 60MHz clock is sourced from the external ULPI PHY - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__CLKSEL_60M__SEL_EXT_PHY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__OPTFCLKEN_XCLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__OPTFCLKEN_XCLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__OPTFCLKEN_XCLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__OPTFCLKEN_XCLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_OTG_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH2_CLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH2_CLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH2_CLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH2_CLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH1_CLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH1_CLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH1_CLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH1_CLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH0_CLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH0_CLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH0_CLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__OPTFCLKEN_USB_CH0_CLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__SAR_MODE__SAR_DIS
 *
 * @BRIEF        SAR mode is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__SAR_MODE__SAR_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__SAR_MODE__SAR_EN
 *
 * @BRIEF        SAR mode is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__SAR_MODE__SAR_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_TLL_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_P1500_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disabled (not present). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_EMAC_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disabled (not present). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_SATA_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disabled (not present). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_TPPSS_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disabled (not present). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_PCIESS_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_CCPTX_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_XHPI_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__CLKSEL__SEL_64M
 *
 * @BRIEF        64MHz clock derived from DPLL_PER is selected (module not 
 *               present) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__CLKSEL__SEL_64M 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disabled (not present). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_MMC6_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USB_HOST_FS_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__OPTFCLKEN_CLK32K__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__OPTFCLKEN_CLK32K__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__OPTFCLKEN_CLK32K__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__OPTFCLKEN_CLK32K__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__OPTFCLKEN_PHY_48M__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__OPTFCLKEN_PHY_48M__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__OPTFCLKEN_PHY_48M__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__OPTFCLKEN_PHY_48M__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L3INIT_CM2__CM_L3INIT_USBPHYOCP2SCP_CLKCTRL__MODULEMODE__RESERVED 0x3ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __L3INIT_CM2_CRED_H 
                                                            */
