Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Oct 16 18:57:55 2023
| Host         : YagizComputer running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSA_timing_summary_routed.rpt -pb CSA_timing_summary_routed.pb -rpx CSA_timing_summary_routed.rpx -warn_on_violation
| Design       : CSA
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.019ns  (logic 3.430ns (56.981%)  route 2.589ns (43.019%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  B_IBUF[0]_inst/O
                         net (fo=5, routed)           1.302     2.104    B_IBUF[0]
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.068     2.172 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.287     3.459    Cout_OBUF
    R16                  OBUF (Prop_obuf_I_O)         2.560     6.019 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     6.019    Cout
    R16                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.010ns  (logic 3.442ns (57.279%)  route 2.567ns (42.721%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  B_IBUF[0]_inst/O
                         net (fo=5, routed)           1.306     2.108    B_IBUF[0]
    SLICE_X0Y4           LUT3 (Prop_lut3_I0_O)        0.063     2.171 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.261     3.432    sum_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         2.578     6.010 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.010    sum[1]
    M19                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.962ns  (logic 3.295ns (55.268%)  route 2.667ns (44.732%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  B_IBUF[0]_inst/O
                         net (fo=5, routed)           1.302     2.104    B_IBUF[0]
    SLICE_X0Y4           LUT4 (Prop_lut4_I1_O)        0.053     2.157 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.365     3.522    sum_OBUF[3]
    R17                  OBUF (Prop_obuf_I_O)         2.441     5.962 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.962    sum[3]
    R17                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.920ns  (logic 3.272ns (55.271%)  route 2.648ns (44.729%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  B_IBUF[0]_inst/O
                         net (fo=5, routed)           1.406     2.207    B_IBUF[0]
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.053     2.260 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.242     3.503    sum_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         2.417     5.920 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.920    sum[0]
    U17                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.874ns  (logic 3.315ns (56.435%)  route 2.559ns (43.565%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 f  B_IBUF[0]_inst/O
                         net (fo=5, routed)           1.306     2.108    B_IBUF[0]
    SLICE_X0Y4           LUT3 (Prop_lut3_I0_O)        0.053     2.161 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.252     3.413    sum_OBUF[2]
    N18                  OBUF (Prop_obuf_I_O)         2.460     5.874 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.874    sum[2]
    N18                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.327ns (66.492%)  route 0.669ns (33.508%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  Cin_IBUF_inst/O
                         net (fo=5, routed)           0.361     0.413    Cin_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.028     0.441 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.307     0.748    sum_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         1.247     1.995 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.995    sum[0]
    U17                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.369ns (65.270%)  route 0.728ns (34.730%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 f  Cin_IBUF_inst/O
                         net (fo=5, routed)           0.412     0.464    Cin_IBUF
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.028     0.492 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.316     0.808    sum_OBUF[2]
    N18                  OBUF (Prop_obuf_I_O)         1.289     2.098 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.098    sum[2]
    N18                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.350ns (63.655%)  route 0.771ns (36.345%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  Cin_IBUF_inst/O
                         net (fo=5, routed)           0.407     0.459    Cin_IBUF
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.028     0.487 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.364     0.850    sum_OBUF[3]
    R17                  OBUF (Prop_obuf_I_O)         1.270     2.120 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.120    sum[3]
    R17                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.412ns (65.820%)  route 0.733ns (34.180%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  Cin_IBUF_inst/O
                         net (fo=5, routed)           0.412     0.464    Cin_IBUF
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.029     0.493 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.321     0.814    sum_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.331     2.145 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.145    sum[1]
    M19                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.396ns (65.087%)  route 0.749ns (34.913%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  Cin_IBUF_inst/O
                         net (fo=5, routed)           0.407     0.459    Cin_IBUF
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.030     0.489 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.342     0.831    Cout_OBUF
    R16                  OBUF (Prop_obuf_I_O)         1.314     2.145 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.145    Cout
    R16                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------





