
*** Running vivado
    with args -log Fourier_Func_Gen.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Fourier_Func_Gen.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Fourier_Func_Gen.tcl -notrace
Command: synth_design -top Fourier_Func_Gen -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 282.617 ; gain = 73.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Fourier_Func_Gen' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:47]
INFO: [Synth 8-3491] module 'Clk_Divider' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Clock_Divider.vhd:34' bound to instance 'State_Clk_Gen' of component 'Clk_Divider' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:112]
INFO: [Synth 8-638] synthesizing module 'Clk_Divider' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Clock_Divider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Clk_Divider' (1#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Clock_Divider.vhd:40]
INFO: [Synth 8-3491] module 'Clk_Divider' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Clock_Divider.vhd:34' bound to instance 'Display_Clk_Gen' of component 'Clk_Divider' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:113]
INFO: [Synth 8-3491] module 'Clk_Divider' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Clock_Divider.vhd:34' bound to instance 'DAC_Clk_Gen' of component 'Clk_Divider' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:114]
INFO: [Synth 8-3491] module 'Clk_Divider' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Clock_Divider.vhd:34' bound to instance 'Initial_Theta_Clock_Gen' of component 'Clk_Divider' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:115]
INFO: [Synth 8-3491] module 'Fourier_Register' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Register.vhd:34' bound to instance 'Store_Amplitude' of component 'Fourier_Register' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:119]
INFO: [Synth 8-638] synthesizing module 'Fourier_Register' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Register.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Fourier_Register' (2#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Register.vhd:42]
INFO: [Synth 8-3491] module 'Disp_Output' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Disp_Output.vhd:34' bound to instance 'Sev_Seg_Output_Logic' of component 'Disp_Output' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:126]
INFO: [Synth 8-638] synthesizing module 'Disp_Output' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Disp_Output.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Disp_Output' (3#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Disp_Output.vhd:42]
INFO: [Synth 8-3491] module 'Sev_Seg_Driver' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Sev_Seg_Driver.vhd:5' bound to instance 'Sev_Seg_Driver_Part' of component 'Sev_Seg_Driver' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:127]
INFO: [Synth 8-638] synthesizing module 'Sev_Seg_Driver' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Sev_Seg_Driver.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Sev_Seg_Driver.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Sev_Seg_Driver' (4#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Sev_Seg_Driver.vhd:13]
INFO: [Synth 8-3491] module 'Sigma_Delta' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd:34' bound to instance 'One_Bit_DAC' of component 'Sigma_Delta' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Sigma_Delta' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Sigma_Delta' (5#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd:40]
INFO: [Synth 8-3491] module 'SinCos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/SinCos_Decoder.vhd:6' bound to instance 'Cos_1' of component 'SinCos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:131]
INFO: [Synth 8-638] synthesizing module 'SinCos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/SinCos_Decoder.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/SinCos_Decoder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SinCos_Decoder' (6#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/SinCos_Decoder.vhd:18]
INFO: [Synth 8-3491] module 'SinCos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/SinCos_Decoder.vhd:6' bound to instance 'Cos_2' of component 'SinCos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:132]
INFO: [Synth 8-3491] module 'SinCos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/SinCos_Decoder.vhd:6' bound to instance 'Cos_3' of component 'SinCos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:133]
INFO: [Synth 8-3491] module 'SinCos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/SinCos_Decoder.vhd:6' bound to instance 'Cos_4' of component 'SinCos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:134]
INFO: [Synth 8-3491] module 'SinCos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/SinCos_Decoder.vhd:6' bound to instance 'Cos_5' of component 'SinCos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:135]
INFO: [Synth 8-3491] module 'SinCos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/SinCos_Decoder.vhd:6' bound to instance 'Cos_6' of component 'SinCos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:136]
INFO: [Synth 8-3491] module 'SinCos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/SinCos_Decoder.vhd:6' bound to instance 'Cos_7' of component 'SinCos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:137]
INFO: [Synth 8-3491] module 'SinCos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/SinCos_Decoder.vhd:6' bound to instance 'Cos_8' of component 'SinCos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:138]
INFO: [Synth 8-3491] module 'amplitude_prescaler' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/amplitude_prescaler.vhd:34' bound to instance 'prescaler' of component 'amplitude_prescaler' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:141]
INFO: [Synth 8-638] synthesizing module 'amplitude_prescaler' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/amplitude_prescaler.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'amplitude_prescaler' (7#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/amplitude_prescaler.vhd:47]
INFO: [Synth 8-3491] module 'Scaler' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Scaler.vhd:34' bound to instance 'Scaled_0' of component 'scaler' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:143]
INFO: [Synth 8-638] synthesizing module 'Scaler' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Scaler.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Scaler' (8#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Scaler.vhd:41]
INFO: [Synth 8-3491] module 'Scaler' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Scaler.vhd:34' bound to instance 'Scaled_1' of component 'scaler' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:144]
INFO: [Synth 8-3491] module 'Scaler' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Scaler.vhd:34' bound to instance 'Scaled_2' of component 'scaler' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:145]
INFO: [Synth 8-3491] module 'Scaler' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Scaler.vhd:34' bound to instance 'Scaled_3' of component 'scaler' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:146]
INFO: [Synth 8-3491] module 'Scaler' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Scaler.vhd:34' bound to instance 'Scaled_4' of component 'scaler' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:147]
INFO: [Synth 8-3491] module 'Scaler' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Scaler.vhd:34' bound to instance 'Scaled_5' of component 'scaler' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:148]
INFO: [Synth 8-3491] module 'Scaler' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Scaler.vhd:34' bound to instance 'Scaled_6' of component 'scaler' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:149]
INFO: [Synth 8-3491] module 'Scaler' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Scaler.vhd:34' bound to instance 'Scaled_7' of component 'scaler' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'Fourier_Func_Gen' (9#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 334.512 ; gain = 125.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 334.512 ; gain = 125.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Fourier_Func_Gen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Fourier_Func_Gen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 631.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 631.488 ; gain = 422.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 631.488 ; gain = 422.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 631.488 ; gain = 422.027
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'Fourier_Register'
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_reg7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_reg6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_reg5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_reg4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_reg3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_reg2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_reg1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_reg0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CaBus" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    cost |                              000 |                              000
                   cos2t |                              001 |                              001
                   cos3t |                              010 |                              010
                   cos4t |                              011 |                              011
                   cos5t |                              100 |                              100
                   cos6t |                              101 |                              101
                   cos7t |                              110 |                              110
                   cos8t |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'Fourier_Register'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 631.488 ; gain = 422.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   8 Input     32 Bit       Adders := 1     
	   8 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               16 Bit    Registers := 41    
	               12 Bit    Registers := 16    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  24 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Fourier_Func_Gen 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     32 Bit       Adders := 1     
Module Clk_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module Fourier_Register 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  24 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module Disp_Output 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Sev_Seg_Driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module Sigma_Delta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module SinCos_Decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
Module amplitude_prescaler 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     16 Bit       Adders := 1     
Module Scaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP sinu_out, operation Mode is: A*B.
DSP Report: operator sinu_out is absorbed into DSP sinu_out.
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP sinu_out, operation Mode is: A*B.
DSP Report: operator sinu_out is absorbed into DSP sinu_out.
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP sinu_out, operation Mode is: A*B.
DSP Report: operator sinu_out is absorbed into DSP sinu_out.
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP sinu_out, operation Mode is: A*B.
DSP Report: operator sinu_out is absorbed into DSP sinu_out.
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP sinu_out, operation Mode is: A*B.
DSP Report: operator sinu_out is absorbed into DSP sinu_out.
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP sinu_out, operation Mode is: A*B.
DSP Report: operator sinu_out is absorbed into DSP sinu_out.
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP sinu_out, operation Mode is: A*B.
DSP Report: operator sinu_out is absorbed into DSP sinu_out.
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP sinu_out, operation Mode is: A*B.
DSP Report: operator sinu_out is absorbed into DSP sinu_out.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\Cos_8/theta_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\Cos_8/theta_int_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\Cos_8/theta_int_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\Cos_2/theta_int_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\Cos_4/theta_int_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\Cos_4/theta_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\Cos_6/theta_int_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Sev_Seg_Driver_Part/\CaBus_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Cos_8/theta_int_reg_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Cos_8/theta_int_reg_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Cos_4/theta_int_reg_rep[0] )
WARNING: [Synth 8-3332] Sequential element (CaBus_reg[0]) is unused and will be removed from module Sev_Seg_Driver.
WARNING: [Synth 8-3332] Sequential element (Cos_2/theta_int_reg[0]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (Cos_4/theta_int_reg[0]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (Cos_4/theta_int_reg[1]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (Cos_4/theta_int_reg_rep[0]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (Cos_6/theta_int_reg[0]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (Cos_8/theta_int_reg[0]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (Cos_8/theta_int_reg[1]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (Cos_8/theta_int_reg[2]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (Cos_8/theta_int_reg_rep[1]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (Cos_8/theta_int_reg_rep[0]) is unused and will be removed from module Fourier_Func_Gen.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Cos_8/theta_int_reg_rep[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Cos_2/theta_int_reg_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Cos_4/theta_int_reg_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Cos_6/theta_int_reg_rep[0] )
WARNING: [Synth 8-3332] Sequential element (Cos_2/theta_int_reg_rep[0]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (Cos_4/theta_int_reg_rep[1]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (Cos_6/theta_int_reg_rep[0]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (Cos_8/theta_int_reg_rep[2]) is unused and will be removed from module Fourier_Func_Gen.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:45 ; elapsed = 00:02:49 . Memory (MB): peak = 652.781 ; gain = 443.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+--------------------+---------------+----------------+
|Module Name      | RTL Object         | Depth x Width | Implemented As | 
+-----------------+--------------------+---------------+----------------+
|SinCos_Decoder   | sin_data_int       | 4096x16       | LUT            | 
|SinCos_Decoder   | cos_data_int       | 4096x16       | LUT            | 
|Fourier_Func_Gen | Cos_1/sin_data_int | 4096x16       | LUT            | 
|Fourier_Func_Gen | Cos_2/sin_data_int | 4096x16       | LUT            | 
|Fourier_Func_Gen | Cos_3/sin_data_int | 4096x16       | LUT            | 
|Fourier_Func_Gen | Cos_4/sin_data_int | 4096x16       | LUT            | 
|Fourier_Func_Gen | Cos_5/sin_data_int | 4096x16       | LUT            | 
|Fourier_Func_Gen | Cos_6/sin_data_int | 4096x16       | LUT            | 
|Fourier_Func_Gen | Cos_7/sin_data_int | 4096x16       | LUT            | 
|Fourier_Func_Gen | Cos_8/sin_data_int | 4096x16       | LUT            | 
+-----------------+--------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Scaler      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Scaler      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Scaler      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Scaler      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Scaler      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Scaler      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Scaler      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Scaler      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:02 ; elapsed = 00:03:06 . Memory (MB): peak = 742.598 ; gain = 533.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:03:16 . Memory (MB): peak = 759.445 ; gain = 549.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:33 ; elapsed = 00:03:38 . Memory (MB): peak = 785.289 ; gain = 575.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:35 ; elapsed = 00:03:40 . Memory (MB): peak = 785.289 ; gain = 575.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:35 ; elapsed = 00:03:40 . Memory (MB): peak = 785.289 ; gain = 575.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:37 ; elapsed = 00:03:41 . Memory (MB): peak = 785.289 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:38 ; elapsed = 00:03:42 . Memory (MB): peak = 785.289 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:38 ; elapsed = 00:03:42 . Memory (MB): peak = 785.289 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:38 ; elapsed = 00:03:42 . Memory (MB): peak = 785.289 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |   876|
|3     |DSP48E1_1 |     8|
|4     |LUT1      |   746|
|5     |LUT2      |   569|
|6     |LUT3      |  2207|
|7     |LUT4      |   754|
|8     |LUT5      |  1650|
|9     |LUT6      |  3656|
|10    |MUXF7     |  2013|
|11    |MUXF8     |   893|
|12    |FDCE      |   132|
|13    |FDRE      |   748|
|14    |FDSE      |     4|
|15    |IBUF      |    22|
|16    |OBUF      |    29|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------+-----------------+------+
|      |Instance                  |Module           |Cells |
+------+--------------------------+-----------------+------+
|1     |top                       |                 | 14310|
|2     |  Sev_Seg_Driver_Part     |Sev_Seg_Driver   |    27|
|3     |  Scaled_2                |Scaler_10        |   253|
|4     |  Scaled_5                |Scaler_13        |   253|
|5     |  Cos_1                   |SinCos_Decoder   |  1413|
|6     |  Cos_2                   |SinCos_Decoder_0 |  1279|
|7     |  Cos_3                   |SinCos_Decoder_1 |  1413|
|8     |  Cos_4                   |SinCos_Decoder_2 |  1035|
|9     |  Cos_5                   |SinCos_Decoder_3 |  1413|
|10    |  Cos_6                   |SinCos_Decoder_4 |  1279|
|11    |  Cos_7                   |SinCos_Decoder_5 |  1413|
|12    |  Cos_8                   |SinCos_Decoder_6 |   593|
|13    |  DAC_Clk_Gen             |Clk_Divider      |   120|
|14    |  Display_Clk_Gen         |Clk_Divider_7    |   120|
|15    |  Initial_Theta_Clock_Gen |Clk_Divider_8    |   120|
|16    |  One_Bit_DAC             |Sigma_Delta      |    74|
|17    |  Scaled_0                |Scaler           |   313|
|18    |  Scaled_1                |Scaler_9         |   256|
|19    |  Scaled_3                |Scaler_11        |   324|
|20    |  Scaled_4                |Scaler_12        |   269|
|21    |  Scaled_6                |Scaler_14        |   260|
|22    |  Scaled_7                |Scaler_15        |   337|
|23    |  Sev_Seg_Output_Logic    |Disp_Output      |     5|
|24    |  Store_Amplitude         |Fourier_Register |  1229|
+------+--------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:38 ; elapsed = 00:03:42 . Memory (MB): peak = 785.289 ; gain = 575.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:25 ; elapsed = 00:03:32 . Memory (MB): peak = 785.289 ; gain = 278.852
Synthesis Optimization Complete : Time (s): cpu = 00:03:38 ; elapsed = 00:03:42 . Memory (MB): peak = 785.289 ; gain = 575.828
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 906 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:41 ; elapsed = 00:03:44 . Memory (MB): peak = 785.289 ; gain = 575.828
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.runs/synth_1/Fourier_Func_Gen.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.082 . Memory (MB): peak = 785.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 08 22:53:18 2016...
