// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module warp_scheduler(	// ventus/src/pipeline/warp_schedule.scala:17:7
  input         clock,	// ventus/src/pipeline/warp_schedule.scala:17:7
                reset,	// ventus/src/pipeline/warp_schedule.scala:17:7
                io_pc_reset,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_warpReq_valid,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [2:0]  io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [4:0]  io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [10:0] io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [17:0] io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [4:0]  io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [31:0] io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_warpReq_bits_CTAdata_dispatch2cu_pds_base_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_warpReq_bits_CTAdata_dispatch2cu_csr_knl_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [10:0] io_warpReq_bits_CTAdata_dispatch2cu_wgid_x_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_warpReq_bits_CTAdata_dispatch2cu_wgid_y_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_warpReq_bits_CTAdata_dispatch2cu_wgid_z_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [31:0] io_warpReq_bits_CTAdata_dispatch2cu_wg_id,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [1:0]  io_warpReq_bits_wid,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input         io_warpRsp_ready,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output        io_warpRsp_valid,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output [1:0]  io_warpRsp_bits_wid,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_wg_id_lookup,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [4:0]  io_wg_id_tag,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output        io_pc_req_valid,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output [31:0] io_pc_req_bits_addr,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output [1:0]  io_pc_req_bits_mask,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_pc_req_bits_warpid,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input         io_pc_rsp_valid,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [31:0] io_pc_rsp_bits_addr,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [1:0]  io_pc_rsp_bits_mask,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_pc_rsp_bits_warpid,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_pc_rsp_bits_status,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output        io_branch_ready,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input         io_branch_valid,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [1:0]  io_branch_bits_wid,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input         io_branch_bits_jump,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [31:0] io_branch_bits_new_pc,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output        io_warp_control_ready,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input         io_warp_control_valid,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [1:0]  io_warp_control_bits_ctrl_wid,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input         io_warp_control_bits_ctrl_simt_stack_op,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input  [3:0]  io_scoreboard_busy,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input         io_pc_ibuffer_ready_0,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_pc_ibuffer_ready_1,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_pc_ibuffer_ready_2,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_pc_ibuffer_ready_3,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output [3:0]  io_warp_ready,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output        io_flush_valid,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output [1:0]  io_flush_bits,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output        io_flushCache_valid,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output [1:0]  io_flushCache_bits,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output        io_CTA2csr_valid,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output [2:0]  io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output [4:0]  io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output [10:0] io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output [17:0] io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output [4:0]  io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output [31:0] io_CTA2csr_bits_CTAdata_dispatch2cu_pds_base_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_CTA2csr_bits_CTAdata_dispatch2cu_csr_knl_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output [10:0] io_CTA2csr_bits_CTAdata_dispatch2cu_wgid_x_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_CTA2csr_bits_CTAdata_dispatch2cu_wgid_y_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
                io_CTA2csr_bits_CTAdata_dispatch2cu_wgid_z_dispatch,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output [31:0] io_CTA2csr_bits_CTAdata_dispatch2cu_wg_id,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output [1:0]  io_CTA2csr_bits_wid,	// ventus/src/pipeline/warp_schedule.scala:18:14
  input         io_flushDCache_ready,	// ventus/src/pipeline/warp_schedule.scala:18:14
  output        io_flushDCache_valid	// ventus/src/pipeline/warp_schedule.scala:18:14
);

  wire [1:0]       next_warp;	// ventus/src/pipeline/warp_schedule.scala:172:{22,32}
  wire             pc_ready_0;	// ventus/src/pipeline/warp_schedule.scala:171:42
  wire             pc_ready_1;	// ventus/src/pipeline/warp_schedule.scala:171:42
  wire             pc_ready_2;	// ventus/src/pipeline/warp_schedule.scala:171:42
  wire             pc_ready_3;	// ventus/src/pipeline/warp_schedule.scala:171:42
  wire             io_flushCache_valid_0;	// ventus/src/pipeline/warp_schedule.scala:74:39
  wire             io_warp_control_ready_0;	// ventus/src/pipeline/warp_schedule.scala:51:43
  wire [31:0]      _PCcontrol_3_io_PC_next;	// ventus/src/pipeline/warp_schedule.scala:77:50
  wire [1:0]       _PCcontrol_3_io_mask_o;	// ventus/src/pipeline/warp_schedule.scala:77:50
  wire [31:0]      _PCcontrol_2_io_PC_next;	// ventus/src/pipeline/warp_schedule.scala:77:50
  wire [1:0]       _PCcontrol_2_io_mask_o;	// ventus/src/pipeline/warp_schedule.scala:77:50
  wire [31:0]      _PCcontrol_1_io_PC_next;	// ventus/src/pipeline/warp_schedule.scala:77:50
  wire [1:0]       _PCcontrol_1_io_mask_o;	// ventus/src/pipeline/warp_schedule.scala:77:50
  wire [31:0]      _PCcontrol_io_PC_next;	// ventus/src/pipeline/warp_schedule.scala:77:50
  wire [1:0]       _PCcontrol_io_mask_o;	// ventus/src/pipeline/warp_schedule.scala:77:50
  wire             _warp_end_T = io_warp_control_ready_0 & io_warp_control_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:51:43
  wire             warp_end = _warp_end_T & io_warp_control_bits_ctrl_simt_stack_op;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:46:36
  reg  [1:0]       current_warp;	// ventus/src/pipeline/warp_schedule.scala:48:27
  wire             _io_flush_bits_T = ~io_flushCache_valid_0 & io_branch_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:50:21, :74:39
  assign io_warp_control_ready_0 = ~_io_flush_bits_T & ~io_flushCache_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:50:21, :51:{27,43}, :74:39
  assign io_flushCache_valid_0 = io_pc_rsp_valid & io_pc_rsp_bits_status[0];	// ventus/src/pipeline/warp_schedule.scala:74:{39,61}
  wire [3:0]       _GEN = {{pc_ready_3}, {pc_ready_2}, {pc_ready_1}, {pc_ready_0}};	// ventus/src/pipeline/warp_schedule.scala:95:56, :171:42
  wire             _GEN_0 = _GEN[next_warp];	// ventus/src/pipeline/warp_schedule.scala:95:56, :172:{22,32}
  wire             _GEN_1 = next_warp == 2'h0;	// ventus/src/pipeline/warp_schedule.scala:48:27, :95:33, :172:{22,32}
  wire             _GEN_2 = ~_GEN_1 | ~_GEN_0;	// ventus/src/pipeline/warp_schedule.scala:86:18, :95:{33,56}
  wire             _GEN_3 = next_warp == 2'h1;	// ventus/src/pipeline/warp_schedule.scala:95:33, :172:{22,32}
  wire             _GEN_4 = ~_GEN_3 | ~_GEN_0;	// ventus/src/pipeline/warp_schedule.scala:86:18, :95:{33,56}
  wire             _GEN_5 = next_warp == 2'h2;	// ventus/src/pipeline/warp_schedule.scala:95:33, :172:{22,32}
  wire             _GEN_6 = ~_GEN_5 | ~_GEN_0;	// ventus/src/pipeline/warp_schedule.scala:86:18, :95:{33,56}
  wire             _GEN_7 = ~(&next_warp) | ~_GEN_0;	// ventus/src/pipeline/warp_schedule.scala:86:18, :95:{33,56}, :172:{22,32}
  wire [3:0][31:0] _GEN_8 =
    {{_PCcontrol_3_io_PC_next},
     {_PCcontrol_2_io_PC_next},
     {_PCcontrol_1_io_PC_next},
     {_PCcontrol_io_PC_next}};	// ventus/src/pipeline/warp_schedule.scala:77:50, :97:23
  wire [3:0][1:0]  _GEN_9 =
    {{_PCcontrol_3_io_mask_o},
     {_PCcontrol_2_io_mask_o},
     {_PCcontrol_1_io_mask_o},
     {_PCcontrol_io_mask_o}};	// ventus/src/pipeline/warp_schedule.scala:77:50, :99:23
  reg  [3:0]       warp_bar_cur_0;	// ventus/src/pipeline/warp_schedule.scala:104:27
  reg  [3:0]       warp_bar_cur_1;	// ventus/src/pipeline/warp_schedule.scala:104:27
  reg  [3:0]       warp_bar_cur_2;	// ventus/src/pipeline/warp_schedule.scala:104:27
  reg  [3:0]       warp_bar_cur_3;	// ventus/src/pipeline/warp_schedule.scala:104:27
  reg  [3:0]       warp_bar_cur_4;	// ventus/src/pipeline/warp_schedule.scala:104:27
  reg  [3:0]       warp_bar_cur_5;	// ventus/src/pipeline/warp_schedule.scala:104:27
  reg  [3:0]       warp_bar_cur_6;	// ventus/src/pipeline/warp_schedule.scala:104:27
  reg  [3:0]       warp_bar_cur_7;	// ventus/src/pipeline/warp_schedule.scala:104:27
  reg  [3:0]       warp_bar_exp_0;	// ventus/src/pipeline/warp_schedule.scala:105:27
  reg  [3:0]       warp_bar_exp_1;	// ventus/src/pipeline/warp_schedule.scala:105:27
  reg  [3:0]       warp_bar_exp_2;	// ventus/src/pipeline/warp_schedule.scala:105:27
  reg  [3:0]       warp_bar_exp_3;	// ventus/src/pipeline/warp_schedule.scala:105:27
  reg  [3:0]       warp_bar_exp_4;	// ventus/src/pipeline/warp_schedule.scala:105:27
  reg  [3:0]       warp_bar_exp_5;	// ventus/src/pipeline/warp_schedule.scala:105:27
  reg  [3:0]       warp_bar_exp_6;	// ventus/src/pipeline/warp_schedule.scala:105:27
  reg  [3:0]       warp_bar_exp_7;	// ventus/src/pipeline/warp_schedule.scala:105:27
  reg  [3:0]       warp_endprg_cnt_0;	// ventus/src/pipeline/warp_schedule.scala:106:32
  reg  [3:0]       warp_endprg_cnt_1;	// ventus/src/pipeline/warp_schedule.scala:106:32
  reg  [3:0]       warp_endprg_cnt_2;	// ventus/src/pipeline/warp_schedule.scala:106:32
  reg  [3:0]       warp_endprg_cnt_3;	// ventus/src/pipeline/warp_schedule.scala:106:32
  reg  [3:0]       warp_endprg_cnt_4;	// ventus/src/pipeline/warp_schedule.scala:106:32
  reg  [3:0]       warp_endprg_cnt_5;	// ventus/src/pipeline/warp_schedule.scala:106:32
  reg  [3:0]       warp_endprg_cnt_6;	// ventus/src/pipeline/warp_schedule.scala:106:32
  reg  [3:0]       warp_endprg_cnt_7;	// ventus/src/pipeline/warp_schedule.scala:106:32
  reg              warp_wg_valid_0;	// ventus/src/pipeline/warp_schedule.scala:107:30
  reg              warp_wg_valid_1;	// ventus/src/pipeline/warp_schedule.scala:107:30
  reg              warp_wg_valid_2;	// ventus/src/pipeline/warp_schedule.scala:107:30
  reg              warp_wg_valid_3;	// ventus/src/pipeline/warp_schedule.scala:107:30
  reg              warp_wg_valid_4;	// ventus/src/pipeline/warp_schedule.scala:107:30
  reg              warp_wg_valid_5;	// ventus/src/pipeline/warp_schedule.scala:107:30
  reg              warp_wg_valid_6;	// ventus/src/pipeline/warp_schedule.scala:107:30
  reg              warp_wg_valid_7;	// ventus/src/pipeline/warp_schedule.scala:107:30
  reg  [3:0]       warp_bar_data;	// ventus/src/pipeline/warp_schedule.scala:118:28
  reg  [3:0]       warp_bar_belong_0;	// ventus/src/pipeline/warp_schedule.scala:119:30
  reg  [3:0]       warp_bar_belong_1;	// ventus/src/pipeline/warp_schedule.scala:119:30
  reg  [3:0]       warp_bar_belong_2;	// ventus/src/pipeline/warp_schedule.scala:119:30
  reg  [3:0]       warp_bar_belong_3;	// ventus/src/pipeline/warp_schedule.scala:119:30
  reg  [3:0]       warp_bar_belong_4;	// ventus/src/pipeline/warp_schedule.scala:119:30
  reg  [3:0]       warp_bar_belong_5;	// ventus/src/pipeline/warp_schedule.scala:119:30
  reg  [3:0]       warp_bar_belong_6;	// ventus/src/pipeline/warp_schedule.scala:119:30
  reg  [3:0]       warp_bar_belong_7;	// ventus/src/pipeline/warp_schedule.scala:119:30
  wire             warp_endprg_mask_0_0 = warp_endprg_cnt_0 == 4'h0 & warp_wg_valid_0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32, :107:30, :152:{50,67}
  wire             warp_endprg_mask_0_1 = warp_endprg_cnt_1 == 4'h0 & warp_wg_valid_1;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32, :107:30, :152:{50,67}
  wire             warp_endprg_mask_0_2 = warp_endprg_cnt_2 == 4'h0 & warp_wg_valid_2;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32, :107:30, :152:{50,67}
  wire             warp_endprg_mask_0_3 = warp_endprg_cnt_3 == 4'h0 & warp_wg_valid_3;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32, :107:30, :152:{50,67}
  wire             warp_endprg_mask_0_4 = warp_endprg_cnt_4 == 4'h0 & warp_wg_valid_4;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32, :107:30, :152:{50,67}
  wire             warp_endprg_mask_0_5 = warp_endprg_cnt_5 == 4'h0 & warp_wg_valid_5;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32, :107:30, :152:{50,67}
  wire             warp_endprg_mask_0_6 = warp_endprg_cnt_6 == 4'h0 & warp_wg_valid_6;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32, :107:30, :152:{50,67}
  wire             warp_endprg_mask_0_7 = warp_endprg_cnt_7 == 4'h0 & warp_wg_valid_7;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32, :107:30, :152:{50,67}
  reg  [3:0]       warp_active;	// ventus/src/pipeline/warp_schedule.scala:163:26
  assign pc_ready_3 = io_pc_ibuffer_ready_3 & warp_active[3];	// ventus/src/pipeline/warp_schedule.scala:163:26, :171:{42,55}
  assign pc_ready_2 = io_pc_ibuffer_ready_2 & warp_active[2];	// ventus/src/pipeline/warp_schedule.scala:163:26, :171:{42,55}
  assign pc_ready_1 = io_pc_ibuffer_ready_1 & warp_active[1];	// ventus/src/pipeline/warp_schedule.scala:163:26, :171:{42,55}
  assign pc_ready_0 = io_pc_ibuffer_ready_0 & warp_active[0];	// ventus/src/pipeline/warp_schedule.scala:163:26, :171:{42,55}
  assign next_warp =
    pc_ready_0
      ? 2'h0
      : pc_ready_1 ? 2'h1 : pc_ready_2 ? 2'h2 : pc_ready_3 ? 2'h3 : current_warp;	// ventus/src/pipeline/warp_schedule.scala:48:27, :49:25, :95:33, :171:42, :172:{22,32}
  wire             _GEN_10 = io_pc_rsp_valid & io_pc_rsp_bits_status[0];	// ventus/src/pipeline/warp_schedule.scala:74:61, :181:23
  wire             _GEN_11 = _GEN_10 & io_pc_rsp_bits_warpid == 2'h0;	// ventus/src/pipeline/warp_schedule.scala:48:27, :95:33, :181:{23,49}, :182:47
  wire             _GEN_12 = _GEN_10 & io_pc_rsp_bits_warpid == 2'h1;	// ventus/src/pipeline/warp_schedule.scala:95:33, :181:{23,49}, :182:47
  wire             _GEN_13 = _GEN_10 & io_pc_rsp_bits_warpid == 2'h2;	// ventus/src/pipeline/warp_schedule.scala:95:33, :181:{23,49}, :182:47
  wire             _GEN_14 = _GEN_10 & (&io_pc_rsp_bits_warpid);	// ventus/src/pipeline/warp_schedule.scala:95:33, :181:{23,49}, :182:47
  wire             _GEN_15 = _io_flush_bits_T & io_branch_bits_jump;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:188:22
  wire             _GEN_16 = io_branch_bits_wid == 2'h0;	// ventus/src/pipeline/warp_schedule.scala:48:27, :189:44
  wire             _GEN_17 = io_branch_bits_wid == 2'h1;	// ventus/src/pipeline/warp_schedule.scala:95:33, :189:44
  wire             _GEN_18 = io_branch_bits_wid == 2'h2;	// ventus/src/pipeline/warp_schedule.scala:95:33, :189:44
  wire             _GEN_19 = _GEN_15 & _GEN_16;	// ventus/src/pipeline/warp_schedule.scala:181:49, :188:{22,43}, :189:44, :190:41
  wire             _GEN_20 = _GEN_15 & _GEN_17;	// ventus/src/pipeline/warp_schedule.scala:181:49, :188:{22,43}, :189:44, :190:41
  wire             _GEN_21 = _GEN_15 & _GEN_18;	// ventus/src/pipeline/warp_schedule.scala:181:49, :188:{22,43}, :189:44, :190:41
  wire             _GEN_22 = _GEN_15 & (&io_branch_bits_wid);	// ventus/src/pipeline/warp_schedule.scala:181:49, :188:{22,43}, :189:44, :190:41
  wire             _GEN_23 = io_warpReq_bits_wid == 2'h0;	// ventus/src/pipeline/warp_schedule.scala:48:27, :199:45
  wire             _GEN_24 = io_warpReq_valid & _GEN_23;	// ventus/src/pipeline/warp_schedule.scala:188:43, :198:24, :199:45
  wire             _GEN_25 = io_warpReq_bits_wid == 2'h1;	// ventus/src/pipeline/warp_schedule.scala:95:33, :199:45
  wire             _GEN_26 = io_warpReq_valid & _GEN_25;	// ventus/src/pipeline/warp_schedule.scala:188:43, :198:24, :199:45
  wire             _GEN_27 = io_warpReq_bits_wid == 2'h2;	// ventus/src/pipeline/warp_schedule.scala:95:33, :199:45
  wire             _GEN_28 = io_warpReq_valid & _GEN_27;	// ventus/src/pipeline/warp_schedule.scala:188:43, :198:24, :199:45
  wire             _GEN_29 = io_warpReq_valid & (&io_warpReq_bits_wid);	// ventus/src/pipeline/warp_schedule.scala:188:43, :198:24, :199:45
  always @(posedge clock) begin	// ventus/src/pipeline/warp_schedule.scala:17:7
    if (reset) begin	// ventus/src/pipeline/warp_schedule.scala:17:7
      current_warp <= 2'h0;	// ventus/src/pipeline/warp_schedule.scala:48:27
      warp_bar_cur_0 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
      warp_bar_cur_1 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
      warp_bar_cur_2 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
      warp_bar_cur_3 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
      warp_bar_cur_4 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
      warp_bar_cur_5 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
      warp_bar_cur_6 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
      warp_bar_cur_7 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
      warp_bar_exp_0 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :105:27
      warp_bar_exp_1 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :105:27
      warp_bar_exp_2 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :105:27
      warp_bar_exp_3 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :105:27
      warp_bar_exp_4 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :105:27
      warp_bar_exp_5 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :105:27
      warp_bar_exp_6 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :105:27
      warp_bar_exp_7 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :105:27
      warp_endprg_cnt_0 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32
      warp_endprg_cnt_1 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32
      warp_endprg_cnt_2 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32
      warp_endprg_cnt_3 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32
      warp_endprg_cnt_4 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32
      warp_endprg_cnt_5 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32
      warp_endprg_cnt_6 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32
      warp_endprg_cnt_7 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :106:32
      warp_wg_valid_0 <= 1'h0;	// ventus/src/pipeline/warp_schedule.scala:95:37, :107:30
      warp_wg_valid_1 <= 1'h0;	// ventus/src/pipeline/warp_schedule.scala:95:37, :107:30
      warp_wg_valid_2 <= 1'h0;	// ventus/src/pipeline/warp_schedule.scala:95:37, :107:30
      warp_wg_valid_3 <= 1'h0;	// ventus/src/pipeline/warp_schedule.scala:95:37, :107:30
      warp_wg_valid_4 <= 1'h0;	// ventus/src/pipeline/warp_schedule.scala:95:37, :107:30
      warp_wg_valid_5 <= 1'h0;	// ventus/src/pipeline/warp_schedule.scala:95:37, :107:30
      warp_wg_valid_6 <= 1'h0;	// ventus/src/pipeline/warp_schedule.scala:95:37, :107:30
      warp_wg_valid_7 <= 1'h0;	// ventus/src/pipeline/warp_schedule.scala:95:37, :107:30
      warp_bar_data <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :118:28
      warp_bar_belong_0 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :119:30
      warp_bar_belong_1 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :119:30
      warp_bar_belong_2 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :119:30
      warp_bar_belong_3 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :119:30
      warp_bar_belong_4 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :119:30
      warp_bar_belong_5 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :119:30
      warp_bar_belong_6 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :119:30
      warp_bar_belong_7 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :119:30
      warp_active <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :163:26
    end
    else begin	// ventus/src/pipeline/warp_schedule.scala:17:7
      automatic logic [3:0]      _GEN_30 = {2'h0, io_warpReq_bits_wid};	// ventus/src/pipeline/warp_schedule.scala:48:27, :123:66
      automatic logic [7:0][3:0] _GEN_31;	// ventus/src/pipeline/warp_schedule.scala:123:60
      automatic logic [3:0]      _warp_bar_belong_T_1;	// ventus/src/pipeline/warp_schedule.scala:123:60
      automatic logic            _GEN_32 =
        io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch[4:2] == 3'h0;	// ventus/src/pipeline/warp_schedule.scala:17:7, :113:68, :123:31
      automatic logic            _GEN_33;	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
      automatic logic            _GEN_34 =
        io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch[4:2] == 3'h1;	// ventus/src/pipeline/warp_schedule.scala:17:7, :113:68, :123:31
      automatic logic            _GEN_35;	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
      automatic logic            _GEN_36 =
        io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch[4:2] == 3'h2;	// ventus/src/pipeline/warp_schedule.scala:17:7, :113:68, :123:31
      automatic logic            _GEN_37;	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
      automatic logic            _GEN_38 =
        io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch[4:2] == 3'h3;	// ventus/src/pipeline/warp_schedule.scala:17:7, :113:68, :123:31
      automatic logic            _GEN_39;	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
      automatic logic            _GEN_40 =
        io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch[4:2] == 3'h4;	// ventus/src/pipeline/warp_schedule.scala:17:7, :113:68, :123:31
      automatic logic            _GEN_41;	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
      automatic logic            _GEN_42 =
        io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch[4:2] == 3'h5;	// ventus/src/pipeline/warp_schedule.scala:17:7, :113:68, :123:31
      automatic logic            _GEN_43;	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
      automatic logic            _GEN_44 =
        io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch[4:2] == 3'h6;	// ventus/src/pipeline/warp_schedule.scala:113:68, :123:31
      automatic logic            _GEN_45;	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
      automatic logic            _GEN_46;	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
      automatic logic [7:0]      _GEN_47;	// ventus/src/pipeline/warp_schedule.scala:125:10
      automatic logic            _GEN_48;	// ventus/src/pipeline/warp_schedule.scala:125:10
      automatic logic            _GEN_49;	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
      automatic logic            _GEN_50;	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
      automatic logic            _GEN_51;	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
      automatic logic            _GEN_52;	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
      automatic logic            _GEN_53;	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
      automatic logic            _GEN_54;	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
      automatic logic            _GEN_55;	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
      automatic logic            _GEN_56;	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
      automatic logic [7:0]      _warp_bar_exp_T =
        8'h1 << io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count;	// ventus/src/pipeline/warp_schedule.scala:127:39
      automatic logic [3:0]      _warp_bar_exp_T_1;	// ventus/src/pipeline/warp_schedule.scala:127:66
      automatic logic            _GEN_57 = io_warpRsp_ready & warp_end;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:46:36
      automatic logic [3:0]      _GEN_58;	// ventus/src/pipeline/warp_schedule.scala:132:68
      automatic logic [3:0]      _GEN_59;	// ventus/src/pipeline/warp_schedule.scala:132:60
      automatic logic [3:0]      _warp_bar_belong_T_4;	// ventus/src/pipeline/warp_schedule.scala:132:60
      automatic logic            _GEN_60;	// ventus/src/pipeline/warp_schedule.scala:132:31
      automatic logic            _GEN_61;	// ventus/src/pipeline/warp_schedule.scala:132:31
      automatic logic            _GEN_62;	// ventus/src/pipeline/warp_schedule.scala:132:31
      automatic logic            _GEN_63;	// ventus/src/pipeline/warp_schedule.scala:132:31
      automatic logic            _GEN_64;	// ventus/src/pipeline/warp_schedule.scala:132:31
      automatic logic            _GEN_65;	// ventus/src/pipeline/warp_schedule.scala:132:31
      automatic logic            _GEN_66;	// ventus/src/pipeline/warp_schedule.scala:132:31
      automatic logic [7:0][3:0] _GEN_67;	// ventus/src/pipeline/warp_schedule.scala:145:60
      automatic logic [3:0]      _warp_endprg_cnt_T_1;	// ventus/src/pipeline/warp_schedule.scala:145:60
      automatic logic [3:0]      _warp_endprg_cnt_T_4;	// ventus/src/pipeline/warp_schedule.scala:149:62
      automatic logic [2:0]      _flush_entry_T_2 =
        {warp_endprg_mask_0_7, warp_endprg_mask_0_6, warp_endprg_mask_0_5}
        | {warp_endprg_mask_0_3, warp_endprg_mask_0_2, warp_endprg_mask_0_1};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28, ventus/src/pipeline/warp_schedule.scala:152:67
      automatic logic [2:0]      flush_entry =
        {|{warp_endprg_mask_0_7,
           warp_endprg_mask_0_6,
           warp_endprg_mask_0_5,
           warp_endprg_mask_0_4},
         |(_flush_entry_T_2[2:1]),
         _flush_entry_T_2[2] | _flush_entry_T_2[0]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, ventus/src/pipeline/warp_schedule.scala:152:67
      automatic logic [7:0]      _GEN_68 =
        {{warp_endprg_mask_0_7},
         {warp_endprg_mask_0_6},
         {warp_endprg_mask_0_5},
         {warp_endprg_mask_0_4},
         {warp_endprg_mask_0_3},
         {warp_endprg_mask_0_2},
         {warp_endprg_mask_0_1},
         {warp_endprg_mask_0_0}};	// ventus/src/pipeline/warp_schedule.scala:152:67, :156:40
      automatic logic            _GEN_69 = _GEN_68[flush_entry] & io_flushDCache_ready;	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/pipeline/warp_schedule.scala:156:40
      _GEN_31 =
        {{warp_bar_belong_7},
         {warp_bar_belong_6},
         {warp_bar_belong_5},
         {warp_bar_belong_4},
         {warp_bar_belong_3},
         {warp_bar_belong_2},
         {warp_bar_belong_1},
         {warp_bar_belong_0}};	// ventus/src/pipeline/warp_schedule.scala:119:30, :123:60
      _warp_bar_belong_T_1 =
        _GEN_31[io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch[4:2]] | 4'h1
        << _GEN_30;	// ventus/src/pipeline/warp_schedule.scala:113:68, :123:{60,66}
      _GEN_33 = io_warpReq_valid & _GEN_32;	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
      _GEN_35 = io_warpReq_valid & _GEN_34;	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
      _GEN_37 = io_warpReq_valid & _GEN_36;	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
      _GEN_39 = io_warpReq_valid & _GEN_38;	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
      _GEN_41 = io_warpReq_valid & _GEN_40;	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
      _GEN_43 = io_warpReq_valid & _GEN_42;	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
      _GEN_45 = io_warpReq_valid & _GEN_44;	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
      _GEN_46 =
        io_warpReq_valid & (&(io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch[4:2]));	// ventus/src/pipeline/warp_schedule.scala:113:68, :119:30, :122:24, :123:31
      _GEN_47 =
        {{|warp_bar_belong_7},
         {|warp_bar_belong_6},
         {|warp_bar_belong_5},
         {|warp_bar_belong_4},
         {|warp_bar_belong_3},
         {|warp_bar_belong_2},
         {|warp_bar_belong_1},
         {|warp_bar_belong_0}};	// ventus/src/pipeline/warp_schedule.scala:119:30, :125:10, :134:43
      _GEN_48 = _GEN_47[io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch[4:2]];	// ventus/src/pipeline/warp_schedule.scala:113:68, :125:10
      _GEN_49 = io_warpReq_valid & ~_GEN_48 & _GEN_32;	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :123:31, :125:{10,37}, :126:31
      _GEN_50 = io_warpReq_valid & ~_GEN_48 & _GEN_34;	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :123:31, :125:{10,37}, :126:31
      _GEN_51 = io_warpReq_valid & ~_GEN_48 & _GEN_36;	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :123:31, :125:{10,37}, :126:31
      _GEN_52 = io_warpReq_valid & ~_GEN_48 & _GEN_38;	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :123:31, :125:{10,37}, :126:31
      _GEN_53 = io_warpReq_valid & ~_GEN_48 & _GEN_40;	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :123:31, :125:{10,37}, :126:31
      _GEN_54 = io_warpReq_valid & ~_GEN_48 & _GEN_42;	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :123:31, :125:{10,37}, :126:31
      _GEN_55 = io_warpReq_valid & ~_GEN_48 & _GEN_44;	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :123:31, :125:{10,37}, :126:31
      _GEN_56 =
        io_warpReq_valid & ~_GEN_48
        & (&(io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch[4:2]));	// ventus/src/pipeline/warp_schedule.scala:104:27, :113:68, :122:24, :123:31, :125:{10,37}, :126:31
      _warp_bar_exp_T_1 = _warp_bar_exp_T[3:0] - 4'h1;	// ventus/src/pipeline/warp_schedule.scala:127:{39,66}
      _GEN_58 = {2'h0, io_warp_control_bits_ctrl_wid};	// ventus/src/pipeline/warp_schedule.scala:48:27, :132:68
      _GEN_59 = _GEN_31[io_wg_id_tag[4:2]];	// ventus/src/pipeline/warp_schedule.scala:116:29, :123:60, :132:60
      _warp_bar_belong_T_4 = _GEN_59 & ~(4'h1 << _GEN_58);	// ventus/src/pipeline/warp_schedule.scala:123:66, :132:{60,63,68}
      _GEN_60 = io_wg_id_tag[4:2] == 3'h0;	// ventus/src/pipeline/warp_schedule.scala:17:7, :116:29, :132:31
      _GEN_61 = io_wg_id_tag[4:2] == 3'h1;	// ventus/src/pipeline/warp_schedule.scala:17:7, :116:29, :132:31
      _GEN_62 = io_wg_id_tag[4:2] == 3'h2;	// ventus/src/pipeline/warp_schedule.scala:17:7, :116:29, :132:31
      _GEN_63 = io_wg_id_tag[4:2] == 3'h3;	// ventus/src/pipeline/warp_schedule.scala:17:7, :116:29, :132:31
      _GEN_64 = io_wg_id_tag[4:2] == 3'h4;	// ventus/src/pipeline/warp_schedule.scala:17:7, :116:29, :132:31
      _GEN_65 = io_wg_id_tag[4:2] == 3'h5;	// ventus/src/pipeline/warp_schedule.scala:17:7, :116:29, :132:31
      _GEN_66 = io_wg_id_tag[4:2] == 3'h6;	// ventus/src/pipeline/warp_schedule.scala:116:29, :123:31, :132:31
      _GEN_67 =
        {{warp_endprg_cnt_7},
         {warp_endprg_cnt_6},
         {warp_endprg_cnt_5},
         {warp_endprg_cnt_4},
         {warp_endprg_cnt_3},
         {warp_endprg_cnt_2},
         {warp_endprg_cnt_1},
         {warp_endprg_cnt_0}};	// ventus/src/pipeline/warp_schedule.scala:106:32, :145:60
      _warp_endprg_cnt_T_1 =
        _GEN_67[io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch[4:2]] | 4'h1
        << _GEN_30;	// ventus/src/pipeline/warp_schedule.scala:113:68, :123:66, :145:{60,66}
      _warp_endprg_cnt_T_4 = _GEN_67[io_wg_id_tag[4:2]] & ~(4'h1 << _GEN_58);	// ventus/src/pipeline/warp_schedule.scala:116:29, :123:66, :132:68, :145:60, :149:{62,65,70}
      if (pc_ready_0)	// ventus/src/pipeline/warp_schedule.scala:171:42
        current_warp <= 2'h0;	// ventus/src/pipeline/warp_schedule.scala:48:27
      else if (pc_ready_1)	// ventus/src/pipeline/warp_schedule.scala:171:42
        current_warp <= 2'h1;	// ventus/src/pipeline/warp_schedule.scala:48:27, :95:33
      else if (pc_ready_2)	// ventus/src/pipeline/warp_schedule.scala:171:42
        current_warp <= 2'h2;	// ventus/src/pipeline/warp_schedule.scala:48:27, :95:33
      else if (pc_ready_3)	// ventus/src/pipeline/warp_schedule.scala:171:42
        current_warp <= 2'h3;	// ventus/src/pipeline/warp_schedule.scala:48:27, :95:33
      if (_warp_end_T & ~io_warp_control_bits_ctrl_simt_stack_op) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:102:24, :135:28
        automatic logic [3:0]      _warp_bar_cur_T = 4'h1 << io_wg_id_tag[1:0];	// ventus/src/pipeline/warp_schedule.scala:117:29, :123:66, :136:60
        automatic logic [7:0][3:0] _GEN_70;	// ventus/src/pipeline/warp_schedule.scala:136:54
        automatic logic [3:0]      _GEN_71;	// ventus/src/pipeline/warp_schedule.scala:136:54
        automatic logic [3:0]      _warp_bar_cur_T_1;	// ventus/src/pipeline/warp_schedule.scala:136:54
        automatic logic [7:0][3:0] _GEN_72;	// ventus/src/pipeline/warp_schedule.scala:138:62
        automatic logic            _GEN_73;	// ventus/src/pipeline/warp_schedule.scala:138:62
        _GEN_70 =
          {{warp_bar_cur_7},
           {warp_bar_cur_6},
           {warp_bar_cur_5},
           {warp_bar_cur_4},
           {warp_bar_cur_3},
           {warp_bar_cur_2},
           {warp_bar_cur_1},
           {warp_bar_cur_0}};	// ventus/src/pipeline/warp_schedule.scala:104:27, :136:54
        _GEN_71 = _GEN_70[io_wg_id_tag[4:2]];	// ventus/src/pipeline/warp_schedule.scala:116:29, :136:54
        _warp_bar_cur_T_1 = _GEN_71 | _warp_bar_cur_T;	// ventus/src/pipeline/warp_schedule.scala:136:{54,60}
        _GEN_72 =
          {{warp_bar_exp_7},
           {warp_bar_exp_6},
           {warp_bar_exp_5},
           {warp_bar_exp_4},
           {warp_bar_exp_3},
           {warp_bar_exp_2},
           {warp_bar_exp_1},
           {warp_bar_exp_0}};	// ventus/src/pipeline/warp_schedule.scala:105:27, :138:62
        _GEN_73 = (_GEN_71 | _warp_bar_cur_T) == _GEN_72[io_wg_id_tag[4:2]];	// ventus/src/pipeline/warp_schedule.scala:116:29, :136:{54,60}, :138:{35,62}
        if (_GEN_73 & _GEN_60)	// ventus/src/pipeline/warp_schedule.scala:132:31, :136:28, :138:{62,90}, :139:30
          warp_bar_cur_0 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        else if (_GEN_60)	// ventus/src/pipeline/warp_schedule.scala:132:31
          warp_bar_cur_0 <= _warp_bar_cur_T_1;	// ventus/src/pipeline/warp_schedule.scala:104:27, :136:54
        else if (_GEN_49)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_0 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        if (_GEN_73 & _GEN_61)	// ventus/src/pipeline/warp_schedule.scala:132:31, :136:28, :138:{62,90}, :139:30
          warp_bar_cur_1 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        else if (_GEN_61)	// ventus/src/pipeline/warp_schedule.scala:132:31
          warp_bar_cur_1 <= _warp_bar_cur_T_1;	// ventus/src/pipeline/warp_schedule.scala:104:27, :136:54
        else if (_GEN_50)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_1 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        if (_GEN_73 & _GEN_62)	// ventus/src/pipeline/warp_schedule.scala:132:31, :136:28, :138:{62,90}, :139:30
          warp_bar_cur_2 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        else if (_GEN_62)	// ventus/src/pipeline/warp_schedule.scala:132:31
          warp_bar_cur_2 <= _warp_bar_cur_T_1;	// ventus/src/pipeline/warp_schedule.scala:104:27, :136:54
        else if (_GEN_51)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_2 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        if (_GEN_73 & _GEN_63)	// ventus/src/pipeline/warp_schedule.scala:132:31, :136:28, :138:{62,90}, :139:30
          warp_bar_cur_3 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        else if (_GEN_63)	// ventus/src/pipeline/warp_schedule.scala:132:31
          warp_bar_cur_3 <= _warp_bar_cur_T_1;	// ventus/src/pipeline/warp_schedule.scala:104:27, :136:54
        else if (_GEN_52)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_3 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        if (_GEN_73 & _GEN_64)	// ventus/src/pipeline/warp_schedule.scala:132:31, :136:28, :138:{62,90}, :139:30
          warp_bar_cur_4 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        else if (_GEN_64)	// ventus/src/pipeline/warp_schedule.scala:132:31
          warp_bar_cur_4 <= _warp_bar_cur_T_1;	// ventus/src/pipeline/warp_schedule.scala:104:27, :136:54
        else if (_GEN_53)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_4 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        if (_GEN_73 & _GEN_65)	// ventus/src/pipeline/warp_schedule.scala:132:31, :136:28, :138:{62,90}, :139:30
          warp_bar_cur_5 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        else if (_GEN_65)	// ventus/src/pipeline/warp_schedule.scala:132:31
          warp_bar_cur_5 <= _warp_bar_cur_T_1;	// ventus/src/pipeline/warp_schedule.scala:104:27, :136:54
        else if (_GEN_54)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_5 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        if (_GEN_73 & _GEN_66)	// ventus/src/pipeline/warp_schedule.scala:132:31, :136:28, :138:{62,90}, :139:30
          warp_bar_cur_6 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        else if (_GEN_66)	// ventus/src/pipeline/warp_schedule.scala:132:31
          warp_bar_cur_6 <= _warp_bar_cur_T_1;	// ventus/src/pipeline/warp_schedule.scala:104:27, :136:54
        else if (_GEN_55)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_6 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        if (_GEN_73 & (&(io_wg_id_tag[4:2])))	// ventus/src/pipeline/warp_schedule.scala:116:29, :132:31, :136:28, :138:{62,90}, :139:30
          warp_bar_cur_7 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        else if (&(io_wg_id_tag[4:2]))	// ventus/src/pipeline/warp_schedule.scala:116:29, :132:31
          warp_bar_cur_7 <= _warp_bar_cur_T_1;	// ventus/src/pipeline/warp_schedule.scala:104:27, :136:54
        else if (_GEN_56)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_7 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        if (_GEN_73)	// ventus/src/pipeline/warp_schedule.scala:138:62
          warp_bar_data <= warp_bar_data & ~_GEN_59;	// ventus/src/pipeline/warp_schedule.scala:118:28, :132:60, :140:{36,39}
        else	// ventus/src/pipeline/warp_schedule.scala:138:62
          warp_bar_data <= warp_bar_data | 4'h1 << _GEN_58;	// ventus/src/pipeline/warp_schedule.scala:118:28, :123:66, :132:68, :137:{34,40}
      end
      else begin	// ventus/src/pipeline/warp_schedule.scala:135:28
        if (_GEN_49)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_0 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        if (_GEN_50)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_1 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        if (_GEN_51)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_2 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        if (_GEN_52)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_3 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        if (_GEN_53)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_4 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        if (_GEN_54)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_5 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        if (_GEN_55)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_6 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
        if (_GEN_56)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
          warp_bar_cur_7 <= 4'h0;	// ventus/src/pipeline/warp_schedule.scala:18:14, :104:27
      end
      if (_GEN_49)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
        warp_bar_exp_0 <= _warp_bar_exp_T_1;	// ventus/src/pipeline/warp_schedule.scala:105:27, :127:66
      if (_GEN_50)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
        warp_bar_exp_1 <= _warp_bar_exp_T_1;	// ventus/src/pipeline/warp_schedule.scala:105:27, :127:66
      if (_GEN_51)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
        warp_bar_exp_2 <= _warp_bar_exp_T_1;	// ventus/src/pipeline/warp_schedule.scala:105:27, :127:66
      if (_GEN_52)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
        warp_bar_exp_3 <= _warp_bar_exp_T_1;	// ventus/src/pipeline/warp_schedule.scala:105:27, :127:66
      if (_GEN_53)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
        warp_bar_exp_4 <= _warp_bar_exp_T_1;	// ventus/src/pipeline/warp_schedule.scala:105:27, :127:66
      if (_GEN_54)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
        warp_bar_exp_5 <= _warp_bar_exp_T_1;	// ventus/src/pipeline/warp_schedule.scala:105:27, :127:66
      if (_GEN_55)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
        warp_bar_exp_6 <= _warp_bar_exp_T_1;	// ventus/src/pipeline/warp_schedule.scala:105:27, :127:66
      if (_GEN_56)	// ventus/src/pipeline/warp_schedule.scala:104:27, :122:24, :125:37, :126:31
        warp_bar_exp_7 <= _warp_bar_exp_T_1;	// ventus/src/pipeline/warp_schedule.scala:105:27, :127:66
      if (_GEN_57 & _GEN_60) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:122:24, :130:24, :132:31
        warp_endprg_cnt_0 <= _warp_endprg_cnt_T_4;	// ventus/src/pipeline/warp_schedule.scala:106:32, :149:62
        warp_bar_belong_0 <= _warp_bar_belong_T_4;	// ventus/src/pipeline/warp_schedule.scala:119:30, :132:60
      end
      else if (_GEN_33) begin	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
        warp_endprg_cnt_0 <= _warp_endprg_cnt_T_1;	// ventus/src/pipeline/warp_schedule.scala:106:32, :145:60
        warp_bar_belong_0 <= _warp_bar_belong_T_1;	// ventus/src/pipeline/warp_schedule.scala:119:30, :123:60
      end
      if (_GEN_57 & _GEN_61) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:122:24, :130:24, :132:31
        warp_endprg_cnt_1 <= _warp_endprg_cnt_T_4;	// ventus/src/pipeline/warp_schedule.scala:106:32, :149:62
        warp_bar_belong_1 <= _warp_bar_belong_T_4;	// ventus/src/pipeline/warp_schedule.scala:119:30, :132:60
      end
      else if (_GEN_35) begin	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
        warp_endprg_cnt_1 <= _warp_endprg_cnt_T_1;	// ventus/src/pipeline/warp_schedule.scala:106:32, :145:60
        warp_bar_belong_1 <= _warp_bar_belong_T_1;	// ventus/src/pipeline/warp_schedule.scala:119:30, :123:60
      end
      if (_GEN_57 & _GEN_62) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:122:24, :130:24, :132:31
        warp_endprg_cnt_2 <= _warp_endprg_cnt_T_4;	// ventus/src/pipeline/warp_schedule.scala:106:32, :149:62
        warp_bar_belong_2 <= _warp_bar_belong_T_4;	// ventus/src/pipeline/warp_schedule.scala:119:30, :132:60
      end
      else if (_GEN_37) begin	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
        warp_endprg_cnt_2 <= _warp_endprg_cnt_T_1;	// ventus/src/pipeline/warp_schedule.scala:106:32, :145:60
        warp_bar_belong_2 <= _warp_bar_belong_T_1;	// ventus/src/pipeline/warp_schedule.scala:119:30, :123:60
      end
      if (_GEN_57 & _GEN_63) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:122:24, :130:24, :132:31
        warp_endprg_cnt_3 <= _warp_endprg_cnt_T_4;	// ventus/src/pipeline/warp_schedule.scala:106:32, :149:62
        warp_bar_belong_3 <= _warp_bar_belong_T_4;	// ventus/src/pipeline/warp_schedule.scala:119:30, :132:60
      end
      else if (_GEN_39) begin	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
        warp_endprg_cnt_3 <= _warp_endprg_cnt_T_1;	// ventus/src/pipeline/warp_schedule.scala:106:32, :145:60
        warp_bar_belong_3 <= _warp_bar_belong_T_1;	// ventus/src/pipeline/warp_schedule.scala:119:30, :123:60
      end
      if (_GEN_57 & _GEN_64) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:122:24, :130:24, :132:31
        warp_endprg_cnt_4 <= _warp_endprg_cnt_T_4;	// ventus/src/pipeline/warp_schedule.scala:106:32, :149:62
        warp_bar_belong_4 <= _warp_bar_belong_T_4;	// ventus/src/pipeline/warp_schedule.scala:119:30, :132:60
      end
      else if (_GEN_41) begin	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
        warp_endprg_cnt_4 <= _warp_endprg_cnt_T_1;	// ventus/src/pipeline/warp_schedule.scala:106:32, :145:60
        warp_bar_belong_4 <= _warp_bar_belong_T_1;	// ventus/src/pipeline/warp_schedule.scala:119:30, :123:60
      end
      if (_GEN_57 & _GEN_65) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:122:24, :130:24, :132:31
        warp_endprg_cnt_5 <= _warp_endprg_cnt_T_4;	// ventus/src/pipeline/warp_schedule.scala:106:32, :149:62
        warp_bar_belong_5 <= _warp_bar_belong_T_4;	// ventus/src/pipeline/warp_schedule.scala:119:30, :132:60
      end
      else if (_GEN_43) begin	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
        warp_endprg_cnt_5 <= _warp_endprg_cnt_T_1;	// ventus/src/pipeline/warp_schedule.scala:106:32, :145:60
        warp_bar_belong_5 <= _warp_bar_belong_T_1;	// ventus/src/pipeline/warp_schedule.scala:119:30, :123:60
      end
      if (_GEN_57 & _GEN_66) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:122:24, :130:24, :132:31
        warp_endprg_cnt_6 <= _warp_endprg_cnt_T_4;	// ventus/src/pipeline/warp_schedule.scala:106:32, :149:62
        warp_bar_belong_6 <= _warp_bar_belong_T_4;	// ventus/src/pipeline/warp_schedule.scala:119:30, :132:60
      end
      else if (_GEN_45) begin	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
        warp_endprg_cnt_6 <= _warp_endprg_cnt_T_1;	// ventus/src/pipeline/warp_schedule.scala:106:32, :145:60
        warp_bar_belong_6 <= _warp_bar_belong_T_1;	// ventus/src/pipeline/warp_schedule.scala:119:30, :123:60
      end
      if (_GEN_57 & (&(io_wg_id_tag[4:2]))) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:116:29, :122:24, :130:24, :132:31
        warp_endprg_cnt_7 <= _warp_endprg_cnt_T_4;	// ventus/src/pipeline/warp_schedule.scala:106:32, :149:62
        warp_bar_belong_7 <= _warp_bar_belong_T_4;	// ventus/src/pipeline/warp_schedule.scala:119:30, :132:60
      end
      else if (_GEN_46) begin	// ventus/src/pipeline/warp_schedule.scala:119:30, :122:24, :123:31
        warp_endprg_cnt_7 <= _warp_endprg_cnt_T_1;	// ventus/src/pipeline/warp_schedule.scala:106:32, :145:60
        warp_bar_belong_7 <= _warp_bar_belong_T_1;	// ventus/src/pipeline/warp_schedule.scala:119:30, :123:60
      end
      warp_wg_valid_0 <= ~(_GEN_69 & flush_entry == 3'h0) & (_GEN_33 | warp_wg_valid_0);	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/pipeline/warp_schedule.scala:17:7, :107:30, :119:30, :122:24, :123:31, :144:24, :146:29, :156:{40,64}, :157:32
      warp_wg_valid_1 <= ~(_GEN_69 & flush_entry == 3'h1) & (_GEN_35 | warp_wg_valid_1);	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/pipeline/warp_schedule.scala:17:7, :107:30, :119:30, :122:24, :123:31, :144:24, :146:29, :156:{40,64}, :157:32
      warp_wg_valid_2 <= ~(_GEN_69 & flush_entry == 3'h2) & (_GEN_37 | warp_wg_valid_2);	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/pipeline/warp_schedule.scala:17:7, :107:30, :119:30, :122:24, :123:31, :144:24, :146:29, :156:{40,64}, :157:32
      warp_wg_valid_3 <= ~(_GEN_69 & flush_entry == 3'h3) & (_GEN_39 | warp_wg_valid_3);	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/pipeline/warp_schedule.scala:17:7, :107:30, :119:30, :122:24, :123:31, :144:24, :146:29, :156:{40,64}, :157:32
      warp_wg_valid_4 <= ~(_GEN_69 & flush_entry == 3'h4) & (_GEN_41 | warp_wg_valid_4);	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/pipeline/warp_schedule.scala:17:7, :107:30, :119:30, :122:24, :123:31, :144:24, :146:29, :156:{40,64}, :157:32
      warp_wg_valid_5 <= ~(_GEN_69 & flush_entry == 3'h5) & (_GEN_43 | warp_wg_valid_5);	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/pipeline/warp_schedule.scala:17:7, :107:30, :119:30, :122:24, :123:31, :144:24, :146:29, :156:{40,64}, :157:32
      warp_wg_valid_6 <= ~(_GEN_69 & flush_entry == 3'h6) & (_GEN_45 | warp_wg_valid_6);	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/pipeline/warp_schedule.scala:107:30, :119:30, :122:24, :123:31, :144:24, :146:29, :156:{40,64}, :157:32
      warp_wg_valid_7 <= ~(_GEN_69 & (&flush_entry)) & (_GEN_46 | warp_wg_valid_7);	// src/main/scala/chisel3/util/OneHot.scala:32:10, ventus/src/pipeline/warp_schedule.scala:107:30, :119:30, :122:24, :123:31, :144:24, :146:29, :156:{40,64}, :157:32
      warp_active <=
        (warp_active | 4'h1 << _GEN_30 & {4{io_warpReq_valid}})
        & ~({4{warp_end}} & 4'h1 << _GEN_58);	// ventus/src/pipeline/warp_schedule.scala:46:36, :123:66, :132:68, :163:26, :167:{29,36,65,70,99,102,109,128,133}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/pipeline/warp_schedule.scala:17:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/warp_schedule.scala:17:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/warp_schedule.scala:17:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/pipeline/warp_schedule.scala:17:7
      automatic logic [31:0] _RANDOM[0:4];	// ventus/src/pipeline/warp_schedule.scala:17:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/pipeline/warp_schedule.scala:17:7
        `INIT_RANDOM_PROLOG_	// ventus/src/pipeline/warp_schedule.scala:17:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/pipeline/warp_schedule.scala:17:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/pipeline/warp_schedule.scala:17:7
        end	// ventus/src/pipeline/warp_schedule.scala:17:7
        current_warp = _RANDOM[3'h0][1:0];	// ventus/src/pipeline/warp_schedule.scala:17:7, :48:27
        warp_bar_cur_0 = _RANDOM[3'h0][5:2];	// ventus/src/pipeline/warp_schedule.scala:17:7, :48:27, :104:27
        warp_bar_cur_1 = _RANDOM[3'h0][9:6];	// ventus/src/pipeline/warp_schedule.scala:17:7, :48:27, :104:27
        warp_bar_cur_2 = _RANDOM[3'h0][13:10];	// ventus/src/pipeline/warp_schedule.scala:17:7, :48:27, :104:27
        warp_bar_cur_3 = _RANDOM[3'h0][17:14];	// ventus/src/pipeline/warp_schedule.scala:17:7, :48:27, :104:27
        warp_bar_cur_4 = _RANDOM[3'h0][21:18];	// ventus/src/pipeline/warp_schedule.scala:17:7, :48:27, :104:27
        warp_bar_cur_5 = _RANDOM[3'h0][25:22];	// ventus/src/pipeline/warp_schedule.scala:17:7, :48:27, :104:27
        warp_bar_cur_6 = _RANDOM[3'h0][29:26];	// ventus/src/pipeline/warp_schedule.scala:17:7, :48:27, :104:27
        warp_bar_cur_7 = {_RANDOM[3'h0][31:30], _RANDOM[3'h1][1:0]};	// ventus/src/pipeline/warp_schedule.scala:17:7, :48:27, :104:27
        warp_bar_exp_0 = _RANDOM[3'h1][5:2];	// ventus/src/pipeline/warp_schedule.scala:17:7, :104:27, :105:27
        warp_bar_exp_1 = _RANDOM[3'h1][9:6];	// ventus/src/pipeline/warp_schedule.scala:17:7, :104:27, :105:27
        warp_bar_exp_2 = _RANDOM[3'h1][13:10];	// ventus/src/pipeline/warp_schedule.scala:17:7, :104:27, :105:27
        warp_bar_exp_3 = _RANDOM[3'h1][17:14];	// ventus/src/pipeline/warp_schedule.scala:17:7, :104:27, :105:27
        warp_bar_exp_4 = _RANDOM[3'h1][21:18];	// ventus/src/pipeline/warp_schedule.scala:17:7, :104:27, :105:27
        warp_bar_exp_5 = _RANDOM[3'h1][25:22];	// ventus/src/pipeline/warp_schedule.scala:17:7, :104:27, :105:27
        warp_bar_exp_6 = _RANDOM[3'h1][29:26];	// ventus/src/pipeline/warp_schedule.scala:17:7, :104:27, :105:27
        warp_bar_exp_7 = {_RANDOM[3'h1][31:30], _RANDOM[3'h2][1:0]};	// ventus/src/pipeline/warp_schedule.scala:17:7, :104:27, :105:27
        warp_endprg_cnt_0 = _RANDOM[3'h2][5:2];	// ventus/src/pipeline/warp_schedule.scala:17:7, :105:27, :106:32
        warp_endprg_cnt_1 = _RANDOM[3'h2][9:6];	// ventus/src/pipeline/warp_schedule.scala:17:7, :105:27, :106:32
        warp_endprg_cnt_2 = _RANDOM[3'h2][13:10];	// ventus/src/pipeline/warp_schedule.scala:17:7, :105:27, :106:32
        warp_endprg_cnt_3 = _RANDOM[3'h2][17:14];	// ventus/src/pipeline/warp_schedule.scala:17:7, :105:27, :106:32
        warp_endprg_cnt_4 = _RANDOM[3'h2][21:18];	// ventus/src/pipeline/warp_schedule.scala:17:7, :105:27, :106:32
        warp_endprg_cnt_5 = _RANDOM[3'h2][25:22];	// ventus/src/pipeline/warp_schedule.scala:17:7, :105:27, :106:32
        warp_endprg_cnt_6 = _RANDOM[3'h2][29:26];	// ventus/src/pipeline/warp_schedule.scala:17:7, :105:27, :106:32
        warp_endprg_cnt_7 = {_RANDOM[3'h2][31:30], _RANDOM[3'h3][1:0]};	// ventus/src/pipeline/warp_schedule.scala:17:7, :105:27, :106:32
        warp_wg_valid_0 = _RANDOM[3'h3][2];	// ventus/src/pipeline/warp_schedule.scala:17:7, :106:32, :107:30
        warp_wg_valid_1 = _RANDOM[3'h3][3];	// ventus/src/pipeline/warp_schedule.scala:17:7, :106:32, :107:30
        warp_wg_valid_2 = _RANDOM[3'h3][4];	// ventus/src/pipeline/warp_schedule.scala:17:7, :106:32, :107:30
        warp_wg_valid_3 = _RANDOM[3'h3][5];	// ventus/src/pipeline/warp_schedule.scala:17:7, :106:32, :107:30
        warp_wg_valid_4 = _RANDOM[3'h3][6];	// ventus/src/pipeline/warp_schedule.scala:17:7, :106:32, :107:30
        warp_wg_valid_5 = _RANDOM[3'h3][7];	// ventus/src/pipeline/warp_schedule.scala:17:7, :106:32, :107:30
        warp_wg_valid_6 = _RANDOM[3'h3][8];	// ventus/src/pipeline/warp_schedule.scala:17:7, :106:32, :107:30
        warp_wg_valid_7 = _RANDOM[3'h3][9];	// ventus/src/pipeline/warp_schedule.scala:17:7, :106:32, :107:30
        warp_bar_data = _RANDOM[3'h3][13:10];	// ventus/src/pipeline/warp_schedule.scala:17:7, :106:32, :118:28
        warp_bar_belong_0 = _RANDOM[3'h3][17:14];	// ventus/src/pipeline/warp_schedule.scala:17:7, :106:32, :119:30
        warp_bar_belong_1 = _RANDOM[3'h3][21:18];	// ventus/src/pipeline/warp_schedule.scala:17:7, :106:32, :119:30
        warp_bar_belong_2 = _RANDOM[3'h3][25:22];	// ventus/src/pipeline/warp_schedule.scala:17:7, :106:32, :119:30
        warp_bar_belong_3 = _RANDOM[3'h3][29:26];	// ventus/src/pipeline/warp_schedule.scala:17:7, :106:32, :119:30
        warp_bar_belong_4 = {_RANDOM[3'h3][31:30], _RANDOM[3'h4][1:0]};	// ventus/src/pipeline/warp_schedule.scala:17:7, :106:32, :119:30
        warp_bar_belong_5 = _RANDOM[3'h4][5:2];	// ventus/src/pipeline/warp_schedule.scala:17:7, :119:30
        warp_bar_belong_6 = _RANDOM[3'h4][9:6];	// ventus/src/pipeline/warp_schedule.scala:17:7, :119:30
        warp_bar_belong_7 = _RANDOM[3'h4][13:10];	// ventus/src/pipeline/warp_schedule.scala:17:7, :119:30
        warp_active = _RANDOM[3'h4][17:14];	// ventus/src/pipeline/warp_schedule.scala:17:7, :119:30, :163:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/warp_schedule.scala:17:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/warp_schedule.scala:17:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  PCcontrol PCcontrol (	// ventus/src/pipeline/warp_schedule.scala:77:50
    .clock        (clock),
    .reset        (reset),
    .io_New_PC
      (io_pc_reset
         ? 32'h0
         : _GEN_24
             ? io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch
             : _GEN_19 | ~_GEN_11 ? io_branch_bits_new_pc : io_pc_rsp_bits_addr),	// ventus/src/pipeline/warp_schedule.scala:82:30, :95:33, :181:49, :182:47, :188:43, :190:41, :191:41, :198:24, :199:45, :201:42, :205:20, :206:70
    .io_PC_replay
      (~(io_pc_reset | _GEN_24)
       & (_GEN_15 ? ~(_GEN_16 | _GEN_11) & _GEN_2 : ~_GEN_11 & _GEN_2)),	// ventus/src/pipeline/warp_schedule.scala:86:18, :95:33, :181:49, :182:47, :188:{22,43}, :189:44, :198:24, :199:45, :205:20, :206:101
    .io_PC_src
      (io_pc_reset | io_warpReq_valid & _GEN_23 | _GEN_19
         ? 2'h1
         : _GEN_11 ? 2'h3 : {_GEN_1, 1'h0}),	// ventus/src/pipeline/warp_schedule.scala:87:15, :95:{33,37}, :96:30, :181:49, :182:47, :183:44, :188:43, :190:41, :198:24, :199:45, :200:42, :205:20, :206:56
    .io_PC_next   (_PCcontrol_io_PC_next),
    .io_mask_o    (_PCcontrol_io_mask_o),
    .io_mask_i    (_GEN_11 ? io_pc_rsp_bits_mask : 2'h0)	// ventus/src/pipeline/warp_schedule.scala:48:27, :88:15, :95:33, :181:49, :182:47, :185:44
  );
  PCcontrol PCcontrol_1 (	// ventus/src/pipeline/warp_schedule.scala:77:50
    .clock        (clock),
    .reset        (reset),
    .io_New_PC
      (io_pc_reset
         ? 32'h0
         : _GEN_26
             ? io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch
             : _GEN_20 | ~_GEN_12 ? io_branch_bits_new_pc : io_pc_rsp_bits_addr),	// ventus/src/pipeline/warp_schedule.scala:82:30, :95:33, :181:49, :182:47, :188:43, :190:41, :191:41, :198:24, :199:45, :201:42, :205:20, :206:70
    .io_PC_replay
      (~(io_pc_reset | _GEN_26)
       & (_GEN_15 ? ~(_GEN_17 | _GEN_12) & _GEN_4 : ~_GEN_12 & _GEN_4)),	// ventus/src/pipeline/warp_schedule.scala:86:18, :95:33, :181:49, :182:47, :188:{22,43}, :189:44, :198:24, :199:45, :205:20, :206:101
    .io_PC_src
      (io_pc_reset | io_warpReq_valid & _GEN_25 | _GEN_20
         ? 2'h1
         : _GEN_12 ? 2'h3 : {_GEN_3, 1'h0}),	// ventus/src/pipeline/warp_schedule.scala:87:15, :95:{33,37}, :96:30, :181:49, :182:47, :183:44, :188:43, :190:41, :198:24, :199:45, :200:42, :205:20, :206:56
    .io_PC_next   (_PCcontrol_1_io_PC_next),
    .io_mask_o    (_PCcontrol_1_io_mask_o),
    .io_mask_i    (_GEN_12 ? io_pc_rsp_bits_mask : 2'h0)	// ventus/src/pipeline/warp_schedule.scala:48:27, :88:15, :95:33, :181:49, :182:47, :185:44
  );
  PCcontrol PCcontrol_2 (	// ventus/src/pipeline/warp_schedule.scala:77:50
    .clock        (clock),
    .reset        (reset),
    .io_New_PC
      (io_pc_reset
         ? 32'h0
         : _GEN_28
             ? io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch
             : _GEN_21 | ~_GEN_13 ? io_branch_bits_new_pc : io_pc_rsp_bits_addr),	// ventus/src/pipeline/warp_schedule.scala:82:30, :95:33, :181:49, :182:47, :188:43, :190:41, :191:41, :198:24, :199:45, :201:42, :205:20, :206:70
    .io_PC_replay
      (~(io_pc_reset | _GEN_28)
       & (_GEN_15 ? ~(_GEN_18 | _GEN_13) & _GEN_6 : ~_GEN_13 & _GEN_6)),	// ventus/src/pipeline/warp_schedule.scala:86:18, :95:33, :181:49, :182:47, :188:{22,43}, :189:44, :198:24, :199:45, :205:20, :206:101
    .io_PC_src
      (io_pc_reset | io_warpReq_valid & _GEN_27 | _GEN_21
         ? 2'h1
         : _GEN_13 ? 2'h3 : {_GEN_5, 1'h0}),	// ventus/src/pipeline/warp_schedule.scala:87:15, :95:{33,37}, :96:30, :181:49, :182:47, :183:44, :188:43, :190:41, :198:24, :199:45, :200:42, :205:20, :206:56
    .io_PC_next   (_PCcontrol_2_io_PC_next),
    .io_mask_o    (_PCcontrol_2_io_mask_o),
    .io_mask_i    (_GEN_13 ? io_pc_rsp_bits_mask : 2'h0)	// ventus/src/pipeline/warp_schedule.scala:48:27, :88:15, :95:33, :181:49, :182:47, :185:44
  );
  PCcontrol PCcontrol_3 (	// ventus/src/pipeline/warp_schedule.scala:77:50
    .clock        (clock),
    .reset        (reset),
    .io_New_PC
      (io_pc_reset
         ? 32'h0
         : _GEN_29
             ? io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch
             : _GEN_22 | ~_GEN_14 ? io_branch_bits_new_pc : io_pc_rsp_bits_addr),	// ventus/src/pipeline/warp_schedule.scala:82:30, :95:33, :181:49, :182:47, :188:43, :190:41, :191:41, :198:24, :199:45, :201:42, :205:20, :206:70
    .io_PC_replay
      (~(io_pc_reset | _GEN_29)
       & (_GEN_15 ? ~((&io_branch_bits_wid) | _GEN_14) & _GEN_7 : ~_GEN_14 & _GEN_7)),	// ventus/src/pipeline/warp_schedule.scala:86:18, :95:33, :181:49, :182:47, :188:{22,43}, :189:44, :198:24, :199:45, :205:20, :206:101
    .io_PC_src
      (io_pc_reset | io_warpReq_valid & (&io_warpReq_bits_wid) | _GEN_22
         ? 2'h1
         : _GEN_14 ? 2'h3 : {&next_warp, 1'h0}),	// ventus/src/pipeline/warp_schedule.scala:87:15, :95:{33,37}, :96:30, :172:{22,32}, :181:49, :182:47, :183:44, :188:43, :190:41, :198:24, :199:45, :200:42, :205:20, :206:56
    .io_PC_next   (_PCcontrol_3_io_PC_next),
    .io_mask_o    (_PCcontrol_3_io_mask_o),
    .io_mask_i    (_GEN_14 ? io_pc_rsp_bits_mask : 2'h0)	// ventus/src/pipeline/warp_schedule.scala:48:27, :88:15, :95:33, :181:49, :182:47, :185:44
  );
  assign io_warpRsp_valid = warp_end;	// ventus/src/pipeline/warp_schedule.scala:17:7, :46:36
  assign io_warpRsp_bits_wid = io_warp_control_bits_ctrl_wid;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_wg_id_lookup = io_warp_control_bits_ctrl_wid;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_pc_req_valid =
    ~(io_pc_reset | _GEN_15 & io_branch_bits_wid == next_warp) & _GEN_0;	// ventus/src/pipeline/warp_schedule.scala:17:7, :95:56, :172:{22,32}, :174:18, :188:{22,43}, :193:{28,41}, :194:20, :205:20, :207:20
  assign io_pc_req_bits_addr = _GEN_8[next_warp];	// ventus/src/pipeline/warp_schedule.scala:17:7, :97:23, :172:{22,32}
  assign io_pc_req_bits_mask = _GEN_9[next_warp];	// ventus/src/pipeline/warp_schedule.scala:17:7, :99:23, :172:{22,32}
  assign io_pc_req_bits_warpid = next_warp;	// ventus/src/pipeline/warp_schedule.scala:17:7, :172:{22,32}
  assign io_branch_ready = ~io_flushCache_valid_0;	// ventus/src/pipeline/warp_schedule.scala:17:7, :50:21, :74:39
  assign io_warp_control_ready = io_warp_control_ready_0;	// ventus/src/pipeline/warp_schedule.scala:17:7, :51:43
  assign io_warp_ready = ~(warp_bar_data | io_scoreboard_busy | ~warp_active);	// ventus/src/pipeline/warp_schedule.scala:17:7, :118:28, :163:26, :168:{19,70,73}
  assign io_flush_valid = _io_flush_bits_T & io_branch_bits_jump | warp_end;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:17:7, :46:36, :72:{34,56}
  assign io_flush_bits =
    _io_flush_bits_T & io_branch_bits_jump
      ? io_branch_bits_wid
      : io_warp_control_bits_ctrl_wid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/warp_schedule.scala:17:7, :73:{21,37}
  assign io_flushCache_valid = io_flushCache_valid_0;	// ventus/src/pipeline/warp_schedule.scala:17:7, :74:39
  assign io_flushCache_bits = io_pc_rsp_bits_warpid;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_CTA2csr_valid = io_warpReq_valid;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count =
    io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch =
    io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch =
    io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch =
    io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch =
    io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch =
    io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_CTA2csr_bits_CTAdata_dispatch2cu_pds_base_dispatch =
    io_warpReq_bits_CTAdata_dispatch2cu_pds_base_dispatch;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_CTA2csr_bits_CTAdata_dispatch2cu_csr_knl_dispatch =
    io_warpReq_bits_CTAdata_dispatch2cu_csr_knl_dispatch;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_CTA2csr_bits_CTAdata_dispatch2cu_wgid_x_dispatch =
    io_warpReq_bits_CTAdata_dispatch2cu_wgid_x_dispatch;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_CTA2csr_bits_CTAdata_dispatch2cu_wgid_y_dispatch =
    io_warpReq_bits_CTAdata_dispatch2cu_wgid_y_dispatch;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_CTA2csr_bits_CTAdata_dispatch2cu_wgid_z_dispatch =
    io_warpReq_bits_CTAdata_dispatch2cu_wgid_z_dispatch;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_CTA2csr_bits_CTAdata_dispatch2cu_wg_id =
    io_warpReq_bits_CTAdata_dispatch2cu_wg_id;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_CTA2csr_bits_wid = io_warpReq_bits_wid;	// ventus/src/pipeline/warp_schedule.scala:17:7
  assign io_flushDCache_valid =
    |{warp_endprg_mask_0_7,
      warp_endprg_mask_0_6,
      warp_endprg_mask_0_5,
      warp_endprg_mask_0_4,
      warp_endprg_mask_0_3,
      warp_endprg_mask_0_2,
      warp_endprg_mask_0_1,
      warp_endprg_mask_0_0};	// ventus/src/pipeline/warp_schedule.scala:17:7, :152:67, :154:{39,46}
endmodule

