// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of ent_ab
//
// Generated
//  by:  wig
//  on:  Tue Jul  4 08:39:13 2006
//  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../verilog.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: ent_ab.v,v 1.3 2007/03/05 13:33:59 wig Exp $
// $Date: 2007/03/05 13:33:59 $
// $Log: ent_ab.v,v $
// Revision 1.3  2007/03/05 13:33:59  wig
// Updated testcase output (only comments)!
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.90 2006/06/22 07:13:21 wig Exp 
//
// Generator: mix_0.pl Revision: 1.46 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps



//
//
// Start of Generated Module rtl of ent_ab
//

// No user `defines in this module


module ent_ab
//
// Generated Module inst_ab
//
	(
		port_ab_1,	// Use internally test1
		port_ab_2,	// Use internally test2, no port generated
		sig_13,	// Create internal signal name
		sig_14	// Multiline comment 1
				// Multiline comment 2
				// Multiline comment 3
	);

	// Generated Module Inputs:
		input		port_ab_1;
		input	[4:0]	sig_13;
		input	[6:0]	sig_14;
	// Generated Module Outputs:
		output		port_ab_2;
	// Generated Wires:
		wire		port_ab_1;
		reg		port_ab_2;
		wire	[4:0]	sig_13;
		wire	[6:0]	sig_14;
// End of generated module header


	// Internal signals

	//
	// Generated Signal List
	//
	//
	// End of Generated Signal List
	//


	// %COMPILER_OPTS%

	//
	// Generated Signal Assignments
	//




	//
	// Generated Instances and Port Mappings
	//


endmodule
//
// End of Generated Module rtl of ent_ab
//

//
//!End of Module/s
// --------------------------------------------------------------
