 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : mem_system
Version: B-2008.09-SP3
Date   : Thu Apr 21 02:19:07 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[8]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U405/Y (INVX1)                                          0.00       0.98 r
  U426/Y (OR2X2)                                          0.04       1.02 r
  U308/Y (MUX2X1)                                         0.05       1.07 r
  U327/Y (AND2X2)                                         0.03       1.10 r
  U328/Y (INVX1)                                          0.02       1.12 f
  c1/offset<1> (cache_cache_id2)                          0.00       1.12 f
  c1/U187/Y (INVX1)                                       0.01       1.12 r
  c1/U5/Y (INVX1)                                         0.01       1.14 f
  c1/U208/Y (NOR3X1)                                      0.06       1.19 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.19 r
  c1/mem_w2/U1102/Y (BUFX4)                               0.03       1.23 r
  c1/mem_w2/U259/Y (OR2X2)                                0.04       1.26 r
  c1/mem_w2/U260/Y (INVX1)                                0.02       1.28 f
  c1/mem_w2/data_out<8> (memc_Size16_1)                   0.00       1.28 f
  c1/U238/Y (AOI22X1)                                     0.03       1.31 r
  c1/U81/Y (BUFX2)                                        0.04       1.34 r
  c1/U124/Y (AND2X2)                                      0.03       1.37 r
  c1/U125/Y (INVX1)                                       0.01       1.39 f
  c1/data_out<8> (cache_cache_id2)                        0.00       1.39 f
  U469/Y (AND2X2)                                         0.03       1.42 f
  U470/Y (INVX1)                                          0.00       1.42 r
  U320/Y (AND2X2)                                         0.03       1.45 r
  U217/Y (INVX2)                                          0.03       1.48 f
  mem/data_in<8> (four_bank_mem)                          0.00       1.48 f
  mem/m0/data_in<8> (final_memory_3)                      0.00       1.48 f
  mem/m0/reg1[8]/d (dff_177)                              0.00       1.48 f
  mem/m0/reg1[8]/U3/Y (AND2X2)                            0.03       1.51 f
  mem/m0/reg1[8]/state_reg/D (DFFPOSX1)                   0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[8]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U407/Y (INVX1)                                          0.00       0.98 r
  U427/Y (OR2X2)                                          0.04       1.02 r
  U307/Y (MUX2X1)                                         0.04       1.06 r
  U330/Y (AND2X2)                                         0.03       1.09 r
  U329/Y (INVX1)                                          0.02       1.12 f
  c1/offset<2> (cache_cache_id2)                          0.00       1.12 f
  c1/U209/Y (NOR3X1)                                      0.05       1.17 r
  c1/mem_w1/write (memc_Size16_2)                         0.00       1.17 r
  c1/mem_w1/U1342/Y (BUFX4)                               0.02       1.19 r
  c1/mem_w1/U1888/Y (INVX1)                               0.02       1.21 f
  c1/mem_w1/U6/Y (INVX1)                                  0.01       1.22 r
  c1/mem_w1/U229/Y (OR2X2)                                0.04       1.26 r
  c1/mem_w1/U230/Y (INVX1)                                0.02       1.28 f
  c1/mem_w1/data_out<5> (memc_Size16_2)                   0.00       1.28 f
  c1/U231/Y (AOI22X1)                                     0.04       1.32 r
  c1/U56/Y (BUFX2)                                        0.03       1.35 r
  c1/U134/Y (AND2X2)                                      0.03       1.38 r
  c1/U135/Y (INVX1)                                       0.02       1.40 f
  c1/data_out<5> (cache_cache_id2)                        0.00       1.40 f
  U643/Y (NAND2X1)                                        0.01       1.41 r
  U317/Y (AND2X2)                                         0.03       1.45 r
  U235/Y (INVX1)                                          0.03       1.47 f
  mem/data_in<5> (four_bank_mem)                          0.00       1.47 f
  mem/m0/data_in<5> (final_memory_3)                      0.00       1.47 f
  mem/m0/reg1[5]/d (dff_174)                              0.00       1.47 f
  mem/m0/reg1[5]/U4/Y (AND2X2)                            0.04       1.51 f
  mem/m0/reg1[5]/state_reg/D (DFFPOSX1)                   0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[5]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[14]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U405/Y (INVX1)                                          0.00       0.98 r
  U426/Y (OR2X2)                                          0.04       1.02 r
  U308/Y (MUX2X1)                                         0.03       1.06 f
  U533/Y (AND2X2)                                         0.04       1.09 f
  U205/Y (INVX4)                                          0.01       1.11 r
  c0/offset<1> (cache_cache_id0)                          0.00       1.11 r
  c0/U23/Y (INVX1)                                        0.01       1.12 f
  c0/U193/Y (NOR3X1)                                      0.06       1.18 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.18 r
  c0/mem_w1/U253/Y (BUFX4)                                0.03       1.22 r
  c0/mem_w1/U465/Y (OR2X2)                                0.04       1.25 r
  c0/mem_w1/U466/Y (INVX1)                                0.02       1.27 f
  c0/mem_w1/data_out<14> (memc_Size16_6)                  0.00       1.27 f
  c0/U232/Y (AOI22X1)                                     0.05       1.32 r
  c0/U76/Y (BUFX2)                                        0.04       1.35 r
  c0/U108/Y (AND2X2)                                      0.03       1.38 r
  c0/U109/Y (INVX1)                                       0.02       1.40 f
  c0/data_out<14> (cache_cache_id0)                       0.00       1.40 f
  U652/Y (NAND2X1)                                        0.01       1.41 r
  U325/Y (AND2X2)                                         0.03       1.45 r
  U236/Y (INVX1)                                          0.03       1.47 f
  mem/data_in<14> (four_bank_mem)                         0.00       1.47 f
  mem/m0/data_in<14> (final_memory_3)                     0.00       1.47 f
  mem/m0/reg1[14]/d (dff_183)                             0.00       1.47 f
  mem/m0/reg1[14]/U4/Y (AND2X2)                           0.04       1.51 f
  mem/m0/reg1[14]/state_reg/D (DFFPOSX1)                  0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[14]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U407/Y (INVX1)                                          0.00       0.98 r
  U427/Y (OR2X2)                                          0.04       1.02 r
  U307/Y (MUX2X1)                                         0.04       1.06 r
  U330/Y (AND2X2)                                         0.03       1.09 r
  U329/Y (INVX1)                                          0.02       1.12 f
  c1/offset<2> (cache_cache_id2)                          0.00       1.12 f
  c1/U209/Y (NOR3X1)                                      0.05       1.17 r
  c1/mem_w1/write (memc_Size16_2)                         0.00       1.17 r
  c1/mem_w1/U1342/Y (BUFX4)                               0.02       1.19 r
  c1/mem_w1/U147/Y (INVX1)                                0.02       1.21 f
  c1/mem_w1/U150/Y (INVX1)                                0.01       1.22 r
  c1/mem_w1/U202/Y (OR2X2)                                0.03       1.26 r
  c1/mem_w1/U203/Y (INVX1)                                0.02       1.27 f
  c1/mem_w1/data_out<11> (memc_Size16_2)                  0.00       1.27 f
  c1/U241/Y (AOI22X1)                                     0.05       1.32 r
  c1/U151/Y (INVX1)                                       0.02       1.34 f
  c1/U152/Y (INVX1)                                       0.00       1.34 r
  c1/U106/Y (AND2X2)                                      0.03       1.37 r
  c1/U107/Y (INVX1)                                       0.01       1.39 f
  c1/data_out<11> (cache_cache_id2)                       0.00       1.39 f
  U388/Y (AND2X2)                                         0.03       1.42 f
  U389/Y (INVX1)                                          0.00       1.42 r
  U331/Y (AND2X2)                                         0.03       1.45 r
  U204/Y (INVX2)                                          0.03       1.48 f
  mem/data_in<11> (four_bank_mem)                         0.00       1.48 f
  mem/m0/data_in<11> (final_memory_3)                     0.00       1.48 f
  mem/m0/reg1[11]/d (dff_180)                             0.00       1.48 f
  mem/m0/reg1[11]/U3/Y (AND2X1)                           0.03       1.51 f
  mem/m0/reg1[11]/state_reg/D (DFFPOSX1)                  0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[11]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U405/Y (INVX1)                                          0.00       0.98 r
  U426/Y (OR2X2)                                          0.04       1.02 r
  U308/Y (MUX2X1)                                         0.05       1.07 r
  U327/Y (AND2X2)                                         0.03       1.10 r
  U328/Y (INVX1)                                          0.02       1.12 f
  c1/offset<1> (cache_cache_id2)                          0.00       1.12 f
  c1/U187/Y (INVX1)                                       0.01       1.12 r
  c1/U5/Y (INVX1)                                         0.01       1.14 f
  c1/U208/Y (NOR3X1)                                      0.06       1.19 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.19 r
  c1/mem_w2/U1103/Y (BUFX4)                               0.02       1.22 r
  c1/mem_w2/U3/Y (INVX2)                                  0.03       1.24 f
  c1/mem_w2/U2/Y (INVX1)                                  0.00       1.24 r
  c1/mem_w2/U257/Y (OR2X2)                                0.03       1.28 r
  c1/mem_w2/U258/Y (INVX1)                                0.02       1.29 f
  c1/mem_w2/data_out<15> (memc_Size16_1)                  0.00       1.29 f
  c1/U250/Y (AOI22X1)                                     0.03       1.32 r
  c1/U86/Y (BUFX2)                                        0.04       1.36 r
  c1/U122/Y (AND2X2)                                      0.03       1.39 r
  c1/U123/Y (INVX1)                                       0.02       1.40 f
  c1/data_out<15> (cache_cache_id2)                       0.00       1.40 f
  U654/Y (NAND2X1)                                        0.01       1.42 r
  U326/Y (AND2X2)                                         0.03       1.45 r
  U212/Y (INVX2)                                          0.03       1.48 f
  mem/data_in<15> (four_bank_mem)                         0.00       1.48 f
  mem/m0/data_in<15> (final_memory_3)                     0.00       1.48 f
  mem/m0/reg1[15]/d (dff_184)                             0.00       1.48 f
  mem/m0/reg1[15]/U4/Y (AND2X2)                           0.03       1.51 f
  mem/m0/reg1[15]/state_reg/D (DFFPOSX1)                  0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[15]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[10]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U405/Y (INVX1)                                          0.00       0.98 r
  U426/Y (OR2X2)                                          0.04       1.02 r
  U308/Y (MUX2X1)                                         0.05       1.07 r
  U533/Y (AND2X2)                                         0.04       1.10 r
  U205/Y (INVX4)                                          0.02       1.13 f
  c0/offset<1> (cache_cache_id0)                          0.00       1.13 f
  c0/U155/Y (INVX1)                                       0.00       1.13 r
  c0/U36/Y (INVX1)                                        0.02       1.15 f
  c0/U194/Y (NOR3X1)                                      0.04       1.19 r
  c0/mem_w0/write (memc_Size16_7)                         0.00       1.19 r
  c0/mem_w0/U160/Y (BUFX4)                                0.03       1.22 r
  c0/mem_w0/U182/Y (OR2X2)                                0.04       1.26 r
  c0/mem_w0/U279/Y (INVX1)                                0.02       1.27 f
  c0/mem_w0/data_out<10> (memc_Size16_7)                  0.00       1.27 f
  c0/U224/Y (AOI22X1)                                     0.03       1.31 r
  c0/U72/Y (BUFX2)                                        0.04       1.34 r
  c0/U102/Y (AND2X2)                                      0.03       1.37 r
  c0/U103/Y (INVX1)                                       0.01       1.39 f
  c0/data_out<10> (cache_cache_id0)                       0.00       1.39 f
  U387/Y (AND2X2)                                         0.03       1.42 f
  U299/Y (INVX1)                                          0.00       1.42 r
  U322/Y (AND2X2)                                         0.03       1.45 r
  U214/Y (INVX2)                                          0.03       1.48 f
  mem/data_in<10> (four_bank_mem)                         0.00       1.48 f
  mem/m0/data_in<10> (final_memory_3)                     0.00       1.48 f
  mem/m0/reg1[10]/d (dff_179)                             0.00       1.48 f
  mem/m0/reg1[10]/U4/Y (AND2X2)                           0.03       1.51 f
  mem/m0/reg1[10]/state_reg/D (DFFPOSX1)                  0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[10]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[13]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U405/Y (INVX1)                                          0.00       0.98 r
  U426/Y (OR2X2)                                          0.04       1.02 r
  U308/Y (MUX2X1)                                         0.05       1.07 r
  U327/Y (AND2X2)                                         0.03       1.10 r
  U328/Y (INVX1)                                          0.02       1.12 f
  c1/offset<1> (cache_cache_id2)                          0.00       1.12 f
  c1/U187/Y (INVX1)                                       0.01       1.12 r
  c1/U5/Y (INVX1)                                         0.01       1.14 f
  c1/U208/Y (NOR3X1)                                      0.06       1.19 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.19 r
  c1/mem_w2/U1103/Y (BUFX4)                               0.02       1.22 r
  c1/mem_w2/U3/Y (INVX2)                                  0.03       1.24 f
  c1/mem_w2/U207/Y (INVX1)                                0.00       1.24 r
  c1/mem_w2/U255/Y (OR2X2)                                0.03       1.28 r
  c1/mem_w2/U256/Y (INVX1)                                0.02       1.29 f
  c1/mem_w2/data_out<13> (memc_Size16_1)                  0.00       1.29 f
  c1/U246/Y (AOI22X1)                                     0.03       1.32 r
  c1/U84/Y (BUFX2)                                        0.04       1.36 r
  c1/U140/Y (AND2X2)                                      0.03       1.39 r
  c1/U141/Y (INVX1)                                       0.02       1.40 f
  c1/data_out<13> (cache_cache_id2)                       0.00       1.40 f
  U651/Y (NAND2X1)                                        0.01       1.42 r
  U324/Y (AND2X2)                                         0.03       1.45 r
  U213/Y (INVX2)                                          0.03       1.48 f
  mem/data_in<13> (four_bank_mem)                         0.00       1.48 f
  mem/m0/data_in<13> (final_memory_3)                     0.00       1.48 f
  mem/m0/reg1[13]/d (dff_182)                             0.00       1.48 f
  mem/m0/reg1[13]/U4/Y (AND2X2)                           0.03       1.51 f
  mem/m0/reg1[13]/state_reg/D (DFFPOSX1)                  0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[13]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataOut<4> (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U407/Y (INVX1)                                          0.00       0.98 r
  U427/Y (OR2X2)                                          0.04       1.02 r
  U307/Y (MUX2X1)                                         0.04       1.06 r
  U330/Y (AND2X2)                                         0.03       1.09 r
  U329/Y (INVX1)                                          0.02       1.12 f
  c1/offset<2> (cache_cache_id2)                          0.00       1.12 f
  c1/U209/Y (NOR3X1)                                      0.05       1.17 r
  c1/mem_w1/write (memc_Size16_2)                         0.00       1.17 r
  c1/mem_w1/U148/Y (INVX1)                                0.04       1.21 f
  c1/mem_w1/U2/Y (INVX1)                                  0.01       1.22 r
  c1/mem_w1/U227/Y (OR2X2)                                0.04       1.26 r
  c1/mem_w1/U228/Y (INVX1)                                0.02       1.27 f
  c1/mem_w1/data_out<4> (memc_Size16_2)                   0.00       1.27 f
  c1/U229/Y (AOI22X1)                                     0.04       1.31 r
  c1/U55/Y (BUFX2)                                        0.04       1.35 r
  c1/U132/Y (AND2X2)                                      0.03       1.38 r
  c1/U133/Y (INVX1)                                       0.02       1.40 f
  c1/data_out<4> (cache_cache_id2)                        0.00       1.40 f
  U372/Y (AND2X2)                                         0.03       1.43 f
  U293/Y (OR2X2)                                          0.03       1.46 f
  DataOut<4> (out)                                        0.00       1.46 f
  data arrival time                                                  1.46

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[4]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U405/Y (INVX1)                                          0.00       0.98 r
  U426/Y (OR2X2)                                          0.04       1.02 r
  U308/Y (MUX2X1)                                         0.05       1.07 r
  U533/Y (AND2X2)                                         0.04       1.10 r
  U205/Y (INVX4)                                          0.02       1.13 f
  c0/offset<1> (cache_cache_id0)                          0.00       1.13 f
  c0/U155/Y (INVX1)                                       0.00       1.13 r
  c0/U36/Y (INVX1)                                        0.02       1.15 f
  c0/U194/Y (NOR3X1)                                      0.04       1.19 r
  c0/mem_w0/write (memc_Size16_7)                         0.00       1.19 r
  c0/mem_w0/U160/Y (BUFX4)                                0.03       1.22 r
  c0/mem_w0/U171/Y (OR2X2)                                0.04       1.26 r
  c0/mem_w0/U172/Y (INVX1)                                0.02       1.27 f
  c0/mem_w0/data_out<4> (memc_Size16_7)                   0.00       1.27 f
  c0/U214/Y (AOI22X1)                                     0.03       1.31 r
  c0/U43/Y (BUFX2)                                        0.04       1.34 r
  c0/U118/Y (AND2X2)                                      0.03       1.37 r
  c0/U119/Y (INVX1)                                       0.01       1.39 f
  c0/data_out<4> (cache_cache_id0)                        0.00       1.39 f
  U393/Y (AND2X2)                                         0.03       1.42 f
  U286/Y (INVX1)                                          0.00       1.42 r
  U316/Y (AND2X2)                                         0.03       1.45 r
  U216/Y (INVX2)                                          0.03       1.48 f
  mem/data_in<4> (four_bank_mem)                          0.00       1.48 f
  mem/m0/data_in<4> (final_memory_3)                      0.00       1.48 f
  mem/m0/reg1[4]/d (dff_173)                              0.00       1.48 f
  mem/m0/reg1[4]/U4/Y (AND2X2)                            0.03       1.51 f
  mem/m0/reg1[4]/state_reg/D (DFFPOSX1)                   0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[4]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[12]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U405/Y (INVX1)                                          0.00       0.98 r
  U426/Y (OR2X2)                                          0.04       1.02 r
  U308/Y (MUX2X1)                                         0.03       1.06 f
  U533/Y (AND2X2)                                         0.04       1.09 f
  U205/Y (INVX4)                                          0.01       1.11 r
  c0/offset<1> (cache_cache_id0)                          0.00       1.11 r
  c0/U23/Y (INVX1)                                        0.01       1.12 f
  c0/U193/Y (NOR3X1)                                      0.06       1.18 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.18 r
  c0/mem_w1/U254/Y (BUFX4)                                0.03       1.21 r
  c0/mem_w1/U444/Y (OR2X2)                                0.04       1.24 r
  c0/mem_w1/U445/Y (INVX1)                                0.02       1.26 f
  c0/mem_w1/data_out<12> (memc_Size16_6)                  0.00       1.26 f
  c0/U228/Y (AOI22X1)                                     0.05       1.31 r
  c0/U74/Y (BUFX2)                                        0.04       1.34 r
  c0/U104/Y (AND2X2)                                      0.03       1.37 r
  c0/U105/Y (INVX1)                                       0.01       1.39 f
  c0/data_out<12> (cache_cache_id0)                       0.00       1.39 f
  U404/Y (AND2X2)                                         0.03       1.42 f
  U300/Y (INVX1)                                          0.00       1.42 r
  U323/Y (AND2X2)                                         0.03       1.45 r
  U215/Y (INVX2)                                          0.03       1.48 f
  mem/data_in<12> (four_bank_mem)                         0.00       1.48 f
  mem/m0/data_in<12> (final_memory_3)                     0.00       1.48 f
  mem/m0/reg1[12]/d (dff_181)                             0.00       1.48 f
  mem/m0/reg1[12]/U4/Y (AND2X2)                           0.03       1.51 f
  mem/m0/reg1[12]/state_reg/D (DFFPOSX1)                  0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[12]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataOut<10>
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U407/Y (INVX1)                                          0.00       0.98 r
  U427/Y (OR2X2)                                          0.04       1.02 r
  U307/Y (MUX2X1)                                         0.03       1.05 f
  U330/Y (AND2X2)                                         0.04       1.09 f
  U329/Y (INVX1)                                          0.01       1.10 r
  c1/offset<2> (cache_cache_id2)                          0.00       1.10 r
  c1/U180/Y (INVX1)                                       0.01       1.12 f
  c1/U170/Y (INVX1)                                       0.03       1.15 r
  c1/U9/Y (INVX1)                                         0.02       1.17 f
  c1/U10/Y (NOR3X1)                                       0.05       1.21 r
  c1/U11/Y (INVX1)                                        0.04       1.25 f
  c1/U4/Y (INVX2)                                         0.04       1.29 r
  c1/U240/Y (AOI22X1)                                     0.03       1.32 f
  c1/U41/Y (BUFX2)                                        0.04       1.36 f
  c1/U104/Y (AND2X2)                                      0.04       1.39 f
  c1/U105/Y (INVX1)                                       0.00       1.39 r
  c1/data_out<10> (cache_cache_id2)                       0.00       1.39 r
  U289/Y (AND2X2)                                         0.03       1.42 r
  U267/Y (OR2X2)                                          0.04       1.46 r
  DataOut<10> (out)                                       0.00       1.46 r
  data arrival time                                                  1.46

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[9]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U405/Y (INVX1)                                          0.00       0.98 r
  U426/Y (OR2X2)                                          0.04       1.02 r
  U308/Y (MUX2X1)                                         0.03       1.06 f
  U533/Y (AND2X2)                                         0.04       1.09 f
  U205/Y (INVX4)                                          0.01       1.11 r
  c0/offset<1> (cache_cache_id0)                          0.00       1.11 r
  c0/U23/Y (INVX1)                                        0.01       1.12 f
  c0/U193/Y (NOR3X1)                                      0.06       1.18 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.18 r
  c0/mem_w1/U254/Y (BUFX4)                                0.03       1.21 r
  c0/mem_w1/U441/Y (OR2X2)                                0.04       1.24 r
  c0/mem_w1/U442/Y (INVX1)                                0.02       1.26 f
  c0/mem_w1/data_out<9> (memc_Size16_6)                   0.00       1.26 f
  c0/U222/Y (AOI22X1)                                     0.05       1.31 r
  c0/U71/Y (BUFX2)                                        0.04       1.34 r
  c0/U100/Y (AND2X2)                                      0.03       1.37 r
  c0/U101/Y (INVX1)                                       0.01       1.39 f
  c0/data_out<9> (cache_cache_id0)                        0.00       1.39 f
  U402/Y (AND2X2)                                         0.03       1.42 f
  U381/Y (INVX1)                                          0.00       1.42 r
  U321/Y (AND2X2)                                         0.03       1.45 r
  U211/Y (INVX2)                                          0.03       1.48 f
  mem/data_in<9> (four_bank_mem)                          0.00       1.48 f
  mem/m0/data_in<9> (final_memory_3)                      0.00       1.48 f
  mem/m0/reg1[9]/d (dff_178)                              0.00       1.48 f
  mem/m0/reg1[9]/U4/Y (AND2X2)                            0.03       1.51 f
  mem/m0/reg1[9]/state_reg/D (DFFPOSX1)                   0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[9]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[8]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U405/Y (INVX1)                                          0.00       0.98 r
  U426/Y (OR2X2)                                          0.04       1.02 r
  U308/Y (MUX2X1)                                         0.05       1.07 r
  U327/Y (AND2X2)                                         0.03       1.10 r
  U328/Y (INVX1)                                          0.02       1.12 f
  c1/offset<1> (cache_cache_id2)                          0.00       1.12 f
  c1/U187/Y (INVX1)                                       0.01       1.12 r
  c1/U5/Y (INVX1)                                         0.01       1.14 f
  c1/U208/Y (NOR3X1)                                      0.06       1.19 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.19 r
  c1/mem_w2/U1102/Y (BUFX4)                               0.03       1.23 r
  c1/mem_w2/U259/Y (OR2X2)                                0.04       1.26 r
  c1/mem_w2/U260/Y (INVX1)                                0.02       1.28 f
  c1/mem_w2/data_out<8> (memc_Size16_1)                   0.00       1.28 f
  c1/U238/Y (AOI22X1)                                     0.03       1.31 r
  c1/U81/Y (BUFX2)                                        0.04       1.34 r
  c1/U124/Y (AND2X2)                                      0.03       1.37 r
  c1/U125/Y (INVX1)                                       0.01       1.39 f
  c1/data_out<8> (cache_cache_id2)                        0.00       1.39 f
  U469/Y (AND2X2)                                         0.03       1.42 f
  U470/Y (INVX1)                                          0.00       1.42 r
  U320/Y (AND2X2)                                         0.03       1.45 r
  U217/Y (INVX2)                                          0.03       1.48 f
  mem/data_in<8> (four_bank_mem)                          0.00       1.48 f
  mem/m1/data_in<8> (final_memory_2)                      0.00       1.48 f
  mem/m1/reg1[8]/d (dff_129)                              0.00       1.48 f
  mem/m1/reg1[8]/U4/Y (AND2X2)                            0.03       1.51 f
  mem/m1/reg1[8]/state_reg/D (DFFPOSX1)                   0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[8]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[8]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U405/Y (INVX1)                                          0.00       0.98 r
  U426/Y (OR2X2)                                          0.04       1.02 r
  U308/Y (MUX2X1)                                         0.05       1.07 r
  U327/Y (AND2X2)                                         0.03       1.10 r
  U328/Y (INVX1)                                          0.02       1.12 f
  c1/offset<1> (cache_cache_id2)                          0.00       1.12 f
  c1/U187/Y (INVX1)                                       0.01       1.12 r
  c1/U5/Y (INVX1)                                         0.01       1.14 f
  c1/U208/Y (NOR3X1)                                      0.06       1.19 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.19 r
  c1/mem_w2/U1102/Y (BUFX4)                               0.03       1.23 r
  c1/mem_w2/U259/Y (OR2X2)                                0.04       1.26 r
  c1/mem_w2/U260/Y (INVX1)                                0.02       1.28 f
  c1/mem_w2/data_out<8> (memc_Size16_1)                   0.00       1.28 f
  c1/U238/Y (AOI22X1)                                     0.03       1.31 r
  c1/U81/Y (BUFX2)                                        0.04       1.34 r
  c1/U124/Y (AND2X2)                                      0.03       1.37 r
  c1/U125/Y (INVX1)                                       0.01       1.39 f
  c1/data_out<8> (cache_cache_id2)                        0.00       1.39 f
  U469/Y (AND2X2)                                         0.03       1.42 f
  U470/Y (INVX1)                                          0.00       1.42 r
  U320/Y (AND2X2)                                         0.03       1.45 r
  U217/Y (INVX2)                                          0.03       1.48 f
  mem/data_in<8> (four_bank_mem)                          0.00       1.48 f
  mem/m2/data_in<8> (final_memory_1)                      0.00       1.48 f
  mem/m2/reg1[8]/d (dff_78)                               0.00       1.48 f
  mem/m2/reg1[8]/U4/Y (AND2X2)                            0.03       1.51 f
  mem/m2/reg1[8]/state_reg/D (DFFPOSX1)                   0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[8]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m3/reg1[8]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U405/Y (INVX1)                                          0.00       0.98 r
  U426/Y (OR2X2)                                          0.04       1.02 r
  U308/Y (MUX2X1)                                         0.05       1.07 r
  U327/Y (AND2X2)                                         0.03       1.10 r
  U328/Y (INVX1)                                          0.02       1.12 f
  c1/offset<1> (cache_cache_id2)                          0.00       1.12 f
  c1/U187/Y (INVX1)                                       0.01       1.12 r
  c1/U5/Y (INVX1)                                         0.01       1.14 f
  c1/U208/Y (NOR3X1)                                      0.06       1.19 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.19 r
  c1/mem_w2/U1102/Y (BUFX4)                               0.03       1.23 r
  c1/mem_w2/U259/Y (OR2X2)                                0.04       1.26 r
  c1/mem_w2/U260/Y (INVX1)                                0.02       1.28 f
  c1/mem_w2/data_out<8> (memc_Size16_1)                   0.00       1.28 f
  c1/U238/Y (AOI22X1)                                     0.03       1.31 r
  c1/U81/Y (BUFX2)                                        0.04       1.34 r
  c1/U124/Y (AND2X2)                                      0.03       1.37 r
  c1/U125/Y (INVX1)                                       0.01       1.39 f
  c1/data_out<8> (cache_cache_id2)                        0.00       1.39 f
  U469/Y (AND2X2)                                         0.03       1.42 f
  U470/Y (INVX1)                                          0.00       1.42 r
  U320/Y (AND2X2)                                         0.03       1.45 r
  U217/Y (INVX2)                                          0.03       1.48 f
  mem/data_in<8> (four_bank_mem)                          0.00       1.48 f
  mem/m3/data_in<8> (final_memory_0)                      0.00       1.48 f
  mem/m3/reg1[8]/d (dff_27)                               0.00       1.48 f
  mem/m3/reg1[8]/U4/Y (AND2X2)                            0.03       1.51 f
  mem/m3/reg1[8]/state_reg/D (DFFPOSX1)                   0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m3/reg1[8]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U407/Y (INVX1)                                          0.00       0.98 r
  U427/Y (OR2X2)                                          0.04       1.02 r
  U307/Y (MUX2X1)                                         0.04       1.06 r
  U330/Y (AND2X2)                                         0.03       1.09 r
  U329/Y (INVX1)                                          0.02       1.12 f
  c1/offset<2> (cache_cache_id2)                          0.00       1.12 f
  c1/U209/Y (NOR3X1)                                      0.05       1.17 r
  c1/mem_w1/write (memc_Size16_2)                         0.00       1.17 r
  c1/mem_w1/U1342/Y (BUFX4)                               0.02       1.19 r
  c1/mem_w1/U1888/Y (INVX1)                               0.02       1.21 f
  c1/mem_w1/U6/Y (INVX1)                                  0.01       1.22 r
  c1/mem_w1/U229/Y (OR2X2)                                0.04       1.26 r
  c1/mem_w1/U230/Y (INVX1)                                0.02       1.28 f
  c1/mem_w1/data_out<5> (memc_Size16_2)                   0.00       1.28 f
  c1/U231/Y (AOI22X1)                                     0.04       1.32 r
  c1/U56/Y (BUFX2)                                        0.03       1.35 r
  c1/U134/Y (AND2X2)                                      0.03       1.38 r
  c1/U135/Y (INVX1)                                       0.02       1.40 f
  c1/data_out<5> (cache_cache_id2)                        0.00       1.40 f
  U643/Y (NAND2X1)                                        0.01       1.41 r
  U317/Y (AND2X2)                                         0.03       1.45 r
  U235/Y (INVX1)                                          0.03       1.47 f
  mem/data_in<5> (four_bank_mem)                          0.00       1.47 f
  mem/m1/data_in<5> (final_memory_2)                      0.00       1.47 f
  mem/m1/reg1[5]/d (dff_132)                              0.00       1.47 f
  mem/m1/reg1[5]/U4/Y (AND2X2)                            0.04       1.51 f
  mem/m1/reg1[5]/state_reg/D (DFFPOSX1)                   0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[5]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U407/Y (INVX1)                                          0.00       0.98 r
  U427/Y (OR2X2)                                          0.04       1.02 r
  U307/Y (MUX2X1)                                         0.04       1.06 r
  U330/Y (AND2X2)                                         0.03       1.09 r
  U329/Y (INVX1)                                          0.02       1.12 f
  c1/offset<2> (cache_cache_id2)                          0.00       1.12 f
  c1/U209/Y (NOR3X1)                                      0.05       1.17 r
  c1/mem_w1/write (memc_Size16_2)                         0.00       1.17 r
  c1/mem_w1/U1342/Y (BUFX4)                               0.02       1.19 r
  c1/mem_w1/U1888/Y (INVX1)                               0.02       1.21 f
  c1/mem_w1/U6/Y (INVX1)                                  0.01       1.22 r
  c1/mem_w1/U229/Y (OR2X2)                                0.04       1.26 r
  c1/mem_w1/U230/Y (INVX1)                                0.02       1.28 f
  c1/mem_w1/data_out<5> (memc_Size16_2)                   0.00       1.28 f
  c1/U231/Y (AOI22X1)                                     0.04       1.32 r
  c1/U56/Y (BUFX2)                                        0.03       1.35 r
  c1/U134/Y (AND2X2)                                      0.03       1.38 r
  c1/U135/Y (INVX1)                                       0.02       1.40 f
  c1/data_out<5> (cache_cache_id2)                        0.00       1.40 f
  U643/Y (NAND2X1)                                        0.01       1.41 r
  U317/Y (AND2X2)                                         0.03       1.45 r
  U235/Y (INVX1)                                          0.03       1.47 f
  mem/data_in<5> (four_bank_mem)                          0.00       1.47 f
  mem/m2/data_in<5> (final_memory_1)                      0.00       1.47 f
  mem/m2/reg1[5]/d (dff_81)                               0.00       1.47 f
  mem/m2/reg1[5]/U4/Y (AND2X2)                            0.04       1.51 f
  mem/m2/reg1[5]/state_reg/D (DFFPOSX1)                   0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[5]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m3/reg1[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U407/Y (INVX1)                                          0.00       0.98 r
  U427/Y (OR2X2)                                          0.04       1.02 r
  U307/Y (MUX2X1)                                         0.04       1.06 r
  U330/Y (AND2X2)                                         0.03       1.09 r
  U329/Y (INVX1)                                          0.02       1.12 f
  c1/offset<2> (cache_cache_id2)                          0.00       1.12 f
  c1/U209/Y (NOR3X1)                                      0.05       1.17 r
  c1/mem_w1/write (memc_Size16_2)                         0.00       1.17 r
  c1/mem_w1/U1342/Y (BUFX4)                               0.02       1.19 r
  c1/mem_w1/U1888/Y (INVX1)                               0.02       1.21 f
  c1/mem_w1/U6/Y (INVX1)                                  0.01       1.22 r
  c1/mem_w1/U229/Y (OR2X2)                                0.04       1.26 r
  c1/mem_w1/U230/Y (INVX1)                                0.02       1.28 f
  c1/mem_w1/data_out<5> (memc_Size16_2)                   0.00       1.28 f
  c1/U231/Y (AOI22X1)                                     0.04       1.32 r
  c1/U56/Y (BUFX2)                                        0.03       1.35 r
  c1/U134/Y (AND2X2)                                      0.03       1.38 r
  c1/U135/Y (INVX1)                                       0.02       1.40 f
  c1/data_out<5> (cache_cache_id2)                        0.00       1.40 f
  U643/Y (NAND2X1)                                        0.01       1.41 r
  U317/Y (AND2X2)                                         0.03       1.45 r
  U235/Y (INVX1)                                          0.03       1.47 f
  mem/data_in<5> (four_bank_mem)                          0.00       1.47 f
  mem/m3/data_in<5> (final_memory_0)                      0.00       1.47 f
  mem/m3/reg1[5]/d (dff_30)                               0.00       1.47 f
  mem/m3/reg1[5]/U4/Y (AND2X2)                            0.04       1.51 f
  mem/m3/reg1[5]/state_reg/D (DFFPOSX1)                   0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m3/reg1[5]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[14]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U405/Y (INVX1)                                          0.00       0.98 r
  U426/Y (OR2X2)                                          0.04       1.02 r
  U308/Y (MUX2X1)                                         0.03       1.06 f
  U533/Y (AND2X2)                                         0.04       1.09 f
  U205/Y (INVX4)                                          0.01       1.11 r
  c0/offset<1> (cache_cache_id0)                          0.00       1.11 r
  c0/U23/Y (INVX1)                                        0.01       1.12 f
  c0/U193/Y (NOR3X1)                                      0.06       1.18 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.18 r
  c0/mem_w1/U253/Y (BUFX4)                                0.03       1.22 r
  c0/mem_w1/U465/Y (OR2X2)                                0.04       1.25 r
  c0/mem_w1/U466/Y (INVX1)                                0.02       1.27 f
  c0/mem_w1/data_out<14> (memc_Size16_6)                  0.00       1.27 f
  c0/U232/Y (AOI22X1)                                     0.05       1.32 r
  c0/U76/Y (BUFX2)                                        0.04       1.35 r
  c0/U108/Y (AND2X2)                                      0.03       1.38 r
  c0/U109/Y (INVX1)                                       0.02       1.40 f
  c0/data_out<14> (cache_cache_id0)                       0.00       1.40 f
  U652/Y (NAND2X1)                                        0.01       1.41 r
  U325/Y (AND2X2)                                         0.03       1.45 r
  U236/Y (INVX1)                                          0.03       1.47 f
  mem/data_in<14> (four_bank_mem)                         0.00       1.47 f
  mem/m1/data_in<14> (final_memory_2)                     0.00       1.47 f
  mem/m1/reg1[14]/d (dff_123)                             0.00       1.47 f
  mem/m1/reg1[14]/U4/Y (AND2X2)                           0.04       1.51 f
  mem/m1/reg1[14]/state_reg/D (DFFPOSX1)                  0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[14]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


  Startpoint: State[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[14]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  State[2]/state_reg/CLK (DFFPOSX1)                       0.00 #     0.00 r
  State[2]/state_reg/Q (DFFPOSX1)                         0.11       0.11 f
  State[2]/q (dff_218)                                    0.00       0.11 f
  U629/Y (NAND2X1)                                        0.02       0.13 r
  U291/Y (INVX1)                                          0.02       0.15 f
  U271/Y (INVX1)                                          0.01       0.16 r
  U548/Y (OR2X2)                                          0.04       0.20 r
  U423/Y (OR2X2)                                          0.05       0.24 r
  U424/Y (INVX1)                                          0.02       0.26 f
  U285/Y (OR2X1)                                          0.05       0.31 f
  U359/Y (INVX1)                                          0.00       0.31 r
  U578/Y (AND2X2)                                         0.04       0.34 r
  U562/Y (NAND3X1)                                        0.02       0.36 f
  U356/Y (BUFX2)                                          0.03       0.40 f
  U11/Y (AND2X2)                                          0.04       0.43 f
  c0/write (cache_cache_id0)                              0.00       0.43 f
  c0/U169/Y (AND2X2)                                      0.04       0.47 f
  c0/mem_tg/write (memc_Size5_1)                          0.00       0.47 f
  c0/mem_tg/U885/Y (OR2X2)                                0.04       0.51 f
  c0/mem_tg/U935/Y (AOI21X1)                              0.02       0.52 r
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.52 r
  c0/U134/Y (BUFX2)                                       0.04       0.57 r
  c0/U32/Y (XNOR2X1)                                      0.03       0.60 f
  c0/U33/Y (INVX1)                                        0.00       0.60 r
  c0/U39/Y (AND2X2)                                       0.03       0.63 r
  c0/U125/Y (AND2X2)                                      0.03       0.66 r
  c0/U127/Y (INVX1)                                       0.02       0.68 f
  c0/U191/Y (OAI21X1)                                     0.05       0.73 r
  c0/mem_dr/write (memc_Size1_1)                          0.00       0.73 r
  c0/mem_dr/U8/Y (OR2X1)                                  0.04       0.76 r
  c0/mem_dr/U9/Y (INVX1)                                  0.02       0.78 f
  c0/mem_dr/data_out<0> (memc_Size1_1)                    0.00       0.78 f
  c0/U201/Y (AND2X2)                                      0.03       0.82 f
  c0/dirty (cache_cache_id0)                              0.00       0.82 f
  U297/Y (AND2X2)                                         0.03       0.85 f
  U335/Y (OR2X2)                                          0.04       0.89 f
  U334/Y (OR2X2)                                          0.05       0.94 f
  U406/Y (OR2X2)                                          0.05       0.98 f
  U405/Y (INVX1)                                          0.00       0.98 r
  U426/Y (OR2X2)                                          0.04       1.02 r
  U308/Y (MUX2X1)                                         0.03       1.06 f
  U533/Y (AND2X2)                                         0.04       1.09 f
  U205/Y (INVX4)                                          0.01       1.11 r
  c0/offset<1> (cache_cache_id0)                          0.00       1.11 r
  c0/U23/Y (INVX1)                                        0.01       1.12 f
  c0/U193/Y (NOR3X1)                                      0.06       1.18 r
  c0/mem_w1/write (memc_Size16_6)                         0.00       1.18 r
  c0/mem_w1/U253/Y (BUFX4)                                0.03       1.22 r
  c0/mem_w1/U465/Y (OR2X2)                                0.04       1.25 r
  c0/mem_w1/U466/Y (INVX1)                                0.02       1.27 f
  c0/mem_w1/data_out<14> (memc_Size16_6)                  0.00       1.27 f
  c0/U232/Y (AOI22X1)                                     0.05       1.32 r
  c0/U76/Y (BUFX2)                                        0.04       1.35 r
  c0/U108/Y (AND2X2)                                      0.03       1.38 r
  c0/U109/Y (INVX1)                                       0.02       1.40 f
  c0/data_out<14> (cache_cache_id0)                       0.00       1.40 f
  U652/Y (NAND2X1)                                        0.01       1.41 r
  U325/Y (AND2X2)                                         0.03       1.45 r
  U236/Y (INVX1)                                          0.03       1.47 f
  mem/data_in<14> (four_bank_mem)                         0.00       1.47 f
  mem/m2/data_in<14> (final_memory_1)                     0.00       1.47 f
  mem/m2/reg1[14]/d (dff_72)                              0.00       1.47 f
  mem/m2/reg1[14]/U4/Y (AND2X2)                           0.04       1.51 f
  mem/m2/reg1[14]/state_reg/D (DFFPOSX1)                  0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[14]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.56


1
