vhdl xil_defaultlib  \
"../../../bd/pynqz2_dpu/ip/pynqz2_dpu_dpu_eu_0_0/xci/sfm/fp_exp/sim/fp_exp.vhd" \
"../../../bd/pynqz2_dpu/ip/pynqz2_dpu_dpu_eu_0_0/xci/sfm/fp_convert/sim/fp_convert.vhd" \
"../../../bd/pynqz2_dpu/ip/pynqz2_dpu_dpu_eu_0_0/xci/sfm/fp_div/sim/fp_div.vhd" \
"../../../bd/pynqz2_dpu/ip/pynqz2_dpu_dpu_eu_0_0/xci/sfm/fp_acc/sim/fp_acc.vhd" \
"../../../bd/pynqz2_dpu/ip/pynqz2_dpu_dpu_eu_0_0/xci/sfm/fp_add/sim/fp_add.vhd" \
"../../../bd/pynqz2_dpu/ip/pynqz2_dpu_proc_sys_reset_0_0/sim/pynqz2_dpu_proc_sys_reset_0_0.vhd" \
"../../../bd/pynqz2_dpu/ip/pynqz2_dpu_proc_sys_reset_1_0/sim/pynqz2_dpu_proc_sys_reset_1_0.vhd" \
"../../../bd/pynqz2_dpu/ip/pynqz2_dpu_proc_sys_reset_2_0/sim/pynqz2_dpu_proc_sys_reset_2_0.vhd" \

nosort
