# Pin Order Configuration for d_BCH_CS_top
# Format: direction signal_name
# Directions: N (North), S (South), E (East), W (West)

# Clock and Reset signals
N
i_clk
i_RESET
i_stop_dec

# Control signals
N
i_exe_cs
i_data_fowarding
i_MUX_data_ready

# Status outputs
S
o_cs_available
o_cs_start
o_cs_cmplt
o_cs_pause

# BRAM interface
E
o_BRAM_read_enable
o_BRAM_read_address[0]
o_BRAM_read_address[1]
o_BRAM_read_address[2]
o_BRAM_read_address[3]
o_BRAM_read_address[4]
o_BRAM_read_address[5]
o_BRAM_read_address[6]
i_BRAM_read_data[0]
i_BRAM_read_data[1]
i_BRAM_read_data[2]
i_BRAM_read_data[3]
i_BRAM_read_data[4]
i_BRAM_read_data[5]
i_BRAM_read_data[6]
i_BRAM_read_data[7]

# Message control outputs
S
o_c_message_valid
o_c_message_output_start
o_c_message_output_cmplt

# Corrected message data output (8-bit parallel)
S
o_c_message[0]
o_c_message[1]
o_c_message[2]
o_c_message[3]
o_c_message[4]
o_c_message[5]
o_c_message[6]
o_c_message[7]

# Error locator polynomial coefficients (15 inputs, 12-bit each)
W
i_v_000[0]
i_v_000[1]
i_v_000[2]
i_v_000[3]
i_v_000[4]
i_v_000[5]
i_v_000[6]
i_v_000[7]
i_v_000[8]
i_v_000[9]
i_v_000[10]
i_v_000[11]
i_v_001[0]
i_v_001[1]
i_v_001[2]
i_v_001[3]
i_v_001[4]
i_v_001[5]
i_v_001[6]
i_v_001[7]
i_v_001[8]
i_v_001[9]
i_v_001[10]
i_v_001[11]
i_v_002[0]
i_v_002[1]
i_v_002[2]
i_v_002[3]
i_v_002[4]
i_v_002[5]
i_v_002[6]
i_v_002[7]
i_v_002[8]
i_v_002[9]
i_v_002[10]
i_v_002[11]
i_v_003[0]
i_v_003[1]
i_v_003[2]
i_v_003[3]
i_v_003[4]
i_v_003[5]
i_v_003[6]
i_v_003[7]
i_v_003[8]
i_v_003[9]
i_v_003[10]
i_v_003[11]
i_v_004[0]
i_v_004[1]
i_v_004[2]
i_v_004[3]
i_v_004[4]
i_v_004[5]
i_v_004[6]
i_v_004[7]
i_v_004[8]
i_v_004[9]
i_v_004[10]
i_v_004[11]
i_v_005[0]
i_v_005[1]
i_v_005[2]
i_v_005[3]
i_v_005[4]
i_v_005[5]
i_v_005[6]
i_v_005[7]
i_v_005[8]
i_v_005[9]
i_v_005[10]
i_v_005[11]
i_v_006[0]
i_v_006[1]
i_v_006[2]
i_v_006[3]
i_v_006[4]
i_v_006[5]
i_v_006[6]
i_v_006[7]
i_v_006[8]
i_v_006[9]
i_v_006[10]
i_v_006[11]
i_v_007[0]
i_v_007[1]
i_v_007[2]
i_v_007[3]
i_v_007[4]
i_v_007[5]
i_v_007[6]
i_v_007[7]
i_v_007[8]
i_v_007[9]
i_v_007[10]
i_v_007[11]
i_v_008[0]
i_v_008[1]
i_v_008[2]
i_v_008[3]
i_v_008[4]
i_v_008[5]
i_v_008[6]
i_v_008[7]
i_v_008[8]
i_v_008[9]
i_v_008[10]
i_v_008[11]
i_v_009[0]
i_v_009[1]
i_v_009[2]
i_v_009[3]
i_v_009[4]
i_v_009[5]
i_v_009[6]
i_v_009[7]
i_v_009[8]
i_v_009[9]
i_v_009[10]
i_v_009[11]
i_v_010[0]
i_v_010[1]
i_v_010[2]
i_v_010[3]
i_v_010[4]
i_v_010[5]
i_v_010[6]
i_v_010[7]
i_v_010[8]
i_v_010[9]
i_v_010[10]
i_v_010[11]
i_v_011[0]
i_v_011[1]
i_v_011[2]
i_v_011[3]
i_v_011[4]
i_v_011[5]
i_v_011[6]
i_v_011[7]
i_v_011[8]
i_v_011[9]
i_v_011[10]
i_v_011[11]
i_v_012[0]
i_v_012[1]
i_v_012[2]
i_v_012[3]
i_v_012[4]
i_v_012[5]
i_v_012[6]
i_v_012[7]
i_v_012[8]
i_v_012[9]
i_v_012[10]
i_v_012[11]
i_v_013[0]
i_v_013[1]
i_v_013[2]
i_v_013[3]
i_v_013[4]
i_v_013[5]
i_v_013[6]
i_v_013[7]
i_v_013[8]
i_v_013[9]
i_v_013[10]
i_v_013[11]
i_v_014[0]
i_v_014[1]
i_v_014[2]
i_v_014[3]
i_v_014[4]
i_v_014[5]
i_v_014[6]
i_v_014[7]
i_v_014[8]
i_v_014[9]
i_v_014[10]
i_v_014[11]