
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidd_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401b98 <.init>:
  401b98:	stp	x29, x30, [sp, #-16]!
  401b9c:	mov	x29, sp
  401ba0:	bl	402190 <ferror@plt+0x60>
  401ba4:	ldp	x29, x30, [sp], #16
  401ba8:	ret

Disassembly of section .plt:

0000000000401bb0 <memcpy@plt-0x20>:
  401bb0:	stp	x16, x30, [sp, #-16]!
  401bb4:	adrp	x16, 416000 <ferror@plt+0x13ed0>
  401bb8:	ldr	x17, [x16, #4088]
  401bbc:	add	x16, x16, #0xff8
  401bc0:	br	x17
  401bc4:	nop
  401bc8:	nop
  401bcc:	nop

0000000000401bd0 <memcpy@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401bd4:	ldr	x17, [x16]
  401bd8:	add	x16, x16, #0x0
  401bdc:	br	x17

0000000000401be0 <_exit@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401be4:	ldr	x17, [x16, #8]
  401be8:	add	x16, x16, #0x8
  401bec:	br	x17

0000000000401bf0 <strtoul@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401bf4:	ldr	x17, [x16, #16]
  401bf8:	add	x16, x16, #0x10
  401bfc:	br	x17

0000000000401c00 <strlen@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401c04:	ldr	x17, [x16, #24]
  401c08:	add	x16, x16, #0x18
  401c0c:	br	x17

0000000000401c10 <fputs@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401c14:	ldr	x17, [x16, #32]
  401c18:	add	x16, x16, #0x20
  401c1c:	br	x17

0000000000401c20 <exit@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401c24:	ldr	x17, [x16, #40]
  401c28:	add	x16, x16, #0x28
  401c2c:	br	x17

0000000000401c30 <dup@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401c34:	ldr	x17, [x16, #48]
  401c38:	add	x16, x16, #0x30
  401c3c:	br	x17

0000000000401c40 <uuid_unparse@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401c44:	ldr	x17, [x16, #56]
  401c48:	add	x16, x16, #0x38
  401c4c:	br	x17

0000000000401c50 <signalfd@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401c54:	ldr	x17, [x16, #64]
  401c58:	add	x16, x16, #0x40
  401c5c:	br	x17

0000000000401c60 <listen@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401c64:	ldr	x17, [x16, #72]
  401c68:	add	x16, x16, #0x48
  401c6c:	br	x17

0000000000401c70 <sigprocmask@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401c74:	ldr	x17, [x16, #80]
  401c78:	add	x16, x16, #0x50
  401c7c:	br	x17

0000000000401c80 <daemon@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401c84:	ldr	x17, [x16, #88]
  401c88:	add	x16, x16, #0x58
  401c8c:	br	x17

0000000000401c90 <strtod@plt>:
  401c90:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401c94:	ldr	x17, [x16, #96]
  401c98:	add	x16, x16, #0x60
  401c9c:	br	x17

0000000000401ca0 <geteuid@plt>:
  401ca0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401ca4:	ldr	x17, [x16, #104]
  401ca8:	add	x16, x16, #0x68
  401cac:	br	x17

0000000000401cb0 <sysinfo@plt>:
  401cb0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401cb4:	ldr	x17, [x16, #112]
  401cb8:	add	x16, x16, #0x70
  401cbc:	br	x17

0000000000401cc0 <bind@plt>:
  401cc0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401cc4:	ldr	x17, [x16, #120]
  401cc8:	add	x16, x16, #0x78
  401ccc:	br	x17

0000000000401cd0 <sprintf@plt>:
  401cd0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401cd4:	ldr	x17, [x16, #128]
  401cd8:	add	x16, x16, #0x80
  401cdc:	br	x17

0000000000401ce0 <__cxa_atexit@plt>:
  401ce0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401ce4:	ldr	x17, [x16, #136]
  401ce8:	add	x16, x16, #0x88
  401cec:	br	x17

0000000000401cf0 <fputc@plt>:
  401cf0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401cf4:	ldr	x17, [x16, #144]
  401cf8:	add	x16, x16, #0x90
  401cfc:	br	x17

0000000000401d00 <__uuid_generate_time@plt>:
  401d00:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401d04:	ldr	x17, [x16, #152]
  401d08:	add	x16, x16, #0x98
  401d0c:	br	x17

0000000000401d10 <clock_gettime@plt>:
  401d10:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401d14:	ldr	x17, [x16, #160]
  401d18:	add	x16, x16, #0xa0
  401d1c:	br	x17

0000000000401d20 <kill@plt>:
  401d20:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401d24:	ldr	x17, [x16, #168]
  401d28:	add	x16, x16, #0xa8
  401d2c:	br	x17

0000000000401d30 <snprintf@plt>:
  401d30:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401d34:	ldr	x17, [x16, #176]
  401d38:	add	x16, x16, #0xb0
  401d3c:	br	x17

0000000000401d40 <localeconv@plt>:
  401d40:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401d44:	ldr	x17, [x16, #184]
  401d48:	add	x16, x16, #0xb8
  401d4c:	br	x17

0000000000401d50 <fileno@plt>:
  401d50:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401d54:	ldr	x17, [x16, #192]
  401d58:	add	x16, x16, #0xc0
  401d5c:	br	x17

0000000000401d60 <fsync@plt>:
  401d60:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401d64:	ldr	x17, [x16, #200]
  401d68:	add	x16, x16, #0xc8
  401d6c:	br	x17

0000000000401d70 <getpid@plt>:
  401d70:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401d74:	ldr	x17, [x16, #208]
  401d78:	add	x16, x16, #0xd0
  401d7c:	br	x17

0000000000401d80 <timer_settime@plt>:
  401d80:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401d84:	ldr	x17, [x16, #216]
  401d88:	add	x16, x16, #0xd8
  401d8c:	br	x17

0000000000401d90 <malloc@plt>:
  401d90:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401d94:	ldr	x17, [x16, #224]
  401d98:	add	x16, x16, #0xe0
  401d9c:	br	x17

0000000000401da0 <open@plt>:
  401da0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401da4:	ldr	x17, [x16, #232]
  401da8:	add	x16, x16, #0xe8
  401dac:	br	x17

0000000000401db0 <poll@plt>:
  401db0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401db4:	ldr	x17, [x16, #240]
  401db8:	add	x16, x16, #0xf0
  401dbc:	br	x17

0000000000401dc0 <__strtol_internal@plt>:
  401dc0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401dc4:	ldr	x17, [x16, #248]
  401dc8:	add	x16, x16, #0xf8
  401dcc:	br	x17

0000000000401dd0 <sigemptyset@plt>:
  401dd0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401dd4:	ldr	x17, [x16, #256]
  401dd8:	add	x16, x16, #0x100
  401ddc:	br	x17

0000000000401de0 <strncmp@plt>:
  401de0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401de4:	ldr	x17, [x16, #264]
  401de8:	add	x16, x16, #0x108
  401dec:	br	x17

0000000000401df0 <bindtextdomain@plt>:
  401df0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401df4:	ldr	x17, [x16, #272]
  401df8:	add	x16, x16, #0x110
  401dfc:	br	x17

0000000000401e00 <__libc_start_main@plt>:
  401e00:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401e04:	ldr	x17, [x16, #280]
  401e08:	add	x16, x16, #0x118
  401e0c:	br	x17

0000000000401e10 <fgetc@plt>:
  401e10:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401e14:	ldr	x17, [x16, #288]
  401e18:	add	x16, x16, #0x120
  401e1c:	br	x17

0000000000401e20 <memset@plt>:
  401e20:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401e24:	ldr	x17, [x16, #296]
  401e28:	add	x16, x16, #0x128
  401e2c:	br	x17

0000000000401e30 <gettimeofday@plt>:
  401e30:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401e34:	ldr	x17, [x16, #304]
  401e38:	add	x16, x16, #0x130
  401e3c:	br	x17

0000000000401e40 <accept@plt>:
  401e40:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401e44:	ldr	x17, [x16, #312]
  401e48:	add	x16, x16, #0x138
  401e4c:	br	x17

0000000000401e50 <__strtoul_internal@plt>:
  401e50:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401e54:	ldr	x17, [x16, #320]
  401e58:	add	x16, x16, #0x140
  401e5c:	br	x17

0000000000401e60 <strdup@plt>:
  401e60:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401e64:	ldr	x17, [x16, #328]
  401e68:	add	x16, x16, #0x148
  401e6c:	br	x17

0000000000401e70 <close@plt>:
  401e70:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401e74:	ldr	x17, [x16, #336]
  401e78:	add	x16, x16, #0x150
  401e7c:	br	x17

0000000000401e80 <sigaction@plt>:
  401e80:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401e84:	ldr	x17, [x16, #344]
  401e88:	add	x16, x16, #0x158
  401e8c:	br	x17

0000000000401e90 <__gmon_start__@plt>:
  401e90:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401e94:	ldr	x17, [x16, #352]
  401e98:	add	x16, x16, #0x160
  401e9c:	br	x17

0000000000401ea0 <write@plt>:
  401ea0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401ea4:	ldr	x17, [x16, #360]
  401ea8:	add	x16, x16, #0x168
  401eac:	br	x17

0000000000401eb0 <abort@plt>:
  401eb0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401eb4:	ldr	x17, [x16, #368]
  401eb8:	add	x16, x16, #0x170
  401ebc:	br	x17

0000000000401ec0 <timer_create@plt>:
  401ec0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401ec4:	ldr	x17, [x16, #376]
  401ec8:	add	x16, x16, #0x178
  401ecc:	br	x17

0000000000401ed0 <puts@plt>:
  401ed0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401ed4:	ldr	x17, [x16, #384]
  401ed8:	add	x16, x16, #0x180
  401edc:	br	x17

0000000000401ee0 <textdomain@plt>:
  401ee0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401ee4:	ldr	x17, [x16, #392]
  401ee8:	add	x16, x16, #0x188
  401eec:	br	x17

0000000000401ef0 <getopt_long@plt>:
  401ef0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401ef4:	ldr	x17, [x16, #400]
  401ef8:	add	x16, x16, #0x190
  401efc:	br	x17

0000000000401f00 <strcmp@plt>:
  401f00:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401f04:	ldr	x17, [x16, #408]
  401f08:	add	x16, x16, #0x198
  401f0c:	br	x17

0000000000401f10 <warn@plt>:
  401f10:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401f14:	ldr	x17, [x16, #416]
  401f18:	add	x16, x16, #0x1a0
  401f1c:	br	x17

0000000000401f20 <__ctype_b_loc@plt>:
  401f20:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401f24:	ldr	x17, [x16, #424]
  401f28:	add	x16, x16, #0x1a8
  401f2c:	br	x17

0000000000401f30 <strtol@plt>:
  401f30:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401f34:	ldr	x17, [x16, #432]
  401f38:	add	x16, x16, #0x1b0
  401f3c:	br	x17

0000000000401f40 <setreuid@plt>:
  401f40:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401f44:	ldr	x17, [x16, #440]
  401f48:	add	x16, x16, #0x1b8
  401f4c:	br	x17

0000000000401f50 <free@plt>:
  401f50:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401f54:	ldr	x17, [x16, #448]
  401f58:	add	x16, x16, #0x1c0
  401f5c:	br	x17

0000000000401f60 <timer_delete@plt>:
  401f60:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401f64:	ldr	x17, [x16, #456]
  401f68:	add	x16, x16, #0x1c8
  401f6c:	br	x17

0000000000401f70 <nanosleep@plt>:
  401f70:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401f74:	ldr	x17, [x16, #464]
  401f78:	add	x16, x16, #0x1d0
  401f7c:	br	x17

0000000000401f80 <vasprintf@plt>:
  401f80:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401f84:	ldr	x17, [x16, #472]
  401f88:	add	x16, x16, #0x1d8
  401f8c:	br	x17

0000000000401f90 <connect@plt>:
  401f90:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401f94:	ldr	x17, [x16, #480]
  401f98:	add	x16, x16, #0x1e0
  401f9c:	br	x17

0000000000401fa0 <strndup@plt>:
  401fa0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401fa4:	ldr	x17, [x16, #488]
  401fa8:	add	x16, x16, #0x1e8
  401fac:	br	x17

0000000000401fb0 <strspn@plt>:
  401fb0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401fb4:	ldr	x17, [x16, #496]
  401fb8:	add	x16, x16, #0x1f0
  401fbc:	br	x17

0000000000401fc0 <strchr@plt>:
  401fc0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401fc4:	ldr	x17, [x16, #504]
  401fc8:	add	x16, x16, #0x1f8
  401fcc:	br	x17

0000000000401fd0 <fcntl@plt>:
  401fd0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401fd4:	ldr	x17, [x16, #512]
  401fd8:	add	x16, x16, #0x200
  401fdc:	br	x17

0000000000401fe0 <dcngettext@plt>:
  401fe0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401fe4:	ldr	x17, [x16, #520]
  401fe8:	add	x16, x16, #0x208
  401fec:	br	x17

0000000000401ff0 <socket@plt>:
  401ff0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  401ff4:	ldr	x17, [x16, #528]
  401ff8:	add	x16, x16, #0x210
  401ffc:	br	x17

0000000000402000 <fflush@plt>:
  402000:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  402004:	ldr	x17, [x16, #536]
  402008:	add	x16, x16, #0x218
  40200c:	br	x17

0000000000402010 <__uuid_generate_random@plt>:
  402010:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  402014:	ldr	x17, [x16, #544]
  402018:	add	x16, x16, #0x220
  40201c:	br	x17

0000000000402020 <warnx@plt>:
  402020:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  402024:	ldr	x17, [x16, #552]
  402028:	add	x16, x16, #0x228
  40202c:	br	x17

0000000000402030 <read@plt>:
  402030:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  402034:	ldr	x17, [x16, #560]
  402038:	add	x16, x16, #0x230
  40203c:	br	x17

0000000000402040 <memchr@plt>:
  402040:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  402044:	ldr	x17, [x16, #568]
  402048:	add	x16, x16, #0x238
  40204c:	br	x17

0000000000402050 <dcgettext@plt>:
  402050:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  402054:	ldr	x17, [x16, #576]
  402058:	add	x16, x16, #0x240
  40205c:	br	x17

0000000000402060 <ftruncate@plt>:
  402060:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  402064:	ldr	x17, [x16, #584]
  402068:	add	x16, x16, #0x248
  40206c:	br	x17

0000000000402070 <strncpy@plt>:
  402070:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  402074:	ldr	x17, [x16, #592]
  402078:	add	x16, x16, #0x250
  40207c:	br	x17

0000000000402080 <errx@plt>:
  402080:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  402084:	ldr	x17, [x16, #600]
  402088:	add	x16, x16, #0x258
  40208c:	br	x17

0000000000402090 <sigaddset@plt>:
  402090:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  402094:	ldr	x17, [x16, #608]
  402098:	add	x16, x16, #0x260
  40209c:	br	x17

00000000004020a0 <umask@plt>:
  4020a0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  4020a4:	ldr	x17, [x16, #616]
  4020a8:	add	x16, x16, #0x268
  4020ac:	br	x17

00000000004020b0 <strcspn@plt>:
  4020b0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  4020b4:	ldr	x17, [x16, #624]
  4020b8:	add	x16, x16, #0x270
  4020bc:	br	x17

00000000004020c0 <printf@plt>:
  4020c0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  4020c4:	ldr	x17, [x16, #632]
  4020c8:	add	x16, x16, #0x278
  4020cc:	br	x17

00000000004020d0 <__assert_fail@plt>:
  4020d0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  4020d4:	ldr	x17, [x16, #640]
  4020d8:	add	x16, x16, #0x280
  4020dc:	br	x17

00000000004020e0 <__errno_location@plt>:
  4020e0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  4020e4:	ldr	x17, [x16, #648]
  4020e8:	add	x16, x16, #0x288
  4020ec:	br	x17

00000000004020f0 <unlink@plt>:
  4020f0:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  4020f4:	ldr	x17, [x16, #656]
  4020f8:	add	x16, x16, #0x290
  4020fc:	br	x17

0000000000402100 <fprintf@plt>:
  402100:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  402104:	ldr	x17, [x16, #664]
  402108:	add	x16, x16, #0x298
  40210c:	br	x17

0000000000402110 <err@plt>:
  402110:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  402114:	ldr	x17, [x16, #672]
  402118:	add	x16, x16, #0x2a0
  40211c:	br	x17

0000000000402120 <setlocale@plt>:
  402120:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  402124:	ldr	x17, [x16, #680]
  402128:	add	x16, x16, #0x2a8
  40212c:	br	x17

0000000000402130 <ferror@plt>:
  402130:	adrp	x16, 417000 <ferror@plt+0x14ed0>
  402134:	ldr	x17, [x16, #688]
  402138:	add	x16, x16, #0x2b0
  40213c:	br	x17

Disassembly of section .text:

0000000000402140 <.text>:
  402140:	mov	x29, #0x0                   	// #0
  402144:	mov	x30, #0x0                   	// #0
  402148:	mov	x5, x0
  40214c:	ldr	x1, [sp]
  402150:	add	x2, sp, #0x8
  402154:	mov	x6, sp
  402158:	movz	x0, #0x0, lsl #48
  40215c:	movk	x0, #0x0, lsl #32
  402160:	movk	x0, #0x40, lsl #16
  402164:	movk	x0, #0x224c
  402168:	movz	x3, #0x0, lsl #48
  40216c:	movk	x3, #0x0, lsl #32
  402170:	movk	x3, #0x40, lsl #16
  402174:	movk	x3, #0x5bb8
  402178:	movz	x4, #0x0, lsl #48
  40217c:	movk	x4, #0x0, lsl #32
  402180:	movk	x4, #0x40, lsl #16
  402184:	movk	x4, #0x5c38
  402188:	bl	401e00 <__libc_start_main@plt>
  40218c:	bl	401eb0 <abort@plt>
  402190:	adrp	x0, 416000 <ferror@plt+0x13ed0>
  402194:	ldr	x0, [x0, #4064]
  402198:	cbz	x0, 4021a0 <ferror@plt+0x70>
  40219c:	b	401e90 <__gmon_start__@plt>
  4021a0:	ret
  4021a4:	nop
  4021a8:	adrp	x0, 417000 <ferror@plt+0x14ed0>
  4021ac:	add	x0, x0, #0x310
  4021b0:	adrp	x1, 417000 <ferror@plt+0x14ed0>
  4021b4:	add	x1, x1, #0x310
  4021b8:	cmp	x1, x0
  4021bc:	b.eq	4021d4 <ferror@plt+0xa4>  // b.none
  4021c0:	adrp	x1, 405000 <ferror@plt+0x2ed0>
  4021c4:	ldr	x1, [x1, #3176]
  4021c8:	cbz	x1, 4021d4 <ferror@plt+0xa4>
  4021cc:	mov	x16, x1
  4021d0:	br	x16
  4021d4:	ret
  4021d8:	adrp	x0, 417000 <ferror@plt+0x14ed0>
  4021dc:	add	x0, x0, #0x310
  4021e0:	adrp	x1, 417000 <ferror@plt+0x14ed0>
  4021e4:	add	x1, x1, #0x310
  4021e8:	sub	x1, x1, x0
  4021ec:	lsr	x2, x1, #63
  4021f0:	add	x1, x2, x1, asr #3
  4021f4:	cmp	xzr, x1, asr #1
  4021f8:	asr	x1, x1, #1
  4021fc:	b.eq	402214 <ferror@plt+0xe4>  // b.none
  402200:	adrp	x2, 405000 <ferror@plt+0x2ed0>
  402204:	ldr	x2, [x2, #3184]
  402208:	cbz	x2, 402214 <ferror@plt+0xe4>
  40220c:	mov	x16, x2
  402210:	br	x16
  402214:	ret
  402218:	stp	x29, x30, [sp, #-32]!
  40221c:	mov	x29, sp
  402220:	str	x19, [sp, #16]
  402224:	adrp	x19, 417000 <ferror@plt+0x14ed0>
  402228:	ldrb	w0, [x19, #816]
  40222c:	cbnz	w0, 40223c <ferror@plt+0x10c>
  402230:	bl	4021a8 <ferror@plt+0x78>
  402234:	mov	w0, #0x1                   	// #1
  402238:	strb	w0, [x19, #816]
  40223c:	ldr	x19, [sp, #16]
  402240:	ldp	x29, x30, [sp], #32
  402244:	ret
  402248:	b	4021d8 <ferror@plt+0xa8>
  40224c:	stp	x29, x30, [sp, #-96]!
  402250:	stp	x28, x27, [sp, #16]
  402254:	stp	x26, x25, [sp, #32]
  402258:	stp	x24, x23, [sp, #48]
  40225c:	stp	x22, x21, [sp, #64]
  402260:	stp	x20, x19, [sp, #80]
  402264:	mov	x29, sp
  402268:	sub	sp, sp, #0x490
  40226c:	mov	x21, x1
  402270:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402274:	mov	w23, w0
  402278:	add	x1, x1, #0x2c8
  40227c:	mov	w0, #0x6                   	// #6
  402280:	stur	xzr, [x29, #-16]
  402284:	str	wzr, [sp, #84]
  402288:	stp	xzr, xzr, [sp, #56]
  40228c:	str	xzr, [sp, #72]
  402290:	stp	xzr, xzr, [sp, #40]
  402294:	bl	402120 <setlocale@plt>
  402298:	adrp	x19, 406000 <ferror@plt+0x3ed0>
  40229c:	add	x19, x19, #0xa9
  4022a0:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4022a4:	add	x1, x1, #0xb4
  4022a8:	mov	x0, x19
  4022ac:	bl	401df0 <bindtextdomain@plt>
  4022b0:	mov	x0, x19
  4022b4:	bl	401ee0 <textdomain@plt>
  4022b8:	adrp	x0, 403000 <ferror@plt+0xed0>
  4022bc:	add	x0, x0, #0xbf0
  4022c0:	bl	405c40 <ferror@plt+0x3b10>
  4022c4:	adrp	x2, 406000 <ferror@plt+0x3ed0>
  4022c8:	adrp	x3, 405000 <ferror@plt+0x2ed0>
  4022cc:	add	x2, x2, #0xc6
  4022d0:	add	x3, x3, #0xd58
  4022d4:	mov	w0, w23
  4022d8:	mov	x1, x21
  4022dc:	mov	x4, xzr
  4022e0:	bl	401ef0 <getopt_long@plt>
  4022e4:	cmn	w0, #0x1
  4022e8:	b.eq	4024dc <ferror@plt+0x3ac>  // b.none
  4022ec:	adrp	x8, 406000 <ferror@plt+0x3ed0>
  4022f0:	adrp	x24, 406000 <ferror@plt+0x3ed0>
  4022f4:	adrp	x25, 405000 <ferror@plt+0x2ed0>
  4022f8:	adrp	x19, 405000 <ferror@plt+0x2ed0>
  4022fc:	mov	w22, wzr
  402300:	mov	w26, wzr
  402304:	mov	w27, wzr
  402308:	add	x8, x8, #0x50
  40230c:	add	x24, x24, #0xc6
  402310:	add	x25, x25, #0xd58
  402314:	add	x19, x19, #0xf38
  402318:	add	x20, sp, #0x28
  40231c:	str	wzr, [sp, #12]
  402320:	str	xzr, [sp, #16]
  402324:	stp	x8, xzr, [sp, #24]
  402328:	cmp	w0, #0x50
  40232c:	b.ge	402364 <ferror@plt+0x234>  // b.tcont
  402330:	sub	w8, w0, #0x46
  402334:	cmp	w8, #0x2e
  402338:	b.hi	4028c0 <ferror@plt+0x790>  // b.pmore
  40233c:	adrp	x11, 405000 <ferror@plt+0x2ed0>
  402340:	add	x11, x11, #0xcee
  402344:	adr	x9, 402358 <ferror@plt+0x228>
  402348:	ldrh	w10, [x11, x8, lsl #1]
  40234c:	add	x9, x9, x10, lsl #2
  402350:	mov	w28, #0x1                   	// #1
  402354:	br	x9
  402358:	orr	w26, w26, #0x4
  40235c:	strb	w26, [sp, #76]
  402360:	b	4024b0 <ferror@plt+0x380>
  402364:	mov	x8, xzr
  402368:	mov	w9, #0x50                  	// #80
  40236c:	mov	x28, x19
  402370:	cbz	w9, 4023b0 <ferror@plt+0x280>
  402374:	cmp	w9, w0
  402378:	b.gt	4023b0 <ferror@plt+0x280>
  40237c:	mov	w10, #0x4                   	// #4
  402380:	cmp	w9, w0
  402384:	b.eq	4023a0 <ferror@plt+0x270>  // b.none
  402388:	ldr	w9, [x28, x10]
  40238c:	cbz	w9, 4023b0 <ferror@plt+0x280>
  402390:	cmp	w9, w0
  402394:	add	x10, x10, #0x4
  402398:	b.le	402380 <ferror@plt+0x250>
  40239c:	b	4023b0 <ferror@plt+0x280>
  4023a0:	ldr	w9, [x20, x8, lsl #2]
  4023a4:	cbz	w9, 4023d0 <ferror@plt+0x2a0>
  4023a8:	cmp	w9, w0
  4023ac:	b.ne	40275c <ferror@plt+0x62c>  // b.any
  4023b0:	add	x8, x8, #0x1
  4023b4:	lsl	x9, x8, #6
  4023b8:	ldr	w9, [x19, x9]
  4023bc:	cbz	w9, 402330 <ferror@plt+0x200>
  4023c0:	cmp	w9, w0
  4023c4:	add	x28, x28, #0x40
  4023c8:	b.le	402370 <ferror@plt+0x240>
  4023cc:	b	402330 <ferror@plt+0x200>
  4023d0:	str	w0, [x20, x8, lsl #2]
  4023d4:	add	x8, x8, #0x1
  4023d8:	lsl	x9, x8, #6
  4023dc:	ldr	w9, [x19, x9]
  4023e0:	cbnz	w9, 4023c0 <ferror@plt+0x290>
  4023e4:	b	402330 <ferror@plt+0x200>
  4023e8:	mov	w8, #0x3                   	// #3
  4023ec:	str	w8, [sp, #36]
  4023f0:	b	4024b0 <ferror@plt+0x380>
  4023f4:	mov	w8, #0x2                   	// #2
  4023f8:	str	w8, [sp, #36]
  4023fc:	b	4024b0 <ferror@plt+0x380>
  402400:	ldr	w8, [sp, #32]
  402404:	add	w8, w8, #0x1
  402408:	str	w8, [sp, #32]
  40240c:	b	4024b0 <ferror@plt+0x380>
  402410:	orr	w26, w26, #0x1
  402414:	strb	w26, [sp, #76]
  402418:	b	4024b0 <ferror@plt+0x380>
  40241c:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  402420:	ldr	x22, [x8, #792]
  402424:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402428:	mov	w2, #0x5                   	// #5
  40242c:	mov	x0, xzr
  402430:	add	x1, x1, #0xd9
  402434:	bl	402050 <dcgettext@plt>
  402438:	mov	x1, x0
  40243c:	mov	x0, x22
  402440:	bl	4048b4 <ferror@plt+0x2784>
  402444:	mov	w22, w0
  402448:	str	w0, [sp, #84]
  40244c:	b	4024b0 <ferror@plt+0x380>
  402450:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  402454:	ldr	x28, [x8, #792]
  402458:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  40245c:	mov	w2, #0x5                   	// #5
  402460:	mov	x0, xzr
  402464:	add	x1, x1, #0x12c
  402468:	bl	402050 <dcgettext@plt>
  40246c:	mov	x1, x0
  402470:	mov	x0, x28
  402474:	bl	4048b4 <ferror@plt+0x2784>
  402478:	str	w0, [sp, #72]
  40247c:	b	4024b0 <ferror@plt+0x380>
  402480:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  402484:	ldr	x8, [x8, #792]
  402488:	str	x8, [sp, #16]
  40248c:	b	4024b0 <ferror@plt+0x380>
  402490:	orr	w26, w26, #0x2
  402494:	strb	w26, [sp, #76]
  402498:	b	4024b0 <ferror@plt+0x380>
  40249c:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  4024a0:	ldr	x8, [x8, #792]
  4024a4:	str	x8, [sp, #24]
  4024a8:	mov	w8, #0x1                   	// #1
  4024ac:	str	w8, [sp, #12]
  4024b0:	mov	w28, w27
  4024b4:	mov	w0, w23
  4024b8:	mov	x1, x21
  4024bc:	mov	x2, x24
  4024c0:	mov	x3, x25
  4024c4:	mov	x4, xzr
  4024c8:	bl	401ef0 <getopt_long@plt>
  4024cc:	cmn	w0, #0x1
  4024d0:	mov	w27, w28
  4024d4:	b.ne	402328 <ferror@plt+0x1f8>  // b.any
  4024d8:	b	4024fc <ferror@plt+0x3cc>
  4024dc:	adrp	x8, 406000 <ferror@plt+0x3ed0>
  4024e0:	add	x8, x8, #0x50
  4024e4:	mov	w22, wzr
  4024e8:	mov	w26, wzr
  4024ec:	str	xzr, [sp, #32]
  4024f0:	mov	w28, wzr
  4024f4:	str	wzr, [sp, #12]
  4024f8:	stp	xzr, x8, [sp, #16]
  4024fc:	ldr	x19, [sp, #24]
  402500:	mov	x0, x19
  402504:	bl	401c00 <strlen@plt>
  402508:	cmp	x0, #0x6c
  40250c:	b.cs	40294c <ferror@plt+0x81c>  // b.hs, b.nlast
  402510:	ldr	x9, [sp, #16]
  402514:	cmp	w28, #0x0
  402518:	adrp	x8, 406000 <ferror@plt+0x3ed0>
  40251c:	add	x8, x8, #0x1a4
  402520:	ccmp	x9, #0x0, #0x0, eq  // eq = none
  402524:	csel	x21, x9, x8, ne  // ne = any
  402528:	ldr	w20, [sp, #36]
  40252c:	ldr	w8, [sp, #12]
  402530:	cbz	w8, 40255c <ferror@plt+0x42c>
  402534:	mov	w8, #0xa                   	// #10
  402538:	and	w8, w26, w8
  40253c:	cmp	w8, #0x8
  402540:	b.ne	40255c <ferror@plt+0x42c>  // b.any
  402544:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402548:	add	x1, x1, #0x1c1
  40254c:	mov	w2, #0x5                   	// #5
  402550:	mov	x0, xzr
  402554:	bl	402050 <dcgettext@plt>
  402558:	bl	402020 <warnx@plt>
  40255c:	cbz	w20, 4025dc <ferror@plt+0x4ac>
  402560:	cbz	w22, 4025dc <ferror@plt+0x4ac>
  402564:	add	w1, w20, #0x2
  402568:	add	x2, sp, #0x80
  40256c:	add	x4, sp, #0x54
  402570:	sub	x5, x29, #0x10
  402574:	mov	w3, #0x400                 	// #1024
  402578:	mov	x0, x19
  40257c:	bl	402c3c <ferror@plt+0xb0c>
  402580:	tbnz	w0, #31, 402970 <ferror@plt+0x840>
  402584:	mov	w19, w0
  402588:	cmp	w20, #0x2
  40258c:	b.ne	402620 <ferror@plt+0x4f0>  // b.any
  402590:	cmp	w19, #0x14
  402594:	b.ne	4029b4 <ferror@plt+0x884>  // b.any
  402598:	add	x0, sp, #0x80
  40259c:	add	x1, sp, #0x58
  4025a0:	bl	401c40 <uuid_unparse@plt>
  4025a4:	ldrsw	x8, [sp, #84]
  4025a8:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4025ac:	adrp	x2, 406000 <ferror@plt+0x3ed0>
  4025b0:	add	x1, x1, #0x236
  4025b4:	sub	x3, x8, #0x1
  4025b8:	add	x2, x2, #0x251
  4025bc:	mov	w4, #0x5                   	// #5
  4025c0:	mov	x0, xzr
  4025c4:	bl	401fe0 <dcngettext@plt>
  4025c8:	ldr	w8, [sp, #84]
  4025cc:	add	x1, sp, #0x58
  4025d0:	sub	w2, w8, #0x1
  4025d4:	bl	4020c0 <printf@plt>
  4025d8:	b	402710 <ferror@plt+0x5e0>
  4025dc:	cbz	w20, 402698 <ferror@plt+0x568>
  4025e0:	add	x2, sp, #0x80
  4025e4:	sub	x5, x29, #0x10
  4025e8:	mov	w3, #0x10                  	// #16
  4025ec:	mov	x0, x19
  4025f0:	mov	w1, w20
  4025f4:	mov	x4, xzr
  4025f8:	bl	402c3c <ferror@plt+0xb0c>
  4025fc:	tbnz	w0, #31, 402970 <ferror@plt+0x840>
  402600:	cmp	w0, #0x10
  402604:	b.ne	4029b8 <ferror@plt+0x888>  // b.any
  402608:	add	x0, sp, #0x80
  40260c:	add	x1, sp, #0x58
  402610:	bl	401c40 <uuid_unparse@plt>
  402614:	add	x0, sp, #0x58
  402618:	bl	401ed0 <puts@plt>
  40261c:	b	402710 <ferror@plt+0x5e0>
  402620:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402624:	add	x1, x1, #0x26d
  402628:	mov	w2, #0x5                   	// #5
  40262c:	mov	x0, xzr
  402630:	bl	402050 <dcgettext@plt>
  402634:	bl	4020c0 <printf@plt>
  402638:	ldr	w8, [sp, #84]
  40263c:	mov	w9, #0x4                   	// #4
  402640:	bfi	w9, w8, #4, #28
  402644:	cmp	w19, w9
  402648:	b.ne	4029b4 <ferror@plt+0x884>  // b.any
  40264c:	cmp	w8, #0x1
  402650:	b.lt	402710 <ferror@plt+0x5e0>  // b.tstop
  402654:	add	x8, sp, #0x80
  402658:	adrp	x20, 406000 <ferror@plt+0x3ed0>
  40265c:	mov	w21, wzr
  402660:	add	x19, x8, #0x4
  402664:	add	x20, x20, #0x27d
  402668:	add	x1, sp, #0x58
  40266c:	mov	x0, x19
  402670:	bl	401c40 <uuid_unparse@plt>
  402674:	add	x1, sp, #0x58
  402678:	mov	x0, x20
  40267c:	bl	4020c0 <printf@plt>
  402680:	ldr	w8, [sp, #84]
  402684:	add	w21, w21, #0x1
  402688:	add	x19, x19, #0x10
  40268c:	cmp	w21, w8
  402690:	b.lt	402668 <ferror@plt+0x538>  // b.tstop
  402694:	b	402710 <ferror@plt+0x5e0>
  402698:	ldr	w8, [sp, #32]
  40269c:	cbz	w8, 4029bc <ferror@plt+0x88c>
  4026a0:	add	x2, sp, #0x80
  4026a4:	mov	w3, #0x400                 	// #1024
  4026a8:	mov	x0, x19
  4026ac:	mov	w1, wzr
  4026b0:	mov	x4, xzr
  4026b4:	mov	x5, xzr
  4026b8:	bl	402c3c <ferror@plt+0xb0c>
  4026bc:	cmp	w0, #0x1
  4026c0:	b.lt	402710 <ferror@plt+0x5e0>  // b.tstop
  4026c4:	add	x0, sp, #0x80
  4026c8:	mov	w2, #0xa                   	// #10
  4026cc:	mov	x1, xzr
  4026d0:	bl	401f30 <strtol@plt>
  4026d4:	mov	x19, x0
  4026d8:	cmp	w19, #0x1
  4026dc:	b.lt	402710 <ferror@plt+0x5e0>  // b.tstop
  4026e0:	mov	w1, #0xf                   	// #15
  4026e4:	mov	w0, w19
  4026e8:	bl	401d20 <kill@plt>
  4026ec:	tbnz	w0, #31, 402734 <ferror@plt+0x604>
  4026f0:	tbnz	w26, #1, 402710 <ferror@plt+0x5e0>
  4026f4:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4026f8:	add	x1, x1, #0x2a8
  4026fc:	mov	w2, #0x5                   	// #5
  402700:	mov	x0, xzr
  402704:	bl	402050 <dcgettext@plt>
  402708:	mov	w1, w19
  40270c:	bl	4020c0 <printf@plt>
  402710:	mov	w0, wzr
  402714:	add	sp, sp, #0x490
  402718:	ldp	x20, x19, [sp, #80]
  40271c:	ldp	x22, x21, [sp, #64]
  402720:	ldp	x24, x23, [sp, #48]
  402724:	ldp	x26, x25, [sp, #32]
  402728:	ldp	x28, x27, [sp, #16]
  40272c:	ldp	x29, x30, [sp], #96
  402730:	ret
  402734:	tbnz	w26, #1, 402754 <ferror@plt+0x624>
  402738:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  40273c:	add	x1, x1, #0x282
  402740:	mov	w2, #0x5                   	// #5
  402744:	mov	x0, xzr
  402748:	bl	402050 <dcgettext@plt>
  40274c:	mov	w1, w19
  402750:	bl	401f10 <warn@plt>
  402754:	mov	w0, #0x1                   	// #1
  402758:	b	402714 <ferror@plt+0x5e4>
  40275c:	adrp	x21, 417000 <ferror@plt+0x14ed0>
  402760:	ldr	x19, [x21, #784]
  402764:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402768:	add	x1, x1, #0x2d5
  40276c:	mov	w2, #0x5                   	// #5
  402770:	mov	x0, xzr
  402774:	bl	402050 <dcgettext@plt>
  402778:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  40277c:	ldr	x2, [x8, #808]
  402780:	mov	x1, x0
  402784:	mov	x0, x19
  402788:	bl	402100 <fprintf@plt>
  40278c:	adrp	x23, 406000 <ferror@plt+0x3ed0>
  402790:	adrp	x24, 405000 <ferror@plt+0x2ed0>
  402794:	adrp	x20, 406000 <ferror@plt+0x3ed0>
  402798:	adrp	x26, 406000 <ferror@plt+0x3ed0>
  40279c:	adrp	x27, 406000 <ferror@plt+0x3ed0>
  4027a0:	adrp	x19, 406000 <ferror@plt+0x3ed0>
  4027a4:	adrp	x25, 406000 <ferror@plt+0x3ed0>
  4027a8:	mov	x22, xzr
  4027ac:	add	x23, x23, #0x7f
  4027b0:	add	x24, x24, #0xc78
  4027b4:	add	x20, x20, #0x2f7
  4027b8:	add	x26, x26, #0xa3
  4027bc:	add	x27, x27, #0x70
  4027c0:	add	x19, x19, #0x900
  4027c4:	add	x25, x25, #0x77
  4027c8:	ldr	w8, [x28, x22]
  4027cc:	cmp	w8, #0x74
  4027d0:	b.hi	4027f4 <ferror@plt+0x6c4>  // b.pmore
  4027d4:	adr	x9, 4027e8 <ferror@plt+0x6b8>
  4027d8:	ldrb	w10, [x24, x8]
  4027dc:	add	x9, x9, x10, lsl #2
  4027e0:	mov	x2, x23
  4027e4:	br	x9
  4027e8:	adrp	x2, 406000 <ferror@plt+0x3ed0>
  4027ec:	add	x2, x2, #0x83
  4027f0:	b	402894 <ferror@plt+0x764>
  4027f4:	sub	w9, w8, #0x21
  4027f8:	cmp	w9, #0x5d
  4027fc:	b.hi	4028a0 <ferror@plt+0x770>  // b.pmore
  402800:	ldr	x0, [x21, #784]
  402804:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402808:	add	x1, x1, #0x2fd
  40280c:	mov	w2, w8
  402810:	bl	402100 <fprintf@plt>
  402814:	b	4028a0 <ferror@plt+0x770>
  402818:	adrp	x2, 406000 <ferror@plt+0x3ed0>
  40281c:	add	x2, x2, #0x7c
  402820:	b	402894 <ferror@plt+0x764>
  402824:	adrp	x2, 406000 <ferror@plt+0x3ed0>
  402828:	add	x2, x2, #0x8b
  40282c:	b	402894 <ferror@plt+0x764>
  402830:	adrp	x2, 406000 <ferror@plt+0x3ed0>
  402834:	add	x2, x2, #0x13e
  402838:	b	402894 <ferror@plt+0x764>
  40283c:	adrp	x2, 406000 <ferror@plt+0x3ed0>
  402840:	add	x2, x2, #0x5e4
  402844:	b	402894 <ferror@plt+0x764>
  402848:	adrp	x2, 406000 <ferror@plt+0x3ed0>
  40284c:	add	x2, x2, #0x9d
  402850:	b	402894 <ferror@plt+0x764>
  402854:	adrp	x2, 406000 <ferror@plt+0x3ed0>
  402858:	add	x2, x2, #0x5c8
  40285c:	b	402894 <ferror@plt+0x764>
  402860:	adrp	x2, 406000 <ferror@plt+0x3ed0>
  402864:	add	x2, x2, #0x6b
  402868:	b	402894 <ferror@plt+0x764>
  40286c:	adrp	x2, 406000 <ferror@plt+0x3ed0>
  402870:	add	x2, x2, #0xeb
  402874:	b	402894 <ferror@plt+0x764>
  402878:	mov	x2, x26
  40287c:	b	402894 <ferror@plt+0x764>
  402880:	mov	x2, x27
  402884:	b	402894 <ferror@plt+0x764>
  402888:	mov	x2, x19
  40288c:	b	402894 <ferror@plt+0x764>
  402890:	mov	x2, x25
  402894:	ldr	x0, [x21, #784]
  402898:	mov	x1, x20
  40289c:	bl	402100 <fprintf@plt>
  4028a0:	add	x22, x22, #0x4
  4028a4:	cmp	x22, #0x3c
  4028a8:	b.ne	4027c8 <ferror@plt+0x698>  // b.any
  4028ac:	ldr	x1, [x21, #784]
  4028b0:	mov	w0, #0xa                   	// #10
  4028b4:	bl	401cf0 <fputc@plt>
  4028b8:	mov	w0, #0x1                   	// #1
  4028bc:	bl	401c20 <exit@plt>
  4028c0:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  4028c4:	ldr	x19, [x8, #784]
  4028c8:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4028cc:	add	x1, x1, #0x164
  4028d0:	mov	w2, #0x5                   	// #5
  4028d4:	mov	x0, xzr
  4028d8:	bl	402050 <dcgettext@plt>
  4028dc:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  4028e0:	ldr	x2, [x8, #808]
  4028e4:	mov	x1, x0
  4028e8:	mov	x0, x19
  4028ec:	bl	402100 <fprintf@plt>
  4028f0:	mov	w0, #0x1                   	// #1
  4028f4:	bl	401c20 <exit@plt>
  4028f8:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4028fc:	add	x1, x1, #0x146
  402900:	mov	w2, #0x5                   	// #5
  402904:	mov	x0, xzr
  402908:	bl	402050 <dcgettext@plt>
  40290c:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  402910:	ldr	x1, [x8, #808]
  402914:	adrp	x2, 406000 <ferror@plt+0x3ed0>
  402918:	add	x2, x2, #0x152
  40291c:	bl	4020c0 <printf@plt>
  402920:	mov	w0, wzr
  402924:	bl	401c20 <exit@plt>
  402928:	bl	4029cc <ferror@plt+0x89c>
  40292c:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402930:	add	x1, x1, #0xf1
  402934:	mov	w2, #0x5                   	// #5
  402938:	mov	x0, xzr
  40293c:	bl	402050 <dcgettext@plt>
  402940:	mov	x1, x0
  402944:	mov	w0, #0x1                   	// #1
  402948:	bl	402080 <errx@plt>
  40294c:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402950:	add	x1, x1, #0x18b
  402954:	mov	w2, #0x5                   	// #5
  402958:	mov	x0, xzr
  40295c:	bl	402050 <dcgettext@plt>
  402960:	mov	x1, x0
  402964:	mov	w0, #0x1                   	// #1
  402968:	mov	x2, x19
  40296c:	bl	402080 <errx@plt>
  402970:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402974:	add	x1, x1, #0x205
  402978:	mov	w2, #0x5                   	// #5
  40297c:	mov	x0, xzr
  402980:	bl	402050 <dcgettext@plt>
  402984:	ldur	x2, [x29, #-16]
  402988:	mov	x19, x0
  40298c:	cbnz	x2, 4029a8 <ferror@plt+0x878>
  402990:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402994:	add	x1, x1, #0x225
  402998:	mov	w2, #0x5                   	// #5
  40299c:	mov	x0, xzr
  4029a0:	bl	402050 <dcgettext@plt>
  4029a4:	mov	x2, x0
  4029a8:	mov	w0, #0x1                   	// #1
  4029ac:	mov	x1, x19
  4029b0:	bl	402110 <err@plt>
  4029b4:	mov	w0, w19
  4029b8:	bl	403050 <ferror@plt+0xf20>
  4029bc:	add	x2, sp, #0x38
  4029c0:	mov	x0, x19
  4029c4:	mov	x1, x21
  4029c8:	bl	403084 <ferror@plt+0xf54>
  4029cc:	stp	x29, x30, [sp, #-32]!
  4029d0:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  4029d4:	str	x19, [sp, #16]
  4029d8:	ldr	x19, [x8, #800]
  4029dc:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4029e0:	add	x1, x1, #0x302
  4029e4:	mov	w2, #0x5                   	// #5
  4029e8:	mov	x0, xzr
  4029ec:	mov	x29, sp
  4029f0:	bl	402050 <dcgettext@plt>
  4029f4:	mov	x1, x19
  4029f8:	bl	401c10 <fputs@plt>
  4029fc:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402a00:	add	x1, x1, #0x30b
  402a04:	mov	w2, #0x5                   	// #5
  402a08:	mov	x0, xzr
  402a0c:	bl	402050 <dcgettext@plt>
  402a10:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  402a14:	ldr	x2, [x8, #808]
  402a18:	mov	x1, x0
  402a1c:	mov	x0, x19
  402a20:	bl	402100 <fprintf@plt>
  402a24:	mov	w0, #0xa                   	// #10
  402a28:	mov	x1, x19
  402a2c:	bl	401cf0 <fputc@plt>
  402a30:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402a34:	add	x1, x1, #0x31a
  402a38:	mov	w2, #0x5                   	// #5
  402a3c:	mov	x0, xzr
  402a40:	bl	402050 <dcgettext@plt>
  402a44:	mov	x1, x19
  402a48:	bl	401c10 <fputs@plt>
  402a4c:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402a50:	add	x1, x1, #0x33a
  402a54:	mov	w2, #0x5                   	// #5
  402a58:	mov	x0, xzr
  402a5c:	bl	402050 <dcgettext@plt>
  402a60:	mov	x1, x19
  402a64:	bl	401c10 <fputs@plt>
  402a68:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402a6c:	add	x1, x1, #0x345
  402a70:	mov	w2, #0x5                   	// #5
  402a74:	mov	x0, xzr
  402a78:	bl	402050 <dcgettext@plt>
  402a7c:	mov	x1, x19
  402a80:	bl	401c10 <fputs@plt>
  402a84:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402a88:	add	x1, x1, #0x370
  402a8c:	mov	w2, #0x5                   	// #5
  402a90:	mov	x0, xzr
  402a94:	bl	402050 <dcgettext@plt>
  402a98:	mov	x1, x19
  402a9c:	bl	401c10 <fputs@plt>
  402aa0:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402aa4:	add	x1, x1, #0x399
  402aa8:	mov	w2, #0x5                   	// #5
  402aac:	mov	x0, xzr
  402ab0:	bl	402050 <dcgettext@plt>
  402ab4:	mov	x1, x19
  402ab8:	bl	401c10 <fputs@plt>
  402abc:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402ac0:	add	x1, x1, #0x3ce
  402ac4:	mov	w2, #0x5                   	// #5
  402ac8:	mov	x0, xzr
  402acc:	bl	402050 <dcgettext@plt>
  402ad0:	mov	x1, x19
  402ad4:	bl	401c10 <fputs@plt>
  402ad8:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402adc:	add	x1, x1, #0x3fc
  402ae0:	mov	w2, #0x5                   	// #5
  402ae4:	mov	x0, xzr
  402ae8:	bl	402050 <dcgettext@plt>
  402aec:	mov	x1, x19
  402af0:	bl	401c10 <fputs@plt>
  402af4:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402af8:	add	x1, x1, #0x433
  402afc:	mov	w2, #0x5                   	// #5
  402b00:	mov	x0, xzr
  402b04:	bl	402050 <dcgettext@plt>
  402b08:	mov	x1, x19
  402b0c:	bl	401c10 <fputs@plt>
  402b10:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402b14:	add	x1, x1, #0x468
  402b18:	mov	w2, #0x5                   	// #5
  402b1c:	mov	x0, xzr
  402b20:	bl	402050 <dcgettext@plt>
  402b24:	mov	x1, x19
  402b28:	bl	401c10 <fputs@plt>
  402b2c:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402b30:	add	x1, x1, #0x49a
  402b34:	mov	w2, #0x5                   	// #5
  402b38:	mov	x0, xzr
  402b3c:	bl	402050 <dcgettext@plt>
  402b40:	mov	x1, x19
  402b44:	bl	401c10 <fputs@plt>
  402b48:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402b4c:	add	x1, x1, #0x4cb
  402b50:	mov	w2, #0x5                   	// #5
  402b54:	mov	x0, xzr
  402b58:	bl	402050 <dcgettext@plt>
  402b5c:	mov	x1, x19
  402b60:	bl	401c10 <fputs@plt>
  402b64:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402b68:	add	x1, x1, #0x508
  402b6c:	mov	w2, #0x5                   	// #5
  402b70:	mov	x0, xzr
  402b74:	bl	402050 <dcgettext@plt>
  402b78:	mov	x1, x19
  402b7c:	bl	401c10 <fputs@plt>
  402b80:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402b84:	add	x1, x1, #0x541
  402b88:	mov	w2, #0x5                   	// #5
  402b8c:	mov	x0, xzr
  402b90:	bl	402050 <dcgettext@plt>
  402b94:	mov	x1, x19
  402b98:	bl	401c10 <fputs@plt>
  402b9c:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402ba0:	add	x1, x1, #0x571
  402ba4:	mov	w2, #0x5                   	// #5
  402ba8:	mov	x0, xzr
  402bac:	bl	402050 <dcgettext@plt>
  402bb0:	mov	x1, x19
  402bb4:	bl	401c10 <fputs@plt>
  402bb8:	mov	w0, #0xa                   	// #10
  402bbc:	mov	x1, x19
  402bc0:	bl	401cf0 <fputc@plt>
  402bc4:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402bc8:	add	x1, x1, #0x5bb
  402bcc:	mov	w2, #0x5                   	// #5
  402bd0:	mov	x0, xzr
  402bd4:	bl	402050 <dcgettext@plt>
  402bd8:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402bdc:	mov	x19, x0
  402be0:	add	x1, x1, #0x5dc
  402be4:	mov	w2, #0x5                   	// #5
  402be8:	mov	x0, xzr
  402bec:	bl	402050 <dcgettext@plt>
  402bf0:	mov	x4, x0
  402bf4:	adrp	x0, 406000 <ferror@plt+0x3ed0>
  402bf8:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402bfc:	adrp	x3, 406000 <ferror@plt+0x3ed0>
  402c00:	add	x0, x0, #0x59e
  402c04:	add	x1, x1, #0x5af
  402c08:	add	x3, x3, #0x5cd
  402c0c:	mov	x2, x19
  402c10:	bl	4020c0 <printf@plt>
  402c14:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402c18:	add	x1, x1, #0x5ec
  402c1c:	mov	w2, #0x5                   	// #5
  402c20:	mov	x0, xzr
  402c24:	bl	402050 <dcgettext@plt>
  402c28:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402c2c:	add	x1, x1, #0x607
  402c30:	bl	4020c0 <printf@plt>
  402c34:	mov	w0, wzr
  402c38:	bl	401c20 <exit@plt>
  402c3c:	sub	sp, sp, #0x120
  402c40:	stp	x29, x30, [sp, #192]
  402c44:	stp	x28, x27, [sp, #208]
  402c48:	stp	x26, x25, [sp, #224]
  402c4c:	stp	x24, x23, [sp, #240]
  402c50:	stp	x22, x21, [sp, #256]
  402c54:	stp	x20, x19, [sp, #272]
  402c58:	add	x29, sp, #0xc0
  402c5c:	mov	x23, x5
  402c60:	mov	x20, x4
  402c64:	mov	x24, x3
  402c68:	mov	x28, x2
  402c6c:	mov	w22, w1
  402c70:	mov	x25, x0
  402c74:	orr	w26, w1, #0x1
  402c78:	stur	wzr, [x29, #-44]
  402c7c:	cbnz	x4, 402cb4 <ferror@plt+0xb84>
  402c80:	cmp	w26, #0x5
  402c84:	b.ne	402cb4 <ferror@plt+0xb84>  // b.any
  402c88:	cbz	x23, 402ca4 <ferror@plt+0xb74>
  402c8c:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402c90:	add	x1, x1, #0x610
  402c94:	mov	w2, #0x5                   	// #5
  402c98:	mov	x0, xzr
  402c9c:	bl	402050 <dcgettext@plt>
  402ca0:	str	x0, [x23]
  402ca4:	bl	4020e0 <__errno_location@plt>
  402ca8:	mov	w8, #0x16                  	// #22
  402cac:	str	w8, [x0]
  402cb0:	b	402ef4 <ferror@plt+0xdc4>
  402cb4:	mov	w0, #0x1                   	// #1
  402cb8:	mov	w1, #0x1                   	// #1
  402cbc:	mov	w2, wzr
  402cc0:	mov	w21, #0x1                   	// #1
  402cc4:	bl	401ff0 <socket@plt>
  402cc8:	tbnz	w0, #31, 402d4c <ferror@plt+0xc1c>
  402ccc:	mov	w19, w0
  402cd0:	mov	x0, x25
  402cd4:	strh	w21, [sp, #32]
  402cd8:	bl	401c00 <strlen@plt>
  402cdc:	cmp	x0, #0x6c
  402ce0:	b.cs	403030 <ferror@plt+0xf00>  // b.hs, b.nlast
  402ce4:	add	x8, sp, #0x20
  402ce8:	orr	x0, x8, #0x2
  402cec:	mov	w2, #0x6b                  	// #107
  402cf0:	mov	x1, x25
  402cf4:	bl	402070 <strncpy@plt>
  402cf8:	add	x1, sp, #0x20
  402cfc:	mov	w2, #0x6e                  	// #110
  402d00:	mov	w0, w19
  402d04:	strb	wzr, [sp, #141]
  402d08:	bl	401f90 <connect@plt>
  402d0c:	tbnz	w0, #31, 402d6c <ferror@plt+0xc3c>
  402d10:	cmp	w22, #0x5
  402d14:	b.ne	402d30 <ferror@plt+0xc00>  // b.any
  402d18:	ldrsw	x9, [x20]
  402d1c:	sub	x8, x24, #0x4
  402d20:	cmp	x8, x9, lsl #4
  402d24:	b.cs	402d30 <ferror@plt+0xc00>  // b.hs, b.nlast
  402d28:	lsr	x8, x8, #4
  402d2c:	str	w8, [x20]
  402d30:	cmp	w26, #0x5
  402d34:	sturb	w22, [x29, #-40]
  402d38:	b.ne	402d7c <ferror@plt+0xc4c>  // b.any
  402d3c:	ldr	w8, [x20]
  402d40:	mov	w26, #0x5                   	// #5
  402d44:	stur	w8, [x29, #-39]
  402d48:	b	402d80 <ferror@plt+0xc50>
  402d4c:	cbz	x23, 402ef4 <ferror@plt+0xdc4>
  402d50:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402d54:	add	x1, x1, #0x900
  402d58:	mov	w2, #0x5                   	// #5
  402d5c:	mov	x0, xzr
  402d60:	bl	402050 <dcgettext@plt>
  402d64:	str	x0, [x23]
  402d68:	b	402ef4 <ferror@plt+0xdc4>
  402d6c:	cbz	x23, 402eec <ferror@plt+0xdbc>
  402d70:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402d74:	add	x1, x1, #0x6aa
  402d78:	b	402edc <ferror@plt+0xdac>
  402d7c:	mov	w26, #0x1                   	// #1
  402d80:	sub	x27, x29, #0x28
  402d84:	bl	4020e0 <__errno_location@plt>
  402d88:	adrp	x8, 406000 <ferror@plt+0x3ed0>
  402d8c:	ldr	q0, [x8, #64]
  402d90:	mov	x25, x0
  402d94:	str	q0, [sp, #16]
  402d98:	b	402da0 <ferror@plt+0xc70>
  402d9c:	cbz	x26, 402e04 <ferror@plt+0xcd4>
  402da0:	mov	w0, w19
  402da4:	mov	x1, x27
  402da8:	mov	x2, x26
  402dac:	str	wzr, [x25]
  402db0:	bl	401ea0 <write@plt>
  402db4:	cmp	x0, #0x1
  402db8:	b.lt	402dd0 <ferror@plt+0xca0>  // b.tstop
  402dbc:	ldr	w8, [x25]
  402dc0:	subs	x26, x26, x0
  402dc4:	add	x9, x27, x0
  402dc8:	csel	x27, x27, x9, eq  // eq = none
  402dcc:	b	402de4 <ferror@plt+0xcb4>
  402dd0:	ldr	w8, [x25]
  402dd4:	cmp	w8, #0xb
  402dd8:	b.eq	402de4 <ferror@plt+0xcb4>  // b.none
  402ddc:	cmp	w8, #0x4
  402de0:	b.ne	402ed0 <ferror@plt+0xda0>  // b.any
  402de4:	cmp	w8, #0xb
  402de8:	b.ne	402d9c <ferror@plt+0xc6c>  // b.any
  402dec:	ldr	q0, [sp, #16]
  402df0:	sub	x0, x29, #0x20
  402df4:	mov	x1, xzr
  402df8:	stur	q0, [x29, #-32]
  402dfc:	bl	401f70 <nanosleep@plt>
  402e00:	b	402d9c <ferror@plt+0xc6c>
  402e04:	str	x28, [sp, #8]
  402e08:	mov	x28, xzr
  402e0c:	sub	x26, x29, #0x2c
  402e10:	mov	w27, #0x4                   	// #4
  402e14:	stur	wzr, [x29, #-44]
  402e18:	b	402e2c <ferror@plt+0xcfc>
  402e1c:	subs	x27, x27, x0
  402e20:	add	x26, x26, x0
  402e24:	add	x28, x0, x28
  402e28:	b.eq	402e9c <ferror@plt+0xd6c>  // b.none
  402e2c:	mov	w0, w19
  402e30:	mov	x1, x26
  402e34:	mov	x2, x27
  402e38:	bl	402030 <read@plt>
  402e3c:	cmp	x0, #0x0
  402e40:	b.gt	402e1c <ferror@plt+0xcec>
  402e44:	mov	w21, #0x6                   	// #6
  402e48:	tbz	x0, #63, 402e98 <ferror@plt+0xd68>
  402e4c:	ldr	w8, [x25]
  402e50:	cmp	w8, #0xb
  402e54:	b.eq	402e60 <ferror@plt+0xd30>  // b.none
  402e58:	cmp	w8, #0x4
  402e5c:	b.ne	402e98 <ferror@plt+0xd68>  // b.any
  402e60:	subs	w21, w21, #0x1
  402e64:	b.eq	402e98 <ferror@plt+0xd68>  // b.none
  402e68:	ldr	q0, [sp, #16]
  402e6c:	sub	x0, x29, #0x20
  402e70:	mov	x1, xzr
  402e74:	stur	q0, [x29, #-32]
  402e78:	bl	401f70 <nanosleep@plt>
  402e7c:	mov	w0, w19
  402e80:	mov	x1, x26
  402e84:	mov	x2, x27
  402e88:	bl	402030 <read@plt>
  402e8c:	cmp	x0, #0x1
  402e90:	b.lt	402e48 <ferror@plt+0xd18>  // b.tstop
  402e94:	b	402e1c <ferror@plt+0xcec>
  402e98:	cbz	x28, 402ec0 <ferror@plt+0xd90>
  402e9c:	tbnz	x28, #63, 402ec0 <ferror@plt+0xd90>
  402ea0:	ldur	w26, [x29, #-44]
  402ea4:	tbnz	w26, #31, 402eb0 <ferror@plt+0xd80>
  402ea8:	cmp	x26, x24
  402eac:	b.ls	402f1c <ferror@plt+0xdec>  // b.plast
  402eb0:	cbz	x23, 402eec <ferror@plt+0xdbc>
  402eb4:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402eb8:	add	x1, x1, #0x6c3
  402ebc:	b	402edc <ferror@plt+0xdac>
  402ec0:	cbz	x23, 402eec <ferror@plt+0xdbc>
  402ec4:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402ec8:	add	x1, x1, #0x6b8
  402ecc:	b	402edc <ferror@plt+0xdac>
  402ed0:	cbz	x23, 402eec <ferror@plt+0xdbc>
  402ed4:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  402ed8:	add	x1, x1, #0x6b2
  402edc:	mov	w2, #0x5                   	// #5
  402ee0:	mov	x0, xzr
  402ee4:	bl	402050 <dcgettext@plt>
  402ee8:	str	x0, [x23]
  402eec:	mov	w0, w19
  402ef0:	bl	401e70 <close@plt>
  402ef4:	mov	w23, #0xffffffff            	// #-1
  402ef8:	mov	w0, w23
  402efc:	ldp	x20, x19, [sp, #272]
  402f00:	ldp	x22, x21, [sp, #256]
  402f04:	ldp	x24, x23, [sp, #240]
  402f08:	ldp	x26, x25, [sp, #224]
  402f0c:	ldp	x28, x27, [sp, #208]
  402f10:	ldp	x29, x30, [sp, #192]
  402f14:	add	sp, sp, #0x120
  402f18:	ret
  402f1c:	ldr	x27, [sp, #8]
  402f20:	mov	w1, wzr
  402f24:	mov	x2, x26
  402f28:	mov	x0, x27
  402f2c:	bl	401e20 <memset@plt>
  402f30:	mov	x23, xzr
  402f34:	cbz	w26, 403024 <ferror@plt+0xef4>
  402f38:	mov	x24, x27
  402f3c:	b	402f50 <ferror@plt+0xe20>
  402f40:	subs	x26, x26, x0
  402f44:	add	x24, x24, x0
  402f48:	add	x23, x0, x23
  402f4c:	b.eq	402fc4 <ferror@plt+0xe94>  // b.none
  402f50:	mov	w0, w19
  402f54:	mov	x1, x24
  402f58:	mov	x2, x26
  402f5c:	bl	402030 <read@plt>
  402f60:	cmp	x0, #0x0
  402f64:	b.gt	402f40 <ferror@plt+0xe10>
  402f68:	mov	w21, #0x6                   	// #6
  402f6c:	tbz	x0, #63, 402fbc <ferror@plt+0xe8c>
  402f70:	ldr	w8, [x25]
  402f74:	cmp	w8, #0xb
  402f78:	b.eq	402f84 <ferror@plt+0xe54>  // b.none
  402f7c:	cmp	w8, #0x4
  402f80:	b.ne	402fbc <ferror@plt+0xe8c>  // b.any
  402f84:	subs	w21, w21, #0x1
  402f88:	b.eq	402fbc <ferror@plt+0xe8c>  // b.none
  402f8c:	ldr	q0, [sp, #16]
  402f90:	sub	x0, x29, #0x20
  402f94:	mov	x1, xzr
  402f98:	stur	q0, [x29, #-32]
  402f9c:	bl	401f70 <nanosleep@plt>
  402fa0:	mov	w0, w19
  402fa4:	mov	x1, x24
  402fa8:	mov	x2, x26
  402fac:	bl	402030 <read@plt>
  402fb0:	cmp	x0, #0x1
  402fb4:	b.lt	402f6c <ferror@plt+0xe3c>  // b.tstop
  402fb8:	b	402f40 <ferror@plt+0xe10>
  402fbc:	cmp	x23, #0x0
  402fc0:	csinv	x23, x23, xzr, ne  // ne = any
  402fc4:	cmp	w22, #0x4
  402fc8:	b.ne	402ff4 <ferror@plt+0xec4>  // b.any
  402fcc:	cmp	x23, #0x1
  402fd0:	b.lt	402ff4 <ferror@plt+0xec4>  // b.tstop
  402fd4:	ldur	w8, [x29, #-44]
  402fd8:	cmp	w8, #0x14
  402fdc:	b.lt	402fec <ferror@plt+0xebc>  // b.tstop
  402fe0:	ldr	w8, [x20]
  402fe4:	str	w8, [x27, #16]
  402fe8:	b	402ff4 <ferror@plt+0xec4>
  402fec:	mov	w8, #0xffffffff            	// #-1
  402ff0:	str	w8, [x20]
  402ff4:	cmp	w22, #0x5
  402ff8:	b.ne	403024 <ferror@plt+0xef4>  // b.any
  402ffc:	cmp	x23, #0x1
  403000:	b.lt	403024 <ferror@plt+0xef4>  // b.tstop
  403004:	ldur	w8, [x29, #-44]
  403008:	cmp	w8, #0x4
  40300c:	b.lt	40301c <ferror@plt+0xeec>  // b.tstop
  403010:	ldr	w8, [x20]
  403014:	str	w8, [x27]
  403018:	b	403024 <ferror@plt+0xef4>
  40301c:	mov	w8, #0xffffffff            	// #-1
  403020:	str	w8, [x20]
  403024:	mov	w0, w19
  403028:	bl	401e70 <close@plt>
  40302c:	b	402ef8 <ferror@plt+0xdc8>
  403030:	adrp	x0, 406000 <ferror@plt+0x3ed0>
  403034:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403038:	adrp	x3, 406000 <ferror@plt+0x3ed0>
  40303c:	add	x0, x0, #0x61e
  403040:	add	x1, x1, #0x64e
  403044:	add	x3, x3, #0x661
  403048:	mov	w2, #0x79                  	// #121
  40304c:	bl	4020d0 <__assert_fail@plt>
  403050:	stp	x29, x30, [sp, #-32]!
  403054:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403058:	str	x19, [sp, #16]
  40305c:	mov	w19, w0
  403060:	add	x1, x1, #0x6d7
  403064:	mov	w2, #0x5                   	// #5
  403068:	mov	x0, xzr
  40306c:	mov	x29, sp
  403070:	bl	402050 <dcgettext@plt>
  403074:	mov	x1, x0
  403078:	mov	w0, #0x1                   	// #1
  40307c:	mov	w2, w19
  403080:	bl	402080 <errx@plt>
  403084:	stp	x29, x30, [sp, #-96]!
  403088:	stp	x28, x27, [sp, #16]
  40308c:	stp	x26, x25, [sp, #32]
  403090:	stp	x24, x23, [sp, #48]
  403094:	stp	x22, x21, [sp, #64]
  403098:	stp	x20, x19, [sp, #80]
  40309c:	mov	x29, sp
  4030a0:	sub	sp, sp, #0x600
  4030a4:	mov	x19, x2
  4030a8:	adrp	x2, 403000 <ferror@plt+0xed0>
  4030ac:	mov	x21, x1
  4030b0:	mov	x23, x0
  4030b4:	movi	v0.2d, #0x0
  4030b8:	mov	w8, #0x1e                  	// #30
  4030bc:	add	x2, x2, #0xd00
  4030c0:	sub	x0, x29, #0x100
  4030c4:	add	x1, sp, #0x20
  4030c8:	str	wzr, [sp, #1272]
  4030cc:	stp	q0, q0, [sp, #32]
  4030d0:	str	x8, [sp, #48]
  4030d4:	bl	403ecc <ferror@plt+0x1d9c>
  4030d8:	cbnz	w0, 403ab4 <ferror@plt+0x1984>
  4030dc:	cbz	x21, 403174 <ferror@plt+0x1044>
  4030e0:	mov	w1, #0x42                  	// #66
  4030e4:	mov	w2, #0x1b4                 	// #436
  4030e8:	mov	x0, x21
  4030ec:	bl	401da0 <open@plt>
  4030f0:	tbnz	w0, #31, 403b8c <ferror@plt+0x1a5c>
  4030f4:	mov	w8, #0x1                   	// #1
  4030f8:	add	x2, sp, #0xe0
  4030fc:	mov	w1, #0x7                   	// #7
  403100:	mov	w22, w0
  403104:	str	x21, [x19]
  403108:	stp	xzr, xzr, [sp, #232]
  40310c:	str	w8, [sp, #224]
  403110:	str	wzr, [sp, #248]
  403114:	bl	401fd0 <fcntl@plt>
  403118:	tbz	w0, #31, 403178 <ferror@plt+0x1048>
  40311c:	bl	4020e0 <__errno_location@plt>
  403120:	mov	x20, x0
  403124:	b	40313c <ferror@plt+0x100c>
  403128:	add	x2, sp, #0xe0
  40312c:	mov	w1, #0x7                   	// #7
  403130:	mov	w0, w22
  403134:	bl	401fd0 <fcntl@plt>
  403138:	tbz	w0, #31, 403178 <ferror@plt+0x1048>
  40313c:	ldr	w8, [x20]
  403140:	cmp	w8, #0xb
  403144:	b.eq	403128 <ferror@plt+0xff8>  // b.none
  403148:	cmp	w8, #0x4
  40314c:	b.eq	403128 <ferror@plt+0xff8>  // b.none
  403150:	ldrb	w8, [x19, #20]
  403154:	tbnz	w8, #1, 403b64 <ferror@plt+0x1a34>
  403158:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  40315c:	add	x1, x1, #0x8d5
  403160:	mov	w2, #0x5                   	// #5
  403164:	mov	x0, xzr
  403168:	bl	402050 <dcgettext@plt>
  40316c:	mov	x1, x21
  403170:	b	403b60 <ferror@plt+0x1a30>
  403174:	mov	w22, #0xffffffff            	// #-1
  403178:	add	x2, sp, #0xe0
  40317c:	mov	w3, #0x400                 	// #1024
  403180:	mov	x0, x23
  403184:	mov	w1, wzr
  403188:	mov	x4, xzr
  40318c:	mov	x5, xzr
  403190:	bl	402c3c <ferror@plt+0xb0c>
  403194:	mov	w20, w0
  403198:	sub	x0, x29, #0x100
  40319c:	bl	403fb8 <ferror@plt+0x1e88>
  4031a0:	ldrb	w24, [x19, #20]
  4031a4:	cmp	w20, #0x1
  4031a8:	b.ge	403ac0 <ferror@plt+0x1990>  // b.tcont
  4031ac:	mov	w0, #0x1                   	// #1
  4031b0:	mov	w1, #0x1                   	// #1
  4031b4:	mov	w2, wzr
  4031b8:	bl	401ff0 <socket@plt>
  4031bc:	tbnz	w0, #31, 403ae8 <ferror@plt+0x19b8>
  4031c0:	mov	w8, #0x5                   	// #5
  4031c4:	mov	w20, w0
  4031c8:	bics	wzr, w8, w24
  4031cc:	b.ne	4032cc <ferror@plt+0x119c>  // b.any
  4031d0:	mov	w8, #0x1                   	// #1
  4031d4:	mov	x0, x23
  4031d8:	sturh	w8, [x29, #-144]
  4031dc:	bl	401c00 <strlen@plt>
  4031e0:	cmp	x0, #0x6c
  4031e4:	b.cs	403b10 <ferror@plt+0x19e0>  // b.hs, b.nlast
  4031e8:	sub	x8, x29, #0x90
  4031ec:	orr	x0, x8, #0x2
  4031f0:	mov	w2, #0x6b                  	// #107
  4031f4:	mov	x1, x23
  4031f8:	bl	402070 <strncpy@plt>
  4031fc:	mov	x0, x23
  403200:	sturb	wzr, [x29, #-35]
  403204:	bl	4020f0 <unlink@plt>
  403208:	mov	w0, wzr
  40320c:	bl	4020a0 <umask@plt>
  403210:	mov	w24, w0
  403214:	sub	x1, x29, #0x90
  403218:	mov	w2, #0x6e                  	// #110
  40321c:	mov	w0, w20
  403220:	bl	401cc0 <bind@plt>
  403224:	tbnz	w0, #31, 403b30 <ferror@plt+0x1a00>
  403228:	mov	w0, w24
  40322c:	bl	4020a0 <umask@plt>
  403230:	mov	w1, #0x1000                	// #4096
  403234:	mov	w0, w20
  403238:	str	x23, [x19, #8]
  40323c:	bl	401c60 <listen@plt>
  403240:	ldrb	w8, [x19, #20]
  403244:	tbnz	w0, #31, 403b44 <ferror@plt+0x1a14>
  403248:	mov	w9, #0x5                   	// #5
  40324c:	tst	w8, w9
  403250:	b.ne	403274 <ferror@plt+0x1144>  // b.any
  403254:	mov	w0, wzr
  403258:	mov	w1, wzr
  40325c:	bl	401c80 <daemon@plt>
  403260:	cbnz	w0, 403bac <ferror@plt+0x1a7c>
  403264:	bl	401ca0 <geteuid@plt>
  403268:	mov	w1, w0
  40326c:	bl	401f40 <setreuid@plt>
  403270:	tbnz	w0, #31, 403bbc <ferror@plt+0x1a8c>
  403274:	adrp	x26, 406000 <ferror@plt+0x3ed0>
  403278:	cbz	x21, 403380 <ferror@plt+0x1250>
  40327c:	bl	401d70 <getpid@plt>
  403280:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403284:	mov	w2, w0
  403288:	add	x1, x1, #0x75e
  40328c:	add	x0, sp, #0xe0
  403290:	bl	401cd0 <sprintf@plt>
  403294:	mov	w0, w22
  403298:	mov	x1, xzr
  40329c:	bl	402060 <ftruncate@plt>
  4032a0:	cbnz	w0, 403ba0 <ferror@plt+0x1a70>
  4032a4:	add	x0, sp, #0xe0
  4032a8:	bl	401c00 <strlen@plt>
  4032ac:	cbz	x0, 40335c <ferror@plt+0x122c>
  4032b0:	mov	x23, x0
  4032b4:	add	x24, sp, #0xe0
  4032b8:	bl	4020e0 <__errno_location@plt>
  4032bc:	ldr	q0, [x26, #64]
  4032c0:	mov	x25, x0
  4032c4:	str	q0, [sp, #16]
  4032c8:	b	4032f8 <ferror@plt+0x11c8>
  4032cc:	cmp	w20, #0x2
  4032d0:	b.gt	4031d0 <ferror@plt+0x10a0>
  4032d4:	mov	w0, w20
  4032d8:	bl	401c30 <dup@plt>
  4032dc:	mov	w20, w0
  4032e0:	tbz	w0, #31, 4032cc <ferror@plt+0x119c>
  4032e4:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4032e8:	add	x1, x1, #0x907
  4032ec:	mov	w0, #0x1                   	// #1
  4032f0:	bl	402110 <err@plt>
  4032f4:	cbz	x23, 40335c <ferror@plt+0x122c>
  4032f8:	mov	w0, w22
  4032fc:	mov	x1, x24
  403300:	mov	x2, x23
  403304:	str	wzr, [x25]
  403308:	bl	401ea0 <write@plt>
  40330c:	cmp	x0, #0x1
  403310:	b.lt	403328 <ferror@plt+0x11f8>  // b.tstop
  403314:	ldr	w8, [x25]
  403318:	subs	x23, x23, x0
  40331c:	add	x9, x24, x0
  403320:	csel	x24, x24, x9, eq  // eq = none
  403324:	b	40333c <ferror@plt+0x120c>
  403328:	ldr	w8, [x25]
  40332c:	cmp	w8, #0xb
  403330:	b.eq	40333c <ferror@plt+0x120c>  // b.none
  403334:	cmp	w8, #0x4
  403338:	b.ne	40335c <ferror@plt+0x122c>  // b.any
  40333c:	cmp	w8, #0xb
  403340:	b.ne	4032f4 <ferror@plt+0x11c4>  // b.any
  403344:	ldr	q0, [sp, #16]
  403348:	sub	x0, x29, #0x90
  40334c:	mov	x1, xzr
  403350:	stur	q0, [x29, #-144]
  403354:	bl	401f70 <nanosleep@plt>
  403358:	b	4032f4 <ferror@plt+0x11c4>
  40335c:	cmp	w22, #0x2
  403360:	b.lt	403380 <ferror@plt+0x1250>  // b.tstop
  403364:	mov	w0, w22
  403368:	bl	401d60 <fsync@plt>
  40336c:	mov	w23, w0
  403370:	mov	w0, w22
  403374:	bl	401e70 <close@plt>
  403378:	orr	w8, w0, w23
  40337c:	cbnz	w8, 403bcc <ferror@plt+0x1a9c>
  403380:	add	x0, sp, #0x20
  403384:	bl	401dd0 <sigemptyset@plt>
  403388:	add	x0, sp, #0x20
  40338c:	mov	w1, #0x1                   	// #1
  403390:	bl	402090 <sigaddset@plt>
  403394:	add	x0, sp, #0x20
  403398:	mov	w1, #0x2                   	// #2
  40339c:	bl	402090 <sigaddset@plt>
  4033a0:	add	x0, sp, #0x20
  4033a4:	mov	w1, #0xf                   	// #15
  4033a8:	bl	402090 <sigaddset@plt>
  4033ac:	add	x0, sp, #0x20
  4033b0:	mov	w1, #0xe                   	// #14
  4033b4:	bl	402090 <sigaddset@plt>
  4033b8:	add	x0, sp, #0x20
  4033bc:	mov	w1, #0xd                   	// #13
  4033c0:	bl	402090 <sigaddset@plt>
  4033c4:	add	x1, sp, #0x20
  4033c8:	mov	w0, wzr
  4033cc:	mov	x2, xzr
  4033d0:	bl	401c70 <sigprocmask@plt>
  4033d4:	add	x1, sp, #0x20
  4033d8:	mov	w0, #0xffffffff            	// #-1
  4033dc:	mov	w2, wzr
  4033e0:	bl	401c50 <signalfd@plt>
  4033e4:	tbnz	w0, #31, 403b6c <ferror@plt+0x1a3c>
  4033e8:	ldr	q0, [x26, #64]
  4033ec:	mov	w8, #0x19                  	// #25
  4033f0:	add	x9, sp, #0xe0
  4033f4:	mov	w21, w0
  4033f8:	mov	w25, #0x3e8                 	// #1000
  4033fc:	mov	w28, #0x6e                  	// #110
  403400:	strh	w8, [sp, #172]
  403404:	strh	w8, [sp, #164]
  403408:	add	x8, x9, #0x4
  40340c:	str	w0, [sp, #160]
  403410:	str	w20, [sp, #168]
  403414:	str	q0, [sp, #16]
  403418:	str	x8, [sp, #8]
  40341c:	b	403430 <ferror@plt+0x1300>
  403420:	bl	4020e0 <__errno_location@plt>
  403424:	ldr	w8, [x0]
  403428:	cmp	w8, #0xb
  40342c:	b.ne	403a20 <ferror@plt+0x18f0>  // b.any
  403430:	ldr	w8, [x19, #16]
  403434:	add	x0, sp, #0xa0
  403438:	mov	w1, #0x2                   	// #2
  40343c:	mul	w9, w8, w25
  403440:	cmp	w8, #0x0
  403444:	csinv	w2, w9, wzr, ne  // ne = any
  403448:	bl	401db0 <poll@plt>
  40344c:	tbnz	w0, #31, 403420 <ferror@plt+0x12f0>
  403450:	cbnz	w0, 40345c <ferror@plt+0x132c>
  403454:	ldrb	w8, [x19, #20]
  403458:	tbnz	w8, #0, 403a44 <ferror@plt+0x1914>
  40345c:	ldrh	w8, [sp, #166]
  403460:	cbz	w8, 40349c <ferror@plt+0x136c>
  403464:	sub	x1, x29, #0x90
  403468:	mov	w2, #0x80                  	// #128
  40346c:	mov	w0, w21
  403470:	bl	402030 <read@plt>
  403474:	cmp	x0, #0x80
  403478:	b.ne	40348c <ferror@plt+0x135c>  // b.any
  40347c:	ldur	w8, [x29, #-144]
  403480:	cmp	w8, #0xd
  403484:	b.eq	40349c <ferror@plt+0x136c>  // b.none
  403488:	b	403a70 <ferror@plt+0x1940>
  40348c:	bl	4020e0 <__errno_location@plt>
  403490:	ldr	w8, [x0]
  403494:	cmp	w8, #0xb
  403498:	b.ne	403a7c <ferror@plt+0x194c>  // b.any
  40349c:	ldrh	w8, [sp, #174]
  4034a0:	cbz	w8, 403430 <ferror@plt+0x1300>
  4034a4:	sub	x1, x29, #0x100
  4034a8:	add	x2, sp, #0x4fc
  4034ac:	mov	w0, w20
  4034b0:	str	w28, [sp, #1276]
  4034b4:	bl	401e40 <accept@plt>
  4034b8:	tbnz	w0, #31, 4034fc <ferror@plt+0x13cc>
  4034bc:	add	x1, sp, #0xdc
  4034c0:	mov	w2, #0x1                   	// #1
  4034c4:	mov	w22, w0
  4034c8:	bl	402030 <read@plt>
  4034cc:	mov	x24, x0
  4034d0:	cmp	w24, #0x1
  4034d4:	b.ne	403598 <ferror@plt+0x1468>  // b.any
  4034d8:	ldrsb	w24, [sp, #220]
  4034dc:	and	w8, w24, #0xfffffffe
  4034e0:	cmp	w8, #0x4
  4034e4:	b.ne	4035bc <ferror@plt+0x148c>  // b.any
  4034e8:	mov	x23, xzr
  4034ec:	add	x27, sp, #0xb0
  4034f0:	mov	w26, #0x4                   	// #4
  4034f4:	str	wzr, [sp, #176]
  4034f8:	b	403528 <ferror@plt+0x13f8>
  4034fc:	bl	4020e0 <__errno_location@plt>
  403500:	ldr	w8, [x0]
  403504:	cmp	w8, #0x4
  403508:	b.eq	403430 <ferror@plt+0x1300>  // b.none
  40350c:	cmp	w8, #0xb
  403510:	b.eq	403430 <ferror@plt+0x1300>  // b.none
  403514:	b	403aa4 <ferror@plt+0x1974>
  403518:	subs	x26, x26, x0
  40351c:	add	x27, x27, x0
  403520:	add	x23, x0, x23
  403524:	b.eq	403608 <ferror@plt+0x14d8>  // b.none
  403528:	mov	w0, w22
  40352c:	mov	x1, x27
  403530:	mov	x2, x26
  403534:	bl	402030 <read@plt>
  403538:	cmp	x0, #0x0
  40353c:	b.gt	403518 <ferror@plt+0x13e8>
  403540:	mov	w24, #0x6                   	// #6
  403544:	tbz	x0, #63, 403604 <ferror@plt+0x14d4>
  403548:	bl	4020e0 <__errno_location@plt>
  40354c:	ldr	w8, [x0]
  403550:	cmp	w8, #0xb
  403554:	b.eq	403560 <ferror@plt+0x1430>  // b.none
  403558:	cmp	w8, #0x4
  40355c:	b.ne	403604 <ferror@plt+0x14d4>  // b.any
  403560:	subs	w24, w24, #0x1
  403564:	b.eq	403604 <ferror@plt+0x14d4>  // b.none
  403568:	ldr	q0, [sp, #16]
  40356c:	sub	x0, x29, #0x90
  403570:	mov	x1, xzr
  403574:	stur	q0, [x29, #-144]
  403578:	bl	401f70 <nanosleep@plt>
  40357c:	mov	w0, w22
  403580:	mov	x1, x27
  403584:	mov	x2, x26
  403588:	bl	402030 <read@plt>
  40358c:	cmp	x0, #0x1
  403590:	b.lt	403544 <ferror@plt+0x1414>  // b.tstop
  403594:	b	403518 <ferror@plt+0x13e8>
  403598:	mov	w2, #0x5                   	// #5
  40359c:	mov	x0, xzr
  4035a0:	tbnz	w24, #31, 403650 <ferror@plt+0x1520>
  4035a4:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4035a8:	add	x1, x1, #0x7db
  4035ac:	bl	402050 <dcgettext@plt>
  4035b0:	mov	w1, w24
  4035b4:	bl	402020 <warnx@plt>
  4035b8:	b	4038d0 <ferror@plt+0x17a0>
  4035bc:	ldrb	w8, [x19, #20]
  4035c0:	and	w23, w24, #0xff
  4035c4:	tbz	w8, #0, 40361c <ferror@plt+0x14ec>
  4035c8:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  4035cc:	ldr	x26, [x8, #784]
  4035d0:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4035d4:	mov	w2, #0x5                   	// #5
  4035d8:	mov	x0, xzr
  4035dc:	add	x1, x1, #0x8ae
  4035e0:	bl	402050 <dcgettext@plt>
  4035e4:	mov	x1, x0
  4035e8:	mov	x0, x26
  4035ec:	mov	w2, w24
  4035f0:	bl	402100 <fprintf@plt>
  4035f4:	sxtb	w24, w23
  4035f8:	cmp	w24, #0x5
  4035fc:	b.ls	403628 <ferror@plt+0x14f8>  // b.plast
  403600:	b	4038c8 <ferror@plt+0x1798>
  403604:	cbz	x23, 4038d0 <ferror@plt+0x17a0>
  403608:	cmp	x23, #0x4
  40360c:	b.ne	4038d0 <ferror@plt+0x17a0>  // b.any
  403610:	ldrb	w8, [x19, #20]
  403614:	tbnz	w8, #0, 403888 <ferror@plt+0x1758>
  403618:	ldrb	w23, [sp, #220]
  40361c:	sxtb	w24, w23
  403620:	cmp	w24, #0x5
  403624:	b.hi	4038c8 <ferror@plt+0x1798>  // b.pmore
  403628:	adrp	x10, 405000 <ferror@plt+0x2ed0>
  40362c:	add	x10, x10, #0xd4c
  403630:	adr	x8, 403640 <ferror@plt+0x1510>
  403634:	ldrb	w9, [x10, x24]
  403638:	add	x8, x8, x9, lsl #2
  40363c:	br	x8
  403640:	bl	401d70 <getpid@plt>
  403644:	mov	w2, w0
  403648:	add	x0, sp, #0xe0
  40364c:	b	403718 <ferror@plt+0x15e8>
  403650:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403654:	add	x1, x1, #0x7cf
  403658:	bl	402050 <dcgettext@plt>
  40365c:	bl	401f10 <warn@plt>
  403660:	b	4038d0 <ferror@plt+0x17a0>
  403664:	add	x0, sp, #0x4e8
  403668:	add	x1, sp, #0xb0
  40366c:	bl	401d00 <__uuid_generate_time@plt>
  403670:	ldrb	w8, [x19, #20]
  403674:	tbnz	w8, #0, 4038dc <ferror@plt+0x17ac>
  403678:	add	x8, sp, #0x4e8
  40367c:	ldr	q0, [x8]
  403680:	ldr	w8, [sp, #176]
  403684:	mov	w23, #0x14                  	// #20
  403688:	str	w23, [sp, #1272]
  40368c:	str	q0, [sp, #224]
  403690:	str	w8, [sp, #240]
  403694:	b	403794 <ferror@plt+0x1664>
  403698:	mov	w8, #0x1                   	// #1
  40369c:	add	x0, sp, #0x4e8
  4036a0:	add	x1, sp, #0xb0
  4036a4:	str	w8, [sp, #176]
  4036a8:	bl	401d00 <__uuid_generate_time@plt>
  4036ac:	ldrb	w8, [x19, #20]
  4036b0:	tbz	w8, #0, 4036f8 <ferror@plt+0x15c8>
  4036b4:	add	x0, sp, #0x4e8
  4036b8:	add	x1, sp, #0xb4
  4036bc:	bl	401c40 <uuid_unparse@plt>
  4036c0:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  4036c4:	ldr	x24, [x8, #784]
  4036c8:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4036cc:	mov	w2, #0x5                   	// #5
  4036d0:	mov	x0, xzr
  4036d4:	add	x1, x1, #0x820
  4036d8:	b	403950 <ferror@plt+0x1820>
  4036dc:	mov	w8, #0x1                   	// #1
  4036e0:	add	x0, sp, #0x4e8
  4036e4:	add	x1, sp, #0xb0
  4036e8:	str	w8, [sp, #176]
  4036ec:	bl	402010 <__uuid_generate_random@plt>
  4036f0:	ldrb	w8, [x19, #20]
  4036f4:	tbnz	w8, #0, 40392c <ferror@plt+0x17fc>
  4036f8:	add	x8, sp, #0x4e8
  4036fc:	ldr	q0, [x8]
  403700:	mov	w23, #0x10                  	// #16
  403704:	str	w23, [sp, #1272]
  403708:	str	q0, [sp, #224]
  40370c:	b	403794 <ferror@plt+0x1664>
  403710:	add	x0, sp, #0xe0
  403714:	mov	w2, #0x5                   	// #5
  403718:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  40371c:	add	x1, x1, #0x7fc
  403720:	bl	401cd0 <sprintf@plt>
  403724:	add	x0, sp, #0xe0
  403728:	bl	401c00 <strlen@plt>
  40372c:	add	w23, w0, #0x1
  403730:	str	w23, [sp, #1272]
  403734:	b	403794 <ferror@plt+0x1664>
  403738:	ldr	w8, [sp, #176]
  40373c:	tbnz	w8, #31, 403750 <ferror@plt+0x1620>
  403740:	cmp	w8, #0x3e9
  403744:	b.lt	40375c <ferror@plt+0x162c>  // b.tstop
  403748:	str	w25, [sp, #176]
  40374c:	b	403764 <ferror@plt+0x1634>
  403750:	mov	w8, #0x1                   	// #1
  403754:	str	w8, [sp, #176]
  403758:	b	40376c <ferror@plt+0x163c>
  40375c:	cmp	w8, #0x40
  403760:	b.cc	40376c <ferror@plt+0x163c>  // b.lo, b.ul, b.last
  403764:	mov	w8, #0x3f                  	// #63
  403768:	str	w8, [sp, #176]
  40376c:	ldr	x0, [sp, #8]
  403770:	add	x1, sp, #0xb0
  403774:	bl	402010 <__uuid_generate_random@plt>
  403778:	ldrb	w8, [x19, #20]
  40377c:	tbnz	w8, #0, 403968 <ferror@plt+0x1838>
  403780:	ldr	w8, [sp, #176]
  403784:	mov	w23, #0x4                   	// #4
  403788:	bfi	w23, w8, #4, #28
  40378c:	str	w23, [sp, #1272]
  403790:	str	w8, [sp, #224]
  403794:	add	x26, sp, #0x4f8
  403798:	bl	4020e0 <__errno_location@plt>
  40379c:	mov	x27, x0
  4037a0:	mov	w24, #0x4                   	// #4
  4037a4:	b	4037ac <ferror@plt+0x167c>
  4037a8:	cbz	x24, 403810 <ferror@plt+0x16e0>
  4037ac:	mov	w0, w22
  4037b0:	mov	x1, x26
  4037b4:	mov	x2, x24
  4037b8:	str	wzr, [x27]
  4037bc:	bl	401ea0 <write@plt>
  4037c0:	cmp	x0, #0x1
  4037c4:	b.lt	4037dc <ferror@plt+0x16ac>  // b.tstop
  4037c8:	ldr	w8, [x27]
  4037cc:	subs	x24, x24, x0
  4037d0:	add	x9, x26, x0
  4037d4:	csel	x26, x26, x9, eq  // eq = none
  4037d8:	b	4037f0 <ferror@plt+0x16c0>
  4037dc:	ldr	w8, [x27]
  4037e0:	cmp	w8, #0xb
  4037e4:	b.eq	4037f0 <ferror@plt+0x16c0>  // b.none
  4037e8:	cmp	w8, #0x4
  4037ec:	b.ne	403810 <ferror@plt+0x16e0>  // b.any
  4037f0:	cmp	w8, #0xb
  4037f4:	b.ne	4037a8 <ferror@plt+0x1678>  // b.any
  4037f8:	ldr	q0, [sp, #16]
  4037fc:	sub	x0, x29, #0x90
  403800:	mov	x1, xzr
  403804:	stur	q0, [x29, #-144]
  403808:	bl	401f70 <nanosleep@plt>
  40380c:	b	4037a8 <ferror@plt+0x1678>
  403810:	cbz	w23, 4038d0 <ferror@plt+0x17a0>
  403814:	add	x26, sp, #0xe0
  403818:	sxtw	x24, w23
  40381c:	b	403824 <ferror@plt+0x16f4>
  403820:	cbz	x24, 4038d0 <ferror@plt+0x17a0>
  403824:	mov	w0, w22
  403828:	mov	x1, x26
  40382c:	mov	x2, x24
  403830:	str	wzr, [x27]
  403834:	bl	401ea0 <write@plt>
  403838:	cmp	x0, #0x1
  40383c:	b.lt	403854 <ferror@plt+0x1724>  // b.tstop
  403840:	ldr	w8, [x27]
  403844:	subs	x24, x24, x0
  403848:	add	x9, x26, x0
  40384c:	csel	x26, x26, x9, eq  // eq = none
  403850:	b	403868 <ferror@plt+0x1738>
  403854:	ldr	w8, [x27]
  403858:	cmp	w8, #0xb
  40385c:	b.eq	403868 <ferror@plt+0x1738>  // b.none
  403860:	cmp	w8, #0x4
  403864:	b.ne	4038d0 <ferror@plt+0x17a0>  // b.any
  403868:	cmp	w8, #0xb
  40386c:	b.ne	403820 <ferror@plt+0x16f0>  // b.any
  403870:	ldr	q0, [sp, #16]
  403874:	sub	x0, x29, #0x90
  403878:	mov	x1, xzr
  40387c:	stur	q0, [x29, #-144]
  403880:	bl	401f70 <nanosleep@plt>
  403884:	b	403820 <ferror@plt+0x16f0>
  403888:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  40388c:	ldr	x24, [x8, #784]
  403890:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403894:	mov	w2, #0x5                   	// #5
  403898:	mov	x0, xzr
  40389c:	add	x1, x1, #0x7ff
  4038a0:	bl	402050 <dcgettext@plt>
  4038a4:	ldrsb	w2, [sp, #220]
  4038a8:	ldr	w3, [sp, #176]
  4038ac:	mov	x1, x0
  4038b0:	mov	x0, x24
  4038b4:	and	w23, w2, #0xff
  4038b8:	bl	402100 <fprintf@plt>
  4038bc:	sxtb	w24, w23
  4038c0:	cmp	w24, #0x5
  4038c4:	b.ls	403628 <ferror@plt+0x14f8>  // b.plast
  4038c8:	ldrb	w8, [x19, #20]
  4038cc:	tbnz	w8, #0, 4039f0 <ferror@plt+0x18c0>
  4038d0:	mov	w0, w22
  4038d4:	bl	401e70 <close@plt>
  4038d8:	b	403430 <ferror@plt+0x1300>
  4038dc:	add	x0, sp, #0x4e8
  4038e0:	add	x1, sp, #0xb4
  4038e4:	bl	401c40 <uuid_unparse@plt>
  4038e8:	ldrsw	x8, [sp, #176]
  4038ec:	adrp	x9, 417000 <ferror@plt+0x14ed0>
  4038f0:	ldr	x24, [x9, #784]
  4038f4:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4038f8:	add	x1, x1, #0x854
  4038fc:	sub	x3, x8, #0x1
  403900:	mov	w4, #0x5                   	// #5
  403904:	mov	x0, xzr
  403908:	mov	x2, x1
  40390c:	bl	401fe0 <dcngettext@plt>
  403910:	ldr	w8, [sp, #176]
  403914:	mov	x1, x0
  403918:	add	x2, sp, #0xb4
  40391c:	mov	x0, x24
  403920:	sub	w3, w8, #0x1
  403924:	bl	402100 <fprintf@plt>
  403928:	b	403678 <ferror@plt+0x1548>
  40392c:	add	x0, sp, #0x4e8
  403930:	add	x1, sp, #0xb4
  403934:	bl	401c40 <uuid_unparse@plt>
  403938:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  40393c:	ldr	x24, [x8, #784]
  403940:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403944:	mov	w2, #0x5                   	// #5
  403948:	mov	x0, xzr
  40394c:	add	x1, x1, #0x839
  403950:	bl	402050 <dcgettext@plt>
  403954:	mov	x1, x0
  403958:	add	x2, sp, #0xb4
  40395c:	mov	x0, x24
  403960:	bl	402100 <fprintf@plt>
  403964:	b	4036f8 <ferror@plt+0x15c8>
  403968:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  40396c:	ldrsw	x3, [sp, #176]
  403970:	ldr	x24, [x8, #784]
  403974:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403978:	adrp	x2, 406000 <ferror@plt+0x3ed0>
  40397c:	mov	w4, #0x5                   	// #5
  403980:	mov	x0, xzr
  403984:	add	x1, x1, #0x87d
  403988:	add	x2, x2, #0x891
  40398c:	bl	401fe0 <dcngettext@plt>
  403990:	ldr	w2, [sp, #176]
  403994:	mov	x1, x0
  403998:	mov	x0, x24
  40399c:	bl	402100 <fprintf@plt>
  4039a0:	ldr	w8, [sp, #176]
  4039a4:	cmp	w8, #0x1
  4039a8:	b.lt	403784 <ferror@plt+0x1654>  // b.tstop
  4039ac:	ldr	x24, [sp, #8]
  4039b0:	mov	w23, wzr
  4039b4:	add	x1, sp, #0xb4
  4039b8:	mov	x0, x24
  4039bc:	bl	401c40 <uuid_unparse@plt>
  4039c0:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  4039c4:	ldr	x0, [x8, #784]
  4039c8:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4039cc:	add	x2, sp, #0xb4
  4039d0:	add	x1, x1, #0x27d
  4039d4:	bl	402100 <fprintf@plt>
  4039d8:	ldr	w8, [sp, #176]
  4039dc:	add	w23, w23, #0x1
  4039e0:	add	x24, x24, #0x10
  4039e4:	cmp	w23, w8
  4039e8:	b.ge	403784 <ferror@plt+0x1654>  // b.tcont
  4039ec:	b	4039b4 <ferror@plt+0x1884>
  4039f0:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  4039f4:	ldr	x26, [x8, #784]
  4039f8:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4039fc:	mov	w2, #0x5                   	// #5
  403a00:	mov	x0, xzr
  403a04:	add	x1, x1, #0x8a6
  403a08:	bl	402050 <dcgettext@plt>
  403a0c:	mov	x1, x0
  403a10:	mov	x0, x26
  403a14:	mov	w2, w24
  403a18:	bl	402100 <fprintf@plt>
  403a1c:	b	4038d0 <ferror@plt+0x17a0>
  403a20:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403a24:	add	x1, x1, #0x7aa
  403a28:	mov	w2, #0x5                   	// #5
  403a2c:	mov	x0, xzr
  403a30:	bl	402050 <dcgettext@plt>
  403a34:	bl	401f10 <warn@plt>
  403a38:	mov	w1, #0x1                   	// #1
  403a3c:	mov	x0, x19
  403a40:	bl	403d3c <ferror@plt+0x1c0c>
  403a44:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  403a48:	ldr	x20, [x8, #784]
  403a4c:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403a50:	add	x1, x1, #0x7b6
  403a54:	mov	w2, #0x5                   	// #5
  403a58:	mov	x0, xzr
  403a5c:	bl	402050 <dcgettext@plt>
  403a60:	ldr	w2, [x19, #16]
  403a64:	mov	x1, x0
  403a68:	mov	x0, x20
  403a6c:	bl	402100 <fprintf@plt>
  403a70:	mov	x0, x19
  403a74:	mov	w1, wzr
  403a78:	bl	403d3c <ferror@plt+0x1c0c>
  403a7c:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403a80:	add	x1, x1, #0x9a2
  403a84:	mov	w2, #0x5                   	// #5
  403a88:	mov	x0, xzr
  403a8c:	bl	402050 <dcgettext@plt>
  403a90:	bl	401f10 <warn@plt>
  403a94:	stur	wzr, [x29, #-144]
  403a98:	mov	x0, x19
  403a9c:	mov	w1, wzr
  403aa0:	bl	403d3c <ferror@plt+0x1c0c>
  403aa4:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403aa8:	add	x1, x1, #0x7c8
  403aac:	mov	w0, #0x1                   	// #1
  403ab0:	bl	402110 <err@plt>
  403ab4:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403ab8:	add	x1, x1, #0x6fe
  403abc:	b	403b74 <ferror@plt+0x1a44>
  403ac0:	tbnz	w24, #1, 403b64 <ferror@plt+0x1a34>
  403ac4:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403ac8:	add	x1, x1, #0x712
  403acc:	mov	w2, #0x5                   	// #5
  403ad0:	mov	x0, xzr
  403ad4:	bl	402050 <dcgettext@plt>
  403ad8:	add	x1, sp, #0xe0
  403adc:	bl	402020 <warnx@plt>
  403ae0:	mov	w0, #0x1                   	// #1
  403ae4:	bl	401c20 <exit@plt>
  403ae8:	ldrb	w8, [x19, #20]
  403aec:	tbnz	w8, #1, 403b64 <ferror@plt+0x1a34>
  403af0:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403af4:	add	x1, x1, #0x8e4
  403af8:	mov	w2, #0x5                   	// #5
  403afc:	mov	x0, xzr
  403b00:	bl	402050 <dcgettext@plt>
  403b04:	bl	401f10 <warn@plt>
  403b08:	mov	w0, #0x1                   	// #1
  403b0c:	bl	401c20 <exit@plt>
  403b10:	adrp	x0, 406000 <ferror@plt+0x3ed0>
  403b14:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403b18:	adrp	x3, 406000 <ferror@plt+0x3ed0>
  403b1c:	add	x0, x0, #0x90b
  403b20:	add	x1, x1, #0x64e
  403b24:	add	x3, x3, #0x93a
  403b28:	mov	w2, #0xff                  	// #255
  403b2c:	bl	4020d0 <__assert_fail@plt>
  403b30:	ldrb	w8, [x19, #20]
  403b34:	tbnz	w8, #1, 403b64 <ferror@plt+0x1a34>
  403b38:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403b3c:	add	x1, x1, #0x975
  403b40:	b	403b50 <ferror@plt+0x1a20>
  403b44:	tbnz	w8, #1, 403b64 <ferror@plt+0x1a34>
  403b48:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403b4c:	add	x1, x1, #0x73c
  403b50:	mov	w2, #0x5                   	// #5
  403b54:	mov	x0, xzr
  403b58:	bl	402050 <dcgettext@plt>
  403b5c:	mov	x1, x23
  403b60:	bl	401f10 <warn@plt>
  403b64:	mov	w0, #0x1                   	// #1
  403b68:	bl	401c20 <exit@plt>
  403b6c:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403b70:	add	x1, x1, #0x790
  403b74:	mov	w2, #0x5                   	// #5
  403b78:	mov	x0, xzr
  403b7c:	bl	402050 <dcgettext@plt>
  403b80:	mov	x1, x0
  403b84:	mov	w0, #0x1                   	// #1
  403b88:	bl	402110 <err@plt>
  403b8c:	ldrb	w8, [x19, #20]
  403b90:	tbnz	w8, #1, 403b64 <ferror@plt+0x1a34>
  403b94:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403b98:	add	x1, x1, #0x8c6
  403b9c:	b	403160 <ferror@plt+0x1030>
  403ba0:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403ba4:	add	x1, x1, #0x763
  403ba8:	b	403bd4 <ferror@plt+0x1aa4>
  403bac:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403bb0:	add	x1, x1, #0x992
  403bb4:	mov	w0, #0x1                   	// #1
  403bb8:	bl	402110 <err@plt>
  403bbc:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403bc0:	add	x1, x1, #0x999
  403bc4:	mov	w0, #0x1                   	// #1
  403bc8:	bl	402110 <err@plt>
  403bcc:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403bd0:	add	x1, x1, #0x77f
  403bd4:	mov	w2, #0x5                   	// #5
  403bd8:	mov	x0, xzr
  403bdc:	bl	402050 <dcgettext@plt>
  403be0:	mov	x1, x0
  403be4:	mov	w0, #0x1                   	// #1
  403be8:	mov	x2, x21
  403bec:	bl	402110 <err@plt>
  403bf0:	stp	x29, x30, [sp, #-32]!
  403bf4:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  403bf8:	stp	x20, x19, [sp, #16]
  403bfc:	ldr	x20, [x8, #800]
  403c00:	mov	x29, sp
  403c04:	bl	4020e0 <__errno_location@plt>
  403c08:	mov	x19, x0
  403c0c:	str	wzr, [x0]
  403c10:	mov	x0, x20
  403c14:	bl	402130 <ferror@plt>
  403c18:	cbnz	w0, 403cb8 <ferror@plt+0x1b88>
  403c1c:	mov	x0, x20
  403c20:	bl	402000 <fflush@plt>
  403c24:	cbz	w0, 403c78 <ferror@plt+0x1b48>
  403c28:	ldr	w20, [x19]
  403c2c:	cmp	w20, #0x9
  403c30:	b.eq	403c3c <ferror@plt+0x1b0c>  // b.none
  403c34:	cmp	w20, #0x20
  403c38:	b.ne	403cd0 <ferror@plt+0x1ba0>  // b.any
  403c3c:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  403c40:	ldr	x20, [x8, #784]
  403c44:	str	wzr, [x19]
  403c48:	mov	x0, x20
  403c4c:	bl	402130 <ferror@plt>
  403c50:	cbnz	w0, 403cf8 <ferror@plt+0x1bc8>
  403c54:	mov	x0, x20
  403c58:	bl	402000 <fflush@plt>
  403c5c:	cbz	w0, 403c98 <ferror@plt+0x1b68>
  403c60:	ldr	w8, [x19]
  403c64:	cmp	w8, #0x9
  403c68:	b.ne	403cf8 <ferror@plt+0x1bc8>  // b.any
  403c6c:	ldp	x20, x19, [sp, #16]
  403c70:	ldp	x29, x30, [sp], #32
  403c74:	ret
  403c78:	mov	x0, x20
  403c7c:	bl	401d50 <fileno@plt>
  403c80:	tbnz	w0, #31, 403c28 <ferror@plt+0x1af8>
  403c84:	bl	401c30 <dup@plt>
  403c88:	tbnz	w0, #31, 403c28 <ferror@plt+0x1af8>
  403c8c:	bl	401e70 <close@plt>
  403c90:	cbnz	w0, 403c28 <ferror@plt+0x1af8>
  403c94:	b	403c3c <ferror@plt+0x1b0c>
  403c98:	mov	x0, x20
  403c9c:	bl	401d50 <fileno@plt>
  403ca0:	tbnz	w0, #31, 403c60 <ferror@plt+0x1b30>
  403ca4:	bl	401c30 <dup@plt>
  403ca8:	tbnz	w0, #31, 403c60 <ferror@plt+0x1b30>
  403cac:	bl	401e70 <close@plt>
  403cb0:	cbnz	w0, 403c60 <ferror@plt+0x1b30>
  403cb4:	b	403c6c <ferror@plt+0x1b3c>
  403cb8:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403cbc:	add	x1, x1, #0x2c9
  403cc0:	mov	w2, #0x5                   	// #5
  403cc4:	mov	x0, xzr
  403cc8:	bl	402050 <dcgettext@plt>
  403ccc:	b	403ce8 <ferror@plt+0x1bb8>
  403cd0:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403cd4:	add	x1, x1, #0x2c9
  403cd8:	mov	w2, #0x5                   	// #5
  403cdc:	mov	x0, xzr
  403ce0:	bl	402050 <dcgettext@plt>
  403ce4:	cbnz	w20, 403cf4 <ferror@plt+0x1bc4>
  403ce8:	bl	402020 <warnx@plt>
  403cec:	mov	w0, #0x1                   	// #1
  403cf0:	bl	401be0 <_exit@plt>
  403cf4:	bl	401f10 <warn@plt>
  403cf8:	mov	w0, #0x1                   	// #1
  403cfc:	bl	401be0 <_exit@plt>
  403d00:	stp	x29, x30, [sp, #-16]!
  403d04:	ldr	w8, [x1, #8]
  403d08:	mov	x29, sp
  403d0c:	cmn	w8, #0x2
  403d10:	b.eq	403d1c <ferror@plt+0x1bec>  // b.none
  403d14:	ldp	x29, x30, [sp], #16
  403d18:	ret
  403d1c:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  403d20:	add	x1, x1, #0x8bc
  403d24:	mov	w2, #0x5                   	// #5
  403d28:	mov	x0, xzr
  403d2c:	bl	402050 <dcgettext@plt>
  403d30:	mov	x1, x0
  403d34:	mov	w0, #0x1                   	// #1
  403d38:	bl	402080 <errx@plt>
  403d3c:	stp	x29, x30, [sp, #-32]!
  403d40:	stp	x20, x19, [sp, #16]
  403d44:	mov	x20, x0
  403d48:	ldr	x0, [x0]
  403d4c:	mov	w19, w1
  403d50:	mov	x29, sp
  403d54:	cbnz	x0, 403d68 <ferror@plt+0x1c38>
  403d58:	ldr	x0, [x20, #8]
  403d5c:	cbnz	x0, 403d74 <ferror@plt+0x1c44>
  403d60:	mov	w0, w19
  403d64:	bl	401c20 <exit@plt>
  403d68:	bl	4020f0 <unlink@plt>
  403d6c:	ldr	x0, [x20, #8]
  403d70:	cbz	x0, 403d60 <ferror@plt+0x1c30>
  403d74:	bl	4020f0 <unlink@plt>
  403d78:	mov	w0, w19
  403d7c:	bl	401c20 <exit@plt>
  403d80:	sub	sp, sp, #0xb0
  403d84:	stp	x29, x30, [sp, #144]
  403d88:	add	x29, sp, #0x90
  403d8c:	str	x19, [sp, #160]
  403d90:	mov	x19, x0
  403d94:	sub	x0, x29, #0x20
  403d98:	mov	x1, xzr
  403d9c:	bl	401e30 <gettimeofday@plt>
  403da0:	cbz	w0, 403dc0 <ferror@plt+0x1c90>
  403da4:	bl	4020e0 <__errno_location@plt>
  403da8:	ldr	w8, [x0]
  403dac:	neg	w0, w8
  403db0:	ldr	x19, [sp, #160]
  403db4:	ldp	x29, x30, [sp, #144]
  403db8:	add	sp, sp, #0xb0
  403dbc:	ret
  403dc0:	sub	x1, x29, #0x10
  403dc4:	mov	w0, #0x7                   	// #7
  403dc8:	bl	401d10 <clock_gettime@plt>
  403dcc:	cbz	w0, 403dfc <ferror@plt+0x1ccc>
  403dd0:	mov	x0, sp
  403dd4:	bl	401cb0 <sysinfo@plt>
  403dd8:	cbnz	w0, 403da4 <ferror@plt+0x1c74>
  403ddc:	ldur	x8, [x29, #-32]
  403de0:	ldr	x9, [sp]
  403de4:	sub	x8, x8, x9
  403de8:	stp	x8, xzr, [x19]
  403dec:	ldr	x19, [sp, #160]
  403df0:	ldp	x29, x30, [sp, #144]
  403df4:	add	sp, sp, #0xb0
  403df8:	ret
  403dfc:	ldur	x8, [x29, #-32]
  403e00:	ldp	x9, x10, [x29, #-16]
  403e04:	mov	x11, #0xf7cf                	// #63439
  403e08:	movk	x11, #0xe353, lsl #16
  403e0c:	movk	x11, #0x9ba5, lsl #32
  403e10:	movk	x11, #0x20c4, lsl #48
  403e14:	sub	x9, x8, x9
  403e18:	ldur	x8, [x29, #-24]
  403e1c:	smulh	x10, x10, x11
  403e20:	asr	x11, x10, #7
  403e24:	add	x10, x11, x10, lsr #63
  403e28:	subs	x8, x8, x10
  403e2c:	mov	w0, wzr
  403e30:	stp	x9, x8, [x19]
  403e34:	b.pl	403db0 <ferror@plt+0x1c80>  // b.nfrst
  403e38:	mov	w10, #0x4240                	// #16960
  403e3c:	movk	w10, #0xf, lsl #16
  403e40:	sub	x9, x9, #0x1
  403e44:	add	x8, x8, x10
  403e48:	stp	x9, x8, [x19]
  403e4c:	ldr	x19, [sp, #160]
  403e50:	ldp	x29, x30, [sp, #144]
  403e54:	add	sp, sp, #0xb0
  403e58:	ret
  403e5c:	sub	sp, sp, #0x30
  403e60:	str	x19, [sp, #32]
  403e64:	mov	x19, x0
  403e68:	mov	x1, sp
  403e6c:	mov	w0, #0x4                   	// #4
  403e70:	stp	x29, x30, [sp, #16]
  403e74:	add	x29, sp, #0x10
  403e78:	bl	401d10 <clock_gettime@plt>
  403e7c:	cbz	w0, 403e90 <ferror@plt+0x1d60>
  403e80:	ldr	x19, [sp, #32]
  403e84:	ldp	x29, x30, [sp, #16]
  403e88:	add	sp, sp, #0x30
  403e8c:	ret
  403e90:	ldr	x8, [sp]
  403e94:	mov	x9, #0xf7cf                	// #63439
  403e98:	movk	x9, #0xe353, lsl #16
  403e9c:	movk	x9, #0x9ba5, lsl #32
  403ea0:	str	x8, [x19]
  403ea4:	ldr	x8, [sp, #8]
  403ea8:	movk	x9, #0x20c4, lsl #48
  403eac:	smulh	x8, x8, x9
  403eb0:	asr	x9, x8, #7
  403eb4:	add	x8, x9, x8, lsr #63
  403eb8:	str	x8, [x19, #8]
  403ebc:	ldr	x19, [sp, #32]
  403ec0:	ldp	x29, x30, [sp, #16]
  403ec4:	add	sp, sp, #0x30
  403ec8:	ret
  403ecc:	sub	sp, sp, #0xe0
  403ed0:	stp	x29, x30, [sp, #192]
  403ed4:	stp	x20, x19, [sp, #208]
  403ed8:	ldp	x9, x8, [x1, #16]
  403edc:	mov	x10, #0xd70b                	// #55051
  403ee0:	movk	x10, #0x70a3, lsl #16
  403ee4:	movk	x10, #0xa3d, lsl #32
  403ee8:	movk	x10, #0xa3d7, lsl #48
  403eec:	mov	w11, #0x3e8                 	// #1000
  403ef0:	smulh	x10, x9, x10
  403ef4:	mul	x8, x8, x11
  403ef8:	add	x10, x10, x9
  403efc:	stp	x9, x8, [sp, #24]
  403f00:	asr	x8, x10, #6
  403f04:	mov	w11, #0x64                  	// #100
  403f08:	add	x8, x8, x10, lsr #63
  403f0c:	mov	w10, #0x9680                	// #38528
  403f10:	movk	w10, #0x98, lsl #16
  403f14:	cmp	x9, #0x0
  403f18:	msub	x9, x8, x11, x9
  403f1c:	add	x11, sp, #0x28
  403f20:	mul	x9, x9, x10
  403f24:	mov	x19, x0
  403f28:	csel	x9, x10, x9, eq  // eq = none
  403f2c:	add	x0, x11, #0x8
  403f30:	add	x29, sp, #0xc0
  403f34:	mov	x20, x2
  403f38:	stp	x8, x9, [sp, #8]
  403f3c:	bl	401dd0 <sigemptyset@plt>
  403f40:	cbnz	w0, 403f64 <ferror@plt+0x1e34>
  403f44:	mov	w8, #0x4                   	// #4
  403f48:	add	x1, sp, #0x28
  403f4c:	mov	w0, #0xe                   	// #14
  403f50:	mov	x2, xzr
  403f54:	str	w8, [sp, #176]
  403f58:	str	x20, [sp, #40]
  403f5c:	bl	401e80 <sigaction@plt>
  403f60:	cbz	w0, 403f7c <ferror@plt+0x1e4c>
  403f64:	mov	w20, #0x1                   	// #1
  403f68:	mov	w0, w20
  403f6c:	ldp	x20, x19, [sp, #208]
  403f70:	ldp	x29, x30, [sp, #192]
  403f74:	add	sp, sp, #0xe0
  403f78:	ret
  403f7c:	adrp	x1, 417000 <ferror@plt+0x14ed0>
  403f80:	add	x1, x1, #0x2c8
  403f84:	mov	w0, #0x1                   	// #1
  403f88:	mov	x2, x19
  403f8c:	mov	w20, #0x1                   	// #1
  403f90:	bl	401ec0 <timer_create@plt>
  403f94:	cbnz	w0, 403f68 <ferror@plt+0x1e38>
  403f98:	ldr	x0, [x19]
  403f9c:	add	x2, sp, #0x8
  403fa0:	mov	w1, wzr
  403fa4:	mov	x3, xzr
  403fa8:	bl	401d80 <timer_settime@plt>
  403fac:	cmp	w0, #0x0
  403fb0:	cset	w20, ne  // ne = any
  403fb4:	b	403f68 <ferror@plt+0x1e38>
  403fb8:	ldr	x0, [x0]
  403fbc:	b	401f60 <timer_delete@plt>
  403fc0:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  403fc4:	str	w0, [x8, #776]
  403fc8:	ret
  403fcc:	sub	sp, sp, #0x70
  403fd0:	stp	x29, x30, [sp, #16]
  403fd4:	stp	x28, x27, [sp, #32]
  403fd8:	stp	x26, x25, [sp, #48]
  403fdc:	stp	x24, x23, [sp, #64]
  403fe0:	stp	x22, x21, [sp, #80]
  403fe4:	stp	x20, x19, [sp, #96]
  403fe8:	add	x29, sp, #0x10
  403fec:	str	xzr, [x1]
  403ff0:	cbz	x0, 404034 <ferror@plt+0x1f04>
  403ff4:	ldrb	w22, [x0]
  403ff8:	mov	x20, x0
  403ffc:	cbz	x22, 404034 <ferror@plt+0x1f04>
  404000:	mov	x21, x2
  404004:	mov	x19, x1
  404008:	bl	401f20 <__ctype_b_loc@plt>
  40400c:	ldr	x8, [x0]
  404010:	mov	x23, x0
  404014:	ldrh	w9, [x8, x22, lsl #1]
  404018:	tbz	w9, #13, 40402c <ferror@plt+0x1efc>
  40401c:	add	x9, x20, #0x1
  404020:	ldrb	w22, [x9], #1
  404024:	ldrh	w10, [x8, x22, lsl #1]
  404028:	tbnz	w10, #13, 404020 <ferror@plt+0x1ef0>
  40402c:	cmp	w22, #0x2d
  404030:	b.ne	404068 <ferror@plt+0x1f38>  // b.any
  404034:	mov	w22, #0xffffffea            	// #-22
  404038:	neg	w19, w22
  40403c:	bl	4020e0 <__errno_location@plt>
  404040:	str	w19, [x0]
  404044:	mov	w0, w22
  404048:	ldp	x20, x19, [sp, #96]
  40404c:	ldp	x22, x21, [sp, #80]
  404050:	ldp	x24, x23, [sp, #64]
  404054:	ldp	x26, x25, [sp, #48]
  404058:	ldp	x28, x27, [sp, #32]
  40405c:	ldp	x29, x30, [sp, #16]
  404060:	add	sp, sp, #0x70
  404064:	ret
  404068:	bl	4020e0 <__errno_location@plt>
  40406c:	mov	x24, x0
  404070:	str	wzr, [x0]
  404074:	add	x1, sp, #0x8
  404078:	mov	x0, x20
  40407c:	mov	w2, wzr
  404080:	mov	w3, wzr
  404084:	str	xzr, [sp, #8]
  404088:	bl	401e50 <__strtoul_internal@plt>
  40408c:	ldr	x25, [sp, #8]
  404090:	ldr	w8, [x24]
  404094:	cmp	x25, x20
  404098:	b.eq	404218 <ferror@plt+0x20e8>  // b.none
  40409c:	add	x9, x0, #0x1
  4040a0:	mov	x20, x0
  4040a4:	cmp	x9, #0x1
  4040a8:	b.hi	4040b0 <ferror@plt+0x1f80>  // b.pmore
  4040ac:	cbnz	w8, 40421c <ferror@plt+0x20ec>
  4040b0:	cbz	x25, 404228 <ferror@plt+0x20f8>
  4040b4:	ldrb	w8, [x25]
  4040b8:	cbz	w8, 404228 <ferror@plt+0x20f8>
  4040bc:	mov	w27, wzr
  4040c0:	mov	x28, xzr
  4040c4:	b	4040d4 <ferror@plt+0x1fa4>
  4040c8:	mov	x28, xzr
  4040cc:	str	x22, [sp, #8]
  4040d0:	mov	x25, x22
  4040d4:	ldrb	w8, [x25, #1]
  4040d8:	cmp	w8, #0x61
  4040dc:	b.le	40410c <ferror@plt+0x1fdc>
  4040e0:	cmp	w8, #0x62
  4040e4:	b.eq	404114 <ferror@plt+0x1fe4>  // b.none
  4040e8:	cmp	w8, #0x69
  4040ec:	b.ne	404124 <ferror@plt+0x1ff4>  // b.any
  4040f0:	ldrb	w8, [x25, #2]
  4040f4:	orr	w8, w8, #0x20
  4040f8:	cmp	w8, #0x62
  4040fc:	b.ne	404124 <ferror@plt+0x1ff4>  // b.any
  404100:	ldrb	w8, [x25, #3]
  404104:	cbnz	w8, 404124 <ferror@plt+0x1ff4>
  404108:	b	404238 <ferror@plt+0x2108>
  40410c:	cmp	w8, #0x42
  404110:	b.ne	404120 <ferror@plt+0x1ff0>  // b.any
  404114:	ldrb	w8, [x25, #2]
  404118:	cbnz	w8, 404124 <ferror@plt+0x1ff4>
  40411c:	b	404240 <ferror@plt+0x2110>
  404120:	cbz	w8, 404238 <ferror@plt+0x2108>
  404124:	bl	401d40 <localeconv@plt>
  404128:	cbz	x0, 404148 <ferror@plt+0x2018>
  40412c:	ldr	x22, [x0]
  404130:	cbz	x22, 404154 <ferror@plt+0x2024>
  404134:	mov	x0, x22
  404138:	bl	401c00 <strlen@plt>
  40413c:	mov	x26, x0
  404140:	mov	w8, #0x1                   	// #1
  404144:	b	40415c <ferror@plt+0x202c>
  404148:	mov	w8, wzr
  40414c:	mov	x22, xzr
  404150:	b	404158 <ferror@plt+0x2028>
  404154:	mov	w8, wzr
  404158:	mov	x26, xzr
  40415c:	cbnz	x28, 404034 <ferror@plt+0x1f04>
  404160:	ldrb	w9, [x25]
  404164:	eor	w8, w8, #0x1
  404168:	cmp	w9, #0x0
  40416c:	cset	w9, eq  // eq = none
  404170:	orr	w8, w8, w9
  404174:	tbnz	w8, #0, 404034 <ferror@plt+0x1f04>
  404178:	mov	x0, x22
  40417c:	mov	x1, x25
  404180:	mov	x2, x26
  404184:	bl	401de0 <strncmp@plt>
  404188:	cbnz	w0, 404034 <ferror@plt+0x1f04>
  40418c:	add	x22, x25, x26
  404190:	ldrb	w8, [x22]
  404194:	cmp	w8, #0x30
  404198:	b.ne	4041ac <ferror@plt+0x207c>  // b.any
  40419c:	ldrb	w8, [x22, #1]!
  4041a0:	add	w27, w27, #0x1
  4041a4:	cmp	w8, #0x30
  4041a8:	b.eq	40419c <ferror@plt+0x206c>  // b.none
  4041ac:	ldr	x9, [x23]
  4041b0:	sxtb	x8, w8
  4041b4:	ldrh	w8, [x9, x8, lsl #1]
  4041b8:	tbz	w8, #11, 4040c8 <ferror@plt+0x1f98>
  4041bc:	add	x1, sp, #0x8
  4041c0:	mov	x0, x22
  4041c4:	mov	w2, wzr
  4041c8:	mov	w3, wzr
  4041cc:	str	wzr, [x24]
  4041d0:	str	xzr, [sp, #8]
  4041d4:	bl	401e50 <__strtoul_internal@plt>
  4041d8:	ldr	x25, [sp, #8]
  4041dc:	ldr	w8, [x24]
  4041e0:	cmp	x25, x22
  4041e4:	b.eq	404218 <ferror@plt+0x20e8>  // b.none
  4041e8:	add	x9, x0, #0x1
  4041ec:	cmp	x9, #0x1
  4041f0:	b.hi	4041f8 <ferror@plt+0x20c8>  // b.pmore
  4041f4:	cbnz	w8, 40421c <ferror@plt+0x20ec>
  4041f8:	mov	x28, xzr
  4041fc:	cbz	x0, 4040d4 <ferror@plt+0x1fa4>
  404200:	cbz	x25, 404034 <ferror@plt+0x1f04>
  404204:	ldrb	w8, [x25]
  404208:	mov	w22, #0xffffffea            	// #-22
  40420c:	mov	x28, x0
  404210:	cbnz	w8, 4040d4 <ferror@plt+0x1fa4>
  404214:	b	404038 <ferror@plt+0x1f08>
  404218:	cbz	w8, 404034 <ferror@plt+0x1f04>
  40421c:	neg	w22, w8
  404220:	tbz	w22, #31, 404044 <ferror@plt+0x1f14>
  404224:	b	404038 <ferror@plt+0x1f08>
  404228:	mov	w22, wzr
  40422c:	str	x20, [x19]
  404230:	tbz	w22, #31, 404044 <ferror@plt+0x1f14>
  404234:	b	404038 <ferror@plt+0x1f08>
  404238:	mov	w24, #0x400                 	// #1024
  40423c:	b	404244 <ferror@plt+0x2114>
  404240:	mov	w24, #0x3e8                 	// #1000
  404244:	ldrsb	w22, [x25]
  404248:	adrp	x23, 406000 <ferror@plt+0x3ed0>
  40424c:	add	x23, x23, #0x9c6
  404250:	mov	w2, #0x9                   	// #9
  404254:	mov	x0, x23
  404258:	mov	w1, w22
  40425c:	bl	402040 <memchr@plt>
  404260:	cbnz	x0, 404280 <ferror@plt+0x2150>
  404264:	adrp	x23, 406000 <ferror@plt+0x3ed0>
  404268:	add	x23, x23, #0x9cf
  40426c:	mov	w2, #0x9                   	// #9
  404270:	mov	x0, x23
  404274:	mov	w1, w22
  404278:	bl	402040 <memchr@plt>
  40427c:	cbz	x0, 404034 <ferror@plt+0x1f04>
  404280:	sub	w8, w0, w23
  404284:	adds	w8, w8, #0x1
  404288:	b.cs	4042ac <ferror@plt+0x217c>  // b.hs, b.nlast
  40428c:	mvn	w9, w0
  404290:	add	w9, w9, w23
  404294:	umulh	x10, x24, x20
  404298:	cmp	xzr, x10
  40429c:	b.ne	4042b4 <ferror@plt+0x2184>  // b.any
  4042a0:	adds	w9, w9, #0x1
  4042a4:	mul	x20, x20, x24
  4042a8:	b.cc	404294 <ferror@plt+0x2164>  // b.lo, b.ul, b.last
  4042ac:	mov	w22, wzr
  4042b0:	b	4042b8 <ferror@plt+0x2188>
  4042b4:	mov	w22, #0xffffffde            	// #-34
  4042b8:	cbz	x21, 4042c0 <ferror@plt+0x2190>
  4042bc:	str	w8, [x21]
  4042c0:	cbz	x28, 40422c <ferror@plt+0x20fc>
  4042c4:	cbz	w8, 40422c <ferror@plt+0x20fc>
  4042c8:	mvn	w8, w0
  4042cc:	add	w9, w8, w23
  4042d0:	mov	w8, #0x1                   	// #1
  4042d4:	umulh	x10, x24, x8
  4042d8:	cmp	xzr, x10
  4042dc:	b.ne	4042ec <ferror@plt+0x21bc>  // b.any
  4042e0:	adds	w9, w9, #0x1
  4042e4:	mul	x8, x8, x24
  4042e8:	b.cc	4042d4 <ferror@plt+0x21a4>  // b.lo, b.ul, b.last
  4042ec:	mov	w9, #0xa                   	// #10
  4042f0:	cmp	x28, #0xb
  4042f4:	b.cc	404308 <ferror@plt+0x21d8>  // b.lo, b.ul, b.last
  4042f8:	add	x9, x9, x9, lsl #2
  4042fc:	lsl	x9, x9, #1
  404300:	cmp	x9, x28
  404304:	b.cc	4042f8 <ferror@plt+0x21c8>  // b.lo, b.ul, b.last
  404308:	cmp	w27, #0x1
  40430c:	b.lt	4043b8 <ferror@plt+0x2288>  // b.tstop
  404310:	cmp	w27, #0x3
  404314:	b.hi	404320 <ferror@plt+0x21f0>  // b.pmore
  404318:	mov	w10, wzr
  40431c:	b	4043a4 <ferror@plt+0x2274>
  404320:	mov	w10, #0x1                   	// #1
  404324:	dup	v0.2d, x10
  404328:	and	w10, w27, #0xfffffffc
  40432c:	mov	v1.16b, v0.16b
  404330:	mov	v1.d[0], x9
  404334:	mov	w9, w10
  404338:	fmov	x12, d1
  40433c:	mov	x11, v1.d[1]
  404340:	add	x12, x12, x12, lsl #2
  404344:	fmov	x13, d0
  404348:	lsl	x12, x12, #1
  40434c:	add	x11, x11, x11, lsl #2
  404350:	add	x13, x13, x13, lsl #2
  404354:	mov	x14, v0.d[1]
  404358:	fmov	d1, x12
  40435c:	lsl	x11, x11, #1
  404360:	lsl	x13, x13, #1
  404364:	mov	v1.d[1], x11
  404368:	add	x11, x14, x14, lsl #2
  40436c:	fmov	d0, x13
  404370:	lsl	x11, x11, #1
  404374:	subs	w9, w9, #0x4
  404378:	mov	v0.d[1], x11
  40437c:	b.ne	404338 <ferror@plt+0x2208>  // b.any
  404380:	mov	x9, v1.d[1]
  404384:	mov	x11, v0.d[1]
  404388:	fmov	x12, d1
  40438c:	fmov	x13, d0
  404390:	mul	x12, x13, x12
  404394:	mul	x9, x11, x9
  404398:	cmp	w27, w10
  40439c:	mul	x9, x12, x9
  4043a0:	b.eq	4043b8 <ferror@plt+0x2288>  // b.none
  4043a4:	sub	w10, w27, w10
  4043a8:	add	x9, x9, x9, lsl #2
  4043ac:	subs	w10, w10, #0x1
  4043b0:	lsl	x9, x9, #1
  4043b4:	b.ne	4043a8 <ferror@plt+0x2278>  // b.any
  4043b8:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4043bc:	mov	w12, #0x1                   	// #1
  4043c0:	movk	x10, #0xcccd
  4043c4:	mov	w11, #0xa                   	// #10
  4043c8:	b	4043dc <ferror@plt+0x22ac>
  4043cc:	cmp	x28, #0x9
  4043d0:	mov	x28, x13
  4043d4:	mov	x12, x14
  4043d8:	b.ls	40422c <ferror@plt+0x20fc>  // b.plast
  4043dc:	umulh	x13, x28, x10
  4043e0:	lsr	x13, x13, #3
  4043e4:	add	x14, x12, x12, lsl #2
  4043e8:	msub	x15, x13, x11, x28
  4043ec:	lsl	x14, x14, #1
  4043f0:	cbz	x15, 4043cc <ferror@plt+0x229c>
  4043f4:	udiv	x12, x9, x12
  4043f8:	udiv	x12, x12, x15
  4043fc:	udiv	x12, x8, x12
  404400:	add	x20, x12, x20
  404404:	b	4043cc <ferror@plt+0x229c>
  404408:	mov	x2, xzr
  40440c:	b	403fcc <ferror@plt+0x1e9c>
  404410:	stp	x29, x30, [sp, #-48]!
  404414:	stp	x20, x19, [sp, #32]
  404418:	mov	x20, x1
  40441c:	mov	x19, x0
  404420:	str	x21, [sp, #16]
  404424:	mov	x29, sp
  404428:	cbz	x0, 40445c <ferror@plt+0x232c>
  40442c:	ldrb	w21, [x19]
  404430:	mov	x8, x19
  404434:	cbz	w21, 404460 <ferror@plt+0x2330>
  404438:	bl	401f20 <__ctype_b_loc@plt>
  40443c:	ldr	x9, [x0]
  404440:	mov	x8, x19
  404444:	and	x10, x21, #0xff
  404448:	ldrh	w10, [x9, x10, lsl #1]
  40444c:	tbz	w10, #11, 404460 <ferror@plt+0x2330>
  404450:	ldrb	w21, [x8, #1]!
  404454:	cbnz	w21, 404444 <ferror@plt+0x2314>
  404458:	b	404460 <ferror@plt+0x2330>
  40445c:	mov	x8, xzr
  404460:	cbz	x20, 404468 <ferror@plt+0x2338>
  404464:	str	x8, [x20]
  404468:	cmp	x8, x19
  40446c:	b.ls	40448c <ferror@plt+0x235c>  // b.plast
  404470:	ldrb	w8, [x8]
  404474:	cmp	w8, #0x0
  404478:	cset	w0, eq  // eq = none
  40447c:	ldp	x20, x19, [sp, #32]
  404480:	ldr	x21, [sp, #16]
  404484:	ldp	x29, x30, [sp], #48
  404488:	ret
  40448c:	mov	w0, wzr
  404490:	ldp	x20, x19, [sp, #32]
  404494:	ldr	x21, [sp, #16]
  404498:	ldp	x29, x30, [sp], #48
  40449c:	ret
  4044a0:	stp	x29, x30, [sp, #-48]!
  4044a4:	stp	x20, x19, [sp, #32]
  4044a8:	mov	x20, x1
  4044ac:	mov	x19, x0
  4044b0:	str	x21, [sp, #16]
  4044b4:	mov	x29, sp
  4044b8:	cbz	x0, 4044ec <ferror@plt+0x23bc>
  4044bc:	ldrb	w21, [x19]
  4044c0:	mov	x8, x19
  4044c4:	cbz	w21, 4044f0 <ferror@plt+0x23c0>
  4044c8:	bl	401f20 <__ctype_b_loc@plt>
  4044cc:	ldr	x9, [x0]
  4044d0:	mov	x8, x19
  4044d4:	and	x10, x21, #0xff
  4044d8:	ldrh	w10, [x9, x10, lsl #1]
  4044dc:	tbz	w10, #12, 4044f0 <ferror@plt+0x23c0>
  4044e0:	ldrb	w21, [x8, #1]!
  4044e4:	cbnz	w21, 4044d4 <ferror@plt+0x23a4>
  4044e8:	b	4044f0 <ferror@plt+0x23c0>
  4044ec:	mov	x8, xzr
  4044f0:	cbz	x20, 4044f8 <ferror@plt+0x23c8>
  4044f4:	str	x8, [x20]
  4044f8:	cmp	x8, x19
  4044fc:	b.ls	40451c <ferror@plt+0x23ec>  // b.plast
  404500:	ldrb	w8, [x8]
  404504:	cmp	w8, #0x0
  404508:	cset	w0, eq  // eq = none
  40450c:	ldp	x20, x19, [sp, #32]
  404510:	ldr	x21, [sp, #16]
  404514:	ldp	x29, x30, [sp], #48
  404518:	ret
  40451c:	mov	w0, wzr
  404520:	ldp	x20, x19, [sp, #32]
  404524:	ldr	x21, [sp, #16]
  404528:	ldp	x29, x30, [sp], #48
  40452c:	ret
  404530:	sub	sp, sp, #0x110
  404534:	stp	x29, x30, [sp, #208]
  404538:	add	x29, sp, #0xd0
  40453c:	mov	x8, #0xffffffffffffffd0    	// #-48
  404540:	mov	x9, sp
  404544:	sub	x10, x29, #0x50
  404548:	stp	x28, x23, [sp, #224]
  40454c:	stp	x22, x21, [sp, #240]
  404550:	stp	x20, x19, [sp, #256]
  404554:	mov	x20, x1
  404558:	mov	x19, x0
  40455c:	movk	x8, #0xff80, lsl #32
  404560:	add	x11, x29, #0x40
  404564:	add	x9, x9, #0x80
  404568:	add	x22, x10, #0x30
  40456c:	mov	w23, #0xffffffd0            	// #-48
  404570:	stp	x2, x3, [x29, #-80]
  404574:	stp	x4, x5, [x29, #-64]
  404578:	stp	x6, x7, [x29, #-48]
  40457c:	stp	q1, q2, [sp, #16]
  404580:	stp	q3, q4, [sp, #48]
  404584:	str	q0, [sp]
  404588:	stp	q5, q6, [sp, #80]
  40458c:	str	q7, [sp, #112]
  404590:	stp	x9, x8, [x29, #-16]
  404594:	stp	x11, x22, [x29, #-32]
  404598:	tbnz	w23, #31, 4045a4 <ferror@plt+0x2474>
  40459c:	mov	w8, w23
  4045a0:	b	4045bc <ferror@plt+0x248c>
  4045a4:	add	w8, w23, #0x8
  4045a8:	cmn	w23, #0x8
  4045ac:	stur	w8, [x29, #-8]
  4045b0:	b.gt	4045bc <ferror@plt+0x248c>
  4045b4:	add	x9, x22, w23, sxtw
  4045b8:	b	4045c8 <ferror@plt+0x2498>
  4045bc:	ldur	x9, [x29, #-32]
  4045c0:	add	x10, x9, #0x8
  4045c4:	stur	x10, [x29, #-32]
  4045c8:	ldr	x1, [x9]
  4045cc:	cbz	x1, 404644 <ferror@plt+0x2514>
  4045d0:	tbnz	w8, #31, 4045dc <ferror@plt+0x24ac>
  4045d4:	mov	w23, w8
  4045d8:	b	4045f4 <ferror@plt+0x24c4>
  4045dc:	add	w23, w8, #0x8
  4045e0:	cmn	w8, #0x8
  4045e4:	stur	w23, [x29, #-8]
  4045e8:	b.gt	4045f4 <ferror@plt+0x24c4>
  4045ec:	add	x8, x22, w8, sxtw
  4045f0:	b	404600 <ferror@plt+0x24d0>
  4045f4:	ldur	x8, [x29, #-32]
  4045f8:	add	x9, x8, #0x8
  4045fc:	stur	x9, [x29, #-32]
  404600:	ldr	x21, [x8]
  404604:	cbz	x21, 404644 <ferror@plt+0x2514>
  404608:	mov	x0, x19
  40460c:	bl	401f00 <strcmp@plt>
  404610:	cbz	w0, 404628 <ferror@plt+0x24f8>
  404614:	mov	x0, x19
  404618:	mov	x1, x21
  40461c:	bl	401f00 <strcmp@plt>
  404620:	cbnz	w0, 404598 <ferror@plt+0x2468>
  404624:	b	40462c <ferror@plt+0x24fc>
  404628:	mov	w0, #0x1                   	// #1
  40462c:	ldp	x20, x19, [sp, #256]
  404630:	ldp	x22, x21, [sp, #240]
  404634:	ldp	x28, x23, [sp, #224]
  404638:	ldp	x29, x30, [sp, #208]
  40463c:	add	sp, sp, #0x110
  404640:	ret
  404644:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  404648:	ldr	w0, [x8, #776]
  40464c:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  404650:	add	x1, x1, #0x9d8
  404654:	mov	x2, x20
  404658:	mov	x3, x19
  40465c:	bl	402080 <errx@plt>
  404660:	cbz	x1, 404684 <ferror@plt+0x2554>
  404664:	sxtb	w8, w2
  404668:	ldrsb	w9, [x0]
  40466c:	cbz	w9, 404684 <ferror@plt+0x2554>
  404670:	cmp	w8, w9
  404674:	b.eq	404688 <ferror@plt+0x2558>  // b.none
  404678:	sub	x1, x1, #0x1
  40467c:	add	x0, x0, #0x1
  404680:	cbnz	x1, 404668 <ferror@plt+0x2538>
  404684:	mov	x0, xzr
  404688:	ret
  40468c:	stp	x29, x30, [sp, #-32]!
  404690:	stp	x20, x19, [sp, #16]
  404694:	mov	x29, sp
  404698:	mov	x20, x1
  40469c:	mov	x19, x0
  4046a0:	bl	4047fc <ferror@plt+0x26cc>
  4046a4:	cmp	x0, w0, sxtw
  4046a8:	b.ne	4046c0 <ferror@plt+0x2590>  // b.any
  4046ac:	cmp	w0, w0, sxth
  4046b0:	b.ne	4046c0 <ferror@plt+0x2590>  // b.any
  4046b4:	ldp	x20, x19, [sp, #16]
  4046b8:	ldp	x29, x30, [sp], #32
  4046bc:	ret
  4046c0:	bl	4020e0 <__errno_location@plt>
  4046c4:	mov	w8, #0x22                  	// #34
  4046c8:	str	w8, [x0]
  4046cc:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  4046d0:	ldr	w0, [x8, #776]
  4046d4:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4046d8:	add	x1, x1, #0x9d8
  4046dc:	mov	x2, x20
  4046e0:	mov	x3, x19
  4046e4:	bl	402110 <err@plt>
  4046e8:	stp	x29, x30, [sp, #-32]!
  4046ec:	stp	x20, x19, [sp, #16]
  4046f0:	mov	x29, sp
  4046f4:	mov	x20, x1
  4046f8:	mov	x19, x0
  4046fc:	bl	4047fc <ferror@plt+0x26cc>
  404700:	cmp	x0, w0, sxtw
  404704:	b.ne	404714 <ferror@plt+0x25e4>  // b.any
  404708:	ldp	x20, x19, [sp, #16]
  40470c:	ldp	x29, x30, [sp], #32
  404710:	ret
  404714:	bl	4020e0 <__errno_location@plt>
  404718:	mov	w8, #0x22                  	// #34
  40471c:	str	w8, [x0]
  404720:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  404724:	ldr	w0, [x8, #776]
  404728:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  40472c:	add	x1, x1, #0x9d8
  404730:	mov	x2, x20
  404734:	mov	x3, x19
  404738:	bl	402110 <err@plt>
  40473c:	stp	x29, x30, [sp, #-32]!
  404740:	mov	w2, #0xa                   	// #10
  404744:	stp	x20, x19, [sp, #16]
  404748:	mov	x29, sp
  40474c:	mov	x20, x1
  404750:	mov	x19, x0
  404754:	bl	40496c <ferror@plt+0x283c>
  404758:	lsr	x8, x0, #32
  40475c:	cbnz	x8, 404774 <ferror@plt+0x2644>
  404760:	cmp	w0, #0x10, lsl #12
  404764:	b.cs	404774 <ferror@plt+0x2644>  // b.hs, b.nlast
  404768:	ldp	x20, x19, [sp, #16]
  40476c:	ldp	x29, x30, [sp], #32
  404770:	ret
  404774:	bl	4020e0 <__errno_location@plt>
  404778:	mov	w8, #0x22                  	// #34
  40477c:	str	w8, [x0]
  404780:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  404784:	ldr	w0, [x8, #776]
  404788:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  40478c:	add	x1, x1, #0x9d8
  404790:	mov	x2, x20
  404794:	mov	x3, x19
  404798:	bl	402110 <err@plt>
  40479c:	stp	x29, x30, [sp, #-32]!
  4047a0:	mov	w2, #0x10                  	// #16
  4047a4:	stp	x20, x19, [sp, #16]
  4047a8:	mov	x29, sp
  4047ac:	mov	x20, x1
  4047b0:	mov	x19, x0
  4047b4:	bl	40496c <ferror@plt+0x283c>
  4047b8:	lsr	x8, x0, #32
  4047bc:	cbnz	x8, 4047d4 <ferror@plt+0x26a4>
  4047c0:	cmp	w0, #0x10, lsl #12
  4047c4:	b.cs	4047d4 <ferror@plt+0x26a4>  // b.hs, b.nlast
  4047c8:	ldp	x20, x19, [sp, #16]
  4047cc:	ldp	x29, x30, [sp], #32
  4047d0:	ret
  4047d4:	bl	4020e0 <__errno_location@plt>
  4047d8:	mov	w8, #0x22                  	// #34
  4047dc:	str	w8, [x0]
  4047e0:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  4047e4:	ldr	w0, [x8, #776]
  4047e8:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4047ec:	add	x1, x1, #0x9d8
  4047f0:	mov	x2, x20
  4047f4:	mov	x3, x19
  4047f8:	bl	402110 <err@plt>
  4047fc:	stp	x29, x30, [sp, #-48]!
  404800:	mov	x29, sp
  404804:	str	x21, [sp, #16]
  404808:	stp	x20, x19, [sp, #32]
  40480c:	mov	x20, x1
  404810:	mov	x19, x0
  404814:	str	xzr, [x29, #24]
  404818:	bl	4020e0 <__errno_location@plt>
  40481c:	str	wzr, [x0]
  404820:	cbz	x19, 404874 <ferror@plt+0x2744>
  404824:	ldrb	w8, [x19]
  404828:	cbz	w8, 404874 <ferror@plt+0x2744>
  40482c:	mov	x21, x0
  404830:	add	x1, x29, #0x18
  404834:	mov	w2, #0xa                   	// #10
  404838:	mov	x0, x19
  40483c:	mov	w3, wzr
  404840:	bl	401dc0 <__strtol_internal@plt>
  404844:	ldr	w8, [x21]
  404848:	cbnz	w8, 404890 <ferror@plt+0x2760>
  40484c:	ldr	x8, [x29, #24]
  404850:	cmp	x8, x19
  404854:	b.eq	404874 <ferror@plt+0x2744>  // b.none
  404858:	cbz	x8, 404864 <ferror@plt+0x2734>
  40485c:	ldrb	w8, [x8]
  404860:	cbnz	w8, 404874 <ferror@plt+0x2744>
  404864:	ldp	x20, x19, [sp, #32]
  404868:	ldr	x21, [sp, #16]
  40486c:	ldp	x29, x30, [sp], #48
  404870:	ret
  404874:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  404878:	ldr	w0, [x8, #776]
  40487c:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  404880:	add	x1, x1, #0x9d8
  404884:	mov	x2, x20
  404888:	mov	x3, x19
  40488c:	bl	402080 <errx@plt>
  404890:	adrp	x9, 417000 <ferror@plt+0x14ed0>
  404894:	ldr	w0, [x9, #776]
  404898:	cmp	w8, #0x22
  40489c:	b.ne	40487c <ferror@plt+0x274c>  // b.any
  4048a0:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4048a4:	add	x1, x1, #0x9d8
  4048a8:	mov	x2, x20
  4048ac:	mov	x3, x19
  4048b0:	bl	402110 <err@plt>
  4048b4:	stp	x29, x30, [sp, #-32]!
  4048b8:	mov	w2, #0xa                   	// #10
  4048bc:	stp	x20, x19, [sp, #16]
  4048c0:	mov	x29, sp
  4048c4:	mov	x20, x1
  4048c8:	mov	x19, x0
  4048cc:	bl	40496c <ferror@plt+0x283c>
  4048d0:	lsr	x8, x0, #32
  4048d4:	cbnz	x8, 4048e4 <ferror@plt+0x27b4>
  4048d8:	ldp	x20, x19, [sp, #16]
  4048dc:	ldp	x29, x30, [sp], #32
  4048e0:	ret
  4048e4:	bl	4020e0 <__errno_location@plt>
  4048e8:	mov	w8, #0x22                  	// #34
  4048ec:	str	w8, [x0]
  4048f0:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  4048f4:	ldr	w0, [x8, #776]
  4048f8:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4048fc:	add	x1, x1, #0x9d8
  404900:	mov	x2, x20
  404904:	mov	x3, x19
  404908:	bl	402110 <err@plt>
  40490c:	stp	x29, x30, [sp, #-32]!
  404910:	mov	w2, #0x10                  	// #16
  404914:	stp	x20, x19, [sp, #16]
  404918:	mov	x29, sp
  40491c:	mov	x20, x1
  404920:	mov	x19, x0
  404924:	bl	40496c <ferror@plt+0x283c>
  404928:	lsr	x8, x0, #32
  40492c:	cbnz	x8, 40493c <ferror@plt+0x280c>
  404930:	ldp	x20, x19, [sp, #16]
  404934:	ldp	x29, x30, [sp], #32
  404938:	ret
  40493c:	bl	4020e0 <__errno_location@plt>
  404940:	mov	w8, #0x22                  	// #34
  404944:	str	w8, [x0]
  404948:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  40494c:	ldr	w0, [x8, #776]
  404950:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  404954:	add	x1, x1, #0x9d8
  404958:	mov	x2, x20
  40495c:	mov	x3, x19
  404960:	bl	402110 <err@plt>
  404964:	mov	w2, #0xa                   	// #10
  404968:	b	40496c <ferror@plt+0x283c>
  40496c:	sub	sp, sp, #0x40
  404970:	stp	x29, x30, [sp, #16]
  404974:	stp	x22, x21, [sp, #32]
  404978:	stp	x20, x19, [sp, #48]
  40497c:	add	x29, sp, #0x10
  404980:	mov	w21, w2
  404984:	mov	x20, x1
  404988:	mov	x19, x0
  40498c:	str	xzr, [sp, #8]
  404990:	bl	4020e0 <__errno_location@plt>
  404994:	str	wzr, [x0]
  404998:	cbz	x19, 4049f0 <ferror@plt+0x28c0>
  40499c:	ldrb	w8, [x19]
  4049a0:	cbz	w8, 4049f0 <ferror@plt+0x28c0>
  4049a4:	mov	x22, x0
  4049a8:	add	x1, sp, #0x8
  4049ac:	mov	x0, x19
  4049b0:	mov	w2, w21
  4049b4:	mov	w3, wzr
  4049b8:	bl	401e50 <__strtoul_internal@plt>
  4049bc:	ldr	w8, [x22]
  4049c0:	cbnz	w8, 404a0c <ferror@plt+0x28dc>
  4049c4:	ldr	x8, [sp, #8]
  4049c8:	cmp	x8, x19
  4049cc:	b.eq	4049f0 <ferror@plt+0x28c0>  // b.none
  4049d0:	cbz	x8, 4049dc <ferror@plt+0x28ac>
  4049d4:	ldrb	w8, [x8]
  4049d8:	cbnz	w8, 4049f0 <ferror@plt+0x28c0>
  4049dc:	ldp	x20, x19, [sp, #48]
  4049e0:	ldp	x22, x21, [sp, #32]
  4049e4:	ldp	x29, x30, [sp, #16]
  4049e8:	add	sp, sp, #0x40
  4049ec:	ret
  4049f0:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  4049f4:	ldr	w0, [x8, #776]
  4049f8:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  4049fc:	add	x1, x1, #0x9d8
  404a00:	mov	x2, x20
  404a04:	mov	x3, x19
  404a08:	bl	402080 <errx@plt>
  404a0c:	adrp	x9, 417000 <ferror@plt+0x14ed0>
  404a10:	ldr	w0, [x9, #776]
  404a14:	cmp	w8, #0x22
  404a18:	b.ne	4049f8 <ferror@plt+0x28c8>  // b.any
  404a1c:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  404a20:	add	x1, x1, #0x9d8
  404a24:	mov	x2, x20
  404a28:	mov	x3, x19
  404a2c:	bl	402110 <err@plt>
  404a30:	mov	w2, #0x10                  	// #16
  404a34:	b	40496c <ferror@plt+0x283c>
  404a38:	stp	x29, x30, [sp, #-48]!
  404a3c:	mov	x29, sp
  404a40:	str	x21, [sp, #16]
  404a44:	stp	x20, x19, [sp, #32]
  404a48:	mov	x20, x1
  404a4c:	mov	x19, x0
  404a50:	str	xzr, [x29, #24]
  404a54:	bl	4020e0 <__errno_location@plt>
  404a58:	str	wzr, [x0]
  404a5c:	cbz	x19, 404aa8 <ferror@plt+0x2978>
  404a60:	ldrb	w8, [x19]
  404a64:	cbz	w8, 404aa8 <ferror@plt+0x2978>
  404a68:	mov	x21, x0
  404a6c:	add	x1, x29, #0x18
  404a70:	mov	x0, x19
  404a74:	bl	401c90 <strtod@plt>
  404a78:	ldr	w8, [x21]
  404a7c:	cbnz	w8, 404ac4 <ferror@plt+0x2994>
  404a80:	ldr	x8, [x29, #24]
  404a84:	cmp	x8, x19
  404a88:	b.eq	404aa8 <ferror@plt+0x2978>  // b.none
  404a8c:	cbz	x8, 404a98 <ferror@plt+0x2968>
  404a90:	ldrb	w8, [x8]
  404a94:	cbnz	w8, 404aa8 <ferror@plt+0x2978>
  404a98:	ldp	x20, x19, [sp, #32]
  404a9c:	ldr	x21, [sp, #16]
  404aa0:	ldp	x29, x30, [sp], #48
  404aa4:	ret
  404aa8:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  404aac:	ldr	w0, [x8, #776]
  404ab0:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  404ab4:	add	x1, x1, #0x9d8
  404ab8:	mov	x2, x20
  404abc:	mov	x3, x19
  404ac0:	bl	402080 <errx@plt>
  404ac4:	adrp	x9, 417000 <ferror@plt+0x14ed0>
  404ac8:	ldr	w0, [x9, #776]
  404acc:	cmp	w8, #0x22
  404ad0:	b.ne	404ab0 <ferror@plt+0x2980>  // b.any
  404ad4:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  404ad8:	add	x1, x1, #0x9d8
  404adc:	mov	x2, x20
  404ae0:	mov	x3, x19
  404ae4:	bl	402110 <err@plt>
  404ae8:	stp	x29, x30, [sp, #-48]!
  404aec:	mov	x29, sp
  404af0:	str	x21, [sp, #16]
  404af4:	stp	x20, x19, [sp, #32]
  404af8:	mov	x20, x1
  404afc:	mov	x19, x0
  404b00:	str	xzr, [x29, #24]
  404b04:	bl	4020e0 <__errno_location@plt>
  404b08:	str	wzr, [x0]
  404b0c:	cbz	x19, 404b5c <ferror@plt+0x2a2c>
  404b10:	ldrb	w8, [x19]
  404b14:	cbz	w8, 404b5c <ferror@plt+0x2a2c>
  404b18:	mov	x21, x0
  404b1c:	add	x1, x29, #0x18
  404b20:	mov	w2, #0xa                   	// #10
  404b24:	mov	x0, x19
  404b28:	bl	401f30 <strtol@plt>
  404b2c:	ldr	w8, [x21]
  404b30:	cbnz	w8, 404b78 <ferror@plt+0x2a48>
  404b34:	ldr	x8, [x29, #24]
  404b38:	cmp	x8, x19
  404b3c:	b.eq	404b5c <ferror@plt+0x2a2c>  // b.none
  404b40:	cbz	x8, 404b4c <ferror@plt+0x2a1c>
  404b44:	ldrb	w8, [x8]
  404b48:	cbnz	w8, 404b5c <ferror@plt+0x2a2c>
  404b4c:	ldp	x20, x19, [sp, #32]
  404b50:	ldr	x21, [sp, #16]
  404b54:	ldp	x29, x30, [sp], #48
  404b58:	ret
  404b5c:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  404b60:	ldr	w0, [x8, #776]
  404b64:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  404b68:	add	x1, x1, #0x9d8
  404b6c:	mov	x2, x20
  404b70:	mov	x3, x19
  404b74:	bl	402080 <errx@plt>
  404b78:	adrp	x9, 417000 <ferror@plt+0x14ed0>
  404b7c:	ldr	w0, [x9, #776]
  404b80:	cmp	w8, #0x22
  404b84:	b.ne	404b64 <ferror@plt+0x2a34>  // b.any
  404b88:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  404b8c:	add	x1, x1, #0x9d8
  404b90:	mov	x2, x20
  404b94:	mov	x3, x19
  404b98:	bl	402110 <err@plt>
  404b9c:	stp	x29, x30, [sp, #-48]!
  404ba0:	mov	x29, sp
  404ba4:	str	x21, [sp, #16]
  404ba8:	stp	x20, x19, [sp, #32]
  404bac:	mov	x20, x1
  404bb0:	mov	x19, x0
  404bb4:	str	xzr, [x29, #24]
  404bb8:	bl	4020e0 <__errno_location@plt>
  404bbc:	str	wzr, [x0]
  404bc0:	cbz	x19, 404c10 <ferror@plt+0x2ae0>
  404bc4:	ldrb	w8, [x19]
  404bc8:	cbz	w8, 404c10 <ferror@plt+0x2ae0>
  404bcc:	mov	x21, x0
  404bd0:	add	x1, x29, #0x18
  404bd4:	mov	w2, #0xa                   	// #10
  404bd8:	mov	x0, x19
  404bdc:	bl	401bf0 <strtoul@plt>
  404be0:	ldr	w8, [x21]
  404be4:	cbnz	w8, 404c2c <ferror@plt+0x2afc>
  404be8:	ldr	x8, [x29, #24]
  404bec:	cmp	x8, x19
  404bf0:	b.eq	404c10 <ferror@plt+0x2ae0>  // b.none
  404bf4:	cbz	x8, 404c00 <ferror@plt+0x2ad0>
  404bf8:	ldrb	w8, [x8]
  404bfc:	cbnz	w8, 404c10 <ferror@plt+0x2ae0>
  404c00:	ldp	x20, x19, [sp, #32]
  404c04:	ldr	x21, [sp, #16]
  404c08:	ldp	x29, x30, [sp], #48
  404c0c:	ret
  404c10:	adrp	x8, 417000 <ferror@plt+0x14ed0>
  404c14:	ldr	w0, [x8, #776]
  404c18:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  404c1c:	add	x1, x1, #0x9d8
  404c20:	mov	x2, x20
  404c24:	mov	x3, x19
  404c28:	bl	402080 <errx@plt>
  404c2c:	adrp	x9, 417000 <ferror@plt+0x14ed0>
  404c30:	ldr	w0, [x9, #776]
  404c34:	cmp	w8, #0x22
  404c38:	b.ne	404c18 <ferror@plt+0x2ae8>  // b.any
  404c3c:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  404c40:	add	x1, x1, #0x9d8
  404c44:	mov	x2, x20
  404c48:	mov	x3, x19
  404c4c:	bl	402110 <err@plt>
  404c50:	sub	sp, sp, #0x30
  404c54:	stp	x20, x19, [sp, #32]
  404c58:	mov	x20, x1
  404c5c:	add	x1, sp, #0x8
  404c60:	mov	x2, xzr
  404c64:	stp	x29, x30, [sp, #16]
  404c68:	add	x29, sp, #0x10
  404c6c:	mov	x19, x0
  404c70:	bl	403fcc <ferror@plt+0x1e9c>
  404c74:	cbnz	w0, 404c8c <ferror@plt+0x2b5c>
  404c78:	ldr	x0, [sp, #8]
  404c7c:	ldp	x20, x19, [sp, #32]
  404c80:	ldp	x29, x30, [sp, #16]
  404c84:	add	sp, sp, #0x30
  404c88:	ret
  404c8c:	bl	4020e0 <__errno_location@plt>
  404c90:	adrp	x9, 417000 <ferror@plt+0x14ed0>
  404c94:	ldr	w8, [x0]
  404c98:	ldr	w0, [x9, #776]
  404c9c:	adrp	x1, 406000 <ferror@plt+0x3ed0>
  404ca0:	add	x1, x1, #0x9d8
  404ca4:	mov	x2, x20
  404ca8:	mov	x3, x19
  404cac:	cbnz	w8, 404cb4 <ferror@plt+0x2b84>
  404cb0:	bl	402080 <errx@plt>
  404cb4:	bl	402110 <err@plt>
  404cb8:	stp	x29, x30, [sp, #-32]!
  404cbc:	str	x19, [sp, #16]
  404cc0:	mov	x19, x1
  404cc4:	mov	x1, x2
  404cc8:	mov	x29, sp
  404ccc:	bl	404a38 <ferror@plt+0x2908>
  404cd0:	fcvtzs	x8, d0
  404cd4:	mov	x9, #0x848000000000        	// #145685290680320
  404cd8:	movk	x9, #0x412e, lsl #48
  404cdc:	scvtf	d1, x8
  404ce0:	fmov	d2, x9
  404ce4:	fsub	d0, d0, d1
  404ce8:	fmul	d0, d0, d2
  404cec:	fcvtzs	x9, d0
  404cf0:	stp	x8, x9, [x19]
  404cf4:	ldr	x19, [sp, #16]
  404cf8:	ldp	x29, x30, [sp], #32
  404cfc:	ret
  404d00:	and	w8, w0, #0xf000
  404d04:	sub	w8, w8, #0x1, lsl #12
  404d08:	lsr	w9, w8, #12
  404d0c:	cmp	w9, #0xb
  404d10:	mov	w8, wzr
  404d14:	b.hi	404d68 <ferror@plt+0x2c38>  // b.pmore
  404d18:	adrp	x10, 406000 <ferror@plt+0x3ed0>
  404d1c:	add	x10, x10, #0x9ba
  404d20:	adr	x11, 404d34 <ferror@plt+0x2c04>
  404d24:	ldrb	w12, [x10, x9]
  404d28:	add	x11, x11, x12, lsl #2
  404d2c:	mov	w9, #0x64                  	// #100
  404d30:	br	x11
  404d34:	mov	w9, #0x70                  	// #112
  404d38:	b	404d60 <ferror@plt+0x2c30>
  404d3c:	mov	w9, #0x63                  	// #99
  404d40:	b	404d60 <ferror@plt+0x2c30>
  404d44:	mov	w9, #0x62                  	// #98
  404d48:	b	404d60 <ferror@plt+0x2c30>
  404d4c:	mov	w9, #0x6c                  	// #108
  404d50:	b	404d60 <ferror@plt+0x2c30>
  404d54:	mov	w9, #0x73                  	// #115
  404d58:	b	404d60 <ferror@plt+0x2c30>
  404d5c:	mov	w9, #0x2d                  	// #45
  404d60:	mov	w8, #0x1                   	// #1
  404d64:	strb	w9, [x1]
  404d68:	tst	w0, #0x100
  404d6c:	mov	w9, #0x72                  	// #114
  404d70:	mov	w10, #0x2d                  	// #45
  404d74:	add	x11, x1, x8
  404d78:	mov	w12, #0x77                  	// #119
  404d7c:	csel	w17, w10, w9, eq  // eq = none
  404d80:	tst	w0, #0x80
  404d84:	mov	w14, #0x53                  	// #83
  404d88:	mov	w15, #0x73                  	// #115
  404d8c:	mov	w16, #0x78                  	// #120
  404d90:	strb	w17, [x11]
  404d94:	csel	w17, w10, w12, eq  // eq = none
  404d98:	tst	w0, #0x40
  404d9c:	orr	x13, x8, #0x2
  404da0:	strb	w17, [x11, #1]
  404da4:	csel	w11, w15, w14, ne  // ne = any
  404da8:	csel	w17, w16, w10, ne  // ne = any
  404dac:	tst	w0, #0x800
  404db0:	csel	w11, w17, w11, eq  // eq = none
  404db4:	add	x13, x13, x1
  404db8:	tst	w0, #0x20
  404dbc:	strb	w11, [x13]
  404dc0:	csel	w11, w10, w9, eq  // eq = none
  404dc4:	tst	w0, #0x10
  404dc8:	strb	w11, [x13, #1]
  404dcc:	csel	w11, w10, w12, eq  // eq = none
  404dd0:	tst	w0, #0x8
  404dd4:	csel	w14, w15, w14, ne  // ne = any
  404dd8:	csel	w15, w16, w10, ne  // ne = any
  404ddc:	tst	w0, #0x400
  404de0:	orr	x8, x8, #0x6
  404de4:	csel	w14, w15, w14, eq  // eq = none
  404de8:	tst	w0, #0x4
  404dec:	add	x8, x8, x1
  404df0:	csel	w9, w10, w9, eq  // eq = none
  404df4:	tst	w0, #0x2
  404df8:	mov	w17, #0x54                  	// #84
  404dfc:	strb	w11, [x13, #2]
  404e00:	mov	w11, #0x74                  	// #116
  404e04:	strb	w14, [x13, #3]
  404e08:	strb	w9, [x8]
  404e0c:	csel	w9, w10, w12, eq  // eq = none
  404e10:	tst	w0, #0x1
  404e14:	strb	w9, [x8, #1]
  404e18:	csel	w9, w11, w17, ne  // ne = any
  404e1c:	csel	w10, w16, w10, ne  // ne = any
  404e20:	tst	w0, #0x200
  404e24:	csel	w9, w10, w9, eq  // eq = none
  404e28:	mov	x0, x1
  404e2c:	strb	w9, [x8, #2]
  404e30:	strb	wzr, [x8, #3]
  404e34:	ret
  404e38:	sub	sp, sp, #0x50
  404e3c:	add	x8, sp, #0x8
  404e40:	stp	x29, x30, [sp, #48]
  404e44:	stp	x20, x19, [sp, #64]
  404e48:	add	x29, sp, #0x30
  404e4c:	tbz	w0, #1, 404e5c <ferror@plt+0x2d2c>
  404e50:	orr	x8, x8, #0x1
  404e54:	mov	w9, #0x20                  	// #32
  404e58:	strb	w9, [sp, #8]
  404e5c:	cmp	x1, #0x400
  404e60:	b.cs	404e74 <ferror@plt+0x2d44>  // b.hs, b.nlast
  404e64:	mov	w9, #0x42                  	// #66
  404e68:	mov	w19, w1
  404e6c:	strh	w9, [x8]
  404e70:	b	404fd4 <ferror@plt+0x2ea4>
  404e74:	cmp	x1, #0x100, lsl #12
  404e78:	b.cs	404e84 <ferror@plt+0x2d54>  // b.hs, b.nlast
  404e7c:	mov	w9, #0xa                   	// #10
  404e80:	b	404ec8 <ferror@plt+0x2d98>
  404e84:	lsr	x9, x1, #30
  404e88:	cbnz	x9, 404e94 <ferror@plt+0x2d64>
  404e8c:	mov	w9, #0x14                  	// #20
  404e90:	b	404ec8 <ferror@plt+0x2d98>
  404e94:	lsr	x9, x1, #40
  404e98:	cbnz	x9, 404ea4 <ferror@plt+0x2d74>
  404e9c:	mov	w9, #0x1e                  	// #30
  404ea0:	b	404ec8 <ferror@plt+0x2d98>
  404ea4:	lsr	x9, x1, #50
  404ea8:	cbnz	x9, 404eb4 <ferror@plt+0x2d84>
  404eac:	mov	w9, #0x28                  	// #40
  404eb0:	b	404ec8 <ferror@plt+0x2d98>
  404eb4:	lsr	x9, x1, #60
  404eb8:	mov	w10, #0x3c                  	// #60
  404ebc:	cmp	x9, #0x0
  404ec0:	mov	w9, #0x32                  	// #50
  404ec4:	csel	w9, w9, w10, eq  // eq = none
  404ec8:	mov	w10, #0xcccd                	// #52429
  404ecc:	movk	w10, #0xcccc, lsl #16
  404ed0:	adrp	x11, 406000 <ferror@plt+0x3ed0>
  404ed4:	umull	x10, w9, w10
  404ed8:	add	x11, x11, #0x9e1
  404edc:	lsr	x10, x10, #35
  404ee0:	ldrb	w12, [x11, x10]
  404ee4:	mov	x10, #0xffffffffffffffff    	// #-1
  404ee8:	lsl	x10, x10, x9
  404eec:	mov	x11, x8
  404ef0:	lsr	x19, x1, x9
  404ef4:	bic	x10, x1, x10
  404ef8:	strb	w12, [x11], #1
  404efc:	tbz	w0, #0, 404f14 <ferror@plt+0x2de4>
  404f00:	cmp	w9, #0xa
  404f04:	b.cc	404f14 <ferror@plt+0x2de4>  // b.lo, b.ul, b.last
  404f08:	mov	w11, #0x4269                	// #17001
  404f0c:	sturh	w11, [x8, #1]
  404f10:	add	x11, x8, #0x3
  404f14:	strb	wzr, [x11]
  404f18:	cbz	x10, 404fd4 <ferror@plt+0x2ea4>
  404f1c:	sub	w8, w9, #0xa
  404f20:	lsr	x8, x10, x8
  404f24:	tbnz	w0, #2, 404f3c <ferror@plt+0x2e0c>
  404f28:	sub	x9, x8, #0x3b6
  404f2c:	cmp	x9, #0x64
  404f30:	b.cs	404fb0 <ferror@plt+0x2e80>  // b.hs, b.nlast
  404f34:	add	w19, w19, #0x1
  404f38:	b	404fd4 <ferror@plt+0x2ea4>
  404f3c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404f40:	add	x8, x8, #0x5
  404f44:	movk	x9, #0xcccd
  404f48:	umulh	x10, x8, x9
  404f4c:	lsr	x20, x10, #3
  404f50:	mul	x9, x20, x9
  404f54:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404f58:	ror	x9, x9, #1
  404f5c:	movk	x10, #0x1999, lsl #48
  404f60:	cmp	x9, x10
  404f64:	b.ls	404fb4 <ferror@plt+0x2e84>  // b.plast
  404f68:	cbz	x20, 404fd4 <ferror@plt+0x2ea4>
  404f6c:	bl	401d40 <localeconv@plt>
  404f70:	cbz	x0, 404f84 <ferror@plt+0x2e54>
  404f74:	ldr	x4, [x0]
  404f78:	cbz	x4, 404f84 <ferror@plt+0x2e54>
  404f7c:	ldrb	w8, [x4]
  404f80:	cbnz	w8, 404f8c <ferror@plt+0x2e5c>
  404f84:	adrp	x4, 406000 <ferror@plt+0x3ed0>
  404f88:	add	x4, x4, #0x203
  404f8c:	adrp	x2, 406000 <ferror@plt+0x3ed0>
  404f90:	add	x2, x2, #0x9e9
  404f94:	add	x0, sp, #0x10
  404f98:	add	x6, sp, #0x8
  404f9c:	mov	w1, #0x20                  	// #32
  404fa0:	mov	w3, w19
  404fa4:	mov	x5, x20
  404fa8:	bl	401d30 <snprintf@plt>
  404fac:	b	404ff0 <ferror@plt+0x2ec0>
  404fb0:	add	x8, x8, #0x32
  404fb4:	mov	x9, #0xf5c3                	// #62915
  404fb8:	movk	x9, #0x5c28, lsl #16
  404fbc:	movk	x9, #0xc28f, lsl #32
  404fc0:	lsr	x8, x8, #2
  404fc4:	movk	x9, #0x28f5, lsl #48
  404fc8:	umulh	x8, x8, x9
  404fcc:	lsr	x20, x8, #2
  404fd0:	cbnz	x20, 404f6c <ferror@plt+0x2e3c>
  404fd4:	adrp	x2, 406000 <ferror@plt+0x3ed0>
  404fd8:	add	x2, x2, #0x9f3
  404fdc:	add	x0, sp, #0x10
  404fe0:	add	x4, sp, #0x8
  404fe4:	mov	w1, #0x20                  	// #32
  404fe8:	mov	w3, w19
  404fec:	bl	401d30 <snprintf@plt>
  404ff0:	add	x0, sp, #0x10
  404ff4:	bl	401e60 <strdup@plt>
  404ff8:	ldp	x20, x19, [sp, #64]
  404ffc:	ldp	x29, x30, [sp, #48]
  405000:	add	sp, sp, #0x50
  405004:	ret
  405008:	stp	x29, x30, [sp, #-64]!
  40500c:	stp	x24, x23, [sp, #16]
  405010:	stp	x22, x21, [sp, #32]
  405014:	stp	x20, x19, [sp, #48]
  405018:	mov	x29, sp
  40501c:	cbz	x0, 4050d8 <ferror@plt+0x2fa8>
  405020:	mov	x19, x3
  405024:	mov	x9, x0
  405028:	mov	w0, #0xffffffff            	// #-1
  40502c:	cbz	x3, 4050dc <ferror@plt+0x2fac>
  405030:	mov	x20, x2
  405034:	cbz	x2, 4050dc <ferror@plt+0x2fac>
  405038:	mov	x21, x1
  40503c:	cbz	x1, 4050dc <ferror@plt+0x2fac>
  405040:	ldrb	w10, [x9]
  405044:	cbz	w10, 4050dc <ferror@plt+0x2fac>
  405048:	mov	x23, xzr
  40504c:	mov	x8, xzr
  405050:	add	x22, x9, #0x1
  405054:	b	405068 <ferror@plt+0x2f38>
  405058:	mov	x0, x23
  40505c:	add	x22, x22, #0x1
  405060:	mov	x23, x0
  405064:	cbz	w10, 4050dc <ferror@plt+0x2fac>
  405068:	cmp	x23, x20
  40506c:	b.cs	4050f0 <ferror@plt+0x2fc0>  // b.hs, b.nlast
  405070:	and	w11, w10, #0xff
  405074:	ldrb	w10, [x22]
  405078:	sub	x9, x22, #0x1
  40507c:	cmp	x8, #0x0
  405080:	csel	x8, x9, x8, eq  // eq = none
  405084:	cmp	w11, #0x2c
  405088:	csel	x9, x9, xzr, eq  // eq = none
  40508c:	cmp	w10, #0x0
  405090:	csel	x24, x22, x9, eq  // eq = none
  405094:	cbz	x8, 405058 <ferror@plt+0x2f28>
  405098:	cbz	x24, 405058 <ferror@plt+0x2f28>
  40509c:	subs	x1, x24, x8
  4050a0:	b.ls	4050d8 <ferror@plt+0x2fa8>  // b.plast
  4050a4:	mov	x0, x8
  4050a8:	blr	x19
  4050ac:	cmn	w0, #0x1
  4050b0:	b.eq	4050d8 <ferror@plt+0x2fa8>  // b.none
  4050b4:	str	w0, [x21, x23, lsl #2]
  4050b8:	ldrb	w8, [x24]
  4050bc:	add	x0, x23, #0x1
  4050c0:	cbz	w8, 4050dc <ferror@plt+0x2fac>
  4050c4:	ldrb	w10, [x22], #1
  4050c8:	mov	x8, xzr
  4050cc:	mov	x23, x0
  4050d0:	cbnz	w10, 405068 <ferror@plt+0x2f38>
  4050d4:	b	4050dc <ferror@plt+0x2fac>
  4050d8:	mov	w0, #0xffffffff            	// #-1
  4050dc:	ldp	x20, x19, [sp, #48]
  4050e0:	ldp	x22, x21, [sp, #32]
  4050e4:	ldp	x24, x23, [sp, #16]
  4050e8:	ldp	x29, x30, [sp], #64
  4050ec:	ret
  4050f0:	mov	w0, #0xfffffffe            	// #-2
  4050f4:	b	4050dc <ferror@plt+0x2fac>
  4050f8:	stp	x29, x30, [sp, #-80]!
  4050fc:	str	x25, [sp, #16]
  405100:	stp	x24, x23, [sp, #32]
  405104:	stp	x22, x21, [sp, #48]
  405108:	stp	x20, x19, [sp, #64]
  40510c:	mov	x29, sp
  405110:	cbz	x0, 405138 <ferror@plt+0x3008>
  405114:	mov	x19, x3
  405118:	mov	x9, x0
  40511c:	mov	w0, #0xffffffff            	// #-1
  405120:	cbz	x3, 40513c <ferror@plt+0x300c>
  405124:	ldrb	w8, [x9]
  405128:	cbz	w8, 40513c <ferror@plt+0x300c>
  40512c:	ldr	x11, [x19]
  405130:	cmp	x11, x2
  405134:	b.ls	405154 <ferror@plt+0x3024>  // b.plast
  405138:	mov	w0, #0xffffffff            	// #-1
  40513c:	ldp	x20, x19, [sp, #64]
  405140:	ldp	x22, x21, [sp, #48]
  405144:	ldp	x24, x23, [sp, #32]
  405148:	ldr	x25, [sp, #16]
  40514c:	ldp	x29, x30, [sp], #80
  405150:	ret
  405154:	mov	x20, x4
  405158:	cmp	w8, #0x2b
  40515c:	b.ne	405168 <ferror@plt+0x3038>  // b.any
  405160:	add	x9, x9, #0x1
  405164:	b	405170 <ferror@plt+0x3040>
  405168:	mov	x11, xzr
  40516c:	str	xzr, [x19]
  405170:	mov	w0, #0xffffffff            	// #-1
  405174:	cbz	x20, 40513c <ferror@plt+0x300c>
  405178:	sub	x21, x2, x11
  40517c:	cbz	x21, 40513c <ferror@plt+0x300c>
  405180:	cbz	x1, 40513c <ferror@plt+0x300c>
  405184:	ldrb	w10, [x9]
  405188:	cbz	w10, 40513c <ferror@plt+0x300c>
  40518c:	mov	x24, xzr
  405190:	mov	x8, xzr
  405194:	add	x22, x1, x11, lsl #2
  405198:	add	x23, x9, #0x1
  40519c:	b	4051b0 <ferror@plt+0x3080>
  4051a0:	mov	x0, x24
  4051a4:	add	x23, x23, #0x1
  4051a8:	mov	x24, x0
  4051ac:	cbz	w10, 40521c <ferror@plt+0x30ec>
  4051b0:	cmp	x24, x21
  4051b4:	b.cs	405234 <ferror@plt+0x3104>  // b.hs, b.nlast
  4051b8:	and	w11, w10, #0xff
  4051bc:	ldrb	w10, [x23]
  4051c0:	sub	x9, x23, #0x1
  4051c4:	cmp	x8, #0x0
  4051c8:	csel	x8, x9, x8, eq  // eq = none
  4051cc:	cmp	w11, #0x2c
  4051d0:	csel	x9, x9, xzr, eq  // eq = none
  4051d4:	cmp	w10, #0x0
  4051d8:	csel	x25, x23, x9, eq  // eq = none
  4051dc:	cbz	x8, 4051a0 <ferror@plt+0x3070>
  4051e0:	cbz	x25, 4051a0 <ferror@plt+0x3070>
  4051e4:	subs	x1, x25, x8
  4051e8:	b.ls	405138 <ferror@plt+0x3008>  // b.plast
  4051ec:	mov	x0, x8
  4051f0:	blr	x20
  4051f4:	cmn	w0, #0x1
  4051f8:	b.eq	405138 <ferror@plt+0x3008>  // b.none
  4051fc:	str	w0, [x22, x24, lsl #2]
  405200:	ldrb	w8, [x25]
  405204:	add	x0, x24, #0x1
  405208:	cbz	w8, 40521c <ferror@plt+0x30ec>
  40520c:	ldrb	w10, [x23], #1
  405210:	mov	x8, xzr
  405214:	mov	x24, x0
  405218:	cbnz	w10, 4051b0 <ferror@plt+0x3080>
  40521c:	cmp	w0, #0x1
  405220:	b.lt	40513c <ferror@plt+0x300c>  // b.tstop
  405224:	ldr	x8, [x19]
  405228:	add	x8, x8, w0, uxtw
  40522c:	str	x8, [x19]
  405230:	b	40513c <ferror@plt+0x300c>
  405234:	mov	w0, #0xfffffffe            	// #-2
  405238:	b	40513c <ferror@plt+0x300c>
  40523c:	stp	x29, x30, [sp, #-64]!
  405240:	mov	x8, x0
  405244:	mov	w0, #0xffffffea            	// #-22
  405248:	str	x23, [sp, #16]
  40524c:	stp	x22, x21, [sp, #32]
  405250:	stp	x20, x19, [sp, #48]
  405254:	mov	x29, sp
  405258:	cbz	x1, 405300 <ferror@plt+0x31d0>
  40525c:	cbz	x8, 405300 <ferror@plt+0x31d0>
  405260:	mov	x19, x2
  405264:	cbz	x2, 405300 <ferror@plt+0x31d0>
  405268:	ldrb	w9, [x8]
  40526c:	cbz	w9, 4052fc <ferror@plt+0x31cc>
  405270:	mov	x20, x1
  405274:	mov	x0, xzr
  405278:	add	x21, x8, #0x1
  40527c:	mov	w22, #0x1                   	// #1
  405280:	b	40528c <ferror@plt+0x315c>
  405284:	add	x21, x21, #0x1
  405288:	cbz	w9, 4052fc <ferror@plt+0x31cc>
  40528c:	mov	x8, x21
  405290:	ldrb	w10, [x8], #-1
  405294:	and	w9, w9, #0xff
  405298:	cmp	x0, #0x0
  40529c:	csel	x0, x8, x0, eq  // eq = none
  4052a0:	cmp	w9, #0x2c
  4052a4:	csel	x8, x8, xzr, eq  // eq = none
  4052a8:	cmp	w10, #0x0
  4052ac:	mov	w9, w10
  4052b0:	csel	x23, x21, x8, eq  // eq = none
  4052b4:	cbz	x0, 405284 <ferror@plt+0x3154>
  4052b8:	cbz	x23, 405284 <ferror@plt+0x3154>
  4052bc:	subs	x1, x23, x0
  4052c0:	b.ls	405314 <ferror@plt+0x31e4>  // b.plast
  4052c4:	blr	x19
  4052c8:	tbnz	w0, #31, 405300 <ferror@plt+0x31d0>
  4052cc:	mov	w8, w0
  4052d0:	lsr	x8, x8, #3
  4052d4:	ldrb	w9, [x20, x8]
  4052d8:	and	w10, w0, #0x7
  4052dc:	lsl	w10, w22, w10
  4052e0:	orr	w9, w9, w10
  4052e4:	strb	w9, [x20, x8]
  4052e8:	ldrb	w8, [x23]
  4052ec:	cbz	w8, 4052fc <ferror@plt+0x31cc>
  4052f0:	ldrb	w9, [x21]
  4052f4:	mov	x0, xzr
  4052f8:	b	405284 <ferror@plt+0x3154>
  4052fc:	mov	w0, wzr
  405300:	ldp	x20, x19, [sp, #48]
  405304:	ldp	x22, x21, [sp, #32]
  405308:	ldr	x23, [sp, #16]
  40530c:	ldp	x29, x30, [sp], #64
  405310:	ret
  405314:	mov	w0, #0xffffffff            	// #-1
  405318:	b	405300 <ferror@plt+0x31d0>
  40531c:	stp	x29, x30, [sp, #-48]!
  405320:	mov	x8, x0
  405324:	mov	w0, #0xffffffea            	// #-22
  405328:	stp	x22, x21, [sp, #16]
  40532c:	stp	x20, x19, [sp, #32]
  405330:	mov	x29, sp
  405334:	cbz	x1, 4053c8 <ferror@plt+0x3298>
  405338:	cbz	x8, 4053c8 <ferror@plt+0x3298>
  40533c:	mov	x19, x2
  405340:	cbz	x2, 4053c8 <ferror@plt+0x3298>
  405344:	ldrb	w9, [x8]
  405348:	cbz	w9, 4053c4 <ferror@plt+0x3294>
  40534c:	mov	x20, x1
  405350:	mov	x0, xzr
  405354:	add	x21, x8, #0x1
  405358:	b	405364 <ferror@plt+0x3234>
  40535c:	add	x21, x21, #0x1
  405360:	cbz	w9, 4053c4 <ferror@plt+0x3294>
  405364:	mov	x8, x21
  405368:	ldrb	w10, [x8], #-1
  40536c:	and	w9, w9, #0xff
  405370:	cmp	x0, #0x0
  405374:	csel	x0, x8, x0, eq  // eq = none
  405378:	cmp	w9, #0x2c
  40537c:	csel	x8, x8, xzr, eq  // eq = none
  405380:	cmp	w10, #0x0
  405384:	mov	w9, w10
  405388:	csel	x22, x21, x8, eq  // eq = none
  40538c:	cbz	x0, 40535c <ferror@plt+0x322c>
  405390:	cbz	x22, 40535c <ferror@plt+0x322c>
  405394:	subs	x1, x22, x0
  405398:	b.ls	4053d8 <ferror@plt+0x32a8>  // b.plast
  40539c:	blr	x19
  4053a0:	tbnz	x0, #63, 4053c8 <ferror@plt+0x3298>
  4053a4:	ldr	x8, [x20]
  4053a8:	orr	x8, x8, x0
  4053ac:	str	x8, [x20]
  4053b0:	ldrb	w8, [x22]
  4053b4:	cbz	w8, 4053c4 <ferror@plt+0x3294>
  4053b8:	ldrb	w9, [x21]
  4053bc:	mov	x0, xzr
  4053c0:	b	40535c <ferror@plt+0x322c>
  4053c4:	mov	w0, wzr
  4053c8:	ldp	x20, x19, [sp, #32]
  4053cc:	ldp	x22, x21, [sp, #16]
  4053d0:	ldp	x29, x30, [sp], #48
  4053d4:	ret
  4053d8:	mov	w0, #0xffffffff            	// #-1
  4053dc:	ldp	x20, x19, [sp, #32]
  4053e0:	ldp	x22, x21, [sp, #16]
  4053e4:	ldp	x29, x30, [sp], #48
  4053e8:	ret
  4053ec:	stp	x29, x30, [sp, #-64]!
  4053f0:	mov	x29, sp
  4053f4:	str	x23, [sp, #16]
  4053f8:	stp	x22, x21, [sp, #32]
  4053fc:	stp	x20, x19, [sp, #48]
  405400:	str	xzr, [x29, #24]
  405404:	cbz	x0, 4054dc <ferror@plt+0x33ac>
  405408:	mov	w21, w3
  40540c:	mov	x19, x2
  405410:	mov	x23, x1
  405414:	mov	x22, x0
  405418:	str	w3, [x1]
  40541c:	str	w3, [x2]
  405420:	bl	4020e0 <__errno_location@plt>
  405424:	str	wzr, [x0]
  405428:	ldrb	w8, [x22]
  40542c:	mov	x20, x0
  405430:	cmp	w8, #0x3a
  405434:	b.ne	405440 <ferror@plt+0x3310>  // b.any
  405438:	add	x21, x22, #0x1
  40543c:	b	40549c <ferror@plt+0x336c>
  405440:	add	x1, x29, #0x18
  405444:	mov	w2, #0xa                   	// #10
  405448:	mov	x0, x22
  40544c:	bl	401f30 <strtol@plt>
  405450:	str	w0, [x23]
  405454:	str	w0, [x19]
  405458:	ldr	x8, [x29, #24]
  40545c:	mov	w0, #0xffffffff            	// #-1
  405460:	cmp	x8, x22
  405464:	b.eq	4054dc <ferror@plt+0x33ac>  // b.none
  405468:	ldr	w9, [x20]
  40546c:	cbnz	w9, 4054dc <ferror@plt+0x33ac>
  405470:	cbz	x8, 4054dc <ferror@plt+0x33ac>
  405474:	ldrb	w9, [x8]
  405478:	cmp	w9, #0x2d
  40547c:	b.eq	405490 <ferror@plt+0x3360>  // b.none
  405480:	cmp	w9, #0x3a
  405484:	b.ne	4054d8 <ferror@plt+0x33a8>  // b.any
  405488:	ldrb	w9, [x8, #1]
  40548c:	cbz	w9, 4054f0 <ferror@plt+0x33c0>
  405490:	add	x21, x8, #0x1
  405494:	str	xzr, [x29, #24]
  405498:	str	wzr, [x20]
  40549c:	add	x1, x29, #0x18
  4054a0:	mov	w2, #0xa                   	// #10
  4054a4:	mov	x0, x21
  4054a8:	bl	401f30 <strtol@plt>
  4054ac:	str	w0, [x19]
  4054b0:	ldr	w8, [x20]
  4054b4:	mov	w0, #0xffffffff            	// #-1
  4054b8:	cbnz	w8, 4054dc <ferror@plt+0x33ac>
  4054bc:	ldr	x8, [x29, #24]
  4054c0:	cbz	x8, 4054dc <ferror@plt+0x33ac>
  4054c4:	cmp	x8, x21
  4054c8:	mov	w0, #0xffffffff            	// #-1
  4054cc:	b.eq	4054dc <ferror@plt+0x33ac>  // b.none
  4054d0:	ldrb	w8, [x8]
  4054d4:	cbnz	w8, 4054dc <ferror@plt+0x33ac>
  4054d8:	mov	w0, wzr
  4054dc:	ldp	x20, x19, [sp, #48]
  4054e0:	ldp	x22, x21, [sp, #32]
  4054e4:	ldr	x23, [sp, #16]
  4054e8:	ldp	x29, x30, [sp], #64
  4054ec:	ret
  4054f0:	str	w21, [x19]
  4054f4:	b	4054d8 <ferror@plt+0x33a8>
  4054f8:	stp	x29, x30, [sp, #-48]!
  4054fc:	mov	w8, wzr
  405500:	str	x21, [sp, #16]
  405504:	stp	x20, x19, [sp, #32]
  405508:	mov	x29, sp
  40550c:	cbz	x1, 405640 <ferror@plt+0x3510>
  405510:	cbz	x0, 405640 <ferror@plt+0x3510>
  405514:	ldrb	w8, [x0]
  405518:	and	w8, w8, #0xff
  40551c:	cmp	w8, #0x2f
  405520:	mov	x19, x0
  405524:	b.ne	405540 <ferror@plt+0x3410>  // b.any
  405528:	mov	x0, x19
  40552c:	ldrb	w8, [x0, #1]!
  405530:	cmp	w8, #0x2f
  405534:	mov	w8, #0x2f                  	// #47
  405538:	b.eq	405518 <ferror@plt+0x33e8>  // b.none
  40553c:	b	405550 <ferror@plt+0x3420>
  405540:	cbnz	w8, 405550 <ferror@plt+0x3420>
  405544:	mov	x20, xzr
  405548:	mov	x19, xzr
  40554c:	b	405570 <ferror@plt+0x3440>
  405550:	mov	w20, #0x1                   	// #1
  405554:	ldrb	w8, [x19, x20]
  405558:	cbz	w8, 405570 <ferror@plt+0x3440>
  40555c:	cmp	w8, #0x2f
  405560:	b.eq	405570 <ferror@plt+0x3440>  // b.none
  405564:	add	x20, x20, #0x1
  405568:	ldrb	w8, [x19, x20]
  40556c:	cbnz	w8, 40555c <ferror@plt+0x342c>
  405570:	ldrb	w8, [x1]
  405574:	and	w8, w8, #0xff
  405578:	cmp	w8, #0x2f
  40557c:	mov	x21, x1
  405580:	b.ne	40559c <ferror@plt+0x346c>  // b.any
  405584:	mov	x1, x21
  405588:	ldrb	w8, [x1, #1]!
  40558c:	cmp	w8, #0x2f
  405590:	mov	w8, #0x2f                  	// #47
  405594:	b.eq	405574 <ferror@plt+0x3444>  // b.none
  405598:	b	4055ac <ferror@plt+0x347c>
  40559c:	cbnz	w8, 4055ac <ferror@plt+0x347c>
  4055a0:	mov	x8, xzr
  4055a4:	mov	x21, xzr
  4055a8:	b	4055cc <ferror@plt+0x349c>
  4055ac:	mov	w8, #0x1                   	// #1
  4055b0:	ldrb	w9, [x21, x8]
  4055b4:	cbz	w9, 4055cc <ferror@plt+0x349c>
  4055b8:	cmp	w9, #0x2f
  4055bc:	b.eq	4055cc <ferror@plt+0x349c>  // b.none
  4055c0:	add	x8, x8, #0x1
  4055c4:	ldrb	w9, [x21, x8]
  4055c8:	cbnz	w9, 4055b8 <ferror@plt+0x3488>
  4055cc:	add	x9, x8, x20
  4055d0:	cmp	x9, #0x1
  4055d4:	b.eq	4055e0 <ferror@plt+0x34b0>  // b.none
  4055d8:	cbnz	x9, 405600 <ferror@plt+0x34d0>
  4055dc:	b	405634 <ferror@plt+0x3504>
  4055e0:	cbz	x19, 4055f0 <ferror@plt+0x34c0>
  4055e4:	ldrb	w9, [x19]
  4055e8:	cmp	w9, #0x2f
  4055ec:	b.eq	405634 <ferror@plt+0x3504>  // b.none
  4055f0:	cbz	x21, 40563c <ferror@plt+0x350c>
  4055f4:	ldrb	w9, [x21]
  4055f8:	cmp	w9, #0x2f
  4055fc:	b.eq	405634 <ferror@plt+0x3504>  // b.none
  405600:	cmp	x20, x8
  405604:	mov	w8, wzr
  405608:	b.ne	405640 <ferror@plt+0x3510>  // b.any
  40560c:	cbz	x19, 405640 <ferror@plt+0x3510>
  405610:	cbz	x21, 405640 <ferror@plt+0x3510>
  405614:	mov	x0, x19
  405618:	mov	x1, x21
  40561c:	mov	x2, x20
  405620:	bl	401de0 <strncmp@plt>
  405624:	cbnz	w0, 40563c <ferror@plt+0x350c>
  405628:	add	x0, x19, x20
  40562c:	add	x1, x21, x20
  405630:	b	405514 <ferror@plt+0x33e4>
  405634:	mov	w8, #0x1                   	// #1
  405638:	b	405640 <ferror@plt+0x3510>
  40563c:	mov	w8, wzr
  405640:	ldp	x20, x19, [sp, #32]
  405644:	ldr	x21, [sp, #16]
  405648:	mov	w0, w8
  40564c:	ldp	x29, x30, [sp], #48
  405650:	ret
  405654:	stp	x29, x30, [sp, #-64]!
  405658:	orr	x8, x0, x1
  40565c:	stp	x24, x23, [sp, #16]
  405660:	stp	x22, x21, [sp, #32]
  405664:	stp	x20, x19, [sp, #48]
  405668:	mov	x29, sp
  40566c:	cbz	x8, 4056a0 <ferror@plt+0x3570>
  405670:	mov	x19, x1
  405674:	mov	x21, x0
  405678:	mov	x20, x2
  40567c:	cbz	x0, 4056bc <ferror@plt+0x358c>
  405680:	cbz	x19, 4056d8 <ferror@plt+0x35a8>
  405684:	mov	x0, x21
  405688:	bl	401c00 <strlen@plt>
  40568c:	mvn	x8, x0
  405690:	cmp	x8, x20
  405694:	b.cs	4056e0 <ferror@plt+0x35b0>  // b.hs, b.nlast
  405698:	mov	x22, xzr
  40569c:	b	40571c <ferror@plt+0x35ec>
  4056a0:	adrp	x0, 406000 <ferror@plt+0x3ed0>
  4056a4:	add	x0, x0, #0x2c8
  4056a8:	ldp	x20, x19, [sp, #48]
  4056ac:	ldp	x22, x21, [sp, #32]
  4056b0:	ldp	x24, x23, [sp, #16]
  4056b4:	ldp	x29, x30, [sp], #64
  4056b8:	b	401e60 <strdup@plt>
  4056bc:	mov	x0, x19
  4056c0:	mov	x1, x20
  4056c4:	ldp	x20, x19, [sp, #48]
  4056c8:	ldp	x22, x21, [sp, #32]
  4056cc:	ldp	x24, x23, [sp, #16]
  4056d0:	ldp	x29, x30, [sp], #64
  4056d4:	b	401fa0 <strndup@plt>
  4056d8:	mov	x0, x21
  4056dc:	b	4056a8 <ferror@plt+0x3578>
  4056e0:	add	x24, x0, x20
  4056e4:	mov	x23, x0
  4056e8:	add	x0, x24, #0x1
  4056ec:	bl	401d90 <malloc@plt>
  4056f0:	mov	x22, x0
  4056f4:	cbz	x0, 40571c <ferror@plt+0x35ec>
  4056f8:	mov	x0, x22
  4056fc:	mov	x1, x21
  405700:	mov	x2, x23
  405704:	bl	401bd0 <memcpy@plt>
  405708:	add	x0, x22, x23
  40570c:	mov	x1, x19
  405710:	mov	x2, x20
  405714:	bl	401bd0 <memcpy@plt>
  405718:	strb	wzr, [x22, x24]
  40571c:	mov	x0, x22
  405720:	ldp	x20, x19, [sp, #48]
  405724:	ldp	x22, x21, [sp, #32]
  405728:	ldp	x24, x23, [sp, #16]
  40572c:	ldp	x29, x30, [sp], #64
  405730:	ret
  405734:	stp	x29, x30, [sp, #-64]!
  405738:	stp	x20, x19, [sp, #48]
  40573c:	mov	x20, x0
  405740:	stp	x24, x23, [sp, #16]
  405744:	stp	x22, x21, [sp, #32]
  405748:	mov	x29, sp
  40574c:	cbz	x1, 405780 <ferror@plt+0x3650>
  405750:	mov	x0, x1
  405754:	mov	x19, x1
  405758:	bl	401c00 <strlen@plt>
  40575c:	mov	x21, x0
  405760:	cbz	x20, 40578c <ferror@plt+0x365c>
  405764:	mov	x0, x20
  405768:	bl	401c00 <strlen@plt>
  40576c:	mvn	x8, x0
  405770:	cmp	x21, x8
  405774:	b.ls	4057a8 <ferror@plt+0x3678>  // b.plast
  405778:	mov	x22, xzr
  40577c:	b	4057e4 <ferror@plt+0x36b4>
  405780:	cbz	x20, 4057fc <ferror@plt+0x36cc>
  405784:	mov	x0, x20
  405788:	b	405804 <ferror@plt+0x36d4>
  40578c:	mov	x0, x19
  405790:	mov	x1, x21
  405794:	ldp	x20, x19, [sp, #48]
  405798:	ldp	x22, x21, [sp, #32]
  40579c:	ldp	x24, x23, [sp, #16]
  4057a0:	ldp	x29, x30, [sp], #64
  4057a4:	b	401fa0 <strndup@plt>
  4057a8:	add	x24, x0, x21
  4057ac:	mov	x23, x0
  4057b0:	add	x0, x24, #0x1
  4057b4:	bl	401d90 <malloc@plt>
  4057b8:	mov	x22, x0
  4057bc:	cbz	x0, 4057e4 <ferror@plt+0x36b4>
  4057c0:	mov	x0, x22
  4057c4:	mov	x1, x20
  4057c8:	mov	x2, x23
  4057cc:	bl	401bd0 <memcpy@plt>
  4057d0:	add	x0, x22, x23
  4057d4:	mov	x1, x19
  4057d8:	mov	x2, x21
  4057dc:	bl	401bd0 <memcpy@plt>
  4057e0:	strb	wzr, [x22, x24]
  4057e4:	mov	x0, x22
  4057e8:	ldp	x20, x19, [sp, #48]
  4057ec:	ldp	x22, x21, [sp, #32]
  4057f0:	ldp	x24, x23, [sp, #16]
  4057f4:	ldp	x29, x30, [sp], #64
  4057f8:	ret
  4057fc:	adrp	x0, 406000 <ferror@plt+0x3ed0>
  405800:	add	x0, x0, #0x2c8
  405804:	ldp	x20, x19, [sp, #48]
  405808:	ldp	x22, x21, [sp, #32]
  40580c:	ldp	x24, x23, [sp, #16]
  405810:	ldp	x29, x30, [sp], #64
  405814:	b	401e60 <strdup@plt>
  405818:	sub	sp, sp, #0x140
  40581c:	stp	x29, x30, [sp, #240]
  405820:	add	x29, sp, #0xf0
  405824:	sub	x9, x29, #0x70
  405828:	mov	x10, sp
  40582c:	mov	x11, #0xffffffffffffffd0    	// #-48
  405830:	add	x8, x29, #0x50
  405834:	movk	x11, #0xff80, lsl #32
  405838:	add	x9, x9, #0x30
  40583c:	add	x10, x10, #0x80
  405840:	stp	x8, x9, [x29, #-32]
  405844:	stp	x10, x11, [x29, #-16]
  405848:	stp	x2, x3, [x29, #-112]
  40584c:	stp	x4, x5, [x29, #-96]
  405850:	stp	x6, x7, [x29, #-80]
  405854:	stp	q1, q2, [sp, #16]
  405858:	str	q0, [sp]
  40585c:	ldp	q0, q1, [x29, #-32]
  405860:	stp	x20, x19, [sp, #304]
  405864:	mov	x19, x0
  405868:	add	x0, x29, #0x18
  40586c:	sub	x2, x29, #0x40
  405870:	str	x28, [sp, #256]
  405874:	stp	x24, x23, [sp, #272]
  405878:	stp	x22, x21, [sp, #288]
  40587c:	stp	q3, q4, [sp, #48]
  405880:	stp	q5, q6, [sp, #80]
  405884:	str	q7, [sp, #112]
  405888:	stp	q0, q1, [x29, #-64]
  40588c:	bl	401f80 <vasprintf@plt>
  405890:	tbnz	w0, #31, 4058c8 <ferror@plt+0x3798>
  405894:	ldr	x21, [x29, #24]
  405898:	orr	x8, x19, x21
  40589c:	cbz	x8, 4058d0 <ferror@plt+0x37a0>
  4058a0:	mov	w22, w0
  4058a4:	cbz	x19, 4058e4 <ferror@plt+0x37b4>
  4058a8:	cbz	x21, 4058f8 <ferror@plt+0x37c8>
  4058ac:	mov	x0, x19
  4058b0:	bl	401c00 <strlen@plt>
  4058b4:	mvn	x8, x0
  4058b8:	cmp	x8, x22
  4058bc:	b.cs	405900 <ferror@plt+0x37d0>  // b.hs, b.nlast
  4058c0:	mov	x20, xzr
  4058c4:	b	40593c <ferror@plt+0x380c>
  4058c8:	mov	x20, xzr
  4058cc:	b	405944 <ferror@plt+0x3814>
  4058d0:	adrp	x0, 406000 <ferror@plt+0x3ed0>
  4058d4:	add	x0, x0, #0x2c8
  4058d8:	bl	401e60 <strdup@plt>
  4058dc:	mov	x20, x0
  4058e0:	b	40593c <ferror@plt+0x380c>
  4058e4:	mov	x0, x21
  4058e8:	mov	x1, x22
  4058ec:	bl	401fa0 <strndup@plt>
  4058f0:	mov	x20, x0
  4058f4:	b	40593c <ferror@plt+0x380c>
  4058f8:	mov	x0, x19
  4058fc:	b	4058d8 <ferror@plt+0x37a8>
  405900:	add	x24, x0, x22
  405904:	mov	x23, x0
  405908:	add	x0, x24, #0x1
  40590c:	bl	401d90 <malloc@plt>
  405910:	mov	x20, x0
  405914:	cbz	x0, 40593c <ferror@plt+0x380c>
  405918:	mov	x0, x20
  40591c:	mov	x1, x19
  405920:	mov	x2, x23
  405924:	bl	401bd0 <memcpy@plt>
  405928:	add	x0, x20, x23
  40592c:	mov	x1, x21
  405930:	mov	x2, x22
  405934:	bl	401bd0 <memcpy@plt>
  405938:	strb	wzr, [x20, x24]
  40593c:	ldr	x0, [x29, #24]
  405940:	bl	401f50 <free@plt>
  405944:	mov	x0, x20
  405948:	ldp	x20, x19, [sp, #304]
  40594c:	ldp	x22, x21, [sp, #288]
  405950:	ldp	x24, x23, [sp, #272]
  405954:	ldr	x28, [sp, #256]
  405958:	ldp	x29, x30, [sp, #240]
  40595c:	add	sp, sp, #0x140
  405960:	ret
  405964:	sub	sp, sp, #0x60
  405968:	stp	x29, x30, [sp, #16]
  40596c:	stp	x26, x25, [sp, #32]
  405970:	stp	x24, x23, [sp, #48]
  405974:	stp	x22, x21, [sp, #64]
  405978:	stp	x20, x19, [sp, #80]
  40597c:	ldr	x23, [x0]
  405980:	add	x29, sp, #0x10
  405984:	ldrb	w8, [x23]
  405988:	cbz	w8, 405b48 <ferror@plt+0x3a18>
  40598c:	mov	x20, x0
  405990:	mov	x22, x1
  405994:	mov	x0, x23
  405998:	mov	x1, x2
  40599c:	mov	w24, w3
  4059a0:	mov	x21, x2
  4059a4:	bl	401fb0 <strspn@plt>
  4059a8:	add	x19, x23, x0
  4059ac:	ldrb	w25, [x19]
  4059b0:	cbz	x25, 405b44 <ferror@plt+0x3a14>
  4059b4:	cbz	w24, 405a44 <ferror@plt+0x3914>
  4059b8:	cmp	w25, #0x3f
  4059bc:	b.hi	405a60 <ferror@plt+0x3930>  // b.pmore
  4059c0:	mov	w8, #0x1                   	// #1
  4059c4:	mov	x9, #0x1                   	// #1
  4059c8:	lsl	x8, x8, x25
  4059cc:	movk	x9, #0x84, lsl #32
  4059d0:	and	x8, x8, x9
  4059d4:	cbz	x8, 405a60 <ferror@plt+0x3930>
  4059d8:	sturb	w25, [x29, #-4]
  4059dc:	sturb	wzr, [x29, #-3]
  4059e0:	mov	x24, x19
  4059e4:	ldrb	w9, [x24, #1]!
  4059e8:	cbz	w9, 405ae0 <ferror@plt+0x39b0>
  4059ec:	add	x10, x0, x23
  4059f0:	mov	x26, xzr
  4059f4:	mov	w8, wzr
  4059f8:	add	x23, x10, #0x2
  4059fc:	b	405a20 <ferror@plt+0x38f0>
  405a00:	sxtb	w1, w9
  405a04:	sub	x0, x29, #0x4
  405a08:	bl	401fc0 <strchr@plt>
  405a0c:	cbnz	x0, 405af4 <ferror@plt+0x39c4>
  405a10:	mov	w8, wzr
  405a14:	ldrb	w9, [x23, x26]
  405a18:	add	x26, x26, #0x1
  405a1c:	cbz	w9, 405a40 <ferror@plt+0x3910>
  405a20:	cbnz	w8, 405a10 <ferror@plt+0x38e0>
  405a24:	and	w8, w9, #0xff
  405a28:	cmp	w8, #0x5c
  405a2c:	b.ne	405a00 <ferror@plt+0x38d0>  // b.any
  405a30:	mov	w8, #0x1                   	// #1
  405a34:	ldrb	w9, [x23, x26]
  405a38:	add	x26, x26, #0x1
  405a3c:	cbnz	w9, 405a20 <ferror@plt+0x38f0>
  405a40:	b	405af8 <ferror@plt+0x39c8>
  405a44:	mov	x0, x19
  405a48:	mov	x1, x21
  405a4c:	bl	4020b0 <strcspn@plt>
  405a50:	add	x8, x19, x0
  405a54:	str	x0, [x22]
  405a58:	str	x8, [x20]
  405a5c:	b	405b4c <ferror@plt+0x3a1c>
  405a60:	add	x9, x0, x23
  405a64:	mov	x24, xzr
  405a68:	mov	w8, wzr
  405a6c:	add	x23, x9, #0x1
  405a70:	b	405a94 <ferror@plt+0x3964>
  405a74:	sxtb	w1, w25
  405a78:	mov	x0, x21
  405a7c:	bl	401fc0 <strchr@plt>
  405a80:	cbnz	x0, 405aec <ferror@plt+0x39bc>
  405a84:	mov	w8, wzr
  405a88:	ldrb	w25, [x23, x24]
  405a8c:	add	x24, x24, #0x1
  405a90:	cbz	w25, 405ab4 <ferror@plt+0x3984>
  405a94:	cbnz	w8, 405a84 <ferror@plt+0x3954>
  405a98:	and	w8, w25, #0xff
  405a9c:	cmp	w8, #0x5c
  405aa0:	b.ne	405a74 <ferror@plt+0x3944>  // b.any
  405aa4:	mov	w8, #0x1                   	// #1
  405aa8:	ldrb	w25, [x23, x24]
  405aac:	add	x24, x24, #0x1
  405ab0:	cbnz	w25, 405a94 <ferror@plt+0x3964>
  405ab4:	sub	w8, w24, w8
  405ab8:	sxtw	x8, w8
  405abc:	str	x8, [x22]
  405ac0:	add	x22, x19, x8
  405ac4:	ldrsb	w1, [x22]
  405ac8:	cbz	w1, 405ad8 <ferror@plt+0x39a8>
  405acc:	mov	x0, x21
  405ad0:	bl	401fc0 <strchr@plt>
  405ad4:	cbz	x0, 405b44 <ferror@plt+0x3a14>
  405ad8:	str	x22, [x20]
  405adc:	b	405b4c <ferror@plt+0x3a1c>
  405ae0:	mov	w8, wzr
  405ae4:	mov	w26, wzr
  405ae8:	b	405af8 <ferror@plt+0x39c8>
  405aec:	mov	w8, wzr
  405af0:	b	405ab4 <ferror@plt+0x3984>
  405af4:	mov	w8, wzr
  405af8:	sub	w8, w26, w8
  405afc:	sxtw	x23, w8
  405b00:	str	x23, [x22]
  405b04:	add	x8, x23, x19
  405b08:	ldrb	w8, [x8, #1]
  405b0c:	cbz	w8, 405b44 <ferror@plt+0x3a14>
  405b10:	cmp	w8, w25
  405b14:	b.ne	405b44 <ferror@plt+0x3a14>  // b.any
  405b18:	add	x8, x23, x19
  405b1c:	ldrsb	w1, [x8, #2]
  405b20:	cbz	w1, 405b30 <ferror@plt+0x3a00>
  405b24:	mov	x0, x21
  405b28:	bl	401fc0 <strchr@plt>
  405b2c:	cbz	x0, 405b44 <ferror@plt+0x3a14>
  405b30:	add	x8, x19, x23
  405b34:	add	x8, x8, #0x2
  405b38:	str	x8, [x20]
  405b3c:	mov	x19, x24
  405b40:	b	405b4c <ferror@plt+0x3a1c>
  405b44:	str	x19, [x20]
  405b48:	mov	x19, xzr
  405b4c:	mov	x0, x19
  405b50:	ldp	x20, x19, [sp, #80]
  405b54:	ldp	x22, x21, [sp, #64]
  405b58:	ldp	x24, x23, [sp, #48]
  405b5c:	ldp	x26, x25, [sp, #32]
  405b60:	ldp	x29, x30, [sp, #16]
  405b64:	add	sp, sp, #0x60
  405b68:	ret
  405b6c:	stp	x29, x30, [sp, #-32]!
  405b70:	str	x19, [sp, #16]
  405b74:	mov	x19, x0
  405b78:	mov	x29, sp
  405b7c:	mov	x0, x19
  405b80:	bl	401e10 <fgetc@plt>
  405b84:	cmp	w0, #0xa
  405b88:	b.eq	405ba4 <ferror@plt+0x3a74>  // b.none
  405b8c:	cmn	w0, #0x1
  405b90:	b.ne	405b7c <ferror@plt+0x3a4c>  // b.any
  405b94:	mov	w0, #0x1                   	// #1
  405b98:	ldr	x19, [sp, #16]
  405b9c:	ldp	x29, x30, [sp], #32
  405ba0:	ret
  405ba4:	mov	w0, wzr
  405ba8:	ldr	x19, [sp, #16]
  405bac:	ldp	x29, x30, [sp], #32
  405bb0:	ret
  405bb4:	nop
  405bb8:	stp	x29, x30, [sp, #-64]!
  405bbc:	mov	x29, sp
  405bc0:	stp	x19, x20, [sp, #16]
  405bc4:	adrp	x20, 416000 <ferror@plt+0x13ed0>
  405bc8:	add	x20, x20, #0xdd0
  405bcc:	stp	x21, x22, [sp, #32]
  405bd0:	adrp	x21, 416000 <ferror@plt+0x13ed0>
  405bd4:	add	x21, x21, #0xdc8
  405bd8:	sub	x20, x20, x21
  405bdc:	mov	w22, w0
  405be0:	stp	x23, x24, [sp, #48]
  405be4:	mov	x23, x1
  405be8:	mov	x24, x2
  405bec:	bl	401b98 <memcpy@plt-0x38>
  405bf0:	cmp	xzr, x20, asr #3
  405bf4:	b.eq	405c20 <ferror@plt+0x3af0>  // b.none
  405bf8:	asr	x20, x20, #3
  405bfc:	mov	x19, #0x0                   	// #0
  405c00:	ldr	x3, [x21, x19, lsl #3]
  405c04:	mov	x2, x24
  405c08:	add	x19, x19, #0x1
  405c0c:	mov	x1, x23
  405c10:	mov	w0, w22
  405c14:	blr	x3
  405c18:	cmp	x20, x19
  405c1c:	b.ne	405c00 <ferror@plt+0x3ad0>  // b.any
  405c20:	ldp	x19, x20, [sp, #16]
  405c24:	ldp	x21, x22, [sp, #32]
  405c28:	ldp	x23, x24, [sp, #48]
  405c2c:	ldp	x29, x30, [sp], #64
  405c30:	ret
  405c34:	nop
  405c38:	ret
  405c3c:	nop
  405c40:	adrp	x2, 417000 <ferror@plt+0x14ed0>
  405c44:	mov	x1, #0x0                   	// #0
  405c48:	ldr	x2, [x2, #704]
  405c4c:	b	401ce0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405c50 <.fini>:
  405c50:	stp	x29, x30, [sp, #-16]!
  405c54:	mov	x29, sp
  405c58:	ldp	x29, x30, [sp], #16
  405c5c:	ret
