Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/jtag_clk.ip --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/ip/jtag_subsys/jtag_clk --family="Agilex 5" --part=A5ED065BB32AE5SR0
Info: jtag_clk: "Transforming system: jtag_clk"
Info: jtag_clk: "Naming system components in system: jtag_clk"
Info: jtag_clk: "Processing generation queue"
Info: jtag_clk: "Generating: jtag_clk"
Info: jtag_clk: Done "jtag_clk" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
