$date
	Sun Jul  6 11:05:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 8 ! tb_result [7:0] $end
$var wire 4 " op_name [3:0] $end
$var reg 8 # tb_a [7:0] $end
$var reg 1 $ tb_alu_op $end
$var reg 8 % tb_b [7:0] $end
$scope module uut $end
$var wire 8 & a [7:0] $end
$var wire 1 $ alu_op $end
$var wire 8 ' b [7:0] $end
$var reg 8 ( result [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
0$
b0 #
b100 "
b0 !
$end
#10000
b1000 !
b1000 (
b11 %
b11 '
b101 #
b101 &
#20000
b11110 !
b11110 (
b10100 %
b10100 '
b1010 #
b1010 &
#30000
b0 !
b0 (
b1 %
b1 '
b11111111 #
b11111111 &
#40000
b10 "
b10 !
b10 (
1$
b11 %
b11 '
b101 #
b101 &
#50000
b11110110 !
b11110110 (
b10100 %
b10100 '
b1010 #
b1010 &
#60000
b11111111 !
b11111111 (
b1 %
b1 '
b0 #
b0 &
#70000
b100 "
b11011100 !
b11011100 (
0$
b1111000 %
b1111000 '
b1100100 #
b1100100 &
#80000
b10 "
b10010110 !
b10010110 (
1$
b110010 %
b110010 '
b11001000 #
b11001000 &
#90000
b0 !
b0 (
b1001011 %
b1001011 '
b1001011 #
b1001011 &
#100000
