timestamp 1749563245
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use rseg_2_6 rseg_2_6_0 1 0 14903 0 1 10179
use rseg_2_5 rseg_2_5_0 1 0 16350 0 1 9986
use rseg_2_4 rseg_2_4_0 1 0 18270 0 1 9878
use rseg_2_3 rseg_2_3_0 1 0 15455 0 1 5171
use rseg_2_2 rseg_2_2_0 1 0 16823 0 1 4958
use rseg_2_1 rseg_2_1_0 1 0 18217 0 1 4094
use rseg_1_pin_5 rseg_1_pin_5_2 1 0 34803 0 1 12573
use rseg_1_pin_5 rseg_1_pin_5_1 1 0 30065 0 1 12573
use rseg_1_pin_5 rseg_1_pin_5_0 1 0 25152 0 1 12573
use rseg_1_pin_4 rseg_1_pin_4_8 1 0 37185 0 1 12573
use rseg_1_pin_4 rseg_1_pin_4_7 1 0 34450 0 1 12573
use rseg_1_pin_4 rseg_1_pin_4_6 1 0 32474 0 1 12573
use rseg_1_pin_4 rseg_1_pin_4_5 1 0 32119 0 1 12573
use rseg_1_pin_4 rseg_1_pin_4_4 1 0 29713 0 1 12573
use rseg_1_pin_4 rseg_1_pin_4_3 1 0 27665 0 1 12573
use rseg_1_pin_4 rseg_1_pin_4_2 1 0 27313 0 1 12573
use rseg_1_pin_4 rseg_1_pin_4_1 1 0 24800 0 1 12573
use rseg_1_pin_4 rseg_1_pin_4_0 1 0 21462 0 1 12573
port "v47" 47 36695 -10191 36695 -10191 m1
port "v46" 46 38813 -10191 38813 -10191 m1
port "v45" 45 36607 -10191 36607 -10191 m1
port "v44" 44 38901 -10191 38901 -10191 m1
port "v43" 43 36519 -10191 36519 -10191 m1
port "v42" 42 38989 -10191 38989 -10191 m1
port "v41" 41 36431 -10191 36431 -10191 m1
port "v39" 39 34014 -10191 34014 -10191 m1
port "v38" 38 36254 -10191 36254 -10191 m1
port "v37" 37 34102 -10191 34102 -10191 m1
port "v36" 36 36166 -10191 36166 -10191 m1
port "v35" 35 34190 -10191 34190 -10191 m1
port "v34" 34 36078 -10191 36078 -10191 m1
port "v33" 33 34278 -10191 34278 -10191 m1
port "v31" 31 31957 -10191 31957 -10191 m1
port "v30" 30 33747 -10191 33747 -10191 m1
port "v29" 29 31869 -10191 31869 -10191 m1
port "v28" 28 33835 -10191 33835 -10191 m1
port "v27" 27 31781 -10191 31781 -10191 m1
port "v26" 26 33923 -10191 33923 -10191 m1
port "v25" 25 31693 -10191 31693 -10191 m1
port "v24" 24 31605 -10191 31605 -10191 m1
port "v23" 23 29205 -10191 29205 -10191 m1
port "v22" 22 31517 -10191 31517 -10191 m1
port "v21" 21 29293 -10191 29293 -10191 m1
port "v20" 20 31429 -10191 31429 -10191 m1
port "v19" 19 29381 -10191 29381 -10191 m1
port "v18" 18 31341 -10191 31341 -10191 m1
port "v17" 17 29469 -10191 29469 -10191 m1
port "v14" 14 28941 -10191 28941 -10191 m1
port "v15" 15 27044 -10191 27044 -10191 m1
port "v13" 13 26956 -10191 26956 -10191 m1
port "v12" 12 29029 -10191 29029 -10191 m1
port "v11" 11 26868 -10191 26868 -10191 m1
port "v10" 10 29117 -10191 29117 -10191 m1
port "v9" 9 26780 -10191 26780 -10191 m1
port "v8" 8 26692 -10191 26692 -10191 m1
port "v7" 7 23002 -10191 23002 -10191 m1
port "v6" 6 26604 -10191 26604 -10191 m1
port "v5" 5 23090 -10191 23090 -10191 m1
port "v4" 4 26516 -10191 26516 -10191 m1
port "v3" 3 23178 -10191 23178 -10191 m1
port "v2" 2 26428 -10191 26428 -10191 m1
port "v1" 1 23266 -10191 23266 -10191 m1
port "v48" 48 38725 -10191 38725 -10191 m1
port "v32" 32 33659 -10191 33659 -10191 m1
port "v16" 16 28853 -10191 28853 -10191 m1
port "v0" 0 22810 -10318 22810 -10318 m2
port "v40" 40 36342 -10191 36342 -10191 m1
port "gnd" 49 22846 -13211 22846 -13211 li
node "v47" 0 0 36695 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v46" 0 0 38813 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v45" 0 0 36607 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v44" 0 0 38901 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v43" 0 0 36519 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v42" 0 0 38989 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v41" 0 0 36431 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v39" 0 0 34014 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v38" 0 0 36254 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v37" 0 0 34102 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v36" 0 0 36166 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v35" 0 0 34190 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v34" 0 0 36078 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v33" 0 0 34278 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v31" 0 0 31957 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v30" 0 0 33747 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v29" 0 0 31869 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v28" 0 0 33835 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v27" 0 0 31781 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v26" 0 0 33923 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v25" 0 0 31693 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v24" 0 0 31605 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v23" 0 0 29205 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v22" 0 0 31517 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v21" 0 0 29293 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v20" 0 0 31429 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v19" 0 0 29381 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v18" 0 0 31341 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v17" 0 0 29469 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v14" 0 0 28941 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v15" 0 0 27044 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v13" 0 0 26956 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v12" 0 0 29029 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v11" 0 0 26868 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v10" 0 0 29117 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v9" 0 0 26780 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v8" 0 0 26692 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v7" 0 0 23002 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v6" 0 0 26604 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v5" 0 0 23090 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v4" 0 0 26516 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v3" 0 0 23178 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v2" 0 0 26428 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v1" 0 0 23266 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_36336_n12721#" 0 0 36336 -12721 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_31599_n12721#" 0 0 31599 -12721 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_26686_n12721#" 0 0 26686 -12721 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v48" 0 0 38725 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v32" 0 0 33659 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v16" 0 0 28853 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v0" 0 0 22810 -10318 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v40" 0 0 36342 -10191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "gnd" 0 0 22846 -13211 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_2_6_0/rseg_4_pin_left_v2_3/m1_10045_n17031#" "rseg_1_pin_5_2/m1_1716_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_5_2/m1_1716_n22764#" "v43"
merge "rseg_2_4_0/rseg_4_pin_left_v2_1/m1_10133_n16383#" "rseg_1_pin_5_1/m1_1804_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_5_1/m1_1804_n22764#" "v29"
merge "rseg_1_pin_4_8/VSUBS" "rseg_2_6_0/sky130_fd_pr__res_xhigh_po_1p41_NE74PQ_0/a_n141_n1051#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_2_6_0/sky130_fd_pr__res_xhigh_po_1p41_NE74PQ_0/a_n141_n1051#" "rseg_2_6_0/sky130_fd_pr__res_xhigh_po_1p41_NE74PQ_0/a_n141_619#"
merge "rseg_2_6_0/sky130_fd_pr__res_xhigh_po_1p41_NE74PQ_0/a_n141_619#" "rseg_1_pin_5_2/VSUBS"
merge "rseg_1_pin_5_2/VSUBS" "rseg_1_pin_4_7/VSUBS"
merge "rseg_1_pin_4_7/VSUBS" "rseg_2_5_0/sky130_fd_pr__res_xhigh_po_1p41_Q9DNHD_0/a_n141_n892#"
merge "rseg_2_5_0/sky130_fd_pr__res_xhigh_po_1p41_Q9DNHD_0/a_n141_n892#" "rseg_2_5_0/sky130_fd_pr__res_xhigh_po_1p41_Q9DNHD_0/a_n141_460#"
merge "rseg_2_5_0/sky130_fd_pr__res_xhigh_po_1p41_Q9DNHD_0/a_n141_460#" "rseg_1_pin_4_6/VSUBS"
merge "rseg_1_pin_4_6/VSUBS" "rseg_2_4_0/sky130_fd_pr__res_xhigh_po_1p41_JJ76EH_1/a_n141_n887#"
merge "rseg_2_4_0/sky130_fd_pr__res_xhigh_po_1p41_JJ76EH_1/a_n141_n887#" "rseg_1_pin_4_5/VSUBS"
merge "rseg_1_pin_4_5/VSUBS" "rseg_2_4_0/sky130_fd_pr__res_xhigh_po_1p41_JJ76EH_1/a_n141_455#"
merge "rseg_2_4_0/sky130_fd_pr__res_xhigh_po_1p41_JJ76EH_1/a_n141_455#" "rseg_1_pin_5_1/VSUBS"
merge "rseg_1_pin_5_1/VSUBS" "rseg_1_pin_4_4/VSUBS"
merge "rseg_1_pin_4_4/VSUBS" "rseg_2_3_0/sky130_fd_pr__res_xhigh_po_1p41_HDPDLR_0/a_n141_n928#"
merge "rseg_2_3_0/sky130_fd_pr__res_xhigh_po_1p41_HDPDLR_0/a_n141_n928#" "rseg_2_3_0/sky130_fd_pr__res_xhigh_po_1p41_HDPDLR_0/a_n141_496#"
merge "rseg_2_3_0/sky130_fd_pr__res_xhigh_po_1p41_HDPDLR_0/a_n141_496#" "rseg_2_2_0/sky130_fd_pr__res_xhigh_po_1p41_9KPRBU_0/a_n141_n933#"
merge "rseg_2_2_0/sky130_fd_pr__res_xhigh_po_1p41_9KPRBU_0/a_n141_n933#" "rseg_1_pin_4_3/VSUBS"
merge "rseg_1_pin_4_3/VSUBS" "rseg_1_pin_4_2/VSUBS"
merge "rseg_1_pin_4_2/VSUBS" "rseg_2_2_0/sky130_fd_pr__res_xhigh_po_1p41_9KPRBU_0/a_n141_501#"
merge "rseg_2_2_0/sky130_fd_pr__res_xhigh_po_1p41_9KPRBU_0/a_n141_501#" "rseg_2_1_0/sky130_fd_pr__res_xhigh_po_1p41_KW72JE_0/a_n141_n1573#"
merge "rseg_2_1_0/sky130_fd_pr__res_xhigh_po_1p41_KW72JE_0/a_n141_n1573#" "rseg_1_pin_5_0/VSUBS"
merge "rseg_1_pin_5_0/VSUBS" "rseg_1_pin_4_1/VSUBS"
merge "rseg_1_pin_4_1/VSUBS" "rseg_2_1_0/sky130_fd_pr__res_xhigh_po_1p41_KW72JE_0/a_n141_1141#"
merge "rseg_2_1_0/sky130_fd_pr__res_xhigh_po_1p41_KW72JE_0/a_n141_1141#" "rseg_1_pin_4_0/VSUBS"
merge "rseg_1_pin_4_0/VSUBS" "rseg_2_6_0/sky130_fd_pr__res_xhigh_po_1p41_C8N3R2_0/a_n141_n938#"
merge "rseg_2_6_0/sky130_fd_pr__res_xhigh_po_1p41_C8N3R2_0/a_n141_n938#" "rseg_2_6_0/sky130_fd_pr__res_xhigh_po_1p41_C8N3R2_0/a_n141_506#"
merge "rseg_2_6_0/sky130_fd_pr__res_xhigh_po_1p41_C8N3R2_0/a_n141_506#" "rseg_2_6_0/VSUBS"
merge "rseg_2_6_0/VSUBS" "rseg_2_5_0/sky130_fd_pr__res_xhigh_po_1p41_9KPRBU_0/a_n141_n933#"
merge "rseg_2_5_0/sky130_fd_pr__res_xhigh_po_1p41_9KPRBU_0/a_n141_n933#" "rseg_2_5_0/VSUBS"
merge "rseg_2_5_0/VSUBS" "rseg_2_5_0/sky130_fd_pr__res_xhigh_po_1p41_9KPRBU_0/a_n141_501#"
merge "rseg_2_5_0/sky130_fd_pr__res_xhigh_po_1p41_9KPRBU_0/a_n141_501#" "rseg_2_4_0/sky130_fd_pr__res_xhigh_po_1p41_JJ76EH_0/a_n141_n887#"
merge "rseg_2_4_0/sky130_fd_pr__res_xhigh_po_1p41_JJ76EH_0/a_n141_n887#" "rseg_2_4_0/VSUBS"
merge "rseg_2_4_0/VSUBS" "rseg_2_4_0/sky130_fd_pr__res_xhigh_po_1p41_JJ76EH_0/a_n141_455#"
merge "rseg_2_4_0/sky130_fd_pr__res_xhigh_po_1p41_JJ76EH_0/a_n141_455#" "rseg_2_3_0/sky130_fd_pr__res_xhigh_po_1p41_JJ76EH_0/a_n141_n887#"
merge "rseg_2_3_0/sky130_fd_pr__res_xhigh_po_1p41_JJ76EH_0/a_n141_n887#" "rseg_2_3_0/VSUBS"
merge "rseg_2_3_0/VSUBS" "rseg_2_3_0/sky130_fd_pr__res_xhigh_po_1p41_JJ76EH_0/a_n141_455#"
merge "rseg_2_3_0/sky130_fd_pr__res_xhigh_po_1p41_JJ76EH_0/a_n141_455#" "rseg_2_2_0/sky130_fd_pr__res_xhigh_po_1p41_NE74PQ_0/a_n141_n1051#"
merge "rseg_2_2_0/sky130_fd_pr__res_xhigh_po_1p41_NE74PQ_0/a_n141_n1051#" "rseg_2_2_0/VSUBS"
merge "rseg_2_2_0/VSUBS" "rseg_2_2_0/sky130_fd_pr__res_xhigh_po_1p41_NE74PQ_0/a_n141_619#"
merge "rseg_2_2_0/sky130_fd_pr__res_xhigh_po_1p41_NE74PQ_0/a_n141_619#" "rseg_2_1_0/sky130_fd_pr__res_xhigh_po_1p41_6C2WEW_0/a_n141_n1081#"
merge "rseg_2_1_0/sky130_fd_pr__res_xhigh_po_1p41_6C2WEW_0/a_n141_n1081#" "rseg_2_1_0/VSUBS"
merge "rseg_2_1_0/VSUBS" "rseg_2_1_0/sky130_fd_pr__res_xhigh_po_1p41_6C2WEW_0/a_n141_649#"
merge "rseg_2_1_0/sky130_fd_pr__res_xhigh_po_1p41_6C2WEW_0/a_n141_649#" "gnd"
merge "rseg_2_3_0/rseg_4_pin_left_0/m1_18638_n22153#" "rseg_1_pin_4_3/m1_1716_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_3/m1_1716_n22764#" "v19"
merge "rseg_2_2_0/XR9/a_n141_n1051#" "rseg_1_pin_5_0/m1_1540_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_5_0/m1_1540_n22764#" "v8"
merge "v8" "rseg_2_1_0/m1_7679_n16815#"
merge "rseg_2_1_0/m1_7679_n16815#" "m1_26686_n12721#"
merge "rseg_2_4_0/sky130_fd_pr__res_xhigh_po_1p41_JJ78EH_0/a_n141_455#" "rseg_1_pin_5_1/m1_1892_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_5_1/m1_1892_n22764#" "v31"
merge "rseg_2_1_0/m1_8050_n14871#" "rseg_1_pin_4_1/m1_1628_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_1/m1_1628_n22764#" "v2"
merge "rseg_1_pin_5_2/m1_1540_n22764#" "rseg_2_6_0/XR41/a_n141_n938#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_2_6_0/XR41/a_n141_n938#" "v40"
merge "v40" "rseg_2_5_0/rseg_4_pin_left_v2_0/m1_10099_n17360#"
merge "rseg_2_5_0/rseg_4_pin_left_v2_0/m1_10099_n17360#" "m1_36336_n12721#"
merge "rseg_1_pin_4_8/m1_1540_n22764#" "rseg_2_6_0/sky130_fd_pr__res_xhigh_po_1p41_NE72PQ_0/a_n141_n1051#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_2_6_0/sky130_fd_pr__res_xhigh_po_1p41_NE72PQ_0/a_n141_n1051#" "v48"
merge "rseg_2_5_0/rseg_4_pin_left_v2_2/m1_10133_n16383#" "rseg_1_pin_4_6/m1_1716_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_6/m1_1716_n22764#" "v35"
merge "rseg_1_pin_4_1/m1_1540_n22764#" "rseg_2_1_0/XR1/a_n141_n1573#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_2_1_0/XR1/a_n141_n1573#" "v0"
merge "rseg_2_2_0/m1_9957_n17355#" "rseg_1_pin_5_0/m1_1628_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_5_0/m1_1628_n22764#" "v9"
merge "rseg_2_1_0/XR1/a_n141_1141#" "rseg_1_pin_4_0/m1_1804_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_0/m1_1804_n22764#" "v1"
merge "rseg_1_pin_5_1/m1_1540_n22764#" "rseg_2_4_0/XR25/a_n141_n887#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_2_4_0/XR25/a_n141_n887#" "v24"
merge "v24" "rseg_2_3_0/m1_15817_n17892#"
merge "rseg_2_3_0/m1_15817_n17892#" "m1_31599_n12721#"
merge "rseg_2_3_0/rseg_4_pin_left_0/m1_18462_n23449#" "rseg_1_pin_4_3/m1_1540_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_3/m1_1540_n22764#" "v23"
merge "rseg_2_1_0/m1_7876_n15519#" "rseg_1_pin_4_1/m1_1716_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_1/m1_1716_n22764#" "v4"
merge "rseg_2_6_0/rseg_4_pin_left_v2_3/m1_10133_n16383#" "rseg_1_pin_5_2/m1_1804_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_5_2/m1_1804_n22764#" "v45"
merge "rseg_2_5_0/XR33/a_n141_460#" "rseg_1_pin_4_6/m1_1804_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_6/m1_1804_n22764#" "v33"
merge "rseg_2_1_0/m1_4961_n15195#" "rseg_1_pin_4_0/m1_1716_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_0/m1_1716_n22764#" "v3"
merge "rseg_1_pin_4_7/m1_1540_n22764#" "rseg_1_pin_4_5/m1_1540_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_5/m1_1540_n22764#" "rseg_2_5_0/XR33/a_n141_n892#"
merge "rseg_2_5_0/XR33/a_n141_n892#" "rseg_2_4_0/sky130_fd_pr__res_xhigh_po_1p41_JJ78EH_0/a_n141_n887#"
merge "rseg_2_4_0/sky130_fd_pr__res_xhigh_po_1p41_JJ78EH_0/a_n141_n887#" "v32"
merge "rseg_2_5_0/rseg_4_pin_left_v2_2/m1_9957_n17679#" "rseg_1_pin_4_6/m1_1540_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_6/m1_1540_n22764#" "v39"
merge "rseg_1_pin_4_4/m1_1628_n22764#" "rseg_2_3_0/m1_15852_n15948#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_2_3_0/m1_15852_n15948#" "v18"
merge "rseg_1_pin_4_4/m1_1716_n22764#" "rseg_2_3_0/m1_15832_n16596#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_2_3_0/m1_15832_n16596#" "v20"
merge "rseg_2_1_0/m1_7768_n16167#" "rseg_1_pin_4_1/m1_1804_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_1/m1_1804_n22764#" "v6"
merge "rseg_1_pin_4_8/m1_1804_n22764#" "rseg_2_6_0/rseg_4_pin_right_even_v2_0/m1_10099_n17684#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_2_6_0/rseg_4_pin_right_even_v2_0/m1_10099_n17684#" "v42"
merge "rseg_1_pin_4_7/m1_1628_n22764#" "rseg_2_5_0/rseg_4_pin_left_v2_0/m1_9944_n15740#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_2_5_0/rseg_4_pin_left_v2_0/m1_9944_n15740#" "v34"
merge "rseg_2_2_0/m1_10221_n15411#" "rseg_1_pin_5_0/m1_1892_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_5_0/m1_1892_n22764#" "v15"
merge "rseg_2_1_0/m1_4873_n15843#" "rseg_1_pin_4_0/m1_1628_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_0/m1_1628_n22764#" "v5"
merge "rseg_2_2_0/m1_12105_n15735#" "rseg_1_pin_4_2/m1_1628_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_2/m1_1628_n22764#" "v14"
merge "rseg_2_1_0/m1_4785_n16491#" "rseg_1_pin_4_0/m1_1540_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_0/m1_1540_n22764#" "v7"
merge "rseg_1_pin_4_8/m1_1716_n22764#" "rseg_2_6_0/rseg_4_pin_right_even_v2_0/m1_10058_n17036#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_2_6_0/rseg_4_pin_right_even_v2_0/m1_10058_n17036#" "v44"
merge "rseg_1_pin_4_4/m1_1540_n22764#" "rseg_1_pin_4_2/m1_1540_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_2/m1_1540_n22764#" "rseg_2_3_0/XR17/a_n141_n928#"
merge "rseg_2_3_0/XR17/a_n141_n928#" "rseg_2_2_0/XR16/a_n141_n933#"
merge "rseg_2_2_0/XR16/a_n141_n933#" "v16"
merge "rseg_1_pin_4_7/m1_1804_n22764#" "rseg_2_5_0/rseg_4_pin_left_v2_0/m1_10058_n17036#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_2_5_0/rseg_4_pin_left_v2_0/m1_10058_n17036#" "v38"
merge "rseg_2_3_0/rseg_4_pin_left_0/m1_18550_n22801#" "rseg_1_pin_4_3/m1_1628_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_3/m1_1628_n22764#" "v21"
merge "rseg_2_2_0/m1_10133_n16059#" "rseg_1_pin_5_0/m1_1804_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_5_0/m1_1804_n22764#" "v13"
merge "rseg_2_2_0/m1_12167_n17031#" "rseg_1_pin_4_2/m1_1804_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_2/m1_1804_n22764#" "v10"
merge "rseg_1_pin_4_8/m1_1628_n22764#" "rseg_2_6_0/rseg_4_pin_right_even_v2_0/m1_10032_n16388#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_2_6_0/rseg_4_pin_right_even_v2_0/m1_10032_n16388#" "v46"
merge "rseg_2_4_0/rseg_4_pin_right_even_v2_0/m1_10058_n17036#" "rseg_1_pin_4_5/m1_1716_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_5/m1_1716_n22764#" "v28"
merge "rseg_2_6_0/rseg_4_pin_left_v2_3/m1_9957_n17679#" "rseg_1_pin_5_2/m1_1628_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_5_2/m1_1628_n22764#" "v41"
merge "rseg_2_3_0/rseg_4_pin_left_0/m1_18726_n21505#" "rseg_1_pin_4_3/m1_1804_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_3/m1_1804_n22764#" "v17"
merge "rseg_2_4_0/rseg_4_pin_left_v2_1/m1_9957_n17679#" "rseg_1_pin_5_1/m1_1628_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_5_1/m1_1628_n22764#" "v25"
merge "rseg_2_2_0/m1_10045_n16707#" "rseg_1_pin_5_0/m1_1716_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_5_0/m1_1716_n22764#" "v11"
merge "rseg_2_6_0/sky130_fd_pr__res_xhigh_po_1p41_NE72PQ_0/a_n141_619#" "rseg_1_pin_5_2/m1_1892_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_5_2/m1_1892_n22764#" "v47"
merge "rseg_1_pin_4_7/m1_1716_n22764#" "rseg_2_5_0/rseg_4_pin_left_v2_0/m1_10032_n16388#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_2_5_0/rseg_4_pin_left_v2_0/m1_10032_n16388#" "v36"
merge "rseg_2_4_0/rseg_4_pin_right_even_v2_0/m1_10032_n16388#" "rseg_1_pin_4_5/m1_1628_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_5/m1_1628_n22764#" "v30"
merge "rseg_1_pin_4_4/m1_1804_n22764#" "rseg_2_3_0/m1_15827_n17244#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_2_3_0/m1_15827_n17244#" "v22"
merge "rseg_2_2_0/m1_12131_n16383#" "rseg_1_pin_4_2/m1_1716_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_2/m1_1716_n22764#" "v12"
merge "rseg_2_4_0/rseg_4_pin_right_even_v2_0/m1_10099_n17684#" "rseg_1_pin_4_5/m1_1804_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_5/m1_1804_n22764#" "v26"
merge "rseg_2_5_0/rseg_4_pin_left_v2_2/m1_10045_n17031#" "rseg_1_pin_4_6/m1_1628_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_4_6/m1_1628_n22764#" "v37"
merge "rseg_2_4_0/rseg_4_pin_left_v2_1/m1_10045_n17031#" "rseg_1_pin_5_1/m1_1716_n22764#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_1_pin_5_1/m1_1716_n22764#" "v27"
