Warning (10268): Verilog HDL information at DOWNSAMPLER.v(26): always construct contains both blocking and non-blocking assignments File: C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DOWNSAMPLER.v Line: 26
Info (10281): Verilog HDL Declaration information at IMAGE_PROCESSOR.v(54): object "red" differs only in case from object "RED" in the same scope File: C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v Line: 54
Info (10281): Verilog HDL Declaration information at IMAGE_PROCESSOR.v(55): object "blue" differs only in case from object "BLUE" in the same scope File: C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v Line: 55
