Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,1130
design__instance__area,17238.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0004191058687865734
power__switching__total,0.00008169345528585836
power__leakage__total,9.194822609970288E-7
power__total,0.0005017188377678394
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2682442122129199
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2646748450878014
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10809264900220368
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.641986371123808
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.108093
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.924795
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29328998393396216
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.286725179492537
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6134037895687661
timing__setup__ws__corner:nom_slow_1p08V_125C,11.49224392621946
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.613404
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.442419
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2778899966571184
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27318212354362326
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2928186664911034
timing__setup__ws__corner:nom_typ_1p20V_25C,11.589757037676197
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.292819
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.040224
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2682442122129199
clock__skew__worst_setup,0.2646748450878014
timing__hold__ws,0.10809264900220368
timing__setup__ws,11.49224392621946
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108093
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.442419
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1130
design__instance__area__stdcell,17238.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.595637
design__instance__utilization__stdcell,0.595637
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,22
design__instance__area__class:buffer,163.296
design__instance__count__class:inverter,106
design__instance__area__class:inverter,576.979
design__instance__count__class:sequential_cell,146
design__instance__area__class:sequential_cell,6887.46
design__instance__count__class:multi_input_combinational_cell,534
design__instance__area__class:multi_input_combinational_cell,5067.62
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,259
design__instance__area__class:timing_repair_buffer,4022.52
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,21493.2
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,14
design__instance__area__class:clock_inverter,76.2048
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,228
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1281
route__net__special,2
route__drc_errors__iter:0,423
route__wirelength__iter:0,22399
route__drc_errors__iter:1,252
route__wirelength__iter:1,22249
route__drc_errors__iter:2,261
route__wirelength__iter:2,22325
route__drc_errors__iter:3,20
route__wirelength__iter:3,22200
route__drc_errors__iter:4,0
route__wirelength__iter:4,22196
route__drc_errors,0
route__wirelength,22196
route__vias,5999
route__vias__singlecut,5999
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,388.245
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,322
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,322
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,322
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,322
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000206693
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000181661
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000047724
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000181661
design_powergrid__voltage__worst,0.0000181661
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000206693
design_powergrid__drop__worst__net:VPWR,0.0000206693
design_powergrid__voltage__worst__net:VGND,0.0000181661
design_powergrid__drop__worst__net:VGND,0.0000181661
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000005839999999999999989838857239465852444482152350246906280517578125
ir__drop__worst,0.00002069999999999999832213208594833275810742634348571300506591796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
