Received: from mailgw.kylinos.cn (mailgw.kylinos.cn [124.126.103.232])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 23BBF263F44
	for <llvm@lists.linux.dev>; Mon,  7 Sep 2026 01:54:17 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=124.126.103.232
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1788746062; cv=none; b=BR0XjmqMBBy9zM/hmnkoo2hkQmoutRnHIB9+QcMY+NUqNMY1a2maDy83HbS2d0Zlzz728qNE/ap1g9+BGigR/+432dGT06HkPqd+or1CsJtzFpj097dXyrJ9/Ru4plIQvTwRgX6FEamC5ajQSQn8JqpBljPCAGbgGDVWDBmOAEc=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1788746062; c=relaxed/simple;
	bh=jCxj6f4UlPQzTRZ9KgiVMawvjpZ+EV49gFQeh4PdhHg=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=L61/5o/GaJUXa4sJtkQzYs7q9y1G0zkNXFnR4Jx2S40WbGofPECBgyObkDQVm/17aOAFI97PlsE3u6IyIAO5s2kRbDH56tT/Ks78M/p3Q0bIHJpZ1L1MNgzQQr2m3/OQqXH1Yy5ZhwLX7nFqMXiAgHwd0ixx8yv0VdQc/3nny+k=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=kylinos.cn; spf=pass smtp.mailfrom=kylinos.cn; arc=none smtp.client-ip=124.126.103.232
Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=kylinos.cn
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=kylinos.cn
X-UUID: 04e300deaa5f11f19a56ed5b684f684d-20260907
X-CID-P-RULE: Release_Ham
X-CID-O-INFO: VERSION:1.3.19,REQID:a0082915-a3e9-4d8c-8996-9b51c724861d,IP:0,U
	RL:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION:
	release,TS:0
X-CID-META: VersionHash:7db8b62,CLOUDID:777c3f2b0f8b365456bf1cf18b81af21,BulkI
	D:nil,BulkQuantity:0,SF:80|81|82|83|102|136|865|898,TC:nil,Content:0|15|50
	|99,EDM:-3|-100,IP:nil,URL:97|99|1,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil
	,COL:0,OSI:0,OSA:0,AV:0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0
X-CID-BVR: 2,SSN|SDN
X-CID-BAS: 2,SSN|SDN,0,_
X-CID-FACTOR: TF_CID_SPAM_SNR,TF_CID_SPAM_ULS
X-CID-RHF: D41D8CD98F00B204E9800998ECF8427E
X-UUID: 04e300deaa5f11f19a56ed5b684f684d-20260907
X-User: jiangfeng@kylinos.cn
Received: from [10.42.12.56] [(10.44.16.150)] by mailgw.kylinos.cn
	(envelope-from <jiangfeng@kylinos.cn>)
	(Generic MTA with TLSv1.3 TLS_AES_128_GCM_SHA256 128/128)
	with ESMTP id 552934945; Mon, 07 Sep 2026 09:54:10 +0800
Message-ID: <4a827f8d-f6a1-421c-88af-c4e7530c8426@kylinos.cn>
Date: Mon, 7 Sep 2026 09:54:07 +0800
Precedence: bulk
X-Mailing-List: llvm@lists.linux.dev
List-Id: <llvm.lists.linux.dev>
List-Subscribe: <mailto:llvm+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:llvm+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH bpf-next v3 1/2] bpf, riscv: Add BPF stack arguments
 support for RV64 JIT
To: Pu Lehui <pulehui@huawei.com>
Cc: Alexei Starovoitov <ast@kernel.org>,
 Daniel Borkmann <daniel@iogearbox.net>, Andrii Nakryiko <andrii@kernel.org>,
 Eduard Zingerman <eddyz87@gmail.com>,
 Kumar Kartikeya Dwivedi <memxor@gmail.com>,
 Martin KaFai Lau <martin.lau@linux.dev>, Song Liu <song@kernel.org>,
 Yonghong Song <yonghong.song@linux.dev>, Jiri Olsa <jolsa@kernel.org>,
 Emil Tsalapatis <emil@etsalapatis.com>,
 Ihor Solodrai <ihor.solodrai@linux.dev>, Luke Nelson
 <luke.r.nels@gmail.com>, Xi Wang <xi.wang@gmail.com>,
 =?UTF-8?B?QmrDtnJuIFTDtnBlbA==?= <bjorn@kernel.org>,
 Puranjay Mohan <puranjay@kernel.org>, Paul Walmsley <pjw@kernel.org>,
 Palmer Dabbelt <palmer@dabbelt.com>, Albert Ou <aou@eecs.berkeley.edu>,
 Alexandre Ghiti <alex@ghiti.fr>, Shuah Khan <shuah@kernel.org>,
 Nathan Chancellor <nathan@kernel.org>,
 Nick Desaulniers <ndesaulniers@google.com>, Bill Wendling
 <morbo@google.com>, Justin Stitt <justinstitt@google.com>,
 bpf@vger.kernel.org, linux-riscv@lists.infradead.org,
 linux-kernel@vger.kernel.org, linux-kselftest@vger.kernel.org,
 llvm@lists.linux.dev
References: <20260814-bpf-riscv-stack-args-v3-0-2160de56fea3@kylinos.cn>
 <20260814-bpf-riscv-stack-args-v3-1-2160de56fea3@kylinos.cn>
 <729d2110-20b2-4e63-af44-99ca8cebdbfd@huawei.com>
 <1a0c0b5a-fc09-431f-b3a5-56593a6e76be@huawei.com>
 <482278aa-67e3-41f0-9b12-528efe6e1940@huawei.com>
Content-Language: en-US
From: Feng Jiang <jiangfeng@kylinos.cn>
In-Reply-To: <482278aa-67e3-41f0-9b12-528efe6e1940@huawei.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

On 2026/9/5 15:05, Pu Lehui wrote:
> 
> On 2026/8/18 11:48, Pu Lehui wrote:
>>
>> On 2026/8/17 9:52, Pu Lehui wrote:
>>> Hi Feng Jiang,
>>>
>>> On 2026/8/14 9:29, Feng Jiang wrote:
>>>> Add bpf_jit_supports_stack_args() for the RV64 JIT so BPF subprograms
>>>> and kfuncs can receive more than 5 arguments via the stack
>>>> (BPF_REG_PARAMS / r11).
>>>>
>>>> For BPF-to-BPF calls the caller writes outgoing arguments at the
>>>> bottom of its frame (SP-relative). The callee reads them with
>>>> FP-relative loads. Its FP is set to the caller SP in the prologue,
>>>> so the offsets match.
>>>>
>>>> The RISC-V ABI puts arguments 6-8 in A5-A7 and arguments 9+ at
>>>> SP+0. Before each kfunc call, load arguments 6-8 from the outgoing
>>>> area into A5-A7 and copy any remaining arguments down so argument 9
>>>> lands at SP+0.
>>>
>>> bpf2bpf calls pass extra arguments entirely on the stack, whereas kfuncs pass them via a mix of registers and the stack. This inconsistency not only wastes stack slots in kfunc scenarios but is also error-prone and easy to overlook during maintenance.
>>>
>>> To make argument passing more straightforward and consistent, I think we can align it with the standard riscv calling convention: use a0-a7 for the first 8 arguments and pass any remaining arguments on the stack.
>>>
>>> To support this, the current bpf-to-rv register mapping needs to be revised:
>>>
>>> T0 -> BPF_REG_0 (ftrace use T0 too, but it might not be an issue / needs verification)
>>> T6 -> TCC
>>> T7 -> BPF_REG_AX (rarely used, so let's move to t7)
>>>
>>> Note that this remapping affects multiple places and requires careful auditing.
>>
>> Discussed offline with Feng Jiang; I will take over refactoring this patch and post an updated version once it's ready.
> 
> Hi Jiang,
> 
> Sorry for the late.
> 
> I just send a new series, hope you have time to review and test.
> 
> https://lore.kernel.org/bpf/20260905070409.4141522-1-pulehui@huaweicloud.com/
> 

Hi Pu Lehui,

Apologies for the slow reply! I was away from mail and missed the
chance to review and test the series in time. Many thanks for your
detailed review and for taking over the rework.

Thanks again for all your help on this series!

>>
>>>
>>>>
>>>> A5 (BPF_REG_0), A6 (TCC) and A7 are safe to clobber here: R0 is not
>>>> live before a call, TCC is backed up on the stack, and A7 is unused
>>>> by the JIT.
>>>
>>>
>>>
>>>>
>>>> Limit the existing kfunc sign-extension loop to MAX_BPF_FUNC_REG_ARGS
>>>> iterations; otherwise idx >= 5 resolves to S1-S5 (BPF_R6-FP) and
>>>> corrupts callee-saved registers.
>>>>
>>>> Signed-off-by: Feng Jiang <jiangfeng@kylinos.cn>
>>>> ---
>>>>   arch/riscv/net/bpf_jit.h        |  1 +
>>>>   arch/riscv/net/bpf_jit_comp64.c | 79 +++++++++++++++++++++++++++++++++++++++--
>>>>   arch/riscv/net/bpf_jit_core.c   |  4 +++
>>>>   3 files changed, 81 insertions(+), 3 deletions(-)
>>>>
>>>> diff --git a/arch/riscv/net/bpf_jit.h b/arch/riscv/net/bpf_jit.h
>>>> index 419b9d795f2a..9eb4e149505d 100644
>>>> --- a/arch/riscv/net/bpf_jit.h
>>>> +++ b/arch/riscv/net/bpf_jit.h
>>>> @@ -82,6 +82,7 @@ struct rv_jit_context {
>>>>       unsigned long flags;
>>>>       int stack_size;
>>>>       int tcc_offset;
>>>> +    u16 stack_arg_size;
>>>>       u64 arena_vm_start;
>>>>       u64 user_vm_start;
>>>>   };
>>>> diff --git a/arch/riscv/net/bpf_jit_comp64.c b/arch/riscv/net/bpf_jit_comp64.c
>>>> index 6b9972b07c1b..58cb3e5ff6b4 100644
>>>> --- a/arch/riscv/net/bpf_jit_comp64.c
>>>> +++ b/arch/riscv/net/bpf_jit_comp64.c
>>>> @@ -1815,18 +1815,43 @@ int bpf_jit_emit_insn(const struct bpf_insn *insn, struct rv_jit_context *ctx,
>>>>           if (insn->src_reg == BPF_PSEUDO_KFUNC_CALL) {
>>>>               const struct btf_func_model *fm;
>>>> -            int idx;
>>>> +            int idx, nargs;
>>>>               fm = bpf_jit_find_kfunc_model(ctx->prog, insn);
>>>>               if (!fm)
>>>>                   return -EINVAL;
>>>> -            for (idx = 0; idx < fm->nr_args; idx++) {
>>>> +            nargs = min_t(int, fm->nr_args, MAX_BPF_FUNC_REG_ARGS);
>>>> +            for (idx = 0; idx < nargs; idx++) {
>>>>                   u8 reg = bpf_to_rv_reg(BPF_REG_1 + idx, ctx);
>>>>                   if (fm->arg_size[idx] == sizeof(int))
>>>>                       emit_sextw(reg, reg, ctx);
>>>>               }
>>>> +
>>>> +            /* BPF stack args -> RISC-V ABI: args 6-8 in A5-A7, 9+ at SP+0 */
>>>> +            if (fm->nr_args > MAX_BPF_FUNC_REG_ARGS) {
>>>> +                int n_stack = fm->nr_args - MAX_BPF_FUNC_REG_ARGS;
>>>> +                int n_reg = min_t(int, n_stack,
>>>> +                          RV_MAX_REG_ARGS - MAX_BPF_FUNC_REG_ARGS);
>>>> +
>>>> +                for (idx = 0; idx < n_reg; idx++) {
>>>> +                    int sz = fm->arg_size[MAX_BPF_FUNC_REG_ARGS + idx];
>>>> +
>>>> +                    emit_ld(RV_REG_A5 + idx, idx * 8, RV_REG_SP, ctx);
>>>> +                    if (sz == sizeof(int))
>>>> +                        emit_sextw(RV_REG_A5 + idx, RV_REG_A5 + idx, ctx);
>>>> +                }
>>>> +
>>>> +                for (idx = n_reg; idx < n_stack; idx++) {
>>>> +                    int sz = fm->arg_size[MAX_BPF_FUNC_REG_ARGS + idx];
>>>> +
>>>> +                    emit_ld(RV_REG_T1, idx * 8, RV_REG_SP, ctx);
>>>> +                    if (sz == sizeof(int))
>>>> +                        emit_sextw(RV_REG_T1, RV_REG_T1, ctx);
>>>> +                    emit_sd(RV_REG_SP, (idx - n_reg) * 8, RV_REG_T1, ctx);
>>>> +                }
>>>> +            }
>>>
>>> looks a bit complicated, how about the following after redefine regmap:
>>>
>>> ```
>>> for (idx = 0; idx < fm->nr_args; idx++) {
>>>    if (idx < RV_MAX_REG_ARGS) {
>>>      u8 reg = RV_REG_A0 + idx;
>>>
>>>      sign_extend(reg, reg, xxx)
>>>    } else {
>>>      load from stack to T1
>>>      sign_extend
>>>      retore from T1 to orig stack slot
>>>    }
>>> }
>>> ```
>>>
>>>>           }
>>>>           /* restore TCC to RV_REG_TCC before bpf2bpf call */
>>>> @@ -1891,6 +1916,21 @@ int bpf_jit_emit_insn(const struct bpf_insn *insn, struct rv_jit_context *ctx,
>>>>       case BPF_LDX | BPF_MEM | BPF_H:
>>>>       case BPF_LDX | BPF_MEM | BPF_W:
>>>>       case BPF_LDX | BPF_MEM | BPF_DW:
>>>> +        if (insn->src_reg == BPF_REG_PARAMS) {
>>>
>>> pls use is_stack_arg_ldx/st/stx instead.
>>>
>>>> +            int idx = off / 8 - 1;
>>>> +
>>>> +            if (is_12b_int(idx * 8)) {
>>>> +                emit_ldx_insn(rd, idx * 8, RV_REG_FP, BPF_SIZE(code), false, ctx);
>>>> +            } else {
>>>> +                emit_imm(RV_REG_T1, idx * 8, ctx);
>>>> +                emit_add(RV_REG_T1, RV_REG_T1, RV_REG_FP, ctx);
>>>> +                emit_ldx_insn(rd, 0, RV_REG_T1, BPF_SIZE(code), false, ctx);
>>>> +            }
>>>> +            if (BPF_SIZE(code) != BPF_DW && insn_is_zext(&insn[1]))
>>>> +                return 1;
>>>> +            break;
>>>
>>> This piece of code was refactored not long ago. Let's see if we can merge it into the logic below or fold it into emit_ldx—let's give it a try.
>>>
>>>> +        }
>>>> +        fallthrough;
>>>>       case BPF_LDX | BPF_PROBE_MEM | BPF_B:
>>>>       case BPF_LDX | BPF_PROBE_MEM | BPF_H:
>>>>       case BPF_LDX | BPF_PROBE_MEM | BPF_W:
>>>> @@ -1938,6 +1978,20 @@ int bpf_jit_emit_insn(const struct bpf_insn *insn, struct rv_jit_context *ctx,
>>>>       case BPF_ST | BPF_MEM | BPF_H:
>>>>       case BPF_ST | BPF_MEM | BPF_W:
>>>>       case BPF_ST | BPF_MEM | BPF_DW:
>>>> +        if (insn->dst_reg == BPF_REG_PARAMS) {
>>>> +            int idx = -off / 8 - 1;
>>>> +
>>>> +            emit_imm(RV_REG_T1, imm, ctx);
>>>> +            if (is_12b_int(idx * 8)) {
>>>> +                emit_stx_insn(RV_REG_SP, idx * 8, RV_REG_T1, BPF_SIZE(code), ctx);
>>>> +            } else {
>>>> +                emit_imm(RV_REG_T2, idx * 8, ctx);
>>>> +                emit_add(RV_REG_T2, RV_REG_SP, RV_REG_T2, ctx);
>>>> +                emit_stx_insn(RV_REG_T2, 0, RV_REG_T1, BPF_SIZE(code), ctx);
>>>> +            }
>>>> +            break;
>>>> +        }
>>>> +        fallthrough;
>>>
>>> ditto
>>>
>>>>       /* ST | PROBE_MEM32: *(size *)(dst + RV_REG_ARENA + off) = imm */
>>>>       case BPF_ST | BPF_PROBE_MEM32 | BPF_B:
>>>>       case BPF_ST | BPF_PROBE_MEM32 | BPF_H:
>>>> @@ -1960,6 +2014,19 @@ int bpf_jit_emit_insn(const struct bpf_insn *insn, struct rv_jit_context *ctx,
>>>>       case BPF_STX | BPF_MEM | BPF_H:
>>>>       case BPF_STX | BPF_MEM | BPF_W:
>>>>       case BPF_STX | BPF_MEM | BPF_DW:
>>>> +        if (insn->dst_reg == BPF_REG_PARAMS) {
>>>> +            int idx = -off / 8 - 1;
>>>> +
>>>> +            if (is_12b_int(idx * 8)) {
>>>> +                emit_stx_insn(RV_REG_SP, idx * 8, rs, BPF_SIZE(code), ctx);
>>>> +            } else {
>>>> +                emit_imm(RV_REG_T1, idx * 8, ctx);
>>>> +                emit_add(RV_REG_T1, RV_REG_SP, RV_REG_T1, ctx);
>>>> +                emit_stx_insn(RV_REG_T1, 0, rs, BPF_SIZE(code), ctx);
>>>> +            }
>>>> +            break;
>>>> +        }
>>>> +        fallthrough;
>>>
>>> ditto
>>>
>>>>       /* STX | PROBE_MEM32: *(size *)(dst + RV_REG_ARENA + off) = src */
>>>>       case BPF_STX | BPF_PROBE_MEM32 | BPF_B:
>>>>       case BPF_STX | BPF_PROBE_MEM32 | BPF_H:
>>>> @@ -2036,6 +2103,7 @@ void bpf_jit_build_prologue(struct rv_jit_context *ctx, bool is_subprog)
>>>>       stack_adjust = round_up(stack_adjust, STACK_ALIGN);
>>>>       stack_adjust += bpf_stack_adjust;
>>>> +    stack_adjust += ctx->stack_arg_size;
>>>>       store_offset = stack_adjust - 8;
>>>> @@ -2093,7 +2161,7 @@ void bpf_jit_build_prologue(struct rv_jit_context *ctx, bool is_subprog)
>>>>       emit_addi(RV_REG_FP, RV_REG_SP, stack_adjust, ctx);
>>>>       if (bpf_stack_adjust)
>>>> -        emit_addi(RV_REG_S5, RV_REG_SP, bpf_stack_adjust, ctx);
>>>> +        emit_addi(RV_REG_S5, RV_REG_SP, ctx->stack_arg_size + bpf_stack_adjust, ctx);
>>>>       ctx->stack_size = stack_adjust;
>>>> @@ -2171,3 +2239,8 @@ bool bpf_jit_supports_timed_may_goto(void)
>>>>   {
>>>>       return true;
>>>>   }
>>>> +
>>>> +bool bpf_jit_supports_stack_args(void)
>>>> +{
>>>> +    return true;
>>>> +}
>>>> diff --git a/arch/riscv/net/bpf_jit_core.c b/arch/riscv/net/bpf_jit_core.c
>>>> index cbfcd287ea16..844a0f3e0fa9 100644
>>>> --- a/arch/riscv/net/bpf_jit_core.c
>>>> +++ b/arch/riscv/net/bpf_jit_core.c
>>>> @@ -72,6 +72,10 @@ struct bpf_prog *bpf_int_jit_compile(struct bpf_verifier_env *env, struct bpf_pr
>>>>       ctx->arena_vm_start = bpf_arena_get_kern_vm_start(prog->aux->arena);
>>>>       ctx->user_vm_start = bpf_arena_get_user_vm_start(prog->aux->arena);
>>>>       ctx->prog = prog;
>>>> +
>>>> +    ctx->stack_arg_size = round_up(bpf_out_stack_arg_cnt(env, prog) *
>>>> +                       sizeof(u64), STACK_ALIGN);
>>>
>>> It's not u64—since every stack slot is aligned to the pointer size (sizeof(long)), I think using 8 is fine.
>>>
>>>> +
>>>>       ctx->offset = kvzalloc_objs(int, prog->len);
>>>>       if (!ctx->offset)
>>>>           goto out_offset;
>>>>
>>>
>>> _______________________________________________
>>> linux-riscv mailing list
>>> linux-riscv@lists.infradead.org
>>> http://lists.infradead.org/mailman/listinfo/linux-riscv

-- 
With Best Regards,
Feng Jiang

