
oxygen_harvester.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088b0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bd4  08008a50  08008a50  00018a50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009624  08009624  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009624  08009624  00019624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800962c  0800962c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800962c  0800962c  0001962c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009630  08009630  00019630  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009634  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007c4  200001dc  08009810  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009a0  08009810  000209a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ebb9  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002756  00000000  00000000  0002ee08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cf8  00000000  00000000  00031560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009f9  00000000  00000000  00032258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018ef5  00000000  00000000  00032c51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011c15  00000000  00000000  0004bb46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009727d  00000000  00000000  0005d75b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004644  00000000  00000000  000f49d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  000f901c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008a38 	.word	0x08008a38

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08008a38 	.word	0x08008a38

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <check_buf>:
uint32_t gasPressureBitBuffer[1];
GAS_t gas1;
char oled_buf2[100];

int check_buf(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
	for (int i = 0; i < GASRXBUFSIZE; i++)
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	607b      	str	r3, [r7, #4]
 8000f5e:	e019      	b.n	8000f94 <check_buf+0x40>
	{
		if ((gasRxBuffer[i] == 0x16) && (gasRxBuffer[i + 1] == 0x09) && (gasRxBuffer[i + 2] == 0x01))
 8000f60:	4a12      	ldr	r2, [pc, #72]	; (8000fac <check_buf+0x58>)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4413      	add	r3, r2
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	2b16      	cmp	r3, #22
 8000f6a:	d10d      	bne.n	8000f88 <check_buf+0x34>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	3301      	adds	r3, #1
 8000f70:	4a0e      	ldr	r2, [pc, #56]	; (8000fac <check_buf+0x58>)
 8000f72:	5cd3      	ldrb	r3, [r2, r3]
 8000f74:	2b09      	cmp	r3, #9
 8000f76:	d107      	bne.n	8000f88 <check_buf+0x34>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	3302      	adds	r3, #2
 8000f7c:	4a0b      	ldr	r2, [pc, #44]	; (8000fac <check_buf+0x58>)
 8000f7e:	5cd3      	ldrb	r3, [r2, r3]
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d101      	bne.n	8000f88 <check_buf+0x34>
			return 1;
 8000f84:	2301      	movs	r3, #1
 8000f86:	e00b      	b.n	8000fa0 <check_buf+0x4c>
		if (i > 0)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	dc06      	bgt.n	8000f9c <check_buf+0x48>
	for (int i = 0; i < GASRXBUFSIZE; i++)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	3301      	adds	r3, #1
 8000f92:	607b      	str	r3, [r7, #4]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2b0b      	cmp	r3, #11
 8000f98:	dde2      	ble.n	8000f60 <check_buf+0xc>
 8000f9a:	e000      	b.n	8000f9e <check_buf+0x4a>
			break;
 8000f9c:	bf00      	nop
	}

	return 0;
 8000f9e:	2300      	movs	r3, #0
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	20000200 	.word	0x20000200

08000fb0 <get_oxygen_params>:


void get_oxygen_params(void)
{
 8000fb0:	b598      	push	{r3, r4, r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
	gas_counter = 0;
 8000fb4:	4b2a      	ldr	r3, [pc, #168]	; (8001060 <get_oxygen_params+0xb0>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
	gas_counter2 = 3;
 8000fba:	4b2a      	ldr	r3, [pc, #168]	; (8001064 <get_oxygen_params+0xb4>)
 8000fbc:	2203      	movs	r2, #3
 8000fbe:	601a      	str	r2, [r3, #0]

	if (check_buf())
 8000fc0:	f7ff ffc8 	bl	8000f54 <check_buf>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d041      	beq.n	800104e <get_oxygen_params+0x9e>
	{
		while (gas_counter < 3)
 8000fca:	e02e      	b.n	800102a <get_oxygen_params+0x7a>
		{
			gas1.gas_params[gas_counter] = (gasRxBuffer[gas_counter2 + gas_counter] * 256 + gasRxBuffer[++gas_counter2 + gas_counter])/10.0;
 8000fcc:	4b25      	ldr	r3, [pc, #148]	; (8001064 <get_oxygen_params+0xb4>)
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	4b23      	ldr	r3, [pc, #140]	; (8001060 <get_oxygen_params+0xb0>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	4a24      	ldr	r2, [pc, #144]	; (8001068 <get_oxygen_params+0xb8>)
 8000fd8:	5cd3      	ldrb	r3, [r2, r3]
 8000fda:	021b      	lsls	r3, r3, #8
 8000fdc:	4a21      	ldr	r2, [pc, #132]	; (8001064 <get_oxygen_params+0xb4>)
 8000fde:	6812      	ldr	r2, [r2, #0]
 8000fe0:	3201      	adds	r2, #1
 8000fe2:	4920      	ldr	r1, [pc, #128]	; (8001064 <get_oxygen_params+0xb4>)
 8000fe4:	600a      	str	r2, [r1, #0]
 8000fe6:	4a1f      	ldr	r2, [pc, #124]	; (8001064 <get_oxygen_params+0xb4>)
 8000fe8:	6811      	ldr	r1, [r2, #0]
 8000fea:	4a1d      	ldr	r2, [pc, #116]	; (8001060 <get_oxygen_params+0xb0>)
 8000fec:	6812      	ldr	r2, [r2, #0]
 8000fee:	440a      	add	r2, r1
 8000ff0:	491d      	ldr	r1, [pc, #116]	; (8001068 <get_oxygen_params+0xb8>)
 8000ff2:	5c8a      	ldrb	r2, [r1, r2]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff fa9c 	bl	8000534 <__aeabi_i2d>
 8000ffc:	f04f 0200 	mov.w	r2, #0
 8001000:	4b1a      	ldr	r3, [pc, #104]	; (800106c <get_oxygen_params+0xbc>)
 8001002:	f7ff fc2b 	bl	800085c <__aeabi_ddiv>
 8001006:	4602      	mov	r2, r0
 8001008:	460b      	mov	r3, r1
 800100a:	4915      	ldr	r1, [pc, #84]	; (8001060 <get_oxygen_params+0xb0>)
 800100c:	680c      	ldr	r4, [r1, #0]
 800100e:	4610      	mov	r0, r2
 8001010:	4619      	mov	r1, r3
 8001012:	f7ff fdd1 	bl	8000bb8 <__aeabi_d2f>
 8001016:	4602      	mov	r2, r0
 8001018:	4915      	ldr	r1, [pc, #84]	; (8001070 <get_oxygen_params+0xc0>)
 800101a:	00a3      	lsls	r3, r4, #2
 800101c:	440b      	add	r3, r1
 800101e:	601a      	str	r2, [r3, #0]
			gas_counter++;
 8001020:	4b0f      	ldr	r3, [pc, #60]	; (8001060 <get_oxygen_params+0xb0>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	3301      	adds	r3, #1
 8001026:	4a0e      	ldr	r2, [pc, #56]	; (8001060 <get_oxygen_params+0xb0>)
 8001028:	6013      	str	r3, [r2, #0]
		while (gas_counter < 3)
 800102a:	4b0d      	ldr	r3, [pc, #52]	; (8001060 <get_oxygen_params+0xb0>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	2b02      	cmp	r3, #2
 8001030:	ddcc      	ble.n	8000fcc <get_oxygen_params+0x1c>
 8001032:	e010      	b.n	8001056 <get_oxygen_params+0xa6>

	else
	{
		while (gas_counter < 3)
		{
			gas1.gas_params[gas_counter] = 0;
 8001034:	4b0a      	ldr	r3, [pc, #40]	; (8001060 <get_oxygen_params+0xb0>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a0d      	ldr	r2, [pc, #52]	; (8001070 <get_oxygen_params+0xc0>)
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	4413      	add	r3, r2
 800103e:	f04f 0200 	mov.w	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
			gas_counter++;
 8001044:	4b06      	ldr	r3, [pc, #24]	; (8001060 <get_oxygen_params+0xb0>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	3301      	adds	r3, #1
 800104a:	4a05      	ldr	r2, [pc, #20]	; (8001060 <get_oxygen_params+0xb0>)
 800104c:	6013      	str	r3, [r2, #0]
		while (gas_counter < 3)
 800104e:	4b04      	ldr	r3, [pc, #16]	; (8001060 <get_oxygen_params+0xb0>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2b02      	cmp	r3, #2
 8001054:	ddee      	ble.n	8001034 <get_oxygen_params+0x84>
		}
	}
	gas_bit_to_bar();
 8001056:	f000 f80f 	bl	8001078 <gas_bit_to_bar>
}
 800105a:	bf00      	nop
 800105c:	bd98      	pop	{r3, r4, r7, pc}
 800105e:	bf00      	nop
 8001060:	200001f8 	.word	0x200001f8
 8001064:	200001fc 	.word	0x200001fc
 8001068:	20000200 	.word	0x20000200
 800106c:	40240000 	.word	0x40240000
 8001070:	20000210 	.word	0x20000210
 8001074:	00000000 	.word	0x00000000

08001078 <gas_bit_to_bar>:


void gas_bit_to_bar(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
	 * adc int to voltage -> voltage = int * 3.3/4096
	 * Using a resistance r:
	 * 	0bar is 4ma*r -> 4ma * 150R = 0.6V
	 * 	16bar is 20ma*r -> 20ma * 150R = 3V
	 */
	HAL_ADC_Start(&hadc1);
 800107c:	4818      	ldr	r0, [pc, #96]	; (80010e0 <gas_bit_to_bar+0x68>)
 800107e:	f001 fa07 	bl	8002490 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 10);
 8001082:	210a      	movs	r1, #10
 8001084:	4816      	ldr	r0, [pc, #88]	; (80010e0 <gas_bit_to_bar+0x68>)
 8001086:	f001 fab7 	bl	80025f8 <HAL_ADC_PollForConversion>
	*gasPressureBitBuffer = HAL_ADC_GetValue(&hadc1);
 800108a:	4815      	ldr	r0, [pc, #84]	; (80010e0 <gas_bit_to_bar+0x68>)
 800108c:	f001 fb3f 	bl	800270e <HAL_ADC_GetValue>
 8001090:	4603      	mov	r3, r0
 8001092:	4a14      	ldr	r2, [pc, #80]	; (80010e4 <gas_bit_to_bar+0x6c>)
 8001094:	6013      	str	r3, [r2, #0]
	gas1.gas_pressure = ((*gasPressureBitBuffer) * (3.3 / 4096.0)) / (PRESSURE_R_DROP / 3.0);
 8001096:	4b13      	ldr	r3, [pc, #76]	; (80010e4 <gas_bit_to_bar+0x6c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fa3a 	bl	8000514 <__aeabi_ui2d>
 80010a0:	a30d      	add	r3, pc, #52	; (adr r3, 80010d8 <gas_bit_to_bar+0x60>)
 80010a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a6:	f7ff faaf 	bl	8000608 <__aeabi_dmul>
 80010aa:	4602      	mov	r2, r0
 80010ac:	460b      	mov	r3, r1
 80010ae:	4610      	mov	r0, r2
 80010b0:	4619      	mov	r1, r3
 80010b2:	f04f 0200 	mov.w	r2, #0
 80010b6:	4b0c      	ldr	r3, [pc, #48]	; (80010e8 <gas_bit_to_bar+0x70>)
 80010b8:	f7ff fbd0 	bl	800085c <__aeabi_ddiv>
 80010bc:	4602      	mov	r2, r0
 80010be:	460b      	mov	r3, r1
 80010c0:	4610      	mov	r0, r2
 80010c2:	4619      	mov	r1, r3
 80010c4:	f7ff fd78 	bl	8000bb8 <__aeabi_d2f>
 80010c8:	4603      	mov	r3, r0
 80010ca:	4a08      	ldr	r2, [pc, #32]	; (80010ec <gas_bit_to_bar+0x74>)
 80010cc:	60d3      	str	r3, [r2, #12]
}
 80010ce:	bf00      	nop
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	f3af 8000 	nop.w
 80010d8:	66666666 	.word	0x66666666
 80010dc:	3f4a6666 	.word	0x3f4a6666
 80010e0:	20000284 	.word	0x20000284
 80010e4:	2000020c 	.word	0x2000020c
 80010e8:	40490000 	.word	0x40490000
 80010ec:	20000210 	.word	0x20000210

080010f0 <power_electrodes>:

void power_electrodes(int power_direction, int *electrode_power_status)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(Electrode1_Output_GPIO_Port, Electrode1_Output_Pin, power_direction);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	461a      	mov	r2, r3
 8001100:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001104:	480f      	ldr	r0, [pc, #60]	; (8001144 <power_electrodes+0x54>)
 8001106:	f002 fbed 	bl	80038e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Electrode2_Output_GPIO_Port, Electrode2_Output_Pin, power_direction);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	b2db      	uxtb	r3, r3
 800110e:	461a      	mov	r2, r3
 8001110:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001114:	480b      	ldr	r0, [pc, #44]	; (8001144 <power_electrodes+0x54>)
 8001116:	f002 fbe5 	bl	80038e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Electrode3_Output_GPIO_Port, Electrode3_Output_Pin, power_direction);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	b2db      	uxtb	r3, r3
 800111e:	461a      	mov	r2, r3
 8001120:	2108      	movs	r1, #8
 8001122:	4809      	ldr	r0, [pc, #36]	; (8001148 <power_electrodes+0x58>)
 8001124:	f002 fbde 	bl	80038e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Electrode4_Output_GPIO_Port, Electrode4_Output_Pin, power_direction);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	b2db      	uxtb	r3, r3
 800112c:	461a      	mov	r2, r3
 800112e:	2110      	movs	r1, #16
 8001130:	4805      	ldr	r0, [pc, #20]	; (8001148 <power_electrodes+0x58>)
 8001132:	f002 fbd7 	bl	80038e4 <HAL_GPIO_WritePin>
	*electrode_power_status = 1;
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	2201      	movs	r2, #1
 800113a:	601a      	str	r2, [r3, #0]
}
 800113c:	bf00      	nop
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40020000 	.word	0x40020000
 8001148:	40020400 	.word	0x40020400

0800114c <manage_chambers>:

void manage_chambers(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
	if (gas1.gas_pressure >= PRESSURE_THRESH && *electrode_power_status)
 8001150:	4b36      	ldr	r3, [pc, #216]	; (800122c <manage_chambers+0xe0>)
 8001152:	edd3 7a03 	vldr	s15, [r3, #12]
 8001156:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800115a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800115e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001162:	db0e      	blt.n	8001182 <manage_chambers+0x36>
 8001164:	4b32      	ldr	r3, [pc, #200]	; (8001230 <manage_chambers+0xe4>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d009      	beq.n	8001182 <manage_chambers+0x36>
	{
		// stop operation as gas is full in reservoir
		display_message_overwrite("Pressure limit reached");
 800116e:	4831      	ldr	r0, [pc, #196]	; (8001234 <manage_chambers+0xe8>)
 8001170:	f000 fd3e 	bl	8001bf0 <display_message_overwrite>
		power_electrodes(0, electrode_power_status);
 8001174:	4b2e      	ldr	r3, [pc, #184]	; (8001230 <manage_chambers+0xe4>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4619      	mov	r1, r3
 800117a:	2000      	movs	r0, #0
 800117c:	f7ff ffb8 	bl	80010f0 <power_electrodes>
		return;
 8001180:	e053      	b.n	800122a <manage_chambers+0xde>
	}

	if (gas1.gas_concentration < CONCENTRATION_THRESH && *electrode_power_status)
 8001182:	4b2a      	ldr	r3, [pc, #168]	; (800122c <manage_chambers+0xe0>)
 8001184:	edd3 7a00 	vldr	s15, [r3]
 8001188:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800118c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001194:	d50e      	bpl.n	80011b4 <manage_chambers+0x68>
 8001196:	4b26      	ldr	r3, [pc, #152]	; (8001230 <manage_chambers+0xe4>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d009      	beq.n	80011b4 <manage_chambers+0x68>
	{
		// possible leakage
		display_message_overwrite("Possible GAS leakage");
 80011a0:	4825      	ldr	r0, [pc, #148]	; (8001238 <manage_chambers+0xec>)
 80011a2:	f000 fd25 	bl	8001bf0 <display_message_overwrite>
		power_electrodes(0, electrode_power_status);
 80011a6:	4b22      	ldr	r3, [pc, #136]	; (8001230 <manage_chambers+0xe4>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4619      	mov	r1, r3
 80011ac:	2000      	movs	r0, #0
 80011ae:	f7ff ff9f 	bl	80010f0 <power_electrodes>
		return;
 80011b2:	e03a      	b.n	800122a <manage_chambers+0xde>
	}

	if (gas1.gas_temperature >= TEMPERATURE_THRESH && *electrode_power_status)
 80011b4:	4b1d      	ldr	r3, [pc, #116]	; (800122c <manage_chambers+0xe0>)
 80011b6:	edd3 7a02 	vldr	s15, [r3, #8]
 80011ba:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800123c <manage_chambers+0xf0>
 80011be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c6:	db0e      	blt.n	80011e6 <manage_chambers+0x9a>
 80011c8:	4b19      	ldr	r3, [pc, #100]	; (8001230 <manage_chambers+0xe4>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d009      	beq.n	80011e6 <manage_chambers+0x9a>
	{
		// possible overheating
		display_message_overwrite("Possible Overheating");
 80011d2:	481b      	ldr	r0, [pc, #108]	; (8001240 <manage_chambers+0xf4>)
 80011d4:	f000 fd0c 	bl	8001bf0 <display_message_overwrite>
		power_electrodes(0, electrode_power_status);
 80011d8:	4b15      	ldr	r3, [pc, #84]	; (8001230 <manage_chambers+0xe4>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4619      	mov	r1, r3
 80011de:	2000      	movs	r0, #0
 80011e0:	f7ff ff86 	bl	80010f0 <power_electrodes>
		return;
 80011e4:	e021      	b.n	800122a <manage_chambers+0xde>
	}

	if (gas1.gas_pressure < PRESSURE_THRESH &&
 80011e6:	4b11      	ldr	r3, [pc, #68]	; (800122c <manage_chambers+0xe0>)
 80011e8:	edd3 7a03 	vldr	s15, [r3, #12]
 80011ec:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80011f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f8:	d517      	bpl.n	800122a <manage_chambers+0xde>
			gas1.gas_temperature < TEMPERATURE_THRESH &&
 80011fa:	4b0c      	ldr	r3, [pc, #48]	; (800122c <manage_chambers+0xe0>)
 80011fc:	edd3 7a02 	vldr	s15, [r3, #8]
	if (gas1.gas_pressure < PRESSURE_THRESH &&
 8001200:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800123c <manage_chambers+0xf0>
 8001204:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800120c:	d50d      	bpl.n	800122a <manage_chambers+0xde>
			!(*electrode_power_status))
 800120e:	4b08      	ldr	r3, [pc, #32]	; (8001230 <manage_chambers+0xe4>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	681b      	ldr	r3, [r3, #0]
			gas1.gas_temperature < TEMPERATURE_THRESH &&
 8001214:	2b00      	cmp	r3, #0
 8001216:	d108      	bne.n	800122a <manage_chambers+0xde>
	{
		// gas parameters within threshold
		display_message_overwrite("Powering Electrodes");
 8001218:	480a      	ldr	r0, [pc, #40]	; (8001244 <manage_chambers+0xf8>)
 800121a:	f000 fce9 	bl	8001bf0 <display_message_overwrite>
		power_electrodes(1, electrode_power_status);
 800121e:	4b04      	ldr	r3, [pc, #16]	; (8001230 <manage_chambers+0xe4>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4619      	mov	r1, r3
 8001224:	2001      	movs	r0, #1
 8001226:	f7ff ff63 	bl	80010f0 <power_electrodes>
	}

}
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20000210 	.word	0x20000210
 8001230:	2000084c 	.word	0x2000084c
 8001234:	08008a50 	.word	0x08008a50
 8001238:	08008a68 	.word	0x08008a68
 800123c:	42700000 	.word	0x42700000
 8001240:	08008a80 	.word	0x08008a80
 8001244:	08008a98 	.word	0x08008a98

08001248 <display_gas_parameters>:

void display_gas_parameters(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
	sprintf(oled_buf2, "P: %.4fbar", gas1.gas_pressure);
 800124c:	4b25      	ldr	r3, [pc, #148]	; (80012e4 <display_gas_parameters+0x9c>)
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff f981 	bl	8000558 <__aeabi_f2d>
 8001256:	4602      	mov	r2, r0
 8001258:	460b      	mov	r3, r1
 800125a:	4923      	ldr	r1, [pc, #140]	; (80012e8 <display_gas_parameters+0xa0>)
 800125c:	4823      	ldr	r0, [pc, #140]	; (80012ec <display_gas_parameters+0xa4>)
 800125e:	f005 fa8d 	bl	800677c <siprintf>
	display_message_overwrite(oled_buf2);
 8001262:	4822      	ldr	r0, [pc, #136]	; (80012ec <display_gas_parameters+0xa4>)
 8001264:	f000 fcc4 	bl	8001bf0 <display_message_overwrite>
	display1.cur_y += 10;
 8001268:	4b21      	ldr	r3, [pc, #132]	; (80012f0 <display_gas_parameters+0xa8>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	330a      	adds	r3, #10
 800126e:	b2da      	uxtb	r2, r3
 8001270:	4b1f      	ldr	r3, [pc, #124]	; (80012f0 <display_gas_parameters+0xa8>)
 8001272:	701a      	strb	r2, [r3, #0]
	sprintf(oled_buf2, "Conc: %.2f%%", gas1.gas_concentration);
 8001274:	4b1b      	ldr	r3, [pc, #108]	; (80012e4 <display_gas_parameters+0x9c>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff f96d 	bl	8000558 <__aeabi_f2d>
 800127e:	4602      	mov	r2, r0
 8001280:	460b      	mov	r3, r1
 8001282:	491c      	ldr	r1, [pc, #112]	; (80012f4 <display_gas_parameters+0xac>)
 8001284:	4819      	ldr	r0, [pc, #100]	; (80012ec <display_gas_parameters+0xa4>)
 8001286:	f005 fa79 	bl	800677c <siprintf>
	display_message(oled_buf2);
 800128a:	4818      	ldr	r0, [pc, #96]	; (80012ec <display_gas_parameters+0xa4>)
 800128c:	f000 fc8a 	bl	8001ba4 <display_message>
	display1.cur_y += 10;
 8001290:	4b17      	ldr	r3, [pc, #92]	; (80012f0 <display_gas_parameters+0xa8>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	330a      	adds	r3, #10
 8001296:	b2da      	uxtb	r2, r3
 8001298:	4b15      	ldr	r3, [pc, #84]	; (80012f0 <display_gas_parameters+0xa8>)
 800129a:	701a      	strb	r2, [r3, #0]
	sprintf(oled_buf2, "Flow: %.2fL/min", gas1.gas_flowrate);
 800129c:	4b11      	ldr	r3, [pc, #68]	; (80012e4 <display_gas_parameters+0x9c>)
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff f959 	bl	8000558 <__aeabi_f2d>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	4913      	ldr	r1, [pc, #76]	; (80012f8 <display_gas_parameters+0xb0>)
 80012ac:	480f      	ldr	r0, [pc, #60]	; (80012ec <display_gas_parameters+0xa4>)
 80012ae:	f005 fa65 	bl	800677c <siprintf>
	display_message(oled_buf2);
 80012b2:	480e      	ldr	r0, [pc, #56]	; (80012ec <display_gas_parameters+0xa4>)
 80012b4:	f000 fc76 	bl	8001ba4 <display_message>
	display1.cur_y += 10;
 80012b8:	4b0d      	ldr	r3, [pc, #52]	; (80012f0 <display_gas_parameters+0xa8>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	330a      	adds	r3, #10
 80012be:	b2da      	uxtb	r2, r3
 80012c0:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <display_gas_parameters+0xa8>)
 80012c2:	701a      	strb	r2, [r3, #0]
	sprintf(oled_buf2, "Temp: %.2fdegC", gas1.gas_temperature);
 80012c4:	4b07      	ldr	r3, [pc, #28]	; (80012e4 <display_gas_parameters+0x9c>)
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f945 	bl	8000558 <__aeabi_f2d>
 80012ce:	4602      	mov	r2, r0
 80012d0:	460b      	mov	r3, r1
 80012d2:	490a      	ldr	r1, [pc, #40]	; (80012fc <display_gas_parameters+0xb4>)
 80012d4:	4805      	ldr	r0, [pc, #20]	; (80012ec <display_gas_parameters+0xa4>)
 80012d6:	f005 fa51 	bl	800677c <siprintf>
	display_message(oled_buf2);
 80012da:	4804      	ldr	r0, [pc, #16]	; (80012ec <display_gas_parameters+0xa4>)
 80012dc:	f000 fc62 	bl	8001ba4 <display_message>
}
 80012e0:	bf00      	nop
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	20000210 	.word	0x20000210
 80012e8:	08008aac 	.word	0x08008aac
 80012ec:	20000220 	.word	0x20000220
 80012f0:	200007e0 	.word	0x200007e0
 80012f4:	08008ab8 	.word	0x08008ab8
 80012f8:	08008ac8 	.word	0x08008ac8
 80012fc:	08008ad8 	.word	0x08008ad8

08001300 <HAL_UART_RxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* GAS CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a09      	ldr	r2, [pc, #36]	; (8001334 <HAL_UART_RxCpltCallback+0x34>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d10c      	bne.n	800132c <HAL_UART_RxCpltCallback+0x2c>
	{
		HAL_UART_Receive_DMA(huart, gasRxBuffer, GASRXBUFSIZE);
 8001312:	220c      	movs	r2, #12
 8001314:	4908      	ldr	r1, [pc, #32]	; (8001338 <HAL_UART_RxCpltCallback+0x38>)
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f003 fc54 	bl	8004bc4 <HAL_UART_Receive_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 800131c:	4b07      	ldr	r3, [pc, #28]	; (800133c <HAL_UART_RxCpltCallback+0x3c>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	4b06      	ldr	r3, [pc, #24]	; (800133c <HAL_UART_RxCpltCallback+0x3c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f022 0208 	bic.w	r2, r2, #8
 800132a:	601a      	str	r2, [r3, #0]
	}
}
 800132c:	bf00      	nop
 800132e:	3708      	adds	r7, #8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40004400 	.word	0x40004400
 8001338:	20000200 	.word	0x20000200
 800133c:	20000368 	.word	0x20000368

08001340 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001344:	f000 ffca 	bl	80022dc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001348:	f000 f830 	bl	80013ac <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800134c:	f000 f960 	bl	8001610 <MX_GPIO_Init>
	MX_DMA_Init();
 8001350:	f000 f93e 	bl	80015d0 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8001354:	f000 f912 	bl	800157c <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8001358:	f000 f890 	bl	800147c <MX_ADC1_Init>
	MX_I2C2_Init();
 800135c:	f000 f8e0 	bl	8001520 <MX_I2C2_Init>
	/* USER CODE BEGIN 2 */
	HAL_Delay(1500);
 8001360:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001364:	f001 f82c 	bl	80023c0 <HAL_Delay>
	ssd1306_Init();
 8001368:	f000 fa14 	bl	8001794 <ssd1306_Init>
	/* GAS CODE BEGIN 2 */
	HAL_UART_Receive_DMA(&huart2, gasRxBuffer, GASRXBUFSIZE);
 800136c:	220c      	movs	r2, #12
 800136e:	490c      	ldr	r1, [pc, #48]	; (80013a0 <main+0x60>)
 8001370:	480c      	ldr	r0, [pc, #48]	; (80013a4 <main+0x64>)
 8001372:	f003 fc27 	bl	8004bc4 <HAL_UART_Receive_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8001376:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <main+0x68>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	4b0a      	ldr	r3, [pc, #40]	; (80013a8 <main+0x68>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f022 0208 	bic.w	r2, r2, #8
 8001384:	601a      	str	r2, [r3, #0]
	/* GAS CODE END 2 */
	/* WATER CODE BEGIN 2 */
	waterInitialization();
 8001386:	f000 febf 	bl	8002108 <waterInitialization>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		/* GAS CODE BEGIN WHILE */
		get_oxygen_params();
 800138a:	f7ff fe11 	bl	8000fb0 <get_oxygen_params>
		manage_chambers();
 800138e:	f7ff fedd 	bl	800114c <manage_chambers>
		display_gas_parameters();
 8001392:	f7ff ff59 	bl	8001248 <display_gas_parameters>
		HAL_Delay(100);
 8001396:	2064      	movs	r0, #100	; 0x64
 8001398:	f001 f812 	bl	80023c0 <HAL_Delay>
		get_oxygen_params();
 800139c:	e7f5      	b.n	800138a <main+0x4a>
 800139e:	bf00      	nop
 80013a0:	20000200 	.word	0x20000200
 80013a4:	20000320 	.word	0x20000320
 80013a8:	20000368 	.word	0x20000368

080013ac <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b094      	sub	sp, #80	; 0x50
 80013b0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b2:	f107 0320 	add.w	r3, r7, #32
 80013b6:	2230      	movs	r2, #48	; 0x30
 80013b8:	2100      	movs	r1, #0
 80013ba:	4618      	mov	r0, r3
 80013bc:	f005 fa5b 	bl	8006876 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c0:	f107 030c 	add.w	r3, r7, #12
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80013d0:	2300      	movs	r3, #0
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	4b27      	ldr	r3, [pc, #156]	; (8001474 <SystemClock_Config+0xc8>)
 80013d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d8:	4a26      	ldr	r2, [pc, #152]	; (8001474 <SystemClock_Config+0xc8>)
 80013da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013de:	6413      	str	r3, [r2, #64]	; 0x40
 80013e0:	4b24      	ldr	r3, [pc, #144]	; (8001474 <SystemClock_Config+0xc8>)
 80013e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e8:	60bb      	str	r3, [r7, #8]
 80013ea:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013ec:	2300      	movs	r3, #0
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	4b21      	ldr	r3, [pc, #132]	; (8001478 <SystemClock_Config+0xcc>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a20      	ldr	r2, [pc, #128]	; (8001478 <SystemClock_Config+0xcc>)
 80013f6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80013fa:	6013      	str	r3, [r2, #0]
 80013fc:	4b1e      	ldr	r3, [pc, #120]	; (8001478 <SystemClock_Config+0xcc>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001404:	607b      	str	r3, [r7, #4]
 8001406:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001408:	2301      	movs	r3, #1
 800140a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800140c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001410:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001412:	2302      	movs	r3, #2
 8001414:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001416:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800141a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 25;
 800141c:	2319      	movs	r3, #25
 800141e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 192;
 8001420:	23c0      	movs	r3, #192	; 0xc0
 8001422:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001424:	2302      	movs	r3, #2
 8001426:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001428:	2304      	movs	r3, #4
 800142a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800142c:	f107 0320 	add.w	r3, r7, #32
 8001430:	4618      	mov	r0, r3
 8001432:	f002 ff1f 	bl	8004274 <HAL_RCC_OscConfig>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <SystemClock_Config+0x94>
	{
		Error_Handler();
 800143c:	f000 f96c 	bl	8001718 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001440:	230f      	movs	r3, #15
 8001442:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001444:	2302      	movs	r3, #2
 8001446:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800144c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001450:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001452:	2300      	movs	r3, #0
 8001454:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001456:	f107 030c 	add.w	r3, r7, #12
 800145a:	2103      	movs	r1, #3
 800145c:	4618      	mov	r0, r3
 800145e:	f003 f981 	bl	8004764 <HAL_RCC_ClockConfig>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <SystemClock_Config+0xc0>
	{
		Error_Handler();
 8001468:	f000 f956 	bl	8001718 <Error_Handler>
	}
}
 800146c:	bf00      	nop
 800146e:	3750      	adds	r7, #80	; 0x50
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40023800 	.word	0x40023800
 8001478:	40007000 	.word	0x40007000

0800147c <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 8001482:	463b      	mov	r3, r7
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 800148e:	4b21      	ldr	r3, [pc, #132]	; (8001514 <MX_ADC1_Init+0x98>)
 8001490:	4a21      	ldr	r2, [pc, #132]	; (8001518 <MX_ADC1_Init+0x9c>)
 8001492:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001494:	4b1f      	ldr	r3, [pc, #124]	; (8001514 <MX_ADC1_Init+0x98>)
 8001496:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800149a:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800149c:	4b1d      	ldr	r3, [pc, #116]	; (8001514 <MX_ADC1_Init+0x98>)
 800149e:	2200      	movs	r2, #0
 80014a0:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 80014a2:	4b1c      	ldr	r3, [pc, #112]	; (8001514 <MX_ADC1_Init+0x98>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80014a8:	4b1a      	ldr	r3, [pc, #104]	; (8001514 <MX_ADC1_Init+0x98>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014ae:	4b19      	ldr	r3, [pc, #100]	; (8001514 <MX_ADC1_Init+0x98>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014b6:	4b17      	ldr	r3, [pc, #92]	; (8001514 <MX_ADC1_Init+0x98>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014bc:	4b15      	ldr	r3, [pc, #84]	; (8001514 <MX_ADC1_Init+0x98>)
 80014be:	4a17      	ldr	r2, [pc, #92]	; (800151c <MX_ADC1_Init+0xa0>)
 80014c0:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014c2:	4b14      	ldr	r3, [pc, #80]	; (8001514 <MX_ADC1_Init+0x98>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 80014c8:	4b12      	ldr	r3, [pc, #72]	; (8001514 <MX_ADC1_Init+0x98>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80014ce:	4b11      	ldr	r3, [pc, #68]	; (8001514 <MX_ADC1_Init+0x98>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014d6:	4b0f      	ldr	r3, [pc, #60]	; (8001514 <MX_ADC1_Init+0x98>)
 80014d8:	2201      	movs	r2, #1
 80014da:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014dc:	480d      	ldr	r0, [pc, #52]	; (8001514 <MX_ADC1_Init+0x98>)
 80014de:	f000 ff93 	bl	8002408 <HAL_ADC_Init>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_ADC1_Init+0x70>
	{
		Error_Handler();
 80014e8:	f000 f916 	bl	8001718 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 80014ec:	2309      	movs	r3, #9
 80014ee:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80014f0:	2301      	movs	r3, #1
 80014f2:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80014f4:	2300      	movs	r3, #0
 80014f6:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014f8:	463b      	mov	r3, r7
 80014fa:	4619      	mov	r1, r3
 80014fc:	4805      	ldr	r0, [pc, #20]	; (8001514 <MX_ADC1_Init+0x98>)
 80014fe:	f001 f913 	bl	8002728 <HAL_ADC_ConfigChannel>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_ADC1_Init+0x90>
	{
		Error_Handler();
 8001508:	f000 f906 	bl	8001718 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 800150c:	bf00      	nop
 800150e:	3710      	adds	r7, #16
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	20000284 	.word	0x20000284
 8001518:	40012000 	.word	0x40012000
 800151c:	0f000001 	.word	0x0f000001

08001520 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 8001524:	4b12      	ldr	r3, [pc, #72]	; (8001570 <MX_I2C2_Init+0x50>)
 8001526:	4a13      	ldr	r2, [pc, #76]	; (8001574 <MX_I2C2_Init+0x54>)
 8001528:	601a      	str	r2, [r3, #0]
	hi2c2.Init.ClockSpeed = 400000;
 800152a:	4b11      	ldr	r3, [pc, #68]	; (8001570 <MX_I2C2_Init+0x50>)
 800152c:	4a12      	ldr	r2, [pc, #72]	; (8001578 <MX_I2C2_Init+0x58>)
 800152e:	605a      	str	r2, [r3, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001530:	4b0f      	ldr	r3, [pc, #60]	; (8001570 <MX_I2C2_Init+0x50>)
 8001532:	2200      	movs	r2, #0
 8001534:	609a      	str	r2, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0;
 8001536:	4b0e      	ldr	r3, [pc, #56]	; (8001570 <MX_I2C2_Init+0x50>)
 8001538:	2200      	movs	r2, #0
 800153a:	60da      	str	r2, [r3, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800153c:	4b0c      	ldr	r3, [pc, #48]	; (8001570 <MX_I2C2_Init+0x50>)
 800153e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001542:	611a      	str	r2, [r3, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001544:	4b0a      	ldr	r3, [pc, #40]	; (8001570 <MX_I2C2_Init+0x50>)
 8001546:	2200      	movs	r2, #0
 8001548:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 800154a:	4b09      	ldr	r3, [pc, #36]	; (8001570 <MX_I2C2_Init+0x50>)
 800154c:	2200      	movs	r2, #0
 800154e:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001550:	4b07      	ldr	r3, [pc, #28]	; (8001570 <MX_I2C2_Init+0x50>)
 8001552:	2200      	movs	r2, #0
 8001554:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001556:	4b06      	ldr	r3, [pc, #24]	; (8001570 <MX_I2C2_Init+0x50>)
 8001558:	2200      	movs	r2, #0
 800155a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800155c:	4804      	ldr	r0, [pc, #16]	; (8001570 <MX_I2C2_Init+0x50>)
 800155e:	f002 f9db 	bl	8003918 <HAL_I2C_Init>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_I2C2_Init+0x4c>
	{
		Error_Handler();
 8001568:	f000 f8d6 	bl	8001718 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 800156c:	bf00      	nop
 800156e:	bd80      	pop	{r7, pc}
 8001570:	200002cc 	.word	0x200002cc
 8001574:	40005800 	.word	0x40005800
 8001578:	00061a80 	.word	0x00061a80

0800157c <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001580:	4b11      	ldr	r3, [pc, #68]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 8001582:	4a12      	ldr	r2, [pc, #72]	; (80015cc <MX_USART2_UART_Init+0x50>)
 8001584:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 8001586:	4b10      	ldr	r3, [pc, #64]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 8001588:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800158c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800158e:	4b0e      	ldr	r3, [pc, #56]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 8001590:	2200      	movs	r2, #0
 8001592:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001594:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 8001596:	2200      	movs	r2, #0
 8001598:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800159a:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 800159c:	2200      	movs	r2, #0
 800159e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80015a0:	4b09      	ldr	r3, [pc, #36]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 80015a2:	220c      	movs	r2, #12
 80015a4:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015a6:	4b08      	ldr	r3, [pc, #32]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015ac:	4b06      	ldr	r3, [pc, #24]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80015b2:	4805      	ldr	r0, [pc, #20]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 80015b4:	f003 fab6 	bl	8004b24 <HAL_UART_Init>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 80015be:	f000 f8ab 	bl	8001718 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000320 	.word	0x20000320
 80015cc:	40004400 	.word	0x40004400

080015d0 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	607b      	str	r3, [r7, #4]
 80015da:	4b0c      	ldr	r3, [pc, #48]	; (800160c <MX_DMA_Init+0x3c>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	4a0b      	ldr	r2, [pc, #44]	; (800160c <MX_DMA_Init+0x3c>)
 80015e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015e4:	6313      	str	r3, [r2, #48]	; 0x30
 80015e6:	4b09      	ldr	r3, [pc, #36]	; (800160c <MX_DMA_Init+0x3c>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015ee:	607b      	str	r3, [r7, #4]
 80015f0:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2100      	movs	r1, #0
 80015f6:	2010      	movs	r0, #16
 80015f8:	f001 fb9f 	bl	8002d3a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80015fc:	2010      	movs	r0, #16
 80015fe:	f001 fbb8 	bl	8002d72 <HAL_NVIC_EnableIRQ>

}
 8001602:	bf00      	nop
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	40023800 	.word	0x40023800

08001610 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b088      	sub	sp, #32
 8001614:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001616:	f107 030c 	add.w	r3, r7, #12
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	605a      	str	r2, [r3, #4]
 8001620:	609a      	str	r2, [r3, #8]
 8001622:	60da      	str	r2, [r3, #12]
 8001624:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	60bb      	str	r3, [r7, #8]
 800162a:	4b38      	ldr	r3, [pc, #224]	; (800170c <MX_GPIO_Init+0xfc>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	4a37      	ldr	r2, [pc, #220]	; (800170c <MX_GPIO_Init+0xfc>)
 8001630:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001634:	6313      	str	r3, [r2, #48]	; 0x30
 8001636:	4b35      	ldr	r3, [pc, #212]	; (800170c <MX_GPIO_Init+0xfc>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800163e:	60bb      	str	r3, [r7, #8]
 8001640:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001642:	2300      	movs	r3, #0
 8001644:	607b      	str	r3, [r7, #4]
 8001646:	4b31      	ldr	r3, [pc, #196]	; (800170c <MX_GPIO_Init+0xfc>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164a:	4a30      	ldr	r2, [pc, #192]	; (800170c <MX_GPIO_Init+0xfc>)
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	6313      	str	r3, [r2, #48]	; 0x30
 8001652:	4b2e      	ldr	r3, [pc, #184]	; (800170c <MX_GPIO_Init+0xfc>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	607b      	str	r3, [r7, #4]
 800165c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800165e:	2300      	movs	r3, #0
 8001660:	603b      	str	r3, [r7, #0]
 8001662:	4b2a      	ldr	r3, [pc, #168]	; (800170c <MX_GPIO_Init+0xfc>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001666:	4a29      	ldr	r2, [pc, #164]	; (800170c <MX_GPIO_Init+0xfc>)
 8001668:	f043 0302 	orr.w	r3, r3, #2
 800166c:	6313      	str	r3, [r2, #48]	; 0x30
 800166e:	4b27      	ldr	r3, [pc, #156]	; (800170c <MX_GPIO_Init+0xfc>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	603b      	str	r3, [r7, #0]
 8001678:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, Electrode1_Output_Pin|Electrode2_Output_Pin, GPIO_PIN_RESET);
 800167a:	2200      	movs	r2, #0
 800167c:	f44f 4110 	mov.w	r1, #36864	; 0x9000
 8001680:	4823      	ldr	r0, [pc, #140]	; (8001710 <MX_GPIO_Init+0x100>)
 8001682:	f002 f92f 	bl	80038e4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, Electrode3_Output_Pin|Electrode4_Output_Pin|Solenoid1_Output_Pin|Solenoid2_Output_Pin
 8001686:	2200      	movs	r2, #0
 8001688:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
 800168c:	4821      	ldr	r0, [pc, #132]	; (8001714 <MX_GPIO_Init+0x104>)
 800168e:	f002 f929 	bl	80038e4 <HAL_GPIO_WritePin>
			|Solenoid3_Output_Pin|Solenoid4_Output_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pins : Float_Chamber1_min_Pin Float_Chamber1_max_Pin Float_Chamber2_min_Pin Float_Chamber2_max_Pin */
	GPIO_InitStruct.Pin = Float_Chamber1_min_Pin|Float_Chamber1_max_Pin|Float_Chamber2_min_Pin|Float_Chamber2_max_Pin;
 8001692:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001696:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001698:	2300      	movs	r3, #0
 800169a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169c:	2300      	movs	r3, #0
 800169e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016a0:	f107 030c 	add.w	r3, r7, #12
 80016a4:	4619      	mov	r1, r3
 80016a6:	481b      	ldr	r0, [pc, #108]	; (8001714 <MX_GPIO_Init+0x104>)
 80016a8:	f001 ff80 	bl	80035ac <HAL_GPIO_Init>

	/*Configure GPIO pins : Float_Chamber3_min_Pin Float_Chamber3_max_Pin Float_Chamber4_min_Pin Float_Chamber4_max_Pin */
	GPIO_InitStruct.Pin = Float_Chamber3_min_Pin|Float_Chamber3_max_Pin|Float_Chamber4_min_Pin|Float_Chamber4_max_Pin;
 80016ac:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80016b0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016b2:	2300      	movs	r3, #0
 80016b4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ba:	f107 030c 	add.w	r3, r7, #12
 80016be:	4619      	mov	r1, r3
 80016c0:	4813      	ldr	r0, [pc, #76]	; (8001710 <MX_GPIO_Init+0x100>)
 80016c2:	f001 ff73 	bl	80035ac <HAL_GPIO_Init>

	/*Configure GPIO pins : Electrode1_Output_Pin Electrode2_Output_Pin */
	GPIO_InitStruct.Pin = Electrode1_Output_Pin|Electrode2_Output_Pin;
 80016c6:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 80016ca:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016cc:	2301      	movs	r3, #1
 80016ce:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d4:	2300      	movs	r3, #0
 80016d6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d8:	f107 030c 	add.w	r3, r7, #12
 80016dc:	4619      	mov	r1, r3
 80016de:	480c      	ldr	r0, [pc, #48]	; (8001710 <MX_GPIO_Init+0x100>)
 80016e0:	f001 ff64 	bl	80035ac <HAL_GPIO_Init>

	/*Configure GPIO pins : Electrode3_Output_Pin Electrode4_Output_Pin Solenoid1_Output_Pin Solenoid2_Output_Pin
                           Solenoid3_Output_Pin Solenoid4_Output_Pin */
	GPIO_InitStruct.Pin = Electrode3_Output_Pin|Electrode4_Output_Pin|Solenoid1_Output_Pin|Solenoid2_Output_Pin
 80016e4:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80016e8:	60fb      	str	r3, [r7, #12]
			|Solenoid3_Output_Pin|Solenoid4_Output_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ea:	2301      	movs	r3, #1
 80016ec:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f2:	2300      	movs	r3, #0
 80016f4:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f6:	f107 030c 	add.w	r3, r7, #12
 80016fa:	4619      	mov	r1, r3
 80016fc:	4805      	ldr	r0, [pc, #20]	; (8001714 <MX_GPIO_Init+0x104>)
 80016fe:	f001 ff55 	bl	80035ac <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001702:	bf00      	nop
 8001704:	3720      	adds	r7, #32
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40023800 	.word	0x40023800
 8001710:	40020000 	.word	0x40020000
 8001714:	40020400 	.word	0x40020400

08001718 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800171c:	b672      	cpsid	i
}
 800171e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001720:	e7fe      	b.n	8001720 <Error_Handler+0x8>

08001722 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001722:	b480      	push	{r7}
 8001724:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001726:	bf00      	nop
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af04      	add	r7, sp, #16
 8001736:	4603      	mov	r3, r0
 8001738:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800173a:	f04f 33ff 	mov.w	r3, #4294967295
 800173e:	9302      	str	r3, [sp, #8]
 8001740:	2301      	movs	r3, #1
 8001742:	9301      	str	r3, [sp, #4]
 8001744:	1dfb      	adds	r3, r7, #7
 8001746:	9300      	str	r3, [sp, #0]
 8001748:	2301      	movs	r3, #1
 800174a:	2200      	movs	r2, #0
 800174c:	2178      	movs	r1, #120	; 0x78
 800174e:	4803      	ldr	r0, [pc, #12]	; (800175c <ssd1306_WriteCommand+0x2c>)
 8001750:	f002 fa26 	bl	8003ba0 <HAL_I2C_Mem_Write>
}
 8001754:	bf00      	nop
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	200002cc 	.word	0x200002cc

08001760 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af04      	add	r7, sp, #16
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	b29b      	uxth	r3, r3
 800176e:	f04f 32ff 	mov.w	r2, #4294967295
 8001772:	9202      	str	r2, [sp, #8]
 8001774:	9301      	str	r3, [sp, #4]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	9300      	str	r3, [sp, #0]
 800177a:	2301      	movs	r3, #1
 800177c:	2240      	movs	r2, #64	; 0x40
 800177e:	2178      	movs	r1, #120	; 0x78
 8001780:	4803      	ldr	r0, [pc, #12]	; (8001790 <ssd1306_WriteData+0x30>)
 8001782:	f002 fa0d 	bl	8003ba0 <HAL_I2C_Mem_Write>
}
 8001786:	bf00      	nop
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	200002cc 	.word	0x200002cc

08001794 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001798:	f7ff ffc3 	bl	8001722 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800179c:	2064      	movs	r0, #100	; 0x64
 800179e:	f000 fe0f 	bl	80023c0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80017a2:	2000      	movs	r0, #0
 80017a4:	f000 f9e0 	bl	8001b68 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80017a8:	2020      	movs	r0, #32
 80017aa:	f7ff ffc1 	bl	8001730 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80017ae:	2000      	movs	r0, #0
 80017b0:	f7ff ffbe 	bl	8001730 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80017b4:	20b0      	movs	r0, #176	; 0xb0
 80017b6:	f7ff ffbb 	bl	8001730 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80017ba:	20c8      	movs	r0, #200	; 0xc8
 80017bc:	f7ff ffb8 	bl	8001730 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80017c0:	2000      	movs	r0, #0
 80017c2:	f7ff ffb5 	bl	8001730 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80017c6:	2010      	movs	r0, #16
 80017c8:	f7ff ffb2 	bl	8001730 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80017cc:	2040      	movs	r0, #64	; 0x40
 80017ce:	f7ff ffaf 	bl	8001730 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80017d2:	20ff      	movs	r0, #255	; 0xff
 80017d4:	f000 f9b4 	bl	8001b40 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80017d8:	20a1      	movs	r0, #161	; 0xa1
 80017da:	f7ff ffa9 	bl	8001730 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80017de:	20a6      	movs	r0, #166	; 0xa6
 80017e0:	f7ff ffa6 	bl	8001730 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80017e4:	20a8      	movs	r0, #168	; 0xa8
 80017e6:	f7ff ffa3 	bl	8001730 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80017ea:	203f      	movs	r0, #63	; 0x3f
 80017ec:	f7ff ffa0 	bl	8001730 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80017f0:	20a4      	movs	r0, #164	; 0xa4
 80017f2:	f7ff ff9d 	bl	8001730 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80017f6:	20d3      	movs	r0, #211	; 0xd3
 80017f8:	f7ff ff9a 	bl	8001730 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80017fc:	2000      	movs	r0, #0
 80017fe:	f7ff ff97 	bl	8001730 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001802:	20d5      	movs	r0, #213	; 0xd5
 8001804:	f7ff ff94 	bl	8001730 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001808:	20f0      	movs	r0, #240	; 0xf0
 800180a:	f7ff ff91 	bl	8001730 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800180e:	20d9      	movs	r0, #217	; 0xd9
 8001810:	f7ff ff8e 	bl	8001730 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001814:	2022      	movs	r0, #34	; 0x22
 8001816:	f7ff ff8b 	bl	8001730 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800181a:	20da      	movs	r0, #218	; 0xda
 800181c:	f7ff ff88 	bl	8001730 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001820:	2012      	movs	r0, #18
 8001822:	f7ff ff85 	bl	8001730 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001826:	20db      	movs	r0, #219	; 0xdb
 8001828:	f7ff ff82 	bl	8001730 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800182c:	2020      	movs	r0, #32
 800182e:	f7ff ff7f 	bl	8001730 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001832:	208d      	movs	r0, #141	; 0x8d
 8001834:	f7ff ff7c 	bl	8001730 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001838:	2014      	movs	r0, #20
 800183a:	f7ff ff79 	bl	8001730 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800183e:	2001      	movs	r0, #1
 8001840:	f000 f992 	bl	8001b68 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001844:	2000      	movs	r0, #0
 8001846:	f000 f80f 	bl	8001868 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800184a:	f000 f825 	bl	8001898 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800184e:	4b05      	ldr	r3, [pc, #20]	; (8001864 <ssd1306_Init+0xd0>)
 8001850:	2200      	movs	r2, #0
 8001852:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001854:	4b03      	ldr	r3, [pc, #12]	; (8001864 <ssd1306_Init+0xd0>)
 8001856:	2200      	movs	r2, #0
 8001858:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800185a:	4b02      	ldr	r3, [pc, #8]	; (8001864 <ssd1306_Init+0xd0>)
 800185c:	2201      	movs	r2, #1
 800185e:	711a      	strb	r2, [r3, #4]
}
 8001860:	bf00      	nop
 8001862:	bd80      	pop	{r7, pc}
 8001864:	200007d8 	.word	0x200007d8

08001868 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d101      	bne.n	800187c <ssd1306_Fill+0x14>
 8001878:	2300      	movs	r3, #0
 800187a:	e000      	b.n	800187e <ssd1306_Fill+0x16>
 800187c:	23ff      	movs	r3, #255	; 0xff
 800187e:	f44f 6282 	mov.w	r2, #1040	; 0x410
 8001882:	4619      	mov	r1, r3
 8001884:	4803      	ldr	r0, [pc, #12]	; (8001894 <ssd1306_Fill+0x2c>)
 8001886:	f004 fff6 	bl	8006876 <memset>
}
 800188a:	bf00      	nop
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	200003c8 	.word	0x200003c8

08001898 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800189e:	2300      	movs	r3, #0
 80018a0:	71fb      	strb	r3, [r7, #7]
 80018a2:	e01a      	b.n	80018da <ssd1306_UpdateScreen+0x42>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	3b50      	subs	r3, #80	; 0x50
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7ff ff40 	bl	8001730 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80018b0:	2000      	movs	r0, #0
 80018b2:	f7ff ff3d 	bl	8001730 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80018b6:	2010      	movs	r0, #16
 80018b8:	f7ff ff3a 	bl	8001730 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_DISP_WIDTH *i],SSD1306_DISP_WIDTH);
 80018bc:	79fa      	ldrb	r2, [r7, #7]
 80018be:	4613      	mov	r3, r2
 80018c0:	019b      	lsls	r3, r3, #6
 80018c2:	4413      	add	r3, r2
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	461a      	mov	r2, r3
 80018c8:	4b08      	ldr	r3, [pc, #32]	; (80018ec <ssd1306_UpdateScreen+0x54>)
 80018ca:	4413      	add	r3, r2
 80018cc:	2182      	movs	r1, #130	; 0x82
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7ff ff46 	bl	8001760 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80018d4:	79fb      	ldrb	r3, [r7, #7]
 80018d6:	3301      	adds	r3, #1
 80018d8:	71fb      	strb	r3, [r7, #7]
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	2b07      	cmp	r3, #7
 80018de:	d9e1      	bls.n	80018a4 <ssd1306_UpdateScreen+0xc>
    }
}
 80018e0:	bf00      	nop
 80018e2:	bf00      	nop
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	200003c8 	.word	0x200003c8

080018f0 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80018f0:	b490      	push	{r4, r7}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	71fb      	strb	r3, [r7, #7]
 80018fa:	460b      	mov	r3, r1
 80018fc:	71bb      	strb	r3, [r7, #6]
 80018fe:	4613      	mov	r3, r2
 8001900:	717b      	strb	r3, [r7, #5]
    if((x + SSD1306_X_SC_OFFSET) >= SSD1306_DISP_WIDTH  || y >= SSD1306_HEIGHT) {
 8001902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001906:	2b00      	cmp	r3, #0
 8001908:	db4d      	blt.n	80019a6 <ssd1306_DrawPixel+0xb6>
 800190a:	79bb      	ldrb	r3, [r7, #6]
 800190c:	2b3f      	cmp	r3, #63	; 0x3f
 800190e:	d84a      	bhi.n	80019a6 <ssd1306_DrawPixel+0xb6>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001910:	797b      	ldrb	r3, [r7, #5]
 8001912:	2b01      	cmp	r3, #1
 8001914:	d122      	bne.n	800195c <ssd1306_DrawPixel+0x6c>
        SSD1306_Buffer[(x + SSD1306_X_SC_OFFSET) + (y / 8) * SSD1306_DISP_WIDTH ] |= 1 << (y % 8);
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	1c9a      	adds	r2, r3, #2
 800191a:	79bb      	ldrb	r3, [r7, #6]
 800191c:	08db      	lsrs	r3, r3, #3
 800191e:	b2d8      	uxtb	r0, r3
 8001920:	4601      	mov	r1, r0
 8001922:	460b      	mov	r3, r1
 8001924:	019b      	lsls	r3, r3, #6
 8001926:	440b      	add	r3, r1
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	4413      	add	r3, r2
 800192c:	4a20      	ldr	r2, [pc, #128]	; (80019b0 <ssd1306_DrawPixel+0xc0>)
 800192e:	5cd3      	ldrb	r3, [r2, r3]
 8001930:	b25a      	sxtb	r2, r3
 8001932:	79bb      	ldrb	r3, [r7, #6]
 8001934:	f003 0307 	and.w	r3, r3, #7
 8001938:	2101      	movs	r1, #1
 800193a:	fa01 f303 	lsl.w	r3, r1, r3
 800193e:	b25b      	sxtb	r3, r3
 8001940:	4313      	orrs	r3, r2
 8001942:	b25c      	sxtb	r4, r3
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	1c9a      	adds	r2, r3, #2
 8001948:	4601      	mov	r1, r0
 800194a:	460b      	mov	r3, r1
 800194c:	019b      	lsls	r3, r3, #6
 800194e:	440b      	add	r3, r1
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	4413      	add	r3, r2
 8001954:	b2e1      	uxtb	r1, r4
 8001956:	4a16      	ldr	r2, [pc, #88]	; (80019b0 <ssd1306_DrawPixel+0xc0>)
 8001958:	54d1      	strb	r1, [r2, r3]
 800195a:	e025      	b.n	80019a8 <ssd1306_DrawPixel+0xb8>
    } else { 
        SSD1306_Buffer[(x + SSD1306_X_SC_OFFSET) + (y / 8) * SSD1306_DISP_WIDTH ] &= ~(1 << (y % 8));
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	1c9a      	adds	r2, r3, #2
 8001960:	79bb      	ldrb	r3, [r7, #6]
 8001962:	08db      	lsrs	r3, r3, #3
 8001964:	b2d8      	uxtb	r0, r3
 8001966:	4601      	mov	r1, r0
 8001968:	460b      	mov	r3, r1
 800196a:	019b      	lsls	r3, r3, #6
 800196c:	440b      	add	r3, r1
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	4413      	add	r3, r2
 8001972:	4a0f      	ldr	r2, [pc, #60]	; (80019b0 <ssd1306_DrawPixel+0xc0>)
 8001974:	5cd3      	ldrb	r3, [r2, r3]
 8001976:	b25a      	sxtb	r2, r3
 8001978:	79bb      	ldrb	r3, [r7, #6]
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	2101      	movs	r1, #1
 8001980:	fa01 f303 	lsl.w	r3, r1, r3
 8001984:	b25b      	sxtb	r3, r3
 8001986:	43db      	mvns	r3, r3
 8001988:	b25b      	sxtb	r3, r3
 800198a:	4013      	ands	r3, r2
 800198c:	b25c      	sxtb	r4, r3
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	1c9a      	adds	r2, r3, #2
 8001992:	4601      	mov	r1, r0
 8001994:	460b      	mov	r3, r1
 8001996:	019b      	lsls	r3, r3, #6
 8001998:	440b      	add	r3, r1
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	4413      	add	r3, r2
 800199e:	b2e1      	uxtb	r1, r4
 80019a0:	4a03      	ldr	r2, [pc, #12]	; (80019b0 <ssd1306_DrawPixel+0xc0>)
 80019a2:	54d1      	strb	r1, [r2, r3]
 80019a4:	e000      	b.n	80019a8 <ssd1306_DrawPixel+0xb8>
        return;
 80019a6:	bf00      	nop
    }
}
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc90      	pop	{r4, r7}
 80019ae:	4770      	bx	lr
 80019b0:	200003c8 	.word	0x200003c8

080019b4 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 80019b4:	b590      	push	{r4, r7, lr}
 80019b6:	b089      	sub	sp, #36	; 0x24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4604      	mov	r4, r0
 80019bc:	1d38      	adds	r0, r7, #4
 80019be:	e880 0006 	stmia.w	r0, {r1, r2}
 80019c2:	461a      	mov	r2, r3
 80019c4:	4623      	mov	r3, r4
 80019c6:	73fb      	strb	r3, [r7, #15]
 80019c8:	4613      	mov	r3, r2
 80019ca:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80019cc:	7bfb      	ldrb	r3, [r7, #15]
 80019ce:	2b1f      	cmp	r3, #31
 80019d0:	d902      	bls.n	80019d8 <ssd1306_WriteChar+0x24>
 80019d2:	7bfb      	ldrb	r3, [r7, #15]
 80019d4:	2b7e      	cmp	r3, #126	; 0x7e
 80019d6:	d901      	bls.n	80019dc <ssd1306_WriteChar+0x28>
        return 0;
 80019d8:	2300      	movs	r3, #0
 80019da:	e06d      	b.n	8001ab8 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80019dc:	4b38      	ldr	r3, [pc, #224]	; (8001ac0 <ssd1306_WriteChar+0x10c>)
 80019de:	881b      	ldrh	r3, [r3, #0]
 80019e0:	461a      	mov	r2, r3
 80019e2:	793b      	ldrb	r3, [r7, #4]
 80019e4:	4413      	add	r3, r2
 80019e6:	2b80      	cmp	r3, #128	; 0x80
 80019e8:	dc06      	bgt.n	80019f8 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 80019ea:	4b35      	ldr	r3, [pc, #212]	; (8001ac0 <ssd1306_WriteChar+0x10c>)
 80019ec:	885b      	ldrh	r3, [r3, #2]
 80019ee:	461a      	mov	r2, r3
 80019f0:	797b      	ldrb	r3, [r7, #5]
 80019f2:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80019f4:	2b40      	cmp	r3, #64	; 0x40
 80019f6:	dd01      	ble.n	80019fc <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 80019f8:	2300      	movs	r3, #0
 80019fa:	e05d      	b.n	8001ab8 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80019fc:	2300      	movs	r3, #0
 80019fe:	61fb      	str	r3, [r7, #28]
 8001a00:	e04c      	b.n	8001a9c <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001a02:	68ba      	ldr	r2, [r7, #8]
 8001a04:	7bfb      	ldrb	r3, [r7, #15]
 8001a06:	3b20      	subs	r3, #32
 8001a08:	7979      	ldrb	r1, [r7, #5]
 8001a0a:	fb01 f303 	mul.w	r3, r1, r3
 8001a0e:	4619      	mov	r1, r3
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	440b      	add	r3, r1
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	4413      	add	r3, r2
 8001a18:	881b      	ldrh	r3, [r3, #0]
 8001a1a:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61bb      	str	r3, [r7, #24]
 8001a20:	e034      	b.n	8001a8c <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8001a22:	697a      	ldr	r2, [r7, #20]
 8001a24:	69bb      	ldr	r3, [r7, #24]
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d012      	beq.n	8001a58 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001a32:	4b23      	ldr	r3, [pc, #140]	; (8001ac0 <ssd1306_WriteChar+0x10c>)
 8001a34:	881b      	ldrh	r3, [r3, #0]
 8001a36:	b2da      	uxtb	r2, r3
 8001a38:	69bb      	ldr	r3, [r7, #24]
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	4413      	add	r3, r2
 8001a3e:	b2d8      	uxtb	r0, r3
 8001a40:	4b1f      	ldr	r3, [pc, #124]	; (8001ac0 <ssd1306_WriteChar+0x10c>)
 8001a42:	885b      	ldrh	r3, [r3, #2]
 8001a44:	b2da      	uxtb	r2, r3
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	4413      	add	r3, r2
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	7bba      	ldrb	r2, [r7, #14]
 8001a50:	4619      	mov	r1, r3
 8001a52:	f7ff ff4d 	bl	80018f0 <ssd1306_DrawPixel>
 8001a56:	e016      	b.n	8001a86 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001a58:	4b19      	ldr	r3, [pc, #100]	; (8001ac0 <ssd1306_WriteChar+0x10c>)
 8001a5a:	881b      	ldrh	r3, [r3, #0]
 8001a5c:	b2da      	uxtb	r2, r3
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	4413      	add	r3, r2
 8001a64:	b2d8      	uxtb	r0, r3
 8001a66:	4b16      	ldr	r3, [pc, #88]	; (8001ac0 <ssd1306_WriteChar+0x10c>)
 8001a68:	885b      	ldrh	r3, [r3, #2]
 8001a6a:	b2da      	uxtb	r2, r3
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	4413      	add	r3, r2
 8001a72:	b2d9      	uxtb	r1, r3
 8001a74:	7bbb      	ldrb	r3, [r7, #14]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	bf0c      	ite	eq
 8001a7a:	2301      	moveq	r3, #1
 8001a7c:	2300      	movne	r3, #0
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	461a      	mov	r2, r3
 8001a82:	f7ff ff35 	bl	80018f0 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	3301      	adds	r3, #1
 8001a8a:	61bb      	str	r3, [r7, #24]
 8001a8c:	793b      	ldrb	r3, [r7, #4]
 8001a8e:	461a      	mov	r2, r3
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d3c5      	bcc.n	8001a22 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	61fb      	str	r3, [r7, #28]
 8001a9c:	797b      	ldrb	r3, [r7, #5]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d3ad      	bcc.n	8001a02 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001aa6:	4b06      	ldr	r3, [pc, #24]	; (8001ac0 <ssd1306_WriteChar+0x10c>)
 8001aa8:	881a      	ldrh	r2, [r3, #0]
 8001aaa:	793b      	ldrb	r3, [r7, #4]
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	4413      	add	r3, r2
 8001ab0:	b29a      	uxth	r2, r3
 8001ab2:	4b03      	ldr	r3, [pc, #12]	; (8001ac0 <ssd1306_WriteChar+0x10c>)
 8001ab4:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3724      	adds	r7, #36	; 0x24
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd90      	pop	{r4, r7, pc}
 8001ac0:	200007d8 	.word	0x200007d8

08001ac4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	60f8      	str	r0, [r7, #12]
 8001acc:	1d38      	adds	r0, r7, #4
 8001ace:	e880 0006 	stmia.w	r0, {r1, r2}
 8001ad2:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8001ad4:	e012      	b.n	8001afc <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	7818      	ldrb	r0, [r3, #0]
 8001ada:	78fb      	ldrb	r3, [r7, #3]
 8001adc:	1d3a      	adds	r2, r7, #4
 8001ade:	ca06      	ldmia	r2, {r1, r2}
 8001ae0:	f7ff ff68 	bl	80019b4 <ssd1306_WriteChar>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d002      	beq.n	8001af6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	e008      	b.n	8001b08 <ssd1306_WriteString+0x44>
        }
        str++;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	3301      	adds	r3, #1
 8001afa:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d1e8      	bne.n	8001ad6 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	781b      	ldrb	r3, [r3, #0]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3710      	adds	r7, #16
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	460a      	mov	r2, r1
 8001b1a:	71fb      	strb	r3, [r7, #7]
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001b20:	79fb      	ldrb	r3, [r7, #7]
 8001b22:	b29a      	uxth	r2, r3
 8001b24:	4b05      	ldr	r3, [pc, #20]	; (8001b3c <ssd1306_SetCursor+0x2c>)
 8001b26:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001b28:	79bb      	ldrb	r3, [r7, #6]
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	4b03      	ldr	r3, [pc, #12]	; (8001b3c <ssd1306_SetCursor+0x2c>)
 8001b2e:	805a      	strh	r2, [r3, #2]
}
 8001b30:	bf00      	nop
 8001b32:	370c      	adds	r7, #12
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr
 8001b3c:	200007d8 	.word	0x200007d8

08001b40 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001b4a:	2381      	movs	r3, #129	; 0x81
 8001b4c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001b4e:	7bfb      	ldrb	r3, [r7, #15]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff fded 	bl	8001730 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001b56:	79fb      	ldrb	r3, [r7, #7]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7ff fde9 	bl	8001730 <ssd1306_WriteCommand>
}
 8001b5e:	bf00      	nop
 8001b60:	3710      	adds	r7, #16
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
	...

08001b68 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001b72:	79fb      	ldrb	r3, [r7, #7]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d005      	beq.n	8001b84 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001b78:	23af      	movs	r3, #175	; 0xaf
 8001b7a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001b7c:	4b08      	ldr	r3, [pc, #32]	; (8001ba0 <ssd1306_SetDisplayOn+0x38>)
 8001b7e:	2201      	movs	r2, #1
 8001b80:	715a      	strb	r2, [r3, #5]
 8001b82:	e004      	b.n	8001b8e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001b84:	23ae      	movs	r3, #174	; 0xae
 8001b86:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001b88:	4b05      	ldr	r3, [pc, #20]	; (8001ba0 <ssd1306_SetDisplayOn+0x38>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001b8e:	7bfb      	ldrb	r3, [r7, #15]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7ff fdcd 	bl	8001730 <ssd1306_WriteCommand>
}
 8001b96:	bf00      	nop
 8001b98:	3710      	adds	r7, #16
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	200007d8 	.word	0x200007d8

08001ba4 <display_message>:
#include "ssd1306.h"

Display_t display1;

void display_message(char *message)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
	ssd1306_SetCursor(display1.cur_x, display1.cur_y);
 8001bac:	4b0c      	ldr	r3, [pc, #48]	; (8001be0 <display_message+0x3c>)
 8001bae:	785b      	ldrb	r3, [r3, #1]
 8001bb0:	4a0b      	ldr	r2, [pc, #44]	; (8001be0 <display_message+0x3c>)
 8001bb2:	7812      	ldrb	r2, [r2, #0]
 8001bb4:	4611      	mov	r1, r2
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff ffaa 	bl	8001b10 <ssd1306_SetCursor>
	sprintf(display1.oled_buf, "%s", message);
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	4909      	ldr	r1, [pc, #36]	; (8001be4 <display_message+0x40>)
 8001bc0:	4809      	ldr	r0, [pc, #36]	; (8001be8 <display_message+0x44>)
 8001bc2:	f004 fddb 	bl	800677c <siprintf>
    ssd1306_WriteString(display1.oled_buf, Font_7x10, White);
 8001bc6:	4a09      	ldr	r2, [pc, #36]	; (8001bec <display_message+0x48>)
 8001bc8:	2301      	movs	r3, #1
 8001bca:	ca06      	ldmia	r2, {r1, r2}
 8001bcc:	4806      	ldr	r0, [pc, #24]	; (8001be8 <display_message+0x44>)
 8001bce:	f7ff ff79 	bl	8001ac4 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8001bd2:	f7ff fe61 	bl	8001898 <ssd1306_UpdateScreen>
}
 8001bd6:	bf00      	nop
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	200007e0 	.word	0x200007e0
 8001be4:	08008ae8 	.word	0x08008ae8
 8001be8:	200007e2 	.word	0x200007e2
 8001bec:	20000000 	.word	0x20000000

08001bf0 <display_message_overwrite>:

void display_message_overwrite(char *message)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
	ssd1306_Fill(Black);
 8001bf8:	2000      	movs	r0, #0
 8001bfa:	f7ff fe35 	bl	8001868 <ssd1306_Fill>
	display1.cur_y = 0;
 8001bfe:	4b0f      	ldr	r3, [pc, #60]	; (8001c3c <display_message_overwrite+0x4c>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	701a      	strb	r2, [r3, #0]
	display1.cur_x = 0;
 8001c04:	4b0d      	ldr	r3, [pc, #52]	; (8001c3c <display_message_overwrite+0x4c>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	705a      	strb	r2, [r3, #1]
	ssd1306_SetCursor(display1.cur_x, display1.cur_y);
 8001c0a:	4b0c      	ldr	r3, [pc, #48]	; (8001c3c <display_message_overwrite+0x4c>)
 8001c0c:	785b      	ldrb	r3, [r3, #1]
 8001c0e:	4a0b      	ldr	r2, [pc, #44]	; (8001c3c <display_message_overwrite+0x4c>)
 8001c10:	7812      	ldrb	r2, [r2, #0]
 8001c12:	4611      	mov	r1, r2
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff ff7b 	bl	8001b10 <ssd1306_SetCursor>
	sprintf(display1.oled_buf, "%s", message);
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	4908      	ldr	r1, [pc, #32]	; (8001c40 <display_message_overwrite+0x50>)
 8001c1e:	4809      	ldr	r0, [pc, #36]	; (8001c44 <display_message_overwrite+0x54>)
 8001c20:	f004 fdac 	bl	800677c <siprintf>
    ssd1306_WriteString(display1.oled_buf, Font_7x10, White);
 8001c24:	4a08      	ldr	r2, [pc, #32]	; (8001c48 <display_message_overwrite+0x58>)
 8001c26:	2301      	movs	r3, #1
 8001c28:	ca06      	ldmia	r2, {r1, r2}
 8001c2a:	4806      	ldr	r0, [pc, #24]	; (8001c44 <display_message_overwrite+0x54>)
 8001c2c:	f7ff ff4a 	bl	8001ac4 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8001c30:	f7ff fe32 	bl	8001898 <ssd1306_UpdateScreen>
}
 8001c34:	bf00      	nop
 8001c36:	3708      	adds	r7, #8
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	200007e0 	.word	0x200007e0
 8001c40:	08008ae8 	.word	0x08008ae8
 8001c44:	200007e2 	.word	0x200007e2
 8001c48:	20000000 	.word	0x20000000

08001c4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	607b      	str	r3, [r7, #4]
 8001c56:	4b10      	ldr	r3, [pc, #64]	; (8001c98 <HAL_MspInit+0x4c>)
 8001c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c5a:	4a0f      	ldr	r2, [pc, #60]	; (8001c98 <HAL_MspInit+0x4c>)
 8001c5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c60:	6453      	str	r3, [r2, #68]	; 0x44
 8001c62:	4b0d      	ldr	r3, [pc, #52]	; (8001c98 <HAL_MspInit+0x4c>)
 8001c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c6a:	607b      	str	r3, [r7, #4]
 8001c6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	603b      	str	r3, [r7, #0]
 8001c72:	4b09      	ldr	r3, [pc, #36]	; (8001c98 <HAL_MspInit+0x4c>)
 8001c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c76:	4a08      	ldr	r2, [pc, #32]	; (8001c98 <HAL_MspInit+0x4c>)
 8001c78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c7e:	4b06      	ldr	r3, [pc, #24]	; (8001c98 <HAL_MspInit+0x4c>)
 8001c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c86:	603b      	str	r3, [r7, #0]
 8001c88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	40023800 	.word	0x40023800

08001c9c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b08a      	sub	sp, #40	; 0x28
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca4:	f107 0314 	add.w	r3, r7, #20
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	605a      	str	r2, [r3, #4]
 8001cae:	609a      	str	r2, [r3, #8]
 8001cb0:	60da      	str	r2, [r3, #12]
 8001cb2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a17      	ldr	r2, [pc, #92]	; (8001d18 <HAL_ADC_MspInit+0x7c>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d127      	bne.n	8001d0e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	613b      	str	r3, [r7, #16]
 8001cc2:	4b16      	ldr	r3, [pc, #88]	; (8001d1c <HAL_ADC_MspInit+0x80>)
 8001cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc6:	4a15      	ldr	r2, [pc, #84]	; (8001d1c <HAL_ADC_MspInit+0x80>)
 8001cc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ccc:	6453      	str	r3, [r2, #68]	; 0x44
 8001cce:	4b13      	ldr	r3, [pc, #76]	; (8001d1c <HAL_ADC_MspInit+0x80>)
 8001cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cd6:	613b      	str	r3, [r7, #16]
 8001cd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	60fb      	str	r3, [r7, #12]
 8001cde:	4b0f      	ldr	r3, [pc, #60]	; (8001d1c <HAL_ADC_MspInit+0x80>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	4a0e      	ldr	r2, [pc, #56]	; (8001d1c <HAL_ADC_MspInit+0x80>)
 8001ce4:	f043 0302 	orr.w	r3, r3, #2
 8001ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cea:	4b0c      	ldr	r3, [pc, #48]	; (8001d1c <HAL_ADC_MspInit+0x80>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	f003 0302 	and.w	r3, r3, #2
 8001cf2:	60fb      	str	r3, [r7, #12]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = Gas_Pressure_Pin;
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Gas_Pressure_GPIO_Port, &GPIO_InitStruct);
 8001d02:	f107 0314 	add.w	r3, r7, #20
 8001d06:	4619      	mov	r1, r3
 8001d08:	4805      	ldr	r0, [pc, #20]	; (8001d20 <HAL_ADC_MspInit+0x84>)
 8001d0a:	f001 fc4f 	bl	80035ac <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d0e:	bf00      	nop
 8001d10:	3728      	adds	r7, #40	; 0x28
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	40012000 	.word	0x40012000
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	40020400 	.word	0x40020400

08001d24 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b08a      	sub	sp, #40	; 0x28
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d2c:	f107 0314 	add.w	r3, r7, #20
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	605a      	str	r2, [r3, #4]
 8001d36:	609a      	str	r2, [r3, #8]
 8001d38:	60da      	str	r2, [r3, #12]
 8001d3a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a22      	ldr	r2, [pc, #136]	; (8001dcc <HAL_I2C_MspInit+0xa8>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d13d      	bne.n	8001dc2 <HAL_I2C_MspInit+0x9e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	613b      	str	r3, [r7, #16]
 8001d4a:	4b21      	ldr	r3, [pc, #132]	; (8001dd0 <HAL_I2C_MspInit+0xac>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	4a20      	ldr	r2, [pc, #128]	; (8001dd0 <HAL_I2C_MspInit+0xac>)
 8001d50:	f043 0302 	orr.w	r3, r3, #2
 8001d54:	6313      	str	r3, [r2, #48]	; 0x30
 8001d56:	4b1e      	ldr	r3, [pc, #120]	; (8001dd0 <HAL_I2C_MspInit+0xac>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	f003 0302 	and.w	r3, r3, #2
 8001d5e:	613b      	str	r3, [r7, #16]
 8001d60:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB9     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d68:	2312      	movs	r3, #18
 8001d6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d70:	2303      	movs	r3, #3
 8001d72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001d74:	2304      	movs	r3, #4
 8001d76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d78:	f107 0314 	add.w	r3, r7, #20
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4815      	ldr	r0, [pc, #84]	; (8001dd4 <HAL_I2C_MspInit+0xb0>)
 8001d80:	f001 fc14 	bl	80035ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d8a:	2312      	movs	r3, #18
 8001d8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d92:	2303      	movs	r3, #3
 8001d94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001d96:	2309      	movs	r3, #9
 8001d98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d9a:	f107 0314 	add.w	r3, r7, #20
 8001d9e:	4619      	mov	r1, r3
 8001da0:	480c      	ldr	r0, [pc, #48]	; (8001dd4 <HAL_I2C_MspInit+0xb0>)
 8001da2:	f001 fc03 	bl	80035ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001da6:	2300      	movs	r3, #0
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	4b09      	ldr	r3, [pc, #36]	; (8001dd0 <HAL_I2C_MspInit+0xac>)
 8001dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dae:	4a08      	ldr	r2, [pc, #32]	; (8001dd0 <HAL_I2C_MspInit+0xac>)
 8001db0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001db4:	6413      	str	r3, [r2, #64]	; 0x40
 8001db6:	4b06      	ldr	r3, [pc, #24]	; (8001dd0 <HAL_I2C_MspInit+0xac>)
 8001db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001dc2:	bf00      	nop
 8001dc4:	3728      	adds	r7, #40	; 0x28
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40005800 	.word	0x40005800
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	40020400 	.word	0x40020400

08001dd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b08a      	sub	sp, #40	; 0x28
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de0:	f107 0314 	add.w	r3, r7, #20
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	605a      	str	r2, [r3, #4]
 8001dea:	609a      	str	r2, [r3, #8]
 8001dec:	60da      	str	r2, [r3, #12]
 8001dee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a34      	ldr	r2, [pc, #208]	; (8001ec8 <HAL_UART_MspInit+0xf0>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d162      	bne.n	8001ec0 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	613b      	str	r3, [r7, #16]
 8001dfe:	4b33      	ldr	r3, [pc, #204]	; (8001ecc <HAL_UART_MspInit+0xf4>)
 8001e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e02:	4a32      	ldr	r2, [pc, #200]	; (8001ecc <HAL_UART_MspInit+0xf4>)
 8001e04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e08:	6413      	str	r3, [r2, #64]	; 0x40
 8001e0a:	4b30      	ldr	r3, [pc, #192]	; (8001ecc <HAL_UART_MspInit+0xf4>)
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e12:	613b      	str	r3, [r7, #16]
 8001e14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e16:	2300      	movs	r3, #0
 8001e18:	60fb      	str	r3, [r7, #12]
 8001e1a:	4b2c      	ldr	r3, [pc, #176]	; (8001ecc <HAL_UART_MspInit+0xf4>)
 8001e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1e:	4a2b      	ldr	r2, [pc, #172]	; (8001ecc <HAL_UART_MspInit+0xf4>)
 8001e20:	f043 0301 	orr.w	r3, r3, #1
 8001e24:	6313      	str	r3, [r2, #48]	; 0x30
 8001e26:	4b29      	ldr	r3, [pc, #164]	; (8001ecc <HAL_UART_MspInit+0xf4>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	60fb      	str	r3, [r7, #12]
 8001e30:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e32:	230c      	movs	r3, #12
 8001e34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e36:	2302      	movs	r3, #2
 8001e38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e42:	2307      	movs	r3, #7
 8001e44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e46:	f107 0314 	add.w	r3, r7, #20
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4820      	ldr	r0, [pc, #128]	; (8001ed0 <HAL_UART_MspInit+0xf8>)
 8001e4e:	f001 fbad 	bl	80035ac <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001e52:	4b20      	ldr	r3, [pc, #128]	; (8001ed4 <HAL_UART_MspInit+0xfc>)
 8001e54:	4a20      	ldr	r2, [pc, #128]	; (8001ed8 <HAL_UART_MspInit+0x100>)
 8001e56:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001e58:	4b1e      	ldr	r3, [pc, #120]	; (8001ed4 <HAL_UART_MspInit+0xfc>)
 8001e5a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e5e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e60:	4b1c      	ldr	r3, [pc, #112]	; (8001ed4 <HAL_UART_MspInit+0xfc>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e66:	4b1b      	ldr	r3, [pc, #108]	; (8001ed4 <HAL_UART_MspInit+0xfc>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e6c:	4b19      	ldr	r3, [pc, #100]	; (8001ed4 <HAL_UART_MspInit+0xfc>)
 8001e6e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e72:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e74:	4b17      	ldr	r3, [pc, #92]	; (8001ed4 <HAL_UART_MspInit+0xfc>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e7a:	4b16      	ldr	r3, [pc, #88]	; (8001ed4 <HAL_UART_MspInit+0xfc>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001e80:	4b14      	ldr	r3, [pc, #80]	; (8001ed4 <HAL_UART_MspInit+0xfc>)
 8001e82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e86:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e88:	4b12      	ldr	r3, [pc, #72]	; (8001ed4 <HAL_UART_MspInit+0xfc>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e8e:	4b11      	ldr	r3, [pc, #68]	; (8001ed4 <HAL_UART_MspInit+0xfc>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001e94:	480f      	ldr	r0, [pc, #60]	; (8001ed4 <HAL_UART_MspInit+0xfc>)
 8001e96:	f000 ff87 	bl	8002da8 <HAL_DMA_Init>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001ea0:	f7ff fc3a 	bl	8001718 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	4a0b      	ldr	r2, [pc, #44]	; (8001ed4 <HAL_UART_MspInit+0xfc>)
 8001ea8:	63da      	str	r2, [r3, #60]	; 0x3c
 8001eaa:	4a0a      	ldr	r2, [pc, #40]	; (8001ed4 <HAL_UART_MspInit+0xfc>)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	2026      	movs	r0, #38	; 0x26
 8001eb6:	f000 ff40 	bl	8002d3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001eba:	2026      	movs	r0, #38	; 0x26
 8001ebc:	f000 ff59 	bl	8002d72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ec0:	bf00      	nop
 8001ec2:	3728      	adds	r7, #40	; 0x28
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40004400 	.word	0x40004400
 8001ecc:	40023800 	.word	0x40023800
 8001ed0:	40020000 	.word	0x40020000
 8001ed4:	20000368 	.word	0x20000368
 8001ed8:	40026088 	.word	0x40026088

08001edc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ee0:	e7fe      	b.n	8001ee0 <NMI_Handler+0x4>

08001ee2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ee6:	e7fe      	b.n	8001ee6 <HardFault_Handler+0x4>

08001ee8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eec:	e7fe      	b.n	8001eec <MemManage_Handler+0x4>

08001eee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ef2:	e7fe      	b.n	8001ef2 <BusFault_Handler+0x4>

08001ef4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ef8:	e7fe      	b.n	8001ef8 <UsageFault_Handler+0x4>

08001efa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001efa:	b480      	push	{r7}
 8001efc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001efe:	bf00      	nop
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f0c:	bf00      	nop
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr

08001f16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f16:	b480      	push	{r7}
 8001f18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f28:	f000 fa2a 	bl	8002380 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f2c:	bf00      	nop
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001f34:	4802      	ldr	r0, [pc, #8]	; (8001f40 <DMA1_Stream5_IRQHandler+0x10>)
 8001f36:	f001 f8cf 	bl	80030d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	20000368 	.word	0x20000368

08001f44 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001f48:	4802      	ldr	r0, [pc, #8]	; (8001f54 <USART2_IRQHandler+0x10>)
 8001f4a:	f002 fe61 	bl	8004c10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20000320 	.word	0x20000320

08001f58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  return 1;
 8001f5c:	2301      	movs	r3, #1
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <_kill>:

int _kill(int pid, int sig)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f72:	f004 fcd3 	bl	800691c <__errno>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2216      	movs	r2, #22
 8001f7a:	601a      	str	r2, [r3, #0]
  return -1;
 8001f7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <_exit>:

void _exit (int status)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f90:	f04f 31ff 	mov.w	r1, #4294967295
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f7ff ffe7 	bl	8001f68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f9a:	e7fe      	b.n	8001f9a <_exit+0x12>

08001f9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	60b9      	str	r1, [r7, #8]
 8001fa6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fa8:	2300      	movs	r3, #0
 8001faa:	617b      	str	r3, [r7, #20]
 8001fac:	e00a      	b.n	8001fc4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fae:	f3af 8000 	nop.w
 8001fb2:	4601      	mov	r1, r0
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	1c5a      	adds	r2, r3, #1
 8001fb8:	60ba      	str	r2, [r7, #8]
 8001fba:	b2ca      	uxtb	r2, r1
 8001fbc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	617b      	str	r3, [r7, #20]
 8001fc4:	697a      	ldr	r2, [r7, #20]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	dbf0      	blt.n	8001fae <_read+0x12>
  }

  return len;
 8001fcc:	687b      	ldr	r3, [r7, #4]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3718      	adds	r7, #24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b086      	sub	sp, #24
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	60f8      	str	r0, [r7, #12]
 8001fde:	60b9      	str	r1, [r7, #8]
 8001fe0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	617b      	str	r3, [r7, #20]
 8001fe6:	e009      	b.n	8001ffc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	1c5a      	adds	r2, r3, #1
 8001fec:	60ba      	str	r2, [r7, #8]
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	617b      	str	r3, [r7, #20]
 8001ffc:	697a      	ldr	r2, [r7, #20]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	429a      	cmp	r2, r3
 8002002:	dbf1      	blt.n	8001fe8 <_write+0x12>
  }
  return len;
 8002004:	687b      	ldr	r3, [r7, #4]
}
 8002006:	4618      	mov	r0, r3
 8002008:	3718      	adds	r7, #24
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}

0800200e <_close>:

int _close(int file)
{
 800200e:	b480      	push	{r7}
 8002010:	b083      	sub	sp, #12
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002016:	f04f 33ff 	mov.w	r3, #4294967295
}
 800201a:	4618      	mov	r0, r3
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr

08002026 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002026:	b480      	push	{r7}
 8002028:	b083      	sub	sp, #12
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
 800202e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002036:	605a      	str	r2, [r3, #4]
  return 0;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr

08002046 <_isatty>:

int _isatty(int file)
{
 8002046:	b480      	push	{r7}
 8002048:	b083      	sub	sp, #12
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800204e:	2301      	movs	r3, #1
}
 8002050:	4618      	mov	r0, r3
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3714      	adds	r7, #20
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
	...

08002078 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b086      	sub	sp, #24
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002080:	4a14      	ldr	r2, [pc, #80]	; (80020d4 <_sbrk+0x5c>)
 8002082:	4b15      	ldr	r3, [pc, #84]	; (80020d8 <_sbrk+0x60>)
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800208c:	4b13      	ldr	r3, [pc, #76]	; (80020dc <_sbrk+0x64>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d102      	bne.n	800209a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002094:	4b11      	ldr	r3, [pc, #68]	; (80020dc <_sbrk+0x64>)
 8002096:	4a12      	ldr	r2, [pc, #72]	; (80020e0 <_sbrk+0x68>)
 8002098:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800209a:	4b10      	ldr	r3, [pc, #64]	; (80020dc <_sbrk+0x64>)
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4413      	add	r3, r2
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d207      	bcs.n	80020b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020a8:	f004 fc38 	bl	800691c <__errno>
 80020ac:	4603      	mov	r3, r0
 80020ae:	220c      	movs	r2, #12
 80020b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020b2:	f04f 33ff 	mov.w	r3, #4294967295
 80020b6:	e009      	b.n	80020cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020b8:	4b08      	ldr	r3, [pc, #32]	; (80020dc <_sbrk+0x64>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020be:	4b07      	ldr	r3, [pc, #28]	; (80020dc <_sbrk+0x64>)
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4413      	add	r3, r2
 80020c6:	4a05      	ldr	r2, [pc, #20]	; (80020dc <_sbrk+0x64>)
 80020c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020ca:	68fb      	ldr	r3, [r7, #12]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3718      	adds	r7, #24
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	20020000 	.word	0x20020000
 80020d8:	00000400 	.word	0x00000400
 80020dc:	20000848 	.word	0x20000848
 80020e0:	200009a0 	.word	0x200009a0

080020e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020e8:	4b06      	ldr	r3, [pc, #24]	; (8002104 <SystemInit+0x20>)
 80020ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020ee:	4a05      	ldr	r2, [pc, #20]	; (8002104 <SystemInit+0x20>)
 80020f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	e000ed00 	.word	0xe000ed00

08002108 <waterInitialization>:
#include "gas.h"
#include "ssd1306_funcs.h"

int *electrode_power_status;

void waterInitialization(){
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
	display_message_overwrite("Starting");
 800210e:	482c      	ldr	r0, [pc, #176]	; (80021c0 <waterInitialization+0xb8>)
 8002110:	f7ff fd6e 	bl	8001bf0 <display_message_overwrite>
	display1.cur_y += 10;
 8002114:	4b2b      	ldr	r3, [pc, #172]	; (80021c4 <waterInitialization+0xbc>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	330a      	adds	r3, #10
 800211a:	b2da      	uxtb	r2, r3
 800211c:	4b29      	ldr	r3, [pc, #164]	; (80021c4 <waterInitialization+0xbc>)
 800211e:	701a      	strb	r2, [r3, #0]
	display_message("Initialization...");
 8002120:	4829      	ldr	r0, [pc, #164]	; (80021c8 <waterInitialization+0xc0>)
 8002122:	f7ff fd3f 	bl	8001ba4 <display_message>
	while(1){
		int initial_min_1 = HAL_GPIO_ReadPin(Float_Chamber1_min_GPIO_Port, Float_Chamber1_min_Pin);
 8002126:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800212a:	4828      	ldr	r0, [pc, #160]	; (80021cc <waterInitialization+0xc4>)
 800212c:	f001 fbc2 	bl	80038b4 <HAL_GPIO_ReadPin>
 8002130:	4603      	mov	r3, r0
 8002132:	617b      	str	r3, [r7, #20]
		int initial_max_1 = HAL_GPIO_ReadPin(Float_Chamber1_max_GPIO_Port, Float_Chamber1_max_Pin);
 8002134:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002138:	4824      	ldr	r0, [pc, #144]	; (80021cc <waterInitialization+0xc4>)
 800213a:	f001 fbbb 	bl	80038b4 <HAL_GPIO_ReadPin>
 800213e:	4603      	mov	r3, r0
 8002140:	613b      	str	r3, [r7, #16]
		int initial_min_2 = HAL_GPIO_ReadPin(Float_Chamber2_min_GPIO_Port, Float_Chamber2_min_Pin);
 8002142:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002146:	4821      	ldr	r0, [pc, #132]	; (80021cc <waterInitialization+0xc4>)
 8002148:	f001 fbb4 	bl	80038b4 <HAL_GPIO_ReadPin>
 800214c:	4603      	mov	r3, r0
 800214e:	60fb      	str	r3, [r7, #12]
		int initial_max_2 = HAL_GPIO_ReadPin(Float_Chamber2_max_GPIO_Port, Float_Chamber2_max_Pin);
 8002150:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002154:	481d      	ldr	r0, [pc, #116]	; (80021cc <waterInitialization+0xc4>)
 8002156:	f001 fbad 	bl	80038b4 <HAL_GPIO_ReadPin>
 800215a:	4603      	mov	r3, r0
 800215c:	60bb      	str	r3, [r7, #8]
		//		int initial_min_3 = HAL_GPIO_ReadPin(Float_Chamber3_min_GPIO_Port, Float_Chamber3_min_Pin);
		//		int initial_max_3 = HAL_GPIO_ReadPin(Float_Chamber3_max_GPIO_Port, Float_Chamber3_max_Pin);
		int initial_min_4 = HAL_GPIO_ReadPin(Float_Chamber4_min_GPIO_Port, Float_Chamber4_min_Pin);
 800215e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002162:	481b      	ldr	r0, [pc, #108]	; (80021d0 <waterInitialization+0xc8>)
 8002164:	f001 fba6 	bl	80038b4 <HAL_GPIO_ReadPin>
 8002168:	4603      	mov	r3, r0
 800216a:	607b      	str	r3, [r7, #4]
		int initial_max_4 = HAL_GPIO_ReadPin(Float_Chamber4_max_GPIO_Port, Float_Chamber4_max_Pin);
 800216c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002170:	4817      	ldr	r0, [pc, #92]	; (80021d0 <waterInitialization+0xc8>)
 8002172:	f001 fb9f 	bl	80038b4 <HAL_GPIO_ReadPin>
 8002176:	4603      	mov	r3, r0
 8002178:	603b      	str	r3, [r7, #0]

		waterLevel_Chamber_1(initial_min_1, initial_max_1);
 800217a:	6939      	ldr	r1, [r7, #16]
 800217c:	6978      	ldr	r0, [r7, #20]
 800217e:	f000 f82d 	bl	80021dc <waterLevel_Chamber_1>
		waterLevel_Chamber_2(initial_min_2, initial_max_2);
 8002182:	68b9      	ldr	r1, [r7, #8]
 8002184:	68f8      	ldr	r0, [r7, #12]
 8002186:	f000 f845 	bl	8002214 <waterLevel_Chamber_2>
		//		waterLevel_Chamber_3(initial_min_3, initial_max_3);
		waterLevel_Chamber_4(initial_min_4, initial_max_4);
 800218a:	6839      	ldr	r1, [r7, #0]
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f000 f85d 	bl	800224c <waterLevel_Chamber_4>

		if (initial_max_1 == 1 && initial_max_2 == 1 && initial_max_4 == 1) {
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d1c6      	bne.n	8002126 <waterInitialization+0x1e>
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d1c3      	bne.n	8002126 <waterInitialization+0x1e>
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d1c0      	bne.n	8002126 <waterInitialization+0x1e>
			display_message_overwrite("Done Initialization...");
 80021a4:	480b      	ldr	r0, [pc, #44]	; (80021d4 <waterInitialization+0xcc>)
 80021a6:	f7ff fd23 	bl	8001bf0 <display_message_overwrite>
			break;
 80021aa:	bf00      	nop
		}
	}
	power_electrodes(1, electrode_power_status);
 80021ac:	4b0a      	ldr	r3, [pc, #40]	; (80021d8 <waterInitialization+0xd0>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4619      	mov	r1, r3
 80021b2:	2001      	movs	r0, #1
 80021b4:	f7fe ff9c 	bl	80010f0 <power_electrodes>
}
 80021b8:	bf00      	nop
 80021ba:	3718      	adds	r7, #24
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	08008aec 	.word	0x08008aec
 80021c4:	200007e0 	.word	0x200007e0
 80021c8:	08008af8 	.word	0x08008af8
 80021cc:	40020400 	.word	0x40020400
 80021d0:	40020000 	.word	0x40020000
 80021d4:	08008b0c 	.word	0x08008b0c
 80021d8:	2000084c 	.word	0x2000084c

080021dc <waterLevel_Chamber_1>:
void waterLevel_Chamber_1(int chamberMin, int chamberMax){
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
	if(chamberMin == 0){
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d104      	bne.n	80021f6 <waterLevel_Chamber_1+0x1a>
		HAL_GPIO_WritePin(Solenoid1_Output_GPIO_Port, Solenoid1_Output_Pin, 1);
 80021ec:	2201      	movs	r2, #1
 80021ee:	2120      	movs	r1, #32
 80021f0:	4807      	ldr	r0, [pc, #28]	; (8002210 <waterLevel_Chamber_1+0x34>)
 80021f2:	f001 fb77 	bl	80038e4 <HAL_GPIO_WritePin>
	}
	if(chamberMax == 1){
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d104      	bne.n	8002206 <waterLevel_Chamber_1+0x2a>
		//digitalWrite(waterValve, LOW);
		HAL_GPIO_WritePin(Solenoid1_Output_GPIO_Port, Solenoid1_Output_Pin, 0);
 80021fc:	2200      	movs	r2, #0
 80021fe:	2120      	movs	r1, #32
 8002200:	4803      	ldr	r0, [pc, #12]	; (8002210 <waterLevel_Chamber_1+0x34>)
 8002202:	f001 fb6f 	bl	80038e4 <HAL_GPIO_WritePin>
	}
}
 8002206:	bf00      	nop
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40020400 	.word	0x40020400

08002214 <waterLevel_Chamber_2>:

void waterLevel_Chamber_2(int chamberMin, int chamberMax){
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
	if(chamberMin == 0){
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d104      	bne.n	800222e <waterLevel_Chamber_2+0x1a>
		HAL_GPIO_WritePin(Solenoid2_Output_GPIO_Port, Solenoid2_Output_Pin, 1);
 8002224:	2201      	movs	r2, #1
 8002226:	2140      	movs	r1, #64	; 0x40
 8002228:	4807      	ldr	r0, [pc, #28]	; (8002248 <waterLevel_Chamber_2+0x34>)
 800222a:	f001 fb5b 	bl	80038e4 <HAL_GPIO_WritePin>
	}
	if(chamberMax == 1){
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	2b01      	cmp	r3, #1
 8002232:	d104      	bne.n	800223e <waterLevel_Chamber_2+0x2a>
		//digitalWrite(waterValve, LOW);
		HAL_GPIO_WritePin(Solenoid2_Output_GPIO_Port, Solenoid2_Output_Pin, 0);
 8002234:	2200      	movs	r2, #0
 8002236:	2140      	movs	r1, #64	; 0x40
 8002238:	4803      	ldr	r0, [pc, #12]	; (8002248 <waterLevel_Chamber_2+0x34>)
 800223a:	f001 fb53 	bl	80038e4 <HAL_GPIO_WritePin>
	}
}
 800223e:	bf00      	nop
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	40020400 	.word	0x40020400

0800224c <waterLevel_Chamber_4>:
		//digitalWrite(waterValve, LOW);
		HAL_GPIO_WritePin(Solenoid3_Output_GPIO_Port, Solenoid3_Output_Pin, 0);
	}
}

void waterLevel_Chamber_4(int chamberMin, int chamberMax){
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
	if(chamberMin == 0){
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d105      	bne.n	8002268 <waterLevel_Chamber_4+0x1c>
		HAL_GPIO_WritePin(Solenoid4_Output_GPIO_Port, Solenoid4_Output_Pin, 1);
 800225c:	2201      	movs	r2, #1
 800225e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002262:	4808      	ldr	r0, [pc, #32]	; (8002284 <waterLevel_Chamber_4+0x38>)
 8002264:	f001 fb3e 	bl	80038e4 <HAL_GPIO_WritePin>
	}
	if(chamberMax == 1){
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d105      	bne.n	800227a <waterLevel_Chamber_4+0x2e>
		//digitalWrite(waterValve, LOW);
		HAL_GPIO_WritePin(Solenoid4_Output_GPIO_Port, Solenoid4_Output_Pin, 0);
 800226e:	2200      	movs	r2, #0
 8002270:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002274:	4803      	ldr	r0, [pc, #12]	; (8002284 <waterLevel_Chamber_4+0x38>)
 8002276:	f001 fb35 	bl	80038e4 <HAL_GPIO_WritePin>
	}
}
 800227a:	bf00      	nop
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40020400 	.word	0x40020400

08002288 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002288:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022c0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800228c:	f7ff ff2a 	bl	80020e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002290:	480c      	ldr	r0, [pc, #48]	; (80022c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002292:	490d      	ldr	r1, [pc, #52]	; (80022c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002294:	4a0d      	ldr	r2, [pc, #52]	; (80022cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002298:	e002      	b.n	80022a0 <LoopCopyDataInit>

0800229a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800229a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800229c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800229e:	3304      	adds	r3, #4

080022a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022a4:	d3f9      	bcc.n	800229a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022a6:	4a0a      	ldr	r2, [pc, #40]	; (80022d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022a8:	4c0a      	ldr	r4, [pc, #40]	; (80022d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80022aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022ac:	e001      	b.n	80022b2 <LoopFillZerobss>

080022ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022b0:	3204      	adds	r2, #4

080022b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022b4:	d3fb      	bcc.n	80022ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022b6:	f004 fb37 	bl	8006928 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022ba:	f7ff f841 	bl	8001340 <main>
  bx  lr    
 80022be:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80022c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022c8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80022cc:	08009634 	.word	0x08009634
  ldr r2, =_sbss
 80022d0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80022d4:	200009a0 	.word	0x200009a0

080022d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022d8:	e7fe      	b.n	80022d8 <ADC_IRQHandler>
	...

080022dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022e0:	4b0e      	ldr	r3, [pc, #56]	; (800231c <HAL_Init+0x40>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a0d      	ldr	r2, [pc, #52]	; (800231c <HAL_Init+0x40>)
 80022e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022ec:	4b0b      	ldr	r3, [pc, #44]	; (800231c <HAL_Init+0x40>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a0a      	ldr	r2, [pc, #40]	; (800231c <HAL_Init+0x40>)
 80022f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022f8:	4b08      	ldr	r3, [pc, #32]	; (800231c <HAL_Init+0x40>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a07      	ldr	r2, [pc, #28]	; (800231c <HAL_Init+0x40>)
 80022fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002302:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002304:	2003      	movs	r0, #3
 8002306:	f000 fd0d 	bl	8002d24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800230a:	200f      	movs	r0, #15
 800230c:	f000 f808 	bl	8002320 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002310:	f7ff fc9c 	bl	8001c4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40023c00 	.word	0x40023c00

08002320 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002328:	4b12      	ldr	r3, [pc, #72]	; (8002374 <HAL_InitTick+0x54>)
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	4b12      	ldr	r3, [pc, #72]	; (8002378 <HAL_InitTick+0x58>)
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	4619      	mov	r1, r3
 8002332:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002336:	fbb3 f3f1 	udiv	r3, r3, r1
 800233a:	fbb2 f3f3 	udiv	r3, r2, r3
 800233e:	4618      	mov	r0, r3
 8002340:	f000 fd25 	bl	8002d8e <HAL_SYSTICK_Config>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e00e      	b.n	800236c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2b0f      	cmp	r3, #15
 8002352:	d80a      	bhi.n	800236a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002354:	2200      	movs	r2, #0
 8002356:	6879      	ldr	r1, [r7, #4]
 8002358:	f04f 30ff 	mov.w	r0, #4294967295
 800235c:	f000 fced 	bl	8002d3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002360:	4a06      	ldr	r2, [pc, #24]	; (800237c <HAL_InitTick+0x5c>)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002366:	2300      	movs	r3, #0
 8002368:	e000      	b.n	800236c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
}
 800236c:	4618      	mov	r0, r3
 800236e:	3708      	adds	r7, #8
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	20000008 	.word	0x20000008
 8002378:	20000010 	.word	0x20000010
 800237c:	2000000c 	.word	0x2000000c

08002380 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002384:	4b06      	ldr	r3, [pc, #24]	; (80023a0 <HAL_IncTick+0x20>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	461a      	mov	r2, r3
 800238a:	4b06      	ldr	r3, [pc, #24]	; (80023a4 <HAL_IncTick+0x24>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4413      	add	r3, r2
 8002390:	4a04      	ldr	r2, [pc, #16]	; (80023a4 <HAL_IncTick+0x24>)
 8002392:	6013      	str	r3, [r2, #0]
}
 8002394:	bf00      	nop
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	20000010 	.word	0x20000010
 80023a4:	20000850 	.word	0x20000850

080023a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  return uwTick;
 80023ac:	4b03      	ldr	r3, [pc, #12]	; (80023bc <HAL_GetTick+0x14>)
 80023ae:	681b      	ldr	r3, [r3, #0]
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	20000850 	.word	0x20000850

080023c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023c8:	f7ff ffee 	bl	80023a8 <HAL_GetTick>
 80023cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023d8:	d005      	beq.n	80023e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023da:	4b0a      	ldr	r3, [pc, #40]	; (8002404 <HAL_Delay+0x44>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	461a      	mov	r2, r3
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	4413      	add	r3, r2
 80023e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023e6:	bf00      	nop
 80023e8:	f7ff ffde 	bl	80023a8 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d8f7      	bhi.n	80023e8 <HAL_Delay+0x28>
  {
  }
}
 80023f8:	bf00      	nop
 80023fa:	bf00      	nop
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20000010 	.word	0x20000010

08002408 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002410:	2300      	movs	r3, #0
 8002412:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d101      	bne.n	800241e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e033      	b.n	8002486 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002422:	2b00      	cmp	r3, #0
 8002424:	d109      	bne.n	800243a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f7ff fc38 	bl	8001c9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243e:	f003 0310 	and.w	r3, r3, #16
 8002442:	2b00      	cmp	r3, #0
 8002444:	d118      	bne.n	8002478 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800244e:	f023 0302 	bic.w	r3, r3, #2
 8002452:	f043 0202 	orr.w	r2, r3, #2
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f000 fa96 	bl	800298c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2200      	movs	r2, #0
 8002464:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246a:	f023 0303 	bic.w	r3, r3, #3
 800246e:	f043 0201 	orr.w	r2, r3, #1
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	641a      	str	r2, [r3, #64]	; 0x40
 8002476:	e001      	b.n	800247c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002484:	7bfb      	ldrb	r3, [r7, #15]
}
 8002486:	4618      	mov	r0, r3
 8002488:	3710      	adds	r7, #16
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
	...

08002490 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002490:	b480      	push	{r7}
 8002492:	b085      	sub	sp, #20
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002498:	2300      	movs	r3, #0
 800249a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d101      	bne.n	80024aa <HAL_ADC_Start+0x1a>
 80024a6:	2302      	movs	r3, #2
 80024a8:	e097      	b.n	80025da <HAL_ADC_Start+0x14a>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2201      	movs	r2, #1
 80024ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f003 0301 	and.w	r3, r3, #1
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d018      	beq.n	80024f2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689a      	ldr	r2, [r3, #8]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f042 0201 	orr.w	r2, r2, #1
 80024ce:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024d0:	4b45      	ldr	r3, [pc, #276]	; (80025e8 <HAL_ADC_Start+0x158>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a45      	ldr	r2, [pc, #276]	; (80025ec <HAL_ADC_Start+0x15c>)
 80024d6:	fba2 2303 	umull	r2, r3, r2, r3
 80024da:	0c9a      	lsrs	r2, r3, #18
 80024dc:	4613      	mov	r3, r2
 80024de:	005b      	lsls	r3, r3, #1
 80024e0:	4413      	add	r3, r2
 80024e2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80024e4:	e002      	b.n	80024ec <HAL_ADC_Start+0x5c>
    {
      counter--;
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	3b01      	subs	r3, #1
 80024ea:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1f9      	bne.n	80024e6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 0301 	and.w	r3, r3, #1
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d15f      	bne.n	80025c0 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002504:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002508:	f023 0301 	bic.w	r3, r3, #1
 800250c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800251e:	2b00      	cmp	r3, #0
 8002520:	d007      	beq.n	8002532 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002526:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800252a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002536:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800253a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800253e:	d106      	bne.n	800254e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002544:	f023 0206 	bic.w	r2, r3, #6
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	645a      	str	r2, [r3, #68]	; 0x44
 800254c:	e002      	b.n	8002554 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2200      	movs	r2, #0
 8002552:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800255c:	4b24      	ldr	r3, [pc, #144]	; (80025f0 <HAL_ADC_Start+0x160>)
 800255e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002568:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f003 031f 	and.w	r3, r3, #31
 8002572:	2b00      	cmp	r3, #0
 8002574:	d10f      	bne.n	8002596 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d129      	bne.n	80025d8 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	689a      	ldr	r2, [r3, #8]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002592:	609a      	str	r2, [r3, #8]
 8002594:	e020      	b.n	80025d8 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a16      	ldr	r2, [pc, #88]	; (80025f4 <HAL_ADC_Start+0x164>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d11b      	bne.n	80025d8 <HAL_ADC_Start+0x148>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d114      	bne.n	80025d8 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	689a      	ldr	r2, [r3, #8]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80025bc:	609a      	str	r2, [r3, #8]
 80025be:	e00b      	b.n	80025d8 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c4:	f043 0210 	orr.w	r2, r3, #16
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025d0:	f043 0201 	orr.w	r2, r3, #1
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3714      	adds	r7, #20
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	20000008 	.word	0x20000008
 80025ec:	431bde83 	.word	0x431bde83
 80025f0:	40012300 	.word	0x40012300
 80025f4:	40012000 	.word	0x40012000

080025f8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002602:	2300      	movs	r3, #0
 8002604:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002614:	d113      	bne.n	800263e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002620:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002624:	d10b      	bne.n	800263e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262a:	f043 0220 	orr.w	r2, r3, #32
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e063      	b.n	8002706 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800263e:	f7ff feb3 	bl	80023a8 <HAL_GetTick>
 8002642:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002644:	e021      	b.n	800268a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800264c:	d01d      	beq.n	800268a <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d007      	beq.n	8002664 <HAL_ADC_PollForConversion+0x6c>
 8002654:	f7ff fea8 	bl	80023a8 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	683a      	ldr	r2, [r7, #0]
 8002660:	429a      	cmp	r2, r3
 8002662:	d212      	bcs.n	800268a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0302 	and.w	r3, r3, #2
 800266e:	2b02      	cmp	r3, #2
 8002670:	d00b      	beq.n	800268a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002676:	f043 0204 	orr.w	r2, r3, #4
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e03d      	b.n	8002706 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0302 	and.w	r3, r3, #2
 8002694:	2b02      	cmp	r3, #2
 8002696:	d1d6      	bne.n	8002646 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f06f 0212 	mvn.w	r2, #18
 80026a0:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d123      	bne.n	8002704 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d11f      	bne.n	8002704 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ca:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d006      	beq.n	80026e0 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d111      	bne.n	8002704 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d105      	bne.n	8002704 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fc:	f043 0201 	orr.w	r2, r3, #1
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}

0800270e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800270e:	b480      	push	{r7}
 8002710:	b083      	sub	sp, #12
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800271c:	4618      	mov	r0, r3
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002732:	2300      	movs	r3, #0
 8002734:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800273c:	2b01      	cmp	r3, #1
 800273e:	d101      	bne.n	8002744 <HAL_ADC_ConfigChannel+0x1c>
 8002740:	2302      	movs	r3, #2
 8002742:	e113      	b.n	800296c <HAL_ADC_ConfigChannel+0x244>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2b09      	cmp	r3, #9
 8002752:	d925      	bls.n	80027a0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	68d9      	ldr	r1, [r3, #12]
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	b29b      	uxth	r3, r3
 8002760:	461a      	mov	r2, r3
 8002762:	4613      	mov	r3, r2
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	4413      	add	r3, r2
 8002768:	3b1e      	subs	r3, #30
 800276a:	2207      	movs	r2, #7
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	43da      	mvns	r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	400a      	ands	r2, r1
 8002778:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68d9      	ldr	r1, [r3, #12]
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	b29b      	uxth	r3, r3
 800278a:	4618      	mov	r0, r3
 800278c:	4603      	mov	r3, r0
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	4403      	add	r3, r0
 8002792:	3b1e      	subs	r3, #30
 8002794:	409a      	lsls	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	430a      	orrs	r2, r1
 800279c:	60da      	str	r2, [r3, #12]
 800279e:	e022      	b.n	80027e6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	6919      	ldr	r1, [r3, #16]
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	461a      	mov	r2, r3
 80027ae:	4613      	mov	r3, r2
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	4413      	add	r3, r2
 80027b4:	2207      	movs	r2, #7
 80027b6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ba:	43da      	mvns	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	400a      	ands	r2, r1
 80027c2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	6919      	ldr	r1, [r3, #16]
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	689a      	ldr	r2, [r3, #8]
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	4618      	mov	r0, r3
 80027d6:	4603      	mov	r3, r0
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	4403      	add	r3, r0
 80027dc:	409a      	lsls	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	430a      	orrs	r2, r1
 80027e4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b06      	cmp	r3, #6
 80027ec:	d824      	bhi.n	8002838 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	4413      	add	r3, r2
 80027fe:	3b05      	subs	r3, #5
 8002800:	221f      	movs	r2, #31
 8002802:	fa02 f303 	lsl.w	r3, r2, r3
 8002806:	43da      	mvns	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	400a      	ands	r2, r1
 800280e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	b29b      	uxth	r3, r3
 800281c:	4618      	mov	r0, r3
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	4613      	mov	r3, r2
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	4413      	add	r3, r2
 8002828:	3b05      	subs	r3, #5
 800282a:	fa00 f203 	lsl.w	r2, r0, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	430a      	orrs	r2, r1
 8002834:	635a      	str	r2, [r3, #52]	; 0x34
 8002836:	e04c      	b.n	80028d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2b0c      	cmp	r3, #12
 800283e:	d824      	bhi.n	800288a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	685a      	ldr	r2, [r3, #4]
 800284a:	4613      	mov	r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	3b23      	subs	r3, #35	; 0x23
 8002852:	221f      	movs	r2, #31
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	43da      	mvns	r2, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	400a      	ands	r2, r1
 8002860:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	b29b      	uxth	r3, r3
 800286e:	4618      	mov	r0, r3
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	4613      	mov	r3, r2
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	4413      	add	r3, r2
 800287a:	3b23      	subs	r3, #35	; 0x23
 800287c:	fa00 f203 	lsl.w	r2, r0, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	430a      	orrs	r2, r1
 8002886:	631a      	str	r2, [r3, #48]	; 0x30
 8002888:	e023      	b.n	80028d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	4613      	mov	r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	4413      	add	r3, r2
 800289a:	3b41      	subs	r3, #65	; 0x41
 800289c:	221f      	movs	r2, #31
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	43da      	mvns	r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	400a      	ands	r2, r1
 80028aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	4618      	mov	r0, r3
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	685a      	ldr	r2, [r3, #4]
 80028be:	4613      	mov	r3, r2
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	4413      	add	r3, r2
 80028c4:	3b41      	subs	r3, #65	; 0x41
 80028c6:	fa00 f203 	lsl.w	r2, r0, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	430a      	orrs	r2, r1
 80028d0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028d2:	4b29      	ldr	r3, [pc, #164]	; (8002978 <HAL_ADC_ConfigChannel+0x250>)
 80028d4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a28      	ldr	r2, [pc, #160]	; (800297c <HAL_ADC_ConfigChannel+0x254>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d10f      	bne.n	8002900 <HAL_ADC_ConfigChannel+0x1d8>
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2b12      	cmp	r3, #18
 80028e6:	d10b      	bne.n	8002900 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a1d      	ldr	r2, [pc, #116]	; (800297c <HAL_ADC_ConfigChannel+0x254>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d12b      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x23a>
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a1c      	ldr	r2, [pc, #112]	; (8002980 <HAL_ADC_ConfigChannel+0x258>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d003      	beq.n	800291c <HAL_ADC_ConfigChannel+0x1f4>
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2b11      	cmp	r3, #17
 800291a:	d122      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a11      	ldr	r2, [pc, #68]	; (8002980 <HAL_ADC_ConfigChannel+0x258>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d111      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800293e:	4b11      	ldr	r3, [pc, #68]	; (8002984 <HAL_ADC_ConfigChannel+0x25c>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a11      	ldr	r2, [pc, #68]	; (8002988 <HAL_ADC_ConfigChannel+0x260>)
 8002944:	fba2 2303 	umull	r2, r3, r2, r3
 8002948:	0c9a      	lsrs	r2, r3, #18
 800294a:	4613      	mov	r3, r2
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	4413      	add	r3, r2
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002954:	e002      	b.n	800295c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	3b01      	subs	r3, #1
 800295a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d1f9      	bne.n	8002956 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800296a:	2300      	movs	r3, #0
}
 800296c:	4618      	mov	r0, r3
 800296e:	3714      	adds	r7, #20
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr
 8002978:	40012300 	.word	0x40012300
 800297c:	40012000 	.word	0x40012000
 8002980:	10000012 	.word	0x10000012
 8002984:	20000008 	.word	0x20000008
 8002988:	431bde83 	.word	0x431bde83

0800298c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002994:	4b79      	ldr	r3, [pc, #484]	; (8002b7c <ADC_Init+0x1f0>)
 8002996:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	431a      	orrs	r2, r3
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	685a      	ldr	r2, [r3, #4]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80029c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	6859      	ldr	r1, [r3, #4]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	691b      	ldr	r3, [r3, #16]
 80029cc:	021a      	lsls	r2, r3, #8
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	430a      	orrs	r2, r1
 80029d4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	685a      	ldr	r2, [r3, #4]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80029e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	6859      	ldr	r1, [r3, #4]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	689a      	ldr	r2, [r3, #8]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	430a      	orrs	r2, r1
 80029f6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	689a      	ldr	r2, [r3, #8]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a06:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	6899      	ldr	r1, [r3, #8]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	68da      	ldr	r2, [r3, #12]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	430a      	orrs	r2, r1
 8002a18:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a1e:	4a58      	ldr	r2, [pc, #352]	; (8002b80 <ADC_Init+0x1f4>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d022      	beq.n	8002a6a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	689a      	ldr	r2, [r3, #8]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a32:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	6899      	ldr	r1, [r3, #8]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	430a      	orrs	r2, r1
 8002a44:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689a      	ldr	r2, [r3, #8]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a54:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	6899      	ldr	r1, [r3, #8]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	430a      	orrs	r2, r1
 8002a66:	609a      	str	r2, [r3, #8]
 8002a68:	e00f      	b.n	8002a8a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a78:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	689a      	ldr	r2, [r3, #8]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a88:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	689a      	ldr	r2, [r3, #8]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f022 0202 	bic.w	r2, r2, #2
 8002a98:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	6899      	ldr	r1, [r3, #8]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	7e1b      	ldrb	r3, [r3, #24]
 8002aa4:	005a      	lsls	r2, r3, #1
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d01b      	beq.n	8002af0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	685a      	ldr	r2, [r3, #4]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ac6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	685a      	ldr	r2, [r3, #4]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002ad6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6859      	ldr	r1, [r3, #4]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	035a      	lsls	r2, r3, #13
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	430a      	orrs	r2, r1
 8002aec:	605a      	str	r2, [r3, #4]
 8002aee:	e007      	b.n	8002b00 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	685a      	ldr	r2, [r3, #4]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002afe:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002b0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	69db      	ldr	r3, [r3, #28]
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	051a      	lsls	r2, r3, #20
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	430a      	orrs	r2, r1
 8002b24:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	689a      	ldr	r2, [r3, #8]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002b34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	6899      	ldr	r1, [r3, #8]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b42:	025a      	lsls	r2, r3, #9
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	430a      	orrs	r2, r1
 8002b4a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	689a      	ldr	r2, [r3, #8]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6899      	ldr	r1, [r3, #8]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	029a      	lsls	r2, r3, #10
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	609a      	str	r2, [r3, #8]
}
 8002b70:	bf00      	nop
 8002b72:	3714      	adds	r7, #20
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr
 8002b7c:	40012300 	.word	0x40012300
 8002b80:	0f000001 	.word	0x0f000001

08002b84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f003 0307 	and.w	r3, r3, #7
 8002b92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b94:	4b0c      	ldr	r3, [pc, #48]	; (8002bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b9a:	68ba      	ldr	r2, [r7, #8]
 8002b9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bb6:	4a04      	ldr	r2, [pc, #16]	; (8002bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	60d3      	str	r3, [r2, #12]
}
 8002bbc:	bf00      	nop
 8002bbe:	3714      	adds	r7, #20
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr
 8002bc8:	e000ed00 	.word	0xe000ed00

08002bcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bd0:	4b04      	ldr	r3, [pc, #16]	; (8002be4 <__NVIC_GetPriorityGrouping+0x18>)
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	0a1b      	lsrs	r3, r3, #8
 8002bd6:	f003 0307 	and.w	r3, r3, #7
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr
 8002be4:	e000ed00 	.word	0xe000ed00

08002be8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	4603      	mov	r3, r0
 8002bf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	db0b      	blt.n	8002c12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bfa:	79fb      	ldrb	r3, [r7, #7]
 8002bfc:	f003 021f 	and.w	r2, r3, #31
 8002c00:	4907      	ldr	r1, [pc, #28]	; (8002c20 <__NVIC_EnableIRQ+0x38>)
 8002c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c06:	095b      	lsrs	r3, r3, #5
 8002c08:	2001      	movs	r0, #1
 8002c0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c12:	bf00      	nop
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	e000e100 	.word	0xe000e100

08002c24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	6039      	str	r1, [r7, #0]
 8002c2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	db0a      	blt.n	8002c4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	b2da      	uxtb	r2, r3
 8002c3c:	490c      	ldr	r1, [pc, #48]	; (8002c70 <__NVIC_SetPriority+0x4c>)
 8002c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c42:	0112      	lsls	r2, r2, #4
 8002c44:	b2d2      	uxtb	r2, r2
 8002c46:	440b      	add	r3, r1
 8002c48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c4c:	e00a      	b.n	8002c64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	b2da      	uxtb	r2, r3
 8002c52:	4908      	ldr	r1, [pc, #32]	; (8002c74 <__NVIC_SetPriority+0x50>)
 8002c54:	79fb      	ldrb	r3, [r7, #7]
 8002c56:	f003 030f 	and.w	r3, r3, #15
 8002c5a:	3b04      	subs	r3, #4
 8002c5c:	0112      	lsls	r2, r2, #4
 8002c5e:	b2d2      	uxtb	r2, r2
 8002c60:	440b      	add	r3, r1
 8002c62:	761a      	strb	r2, [r3, #24]
}
 8002c64:	bf00      	nop
 8002c66:	370c      	adds	r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr
 8002c70:	e000e100 	.word	0xe000e100
 8002c74:	e000ed00 	.word	0xe000ed00

08002c78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b089      	sub	sp, #36	; 0x24
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	60b9      	str	r1, [r7, #8]
 8002c82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	f003 0307 	and.w	r3, r3, #7
 8002c8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	f1c3 0307 	rsb	r3, r3, #7
 8002c92:	2b04      	cmp	r3, #4
 8002c94:	bf28      	it	cs
 8002c96:	2304      	movcs	r3, #4
 8002c98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	3304      	adds	r3, #4
 8002c9e:	2b06      	cmp	r3, #6
 8002ca0:	d902      	bls.n	8002ca8 <NVIC_EncodePriority+0x30>
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	3b03      	subs	r3, #3
 8002ca6:	e000      	b.n	8002caa <NVIC_EncodePriority+0x32>
 8002ca8:	2300      	movs	r3, #0
 8002caa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cac:	f04f 32ff 	mov.w	r2, #4294967295
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb6:	43da      	mvns	r2, r3
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	401a      	ands	r2, r3
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cc0:	f04f 31ff 	mov.w	r1, #4294967295
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cca:	43d9      	mvns	r1, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cd0:	4313      	orrs	r3, r2
         );
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3724      	adds	r7, #36	; 0x24
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
	...

08002ce0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	3b01      	subs	r3, #1
 8002cec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002cf0:	d301      	bcc.n	8002cf6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e00f      	b.n	8002d16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cf6:	4a0a      	ldr	r2, [pc, #40]	; (8002d20 <SysTick_Config+0x40>)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cfe:	210f      	movs	r1, #15
 8002d00:	f04f 30ff 	mov.w	r0, #4294967295
 8002d04:	f7ff ff8e 	bl	8002c24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d08:	4b05      	ldr	r3, [pc, #20]	; (8002d20 <SysTick_Config+0x40>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d0e:	4b04      	ldr	r3, [pc, #16]	; (8002d20 <SysTick_Config+0x40>)
 8002d10:	2207      	movs	r2, #7
 8002d12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	e000e010 	.word	0xe000e010

08002d24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f7ff ff29 	bl	8002b84 <__NVIC_SetPriorityGrouping>
}
 8002d32:	bf00      	nop
 8002d34:	3708      	adds	r7, #8
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}

08002d3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b086      	sub	sp, #24
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	4603      	mov	r3, r0
 8002d42:	60b9      	str	r1, [r7, #8]
 8002d44:	607a      	str	r2, [r7, #4]
 8002d46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d4c:	f7ff ff3e 	bl	8002bcc <__NVIC_GetPriorityGrouping>
 8002d50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	68b9      	ldr	r1, [r7, #8]
 8002d56:	6978      	ldr	r0, [r7, #20]
 8002d58:	f7ff ff8e 	bl	8002c78 <NVIC_EncodePriority>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d62:	4611      	mov	r1, r2
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7ff ff5d 	bl	8002c24 <__NVIC_SetPriority>
}
 8002d6a:	bf00      	nop
 8002d6c:	3718      	adds	r7, #24
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b082      	sub	sp, #8
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	4603      	mov	r3, r0
 8002d7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7ff ff31 	bl	8002be8 <__NVIC_EnableIRQ>
}
 8002d86:	bf00      	nop
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b082      	sub	sp, #8
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7ff ffa2 	bl	8002ce0 <SysTick_Config>
 8002d9c:	4603      	mov	r3, r0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
	...

08002da8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002db0:	2300      	movs	r3, #0
 8002db2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002db4:	f7ff faf8 	bl	80023a8 <HAL_GetTick>
 8002db8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d101      	bne.n	8002dc4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e099      	b.n	8002ef8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f022 0201 	bic.w	r2, r2, #1
 8002de2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002de4:	e00f      	b.n	8002e06 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002de6:	f7ff fadf 	bl	80023a8 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b05      	cmp	r3, #5
 8002df2:	d908      	bls.n	8002e06 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2220      	movs	r2, #32
 8002df8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2203      	movs	r2, #3
 8002dfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e078      	b.n	8002ef8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1e8      	bne.n	8002de6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e1c:	697a      	ldr	r2, [r7, #20]
 8002e1e:	4b38      	ldr	r3, [pc, #224]	; (8002f00 <HAL_DMA_Init+0x158>)
 8002e20:	4013      	ands	r3, r2
 8002e22:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e32:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a1b      	ldr	r3, [r3, #32]
 8002e50:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5c:	2b04      	cmp	r3, #4
 8002e5e:	d107      	bne.n	8002e70 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	697a      	ldr	r2, [r7, #20]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	695b      	ldr	r3, [r3, #20]
 8002e7e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	f023 0307 	bic.w	r3, r3, #7
 8002e86:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8c:	697a      	ldr	r2, [r7, #20]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e96:	2b04      	cmp	r3, #4
 8002e98:	d117      	bne.n	8002eca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d00e      	beq.n	8002eca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	f000 fb01 	bl	80034b4 <DMA_CheckFifoParam>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d008      	beq.n	8002eca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2240      	movs	r2, #64	; 0x40
 8002ebc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e016      	b.n	8002ef8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	697a      	ldr	r2, [r7, #20]
 8002ed0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f000 fab8 	bl	8003448 <DMA_CalcBaseAndBitshift>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee0:	223f      	movs	r2, #63	; 0x3f
 8002ee2:	409a      	lsls	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3718      	adds	r7, #24
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	f010803f 	.word	0xf010803f

08002f04 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]
 8002f10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f12:	2300      	movs	r3, #0
 8002f14:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f1a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d101      	bne.n	8002f2a <HAL_DMA_Start_IT+0x26>
 8002f26:	2302      	movs	r3, #2
 8002f28:	e040      	b.n	8002fac <HAL_DMA_Start_IT+0xa8>
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d12f      	bne.n	8002f9e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2202      	movs	r2, #2
 8002f42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	68b9      	ldr	r1, [r7, #8]
 8002f52:	68f8      	ldr	r0, [r7, #12]
 8002f54:	f000 fa4a 	bl	80033ec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f5c:	223f      	movs	r2, #63	; 0x3f
 8002f5e:	409a      	lsls	r2, r3
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f042 0216 	orr.w	r2, r2, #22
 8002f72:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d007      	beq.n	8002f8c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f042 0208 	orr.w	r2, r2, #8
 8002f8a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f042 0201 	orr.w	r2, r2, #1
 8002f9a:	601a      	str	r2, [r3, #0]
 8002f9c:	e005      	b.n	8002faa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002faa:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3718      	adds	r7, #24
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fc0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002fc2:	f7ff f9f1 	bl	80023a8 <HAL_GetTick>
 8002fc6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d008      	beq.n	8002fe6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2280      	movs	r2, #128	; 0x80
 8002fd8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e052      	b.n	800308c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f022 0216 	bic.w	r2, r2, #22
 8002ff4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	695a      	ldr	r2, [r3, #20]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003004:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300a:	2b00      	cmp	r3, #0
 800300c:	d103      	bne.n	8003016 <HAL_DMA_Abort+0x62>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003012:	2b00      	cmp	r3, #0
 8003014:	d007      	beq.n	8003026 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f022 0208 	bic.w	r2, r2, #8
 8003024:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f022 0201 	bic.w	r2, r2, #1
 8003034:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003036:	e013      	b.n	8003060 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003038:	f7ff f9b6 	bl	80023a8 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b05      	cmp	r3, #5
 8003044:	d90c      	bls.n	8003060 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2220      	movs	r2, #32
 800304a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2203      	movs	r2, #3
 8003050:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800305c:	2303      	movs	r3, #3
 800305e:	e015      	b.n	800308c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0301 	and.w	r3, r3, #1
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1e4      	bne.n	8003038 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003072:	223f      	movs	r2, #63	; 0x3f
 8003074:	409a      	lsls	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2201      	movs	r2, #1
 800307e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800308a:	2300      	movs	r3, #0
}
 800308c:	4618      	mov	r0, r3
 800308e:	3710      	adds	r7, #16
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}

08003094 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	d004      	beq.n	80030b2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2280      	movs	r2, #128	; 0x80
 80030ac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e00c      	b.n	80030cc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2205      	movs	r2, #5
 80030b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f022 0201 	bic.w	r2, r2, #1
 80030c8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80030ca:	2300      	movs	r3, #0
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b086      	sub	sp, #24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80030e0:	2300      	movs	r3, #0
 80030e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80030e4:	4b8e      	ldr	r3, [pc, #568]	; (8003320 <HAL_DMA_IRQHandler+0x248>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a8e      	ldr	r2, [pc, #568]	; (8003324 <HAL_DMA_IRQHandler+0x24c>)
 80030ea:	fba2 2303 	umull	r2, r3, r2, r3
 80030ee:	0a9b      	lsrs	r3, r3, #10
 80030f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003102:	2208      	movs	r2, #8
 8003104:	409a      	lsls	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	4013      	ands	r3, r2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d01a      	beq.n	8003144 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0304 	and.w	r3, r3, #4
 8003118:	2b00      	cmp	r3, #0
 800311a:	d013      	beq.n	8003144 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f022 0204 	bic.w	r2, r2, #4
 800312a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003130:	2208      	movs	r2, #8
 8003132:	409a      	lsls	r2, r3
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800313c:	f043 0201 	orr.w	r2, r3, #1
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003148:	2201      	movs	r2, #1
 800314a:	409a      	lsls	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	4013      	ands	r3, r2
 8003150:	2b00      	cmp	r3, #0
 8003152:	d012      	beq.n	800317a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800315e:	2b00      	cmp	r3, #0
 8003160:	d00b      	beq.n	800317a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003166:	2201      	movs	r2, #1
 8003168:	409a      	lsls	r2, r3
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003172:	f043 0202 	orr.w	r2, r3, #2
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800317e:	2204      	movs	r2, #4
 8003180:	409a      	lsls	r2, r3
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	4013      	ands	r3, r2
 8003186:	2b00      	cmp	r3, #0
 8003188:	d012      	beq.n	80031b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0302 	and.w	r3, r3, #2
 8003194:	2b00      	cmp	r3, #0
 8003196:	d00b      	beq.n	80031b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800319c:	2204      	movs	r2, #4
 800319e:	409a      	lsls	r2, r3
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031a8:	f043 0204 	orr.w	r2, r3, #4
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031b4:	2210      	movs	r2, #16
 80031b6:	409a      	lsls	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	4013      	ands	r3, r2
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d043      	beq.n	8003248 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0308 	and.w	r3, r3, #8
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d03c      	beq.n	8003248 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d2:	2210      	movs	r2, #16
 80031d4:	409a      	lsls	r2, r3
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d018      	beq.n	800321a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d108      	bne.n	8003208 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d024      	beq.n	8003248 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	4798      	blx	r3
 8003206:	e01f      	b.n	8003248 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800320c:	2b00      	cmp	r3, #0
 800320e:	d01b      	beq.n	8003248 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	4798      	blx	r3
 8003218:	e016      	b.n	8003248 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003224:	2b00      	cmp	r3, #0
 8003226:	d107      	bne.n	8003238 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f022 0208 	bic.w	r2, r2, #8
 8003236:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323c:	2b00      	cmp	r3, #0
 800323e:	d003      	beq.n	8003248 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800324c:	2220      	movs	r2, #32
 800324e:	409a      	lsls	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	4013      	ands	r3, r2
 8003254:	2b00      	cmp	r3, #0
 8003256:	f000 808f 	beq.w	8003378 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0310 	and.w	r3, r3, #16
 8003264:	2b00      	cmp	r3, #0
 8003266:	f000 8087 	beq.w	8003378 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800326e:	2220      	movs	r2, #32
 8003270:	409a      	lsls	r2, r3
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2b05      	cmp	r3, #5
 8003280:	d136      	bne.n	80032f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f022 0216 	bic.w	r2, r2, #22
 8003290:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	695a      	ldr	r2, [r3, #20]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d103      	bne.n	80032b2 <HAL_DMA_IRQHandler+0x1da>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d007      	beq.n	80032c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f022 0208 	bic.w	r2, r2, #8
 80032c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c6:	223f      	movs	r2, #63	; 0x3f
 80032c8:	409a      	lsls	r2, r3
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2201      	movs	r2, #1
 80032d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d07e      	beq.n	80033e4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	4798      	blx	r3
        }
        return;
 80032ee:	e079      	b.n	80033e4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d01d      	beq.n	800333a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d10d      	bne.n	8003328 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003310:	2b00      	cmp	r3, #0
 8003312:	d031      	beq.n	8003378 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	4798      	blx	r3
 800331c:	e02c      	b.n	8003378 <HAL_DMA_IRQHandler+0x2a0>
 800331e:	bf00      	nop
 8003320:	20000008 	.word	0x20000008
 8003324:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800332c:	2b00      	cmp	r3, #0
 800332e:	d023      	beq.n	8003378 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	4798      	blx	r3
 8003338:	e01e      	b.n	8003378 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003344:	2b00      	cmp	r3, #0
 8003346:	d10f      	bne.n	8003368 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f022 0210 	bic.w	r2, r2, #16
 8003356:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800336c:	2b00      	cmp	r3, #0
 800336e:	d003      	beq.n	8003378 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800337c:	2b00      	cmp	r3, #0
 800337e:	d032      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003384:	f003 0301 	and.w	r3, r3, #1
 8003388:	2b00      	cmp	r3, #0
 800338a:	d022      	beq.n	80033d2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2205      	movs	r2, #5
 8003390:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f022 0201 	bic.w	r2, r2, #1
 80033a2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	3301      	adds	r3, #1
 80033a8:	60bb      	str	r3, [r7, #8]
 80033aa:	697a      	ldr	r2, [r7, #20]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d307      	bcc.n	80033c0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d1f2      	bne.n	80033a4 <HAL_DMA_IRQHandler+0x2cc>
 80033be:	e000      	b.n	80033c2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80033c0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2201      	movs	r2, #1
 80033c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d005      	beq.n	80033e6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	4798      	blx	r3
 80033e2:	e000      	b.n	80033e6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80033e4:	bf00      	nop
    }
  }
}
 80033e6:	3718      	adds	r7, #24
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b085      	sub	sp, #20
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	607a      	str	r2, [r7, #4]
 80033f8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003408:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	2b40      	cmp	r3, #64	; 0x40
 8003418:	d108      	bne.n	800342c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68ba      	ldr	r2, [r7, #8]
 8003428:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800342a:	e007      	b.n	800343c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	68ba      	ldr	r2, [r7, #8]
 8003432:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	60da      	str	r2, [r3, #12]
}
 800343c:	bf00      	nop
 800343e:	3714      	adds	r7, #20
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003448:	b480      	push	{r7}
 800344a:	b085      	sub	sp, #20
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	b2db      	uxtb	r3, r3
 8003456:	3b10      	subs	r3, #16
 8003458:	4a14      	ldr	r2, [pc, #80]	; (80034ac <DMA_CalcBaseAndBitshift+0x64>)
 800345a:	fba2 2303 	umull	r2, r3, r2, r3
 800345e:	091b      	lsrs	r3, r3, #4
 8003460:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003462:	4a13      	ldr	r2, [pc, #76]	; (80034b0 <DMA_CalcBaseAndBitshift+0x68>)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	4413      	add	r3, r2
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	461a      	mov	r2, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2b03      	cmp	r3, #3
 8003474:	d909      	bls.n	800348a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800347e:	f023 0303 	bic.w	r3, r3, #3
 8003482:	1d1a      	adds	r2, r3, #4
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	659a      	str	r2, [r3, #88]	; 0x58
 8003488:	e007      	b.n	800349a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003492:	f023 0303 	bic.w	r3, r3, #3
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3714      	adds	r7, #20
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	aaaaaaab 	.word	0xaaaaaaab
 80034b0:	080092a8 	.word	0x080092a8

080034b4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b085      	sub	sp, #20
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034bc:	2300      	movs	r3, #0
 80034be:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	699b      	ldr	r3, [r3, #24]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d11f      	bne.n	800350e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	2b03      	cmp	r3, #3
 80034d2:	d856      	bhi.n	8003582 <DMA_CheckFifoParam+0xce>
 80034d4:	a201      	add	r2, pc, #4	; (adr r2, 80034dc <DMA_CheckFifoParam+0x28>)
 80034d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034da:	bf00      	nop
 80034dc:	080034ed 	.word	0x080034ed
 80034e0:	080034ff 	.word	0x080034ff
 80034e4:	080034ed 	.word	0x080034ed
 80034e8:	08003583 	.word	0x08003583
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d046      	beq.n	8003586 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034fc:	e043      	b.n	8003586 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003502:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003506:	d140      	bne.n	800358a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800350c:	e03d      	b.n	800358a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003516:	d121      	bne.n	800355c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	2b03      	cmp	r3, #3
 800351c:	d837      	bhi.n	800358e <DMA_CheckFifoParam+0xda>
 800351e:	a201      	add	r2, pc, #4	; (adr r2, 8003524 <DMA_CheckFifoParam+0x70>)
 8003520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003524:	08003535 	.word	0x08003535
 8003528:	0800353b 	.word	0x0800353b
 800352c:	08003535 	.word	0x08003535
 8003530:	0800354d 	.word	0x0800354d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	73fb      	strb	r3, [r7, #15]
      break;
 8003538:	e030      	b.n	800359c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800353e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d025      	beq.n	8003592 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800354a:	e022      	b.n	8003592 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003550:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003554:	d11f      	bne.n	8003596 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800355a:	e01c      	b.n	8003596 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	2b02      	cmp	r3, #2
 8003560:	d903      	bls.n	800356a <DMA_CheckFifoParam+0xb6>
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	2b03      	cmp	r3, #3
 8003566:	d003      	beq.n	8003570 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003568:	e018      	b.n	800359c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	73fb      	strb	r3, [r7, #15]
      break;
 800356e:	e015      	b.n	800359c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003574:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d00e      	beq.n	800359a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	73fb      	strb	r3, [r7, #15]
      break;
 8003580:	e00b      	b.n	800359a <DMA_CheckFifoParam+0xe6>
      break;
 8003582:	bf00      	nop
 8003584:	e00a      	b.n	800359c <DMA_CheckFifoParam+0xe8>
      break;
 8003586:	bf00      	nop
 8003588:	e008      	b.n	800359c <DMA_CheckFifoParam+0xe8>
      break;
 800358a:	bf00      	nop
 800358c:	e006      	b.n	800359c <DMA_CheckFifoParam+0xe8>
      break;
 800358e:	bf00      	nop
 8003590:	e004      	b.n	800359c <DMA_CheckFifoParam+0xe8>
      break;
 8003592:	bf00      	nop
 8003594:	e002      	b.n	800359c <DMA_CheckFifoParam+0xe8>
      break;   
 8003596:	bf00      	nop
 8003598:	e000      	b.n	800359c <DMA_CheckFifoParam+0xe8>
      break;
 800359a:	bf00      	nop
    }
  } 
  
  return status; 
 800359c:	7bfb      	ldrb	r3, [r7, #15]
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3714      	adds	r7, #20
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop

080035ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b089      	sub	sp, #36	; 0x24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80035b6:	2300      	movs	r3, #0
 80035b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80035ba:	2300      	movs	r3, #0
 80035bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80035be:	2300      	movs	r3, #0
 80035c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035c2:	2300      	movs	r3, #0
 80035c4:	61fb      	str	r3, [r7, #28]
 80035c6:	e159      	b.n	800387c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80035c8:	2201      	movs	r2, #1
 80035ca:	69fb      	ldr	r3, [r7, #28]
 80035cc:	fa02 f303 	lsl.w	r3, r2, r3
 80035d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	697a      	ldr	r2, [r7, #20]
 80035d8:	4013      	ands	r3, r2
 80035da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	f040 8148 	bne.w	8003876 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f003 0303 	and.w	r3, r3, #3
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d005      	beq.n	80035fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d130      	bne.n	8003660 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	005b      	lsls	r3, r3, #1
 8003608:	2203      	movs	r2, #3
 800360a:	fa02 f303 	lsl.w	r3, r2, r3
 800360e:	43db      	mvns	r3, r3
 8003610:	69ba      	ldr	r2, [r7, #24]
 8003612:	4013      	ands	r3, r2
 8003614:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	68da      	ldr	r2, [r3, #12]
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	fa02 f303 	lsl.w	r3, r2, r3
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	4313      	orrs	r3, r2
 8003626:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003634:	2201      	movs	r2, #1
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	fa02 f303 	lsl.w	r3, r2, r3
 800363c:	43db      	mvns	r3, r3
 800363e:	69ba      	ldr	r2, [r7, #24]
 8003640:	4013      	ands	r3, r2
 8003642:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	091b      	lsrs	r3, r3, #4
 800364a:	f003 0201 	and.w	r2, r3, #1
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	fa02 f303 	lsl.w	r3, r2, r3
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	4313      	orrs	r3, r2
 8003658:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	69ba      	ldr	r2, [r7, #24]
 800365e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f003 0303 	and.w	r3, r3, #3
 8003668:	2b03      	cmp	r3, #3
 800366a:	d017      	beq.n	800369c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	2203      	movs	r2, #3
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	43db      	mvns	r3, r3
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	4013      	ands	r3, r2
 8003682:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	005b      	lsls	r3, r3, #1
 800368c:	fa02 f303 	lsl.w	r3, r2, r3
 8003690:	69ba      	ldr	r2, [r7, #24]
 8003692:	4313      	orrs	r3, r2
 8003694:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	69ba      	ldr	r2, [r7, #24]
 800369a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f003 0303 	and.w	r3, r3, #3
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d123      	bne.n	80036f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	08da      	lsrs	r2, r3, #3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	3208      	adds	r2, #8
 80036b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	f003 0307 	and.w	r3, r3, #7
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	220f      	movs	r2, #15
 80036c0:	fa02 f303 	lsl.w	r3, r2, r3
 80036c4:	43db      	mvns	r3, r3
 80036c6:	69ba      	ldr	r2, [r7, #24]
 80036c8:	4013      	ands	r3, r2
 80036ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	691a      	ldr	r2, [r3, #16]
 80036d0:	69fb      	ldr	r3, [r7, #28]
 80036d2:	f003 0307 	and.w	r3, r3, #7
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	fa02 f303 	lsl.w	r3, r2, r3
 80036dc:	69ba      	ldr	r2, [r7, #24]
 80036de:	4313      	orrs	r3, r2
 80036e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	08da      	lsrs	r2, r3, #3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	3208      	adds	r2, #8
 80036ea:	69b9      	ldr	r1, [r7, #24]
 80036ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	005b      	lsls	r3, r3, #1
 80036fa:	2203      	movs	r2, #3
 80036fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003700:	43db      	mvns	r3, r3
 8003702:	69ba      	ldr	r2, [r7, #24]
 8003704:	4013      	ands	r3, r2
 8003706:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f003 0203 	and.w	r2, r3, #3
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	005b      	lsls	r3, r3, #1
 8003714:	fa02 f303 	lsl.w	r3, r2, r3
 8003718:	69ba      	ldr	r2, [r7, #24]
 800371a:	4313      	orrs	r3, r2
 800371c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	69ba      	ldr	r2, [r7, #24]
 8003722:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800372c:	2b00      	cmp	r3, #0
 800372e:	f000 80a2 	beq.w	8003876 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003732:	2300      	movs	r3, #0
 8003734:	60fb      	str	r3, [r7, #12]
 8003736:	4b57      	ldr	r3, [pc, #348]	; (8003894 <HAL_GPIO_Init+0x2e8>)
 8003738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800373a:	4a56      	ldr	r2, [pc, #344]	; (8003894 <HAL_GPIO_Init+0x2e8>)
 800373c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003740:	6453      	str	r3, [r2, #68]	; 0x44
 8003742:	4b54      	ldr	r3, [pc, #336]	; (8003894 <HAL_GPIO_Init+0x2e8>)
 8003744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003746:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800374a:	60fb      	str	r3, [r7, #12]
 800374c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800374e:	4a52      	ldr	r2, [pc, #328]	; (8003898 <HAL_GPIO_Init+0x2ec>)
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	089b      	lsrs	r3, r3, #2
 8003754:	3302      	adds	r3, #2
 8003756:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800375a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	f003 0303 	and.w	r3, r3, #3
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	220f      	movs	r2, #15
 8003766:	fa02 f303 	lsl.w	r3, r2, r3
 800376a:	43db      	mvns	r3, r3
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	4013      	ands	r3, r2
 8003770:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a49      	ldr	r2, [pc, #292]	; (800389c <HAL_GPIO_Init+0x2f0>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d019      	beq.n	80037ae <HAL_GPIO_Init+0x202>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a48      	ldr	r2, [pc, #288]	; (80038a0 <HAL_GPIO_Init+0x2f4>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d013      	beq.n	80037aa <HAL_GPIO_Init+0x1fe>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a47      	ldr	r2, [pc, #284]	; (80038a4 <HAL_GPIO_Init+0x2f8>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d00d      	beq.n	80037a6 <HAL_GPIO_Init+0x1fa>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a46      	ldr	r2, [pc, #280]	; (80038a8 <HAL_GPIO_Init+0x2fc>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d007      	beq.n	80037a2 <HAL_GPIO_Init+0x1f6>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a45      	ldr	r2, [pc, #276]	; (80038ac <HAL_GPIO_Init+0x300>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d101      	bne.n	800379e <HAL_GPIO_Init+0x1f2>
 800379a:	2304      	movs	r3, #4
 800379c:	e008      	b.n	80037b0 <HAL_GPIO_Init+0x204>
 800379e:	2307      	movs	r3, #7
 80037a0:	e006      	b.n	80037b0 <HAL_GPIO_Init+0x204>
 80037a2:	2303      	movs	r3, #3
 80037a4:	e004      	b.n	80037b0 <HAL_GPIO_Init+0x204>
 80037a6:	2302      	movs	r3, #2
 80037a8:	e002      	b.n	80037b0 <HAL_GPIO_Init+0x204>
 80037aa:	2301      	movs	r3, #1
 80037ac:	e000      	b.n	80037b0 <HAL_GPIO_Init+0x204>
 80037ae:	2300      	movs	r3, #0
 80037b0:	69fa      	ldr	r2, [r7, #28]
 80037b2:	f002 0203 	and.w	r2, r2, #3
 80037b6:	0092      	lsls	r2, r2, #2
 80037b8:	4093      	lsls	r3, r2
 80037ba:	69ba      	ldr	r2, [r7, #24]
 80037bc:	4313      	orrs	r3, r2
 80037be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037c0:	4935      	ldr	r1, [pc, #212]	; (8003898 <HAL_GPIO_Init+0x2ec>)
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	089b      	lsrs	r3, r3, #2
 80037c6:	3302      	adds	r3, #2
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037ce:	4b38      	ldr	r3, [pc, #224]	; (80038b0 <HAL_GPIO_Init+0x304>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	43db      	mvns	r3, r3
 80037d8:	69ba      	ldr	r2, [r7, #24]
 80037da:	4013      	ands	r3, r2
 80037dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d003      	beq.n	80037f2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80037f2:	4a2f      	ldr	r2, [pc, #188]	; (80038b0 <HAL_GPIO_Init+0x304>)
 80037f4:	69bb      	ldr	r3, [r7, #24]
 80037f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037f8:	4b2d      	ldr	r3, [pc, #180]	; (80038b0 <HAL_GPIO_Init+0x304>)
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	43db      	mvns	r3, r3
 8003802:	69ba      	ldr	r2, [r7, #24]
 8003804:	4013      	ands	r3, r2
 8003806:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d003      	beq.n	800381c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	4313      	orrs	r3, r2
 800381a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800381c:	4a24      	ldr	r2, [pc, #144]	; (80038b0 <HAL_GPIO_Init+0x304>)
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003822:	4b23      	ldr	r3, [pc, #140]	; (80038b0 <HAL_GPIO_Init+0x304>)
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	43db      	mvns	r3, r3
 800382c:	69ba      	ldr	r2, [r7, #24]
 800382e:	4013      	ands	r3, r2
 8003830:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d003      	beq.n	8003846 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800383e:	69ba      	ldr	r2, [r7, #24]
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	4313      	orrs	r3, r2
 8003844:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003846:	4a1a      	ldr	r2, [pc, #104]	; (80038b0 <HAL_GPIO_Init+0x304>)
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800384c:	4b18      	ldr	r3, [pc, #96]	; (80038b0 <HAL_GPIO_Init+0x304>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	43db      	mvns	r3, r3
 8003856:	69ba      	ldr	r2, [r7, #24]
 8003858:	4013      	ands	r3, r2
 800385a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d003      	beq.n	8003870 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003868:	69ba      	ldr	r2, [r7, #24]
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	4313      	orrs	r3, r2
 800386e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003870:	4a0f      	ldr	r2, [pc, #60]	; (80038b0 <HAL_GPIO_Init+0x304>)
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	3301      	adds	r3, #1
 800387a:	61fb      	str	r3, [r7, #28]
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	2b0f      	cmp	r3, #15
 8003880:	f67f aea2 	bls.w	80035c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003884:	bf00      	nop
 8003886:	bf00      	nop
 8003888:	3724      	adds	r7, #36	; 0x24
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	40023800 	.word	0x40023800
 8003898:	40013800 	.word	0x40013800
 800389c:	40020000 	.word	0x40020000
 80038a0:	40020400 	.word	0x40020400
 80038a4:	40020800 	.word	0x40020800
 80038a8:	40020c00 	.word	0x40020c00
 80038ac:	40021000 	.word	0x40021000
 80038b0:	40013c00 	.word	0x40013c00

080038b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	460b      	mov	r3, r1
 80038be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	691a      	ldr	r2, [r3, #16]
 80038c4:	887b      	ldrh	r3, [r7, #2]
 80038c6:	4013      	ands	r3, r2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d002      	beq.n	80038d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80038cc:	2301      	movs	r3, #1
 80038ce:	73fb      	strb	r3, [r7, #15]
 80038d0:	e001      	b.n	80038d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80038d2:	2300      	movs	r3, #0
 80038d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80038d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3714      	adds	r7, #20
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr

080038e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	460b      	mov	r3, r1
 80038ee:	807b      	strh	r3, [r7, #2]
 80038f0:	4613      	mov	r3, r2
 80038f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038f4:	787b      	ldrb	r3, [r7, #1]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d003      	beq.n	8003902 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038fa:	887a      	ldrh	r2, [r7, #2]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003900:	e003      	b.n	800390a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003902:	887b      	ldrh	r3, [r7, #2]
 8003904:	041a      	lsls	r2, r3, #16
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	619a      	str	r2, [r3, #24]
}
 800390a:	bf00      	nop
 800390c:	370c      	adds	r7, #12
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
	...

08003918 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d101      	bne.n	800392a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e12b      	b.n	8003b82 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003930:	b2db      	uxtb	r3, r3
 8003932:	2b00      	cmp	r3, #0
 8003934:	d106      	bne.n	8003944 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f7fe f9f0 	bl	8001d24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2224      	movs	r2, #36	; 0x24
 8003948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f022 0201 	bic.w	r2, r2, #1
 800395a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800396a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800397a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800397c:	f001 f8aa 	bl	8004ad4 <HAL_RCC_GetPCLK1Freq>
 8003980:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	4a81      	ldr	r2, [pc, #516]	; (8003b8c <HAL_I2C_Init+0x274>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d807      	bhi.n	800399c <HAL_I2C_Init+0x84>
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	4a80      	ldr	r2, [pc, #512]	; (8003b90 <HAL_I2C_Init+0x278>)
 8003990:	4293      	cmp	r3, r2
 8003992:	bf94      	ite	ls
 8003994:	2301      	movls	r3, #1
 8003996:	2300      	movhi	r3, #0
 8003998:	b2db      	uxtb	r3, r3
 800399a:	e006      	b.n	80039aa <HAL_I2C_Init+0x92>
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	4a7d      	ldr	r2, [pc, #500]	; (8003b94 <HAL_I2C_Init+0x27c>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	bf94      	ite	ls
 80039a4:	2301      	movls	r3, #1
 80039a6:	2300      	movhi	r3, #0
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d001      	beq.n	80039b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e0e7      	b.n	8003b82 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	4a78      	ldr	r2, [pc, #480]	; (8003b98 <HAL_I2C_Init+0x280>)
 80039b6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ba:	0c9b      	lsrs	r3, r3, #18
 80039bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68ba      	ldr	r2, [r7, #8]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	6a1b      	ldr	r3, [r3, #32]
 80039d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	4a6a      	ldr	r2, [pc, #424]	; (8003b8c <HAL_I2C_Init+0x274>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d802      	bhi.n	80039ec <HAL_I2C_Init+0xd4>
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	3301      	adds	r3, #1
 80039ea:	e009      	b.n	8003a00 <HAL_I2C_Init+0xe8>
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80039f2:	fb02 f303 	mul.w	r3, r2, r3
 80039f6:	4a69      	ldr	r2, [pc, #420]	; (8003b9c <HAL_I2C_Init+0x284>)
 80039f8:	fba2 2303 	umull	r2, r3, r2, r3
 80039fc:	099b      	lsrs	r3, r3, #6
 80039fe:	3301      	adds	r3, #1
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	6812      	ldr	r2, [r2, #0]
 8003a04:	430b      	orrs	r3, r1
 8003a06:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003a12:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	495c      	ldr	r1, [pc, #368]	; (8003b8c <HAL_I2C_Init+0x274>)
 8003a1c:	428b      	cmp	r3, r1
 8003a1e:	d819      	bhi.n	8003a54 <HAL_I2C_Init+0x13c>
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	1e59      	subs	r1, r3, #1
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a2e:	1c59      	adds	r1, r3, #1
 8003a30:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003a34:	400b      	ands	r3, r1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d00a      	beq.n	8003a50 <HAL_I2C_Init+0x138>
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	1e59      	subs	r1, r3, #1
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	005b      	lsls	r3, r3, #1
 8003a44:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a48:	3301      	adds	r3, #1
 8003a4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a4e:	e051      	b.n	8003af4 <HAL_I2C_Init+0x1dc>
 8003a50:	2304      	movs	r3, #4
 8003a52:	e04f      	b.n	8003af4 <HAL_I2C_Init+0x1dc>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d111      	bne.n	8003a80 <HAL_I2C_Init+0x168>
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	1e58      	subs	r0, r3, #1
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6859      	ldr	r1, [r3, #4]
 8003a64:	460b      	mov	r3, r1
 8003a66:	005b      	lsls	r3, r3, #1
 8003a68:	440b      	add	r3, r1
 8003a6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a6e:	3301      	adds	r3, #1
 8003a70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	bf0c      	ite	eq
 8003a78:	2301      	moveq	r3, #1
 8003a7a:	2300      	movne	r3, #0
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	e012      	b.n	8003aa6 <HAL_I2C_Init+0x18e>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	1e58      	subs	r0, r3, #1
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6859      	ldr	r1, [r3, #4]
 8003a88:	460b      	mov	r3, r1
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	440b      	add	r3, r1
 8003a8e:	0099      	lsls	r1, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a96:	3301      	adds	r3, #1
 8003a98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	bf0c      	ite	eq
 8003aa0:	2301      	moveq	r3, #1
 8003aa2:	2300      	movne	r3, #0
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d001      	beq.n	8003aae <HAL_I2C_Init+0x196>
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e022      	b.n	8003af4 <HAL_I2C_Init+0x1dc>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d10e      	bne.n	8003ad4 <HAL_I2C_Init+0x1bc>
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	1e58      	subs	r0, r3, #1
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6859      	ldr	r1, [r3, #4]
 8003abe:	460b      	mov	r3, r1
 8003ac0:	005b      	lsls	r3, r3, #1
 8003ac2:	440b      	add	r3, r1
 8003ac4:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ac8:	3301      	adds	r3, #1
 8003aca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ace:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ad2:	e00f      	b.n	8003af4 <HAL_I2C_Init+0x1dc>
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	1e58      	subs	r0, r3, #1
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6859      	ldr	r1, [r3, #4]
 8003adc:	460b      	mov	r3, r1
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	440b      	add	r3, r1
 8003ae2:	0099      	lsls	r1, r3, #2
 8003ae4:	440b      	add	r3, r1
 8003ae6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003aea:	3301      	adds	r3, #1
 8003aec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003af0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003af4:	6879      	ldr	r1, [r7, #4]
 8003af6:	6809      	ldr	r1, [r1, #0]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	69da      	ldr	r2, [r3, #28]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a1b      	ldr	r3, [r3, #32]
 8003b0e:	431a      	orrs	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	430a      	orrs	r2, r1
 8003b16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003b22:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	6911      	ldr	r1, [r2, #16]
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	68d2      	ldr	r2, [r2, #12]
 8003b2e:	4311      	orrs	r1, r2
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	6812      	ldr	r2, [r2, #0]
 8003b34:	430b      	orrs	r3, r1
 8003b36:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	695a      	ldr	r2, [r3, #20]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	431a      	orrs	r2, r3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	430a      	orrs	r2, r1
 8003b52:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f042 0201 	orr.w	r2, r2, #1
 8003b62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2200      	movs	r2, #0
 8003b68:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2220      	movs	r2, #32
 8003b6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3710      	adds	r7, #16
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	000186a0 	.word	0x000186a0
 8003b90:	001e847f 	.word	0x001e847f
 8003b94:	003d08ff 	.word	0x003d08ff
 8003b98:	431bde83 	.word	0x431bde83
 8003b9c:	10624dd3 	.word	0x10624dd3

08003ba0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b088      	sub	sp, #32
 8003ba4:	af02      	add	r7, sp, #8
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	4608      	mov	r0, r1
 8003baa:	4611      	mov	r1, r2
 8003bac:	461a      	mov	r2, r3
 8003bae:	4603      	mov	r3, r0
 8003bb0:	817b      	strh	r3, [r7, #10]
 8003bb2:	460b      	mov	r3, r1
 8003bb4:	813b      	strh	r3, [r7, #8]
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003bba:	f7fe fbf5 	bl	80023a8 <HAL_GetTick>
 8003bbe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	2b20      	cmp	r3, #32
 8003bca:	f040 80d9 	bne.w	8003d80 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	9300      	str	r3, [sp, #0]
 8003bd2:	2319      	movs	r3, #25
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	496d      	ldr	r1, [pc, #436]	; (8003d8c <HAL_I2C_Mem_Write+0x1ec>)
 8003bd8:	68f8      	ldr	r0, [r7, #12]
 8003bda:	f000 f971 	bl	8003ec0 <I2C_WaitOnFlagUntilTimeout>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d001      	beq.n	8003be8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003be4:	2302      	movs	r3, #2
 8003be6:	e0cc      	b.n	8003d82 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d101      	bne.n	8003bf6 <HAL_I2C_Mem_Write+0x56>
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	e0c5      	b.n	8003d82 <HAL_I2C_Mem_Write+0x1e2>
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0301 	and.w	r3, r3, #1
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d007      	beq.n	8003c1c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f042 0201 	orr.w	r2, r2, #1
 8003c1a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c2a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2221      	movs	r2, #33	; 0x21
 8003c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2240      	movs	r2, #64	; 0x40
 8003c38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6a3a      	ldr	r2, [r7, #32]
 8003c46:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003c4c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c52:	b29a      	uxth	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	4a4d      	ldr	r2, [pc, #308]	; (8003d90 <HAL_I2C_Mem_Write+0x1f0>)
 8003c5c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c5e:	88f8      	ldrh	r0, [r7, #6]
 8003c60:	893a      	ldrh	r2, [r7, #8]
 8003c62:	8979      	ldrh	r1, [r7, #10]
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	9301      	str	r3, [sp, #4]
 8003c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c6a:	9300      	str	r3, [sp, #0]
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	68f8      	ldr	r0, [r7, #12]
 8003c70:	f000 f890 	bl	8003d94 <I2C_RequestMemoryWrite>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d052      	beq.n	8003d20 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e081      	b.n	8003d82 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c7e:	697a      	ldr	r2, [r7, #20]
 8003c80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f000 fa36 	bl	80040f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d00d      	beq.n	8003caa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c92:	2b04      	cmp	r3, #4
 8003c94:	d107      	bne.n	8003ca6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ca4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e06b      	b.n	8003d82 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cae:	781a      	ldrb	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cba:	1c5a      	adds	r2, r3, #1
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cc4:	3b01      	subs	r3, #1
 8003cc6:	b29a      	uxth	r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	3b01      	subs	r3, #1
 8003cd4:	b29a      	uxth	r2, r3
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	695b      	ldr	r3, [r3, #20]
 8003ce0:	f003 0304 	and.w	r3, r3, #4
 8003ce4:	2b04      	cmp	r3, #4
 8003ce6:	d11b      	bne.n	8003d20 <HAL_I2C_Mem_Write+0x180>
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d017      	beq.n	8003d20 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf4:	781a      	ldrb	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d00:	1c5a      	adds	r2, r3, #1
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d0a:	3b01      	subs	r3, #1
 8003d0c:	b29a      	uxth	r2, r3
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d1aa      	bne.n	8003c7e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d28:	697a      	ldr	r2, [r7, #20]
 8003d2a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d2c:	68f8      	ldr	r0, [r7, #12]
 8003d2e:	f000 fa29 	bl	8004184 <I2C_WaitOnBTFFlagUntilTimeout>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d00d      	beq.n	8003d54 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3c:	2b04      	cmp	r3, #4
 8003d3e:	d107      	bne.n	8003d50 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d4e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e016      	b.n	8003d82 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2220      	movs	r2, #32
 8003d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	e000      	b.n	8003d82 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003d80:	2302      	movs	r3, #2
  }
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3718      	adds	r7, #24
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	00100002 	.word	0x00100002
 8003d90:	ffff0000 	.word	0xffff0000

08003d94 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b088      	sub	sp, #32
 8003d98:	af02      	add	r7, sp, #8
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	4608      	mov	r0, r1
 8003d9e:	4611      	mov	r1, r2
 8003da0:	461a      	mov	r2, r3
 8003da2:	4603      	mov	r3, r0
 8003da4:	817b      	strh	r3, [r7, #10]
 8003da6:	460b      	mov	r3, r1
 8003da8:	813b      	strh	r3, [r7, #8]
 8003daa:	4613      	mov	r3, r2
 8003dac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003dbc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc0:	9300      	str	r3, [sp, #0]
 8003dc2:	6a3b      	ldr	r3, [r7, #32]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	f000 f878 	bl	8003ec0 <I2C_WaitOnFlagUntilTimeout>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d00d      	beq.n	8003df2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003de4:	d103      	bne.n	8003dee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003dec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e05f      	b.n	8003eb2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003df2:	897b      	ldrh	r3, [r7, #10]
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	461a      	mov	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003e00:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e04:	6a3a      	ldr	r2, [r7, #32]
 8003e06:	492d      	ldr	r1, [pc, #180]	; (8003ebc <I2C_RequestMemoryWrite+0x128>)
 8003e08:	68f8      	ldr	r0, [r7, #12]
 8003e0a:	f000 f8d3 	bl	8003fb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d001      	beq.n	8003e18 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e04c      	b.n	8003eb2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e18:	2300      	movs	r3, #0
 8003e1a:	617b      	str	r3, [r7, #20]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	617b      	str	r3, [r7, #20]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	617b      	str	r3, [r7, #20]
 8003e2c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e30:	6a39      	ldr	r1, [r7, #32]
 8003e32:	68f8      	ldr	r0, [r7, #12]
 8003e34:	f000 f95e 	bl	80040f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d00d      	beq.n	8003e5a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e42:	2b04      	cmp	r3, #4
 8003e44:	d107      	bne.n	8003e56 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e54:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e02b      	b.n	8003eb2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e5a:	88fb      	ldrh	r3, [r7, #6]
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d105      	bne.n	8003e6c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e60:	893b      	ldrh	r3, [r7, #8]
 8003e62:	b2da      	uxtb	r2, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	611a      	str	r2, [r3, #16]
 8003e6a:	e021      	b.n	8003eb0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e6c:	893b      	ldrh	r3, [r7, #8]
 8003e6e:	0a1b      	lsrs	r3, r3, #8
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	b2da      	uxtb	r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e7c:	6a39      	ldr	r1, [r7, #32]
 8003e7e:	68f8      	ldr	r0, [r7, #12]
 8003e80:	f000 f938 	bl	80040f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e84:	4603      	mov	r3, r0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00d      	beq.n	8003ea6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8e:	2b04      	cmp	r3, #4
 8003e90:	d107      	bne.n	8003ea2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ea0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e005      	b.n	8003eb2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ea6:	893b      	ldrh	r3, [r7, #8]
 8003ea8:	b2da      	uxtb	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3718      	adds	r7, #24
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	00010002 	.word	0x00010002

08003ec0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	603b      	str	r3, [r7, #0]
 8003ecc:	4613      	mov	r3, r2
 8003ece:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ed0:	e048      	b.n	8003f64 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed8:	d044      	beq.n	8003f64 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eda:	f7fe fa65 	bl	80023a8 <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	683a      	ldr	r2, [r7, #0]
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d302      	bcc.n	8003ef0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d139      	bne.n	8003f64 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	0c1b      	lsrs	r3, r3, #16
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d10d      	bne.n	8003f16 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	695b      	ldr	r3, [r3, #20]
 8003f00:	43da      	mvns	r2, r3
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	4013      	ands	r3, r2
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	bf0c      	ite	eq
 8003f0c:	2301      	moveq	r3, #1
 8003f0e:	2300      	movne	r3, #0
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	461a      	mov	r2, r3
 8003f14:	e00c      	b.n	8003f30 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	43da      	mvns	r2, r3
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	4013      	ands	r3, r2
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	bf0c      	ite	eq
 8003f28:	2301      	moveq	r3, #1
 8003f2a:	2300      	movne	r3, #0
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	461a      	mov	r2, r3
 8003f30:	79fb      	ldrb	r3, [r7, #7]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d116      	bne.n	8003f64 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2220      	movs	r2, #32
 8003f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f50:	f043 0220 	orr.w	r2, r3, #32
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e023      	b.n	8003fac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	0c1b      	lsrs	r3, r3, #16
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d10d      	bne.n	8003f8a <I2C_WaitOnFlagUntilTimeout+0xca>
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	695b      	ldr	r3, [r3, #20]
 8003f74:	43da      	mvns	r2, r3
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	4013      	ands	r3, r2
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	bf0c      	ite	eq
 8003f80:	2301      	moveq	r3, #1
 8003f82:	2300      	movne	r3, #0
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	461a      	mov	r2, r3
 8003f88:	e00c      	b.n	8003fa4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	699b      	ldr	r3, [r3, #24]
 8003f90:	43da      	mvns	r2, r3
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	4013      	ands	r3, r2
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	bf0c      	ite	eq
 8003f9c:	2301      	moveq	r3, #1
 8003f9e:	2300      	movne	r3, #0
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	79fb      	ldrb	r3, [r7, #7]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d093      	beq.n	8003ed2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3710      	adds	r7, #16
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	607a      	str	r2, [r7, #4]
 8003fc0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003fc2:	e071      	b.n	80040a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fd2:	d123      	bne.n	800401c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fe2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003fec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2220      	movs	r2, #32
 8003ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004008:	f043 0204 	orr.w	r2, r3, #4
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e067      	b.n	80040ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004022:	d041      	beq.n	80040a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004024:	f7fe f9c0 	bl	80023a8 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	429a      	cmp	r2, r3
 8004032:	d302      	bcc.n	800403a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d136      	bne.n	80040a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	0c1b      	lsrs	r3, r3, #16
 800403e:	b2db      	uxtb	r3, r3
 8004040:	2b01      	cmp	r3, #1
 8004042:	d10c      	bne.n	800405e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	43da      	mvns	r2, r3
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	4013      	ands	r3, r2
 8004050:	b29b      	uxth	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	bf14      	ite	ne
 8004056:	2301      	movne	r3, #1
 8004058:	2300      	moveq	r3, #0
 800405a:	b2db      	uxtb	r3, r3
 800405c:	e00b      	b.n	8004076 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	699b      	ldr	r3, [r3, #24]
 8004064:	43da      	mvns	r2, r3
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	4013      	ands	r3, r2
 800406a:	b29b      	uxth	r3, r3
 800406c:	2b00      	cmp	r3, #0
 800406e:	bf14      	ite	ne
 8004070:	2301      	movne	r3, #1
 8004072:	2300      	moveq	r3, #0
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b00      	cmp	r3, #0
 8004078:	d016      	beq.n	80040a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2200      	movs	r2, #0
 800407e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2220      	movs	r2, #32
 8004084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004094:	f043 0220 	orr.w	r2, r3, #32
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e021      	b.n	80040ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	0c1b      	lsrs	r3, r3, #16
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d10c      	bne.n	80040cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	695b      	ldr	r3, [r3, #20]
 80040b8:	43da      	mvns	r2, r3
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	4013      	ands	r3, r2
 80040be:	b29b      	uxth	r3, r3
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	bf14      	ite	ne
 80040c4:	2301      	movne	r3, #1
 80040c6:	2300      	moveq	r3, #0
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	e00b      	b.n	80040e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	699b      	ldr	r3, [r3, #24]
 80040d2:	43da      	mvns	r2, r3
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	4013      	ands	r3, r2
 80040d8:	b29b      	uxth	r3, r3
 80040da:	2b00      	cmp	r3, #0
 80040dc:	bf14      	ite	ne
 80040de:	2301      	movne	r3, #1
 80040e0:	2300      	moveq	r3, #0
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	f47f af6d 	bne.w	8003fc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3710      	adds	r7, #16
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004100:	e034      	b.n	800416c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004102:	68f8      	ldr	r0, [r7, #12]
 8004104:	f000 f886 	bl	8004214 <I2C_IsAcknowledgeFailed>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d001      	beq.n	8004112 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e034      	b.n	800417c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004118:	d028      	beq.n	800416c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800411a:	f7fe f945 	bl	80023a8 <HAL_GetTick>
 800411e:	4602      	mov	r2, r0
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	68ba      	ldr	r2, [r7, #8]
 8004126:	429a      	cmp	r2, r3
 8004128:	d302      	bcc.n	8004130 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d11d      	bne.n	800416c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800413a:	2b80      	cmp	r3, #128	; 0x80
 800413c:	d016      	beq.n	800416c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2220      	movs	r2, #32
 8004148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004158:	f043 0220 	orr.w	r2, r3, #32
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2200      	movs	r2, #0
 8004164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e007      	b.n	800417c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	695b      	ldr	r3, [r3, #20]
 8004172:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004176:	2b80      	cmp	r3, #128	; 0x80
 8004178:	d1c3      	bne.n	8004102 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	3710      	adds	r7, #16
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}

08004184 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	60f8      	str	r0, [r7, #12]
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004190:	e034      	b.n	80041fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004192:	68f8      	ldr	r0, [r7, #12]
 8004194:	f000 f83e 	bl	8004214 <I2C_IsAcknowledgeFailed>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e034      	b.n	800420c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a8:	d028      	beq.n	80041fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041aa:	f7fe f8fd 	bl	80023a8 <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d302      	bcc.n	80041c0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d11d      	bne.n	80041fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	695b      	ldr	r3, [r3, #20]
 80041c6:	f003 0304 	and.w	r3, r3, #4
 80041ca:	2b04      	cmp	r3, #4
 80041cc:	d016      	beq.n	80041fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2200      	movs	r2, #0
 80041d2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2220      	movs	r2, #32
 80041d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e8:	f043 0220 	orr.w	r2, r3, #32
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e007      	b.n	800420c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	f003 0304 	and.w	r3, r3, #4
 8004206:	2b04      	cmp	r3, #4
 8004208:	d1c3      	bne.n	8004192 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800420a:	2300      	movs	r3, #0
}
 800420c:	4618      	mov	r0, r3
 800420e:	3710      	adds	r7, #16
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004226:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800422a:	d11b      	bne.n	8004264 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004234:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2220      	movs	r2, #32
 8004240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004250:	f043 0204 	orr.w	r2, r3, #4
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	e000      	b.n	8004266 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004264:	2300      	movs	r3, #0
}
 8004266:	4618      	mov	r0, r3
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
	...

08004274 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b086      	sub	sp, #24
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d101      	bne.n	8004286 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e267      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	2b00      	cmp	r3, #0
 8004290:	d075      	beq.n	800437e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004292:	4b88      	ldr	r3, [pc, #544]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	f003 030c 	and.w	r3, r3, #12
 800429a:	2b04      	cmp	r3, #4
 800429c:	d00c      	beq.n	80042b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800429e:	4b85      	ldr	r3, [pc, #532]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042a6:	2b08      	cmp	r3, #8
 80042a8:	d112      	bne.n	80042d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042aa:	4b82      	ldr	r3, [pc, #520]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042b6:	d10b      	bne.n	80042d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042b8:	4b7e      	ldr	r3, [pc, #504]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d05b      	beq.n	800437c <HAL_RCC_OscConfig+0x108>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d157      	bne.n	800437c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e242      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042d8:	d106      	bne.n	80042e8 <HAL_RCC_OscConfig+0x74>
 80042da:	4b76      	ldr	r3, [pc, #472]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a75      	ldr	r2, [pc, #468]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80042e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042e4:	6013      	str	r3, [r2, #0]
 80042e6:	e01d      	b.n	8004324 <HAL_RCC_OscConfig+0xb0>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042f0:	d10c      	bne.n	800430c <HAL_RCC_OscConfig+0x98>
 80042f2:	4b70      	ldr	r3, [pc, #448]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a6f      	ldr	r2, [pc, #444]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80042f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042fc:	6013      	str	r3, [r2, #0]
 80042fe:	4b6d      	ldr	r3, [pc, #436]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a6c      	ldr	r2, [pc, #432]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004304:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004308:	6013      	str	r3, [r2, #0]
 800430a:	e00b      	b.n	8004324 <HAL_RCC_OscConfig+0xb0>
 800430c:	4b69      	ldr	r3, [pc, #420]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a68      	ldr	r2, [pc, #416]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004312:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004316:	6013      	str	r3, [r2, #0]
 8004318:	4b66      	ldr	r3, [pc, #408]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a65      	ldr	r2, [pc, #404]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 800431e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004322:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d013      	beq.n	8004354 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800432c:	f7fe f83c 	bl	80023a8 <HAL_GetTick>
 8004330:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004332:	e008      	b.n	8004346 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004334:	f7fe f838 	bl	80023a8 <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	2b64      	cmp	r3, #100	; 0x64
 8004340:	d901      	bls.n	8004346 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e207      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004346:	4b5b      	ldr	r3, [pc, #364]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d0f0      	beq.n	8004334 <HAL_RCC_OscConfig+0xc0>
 8004352:	e014      	b.n	800437e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004354:	f7fe f828 	bl	80023a8 <HAL_GetTick>
 8004358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800435a:	e008      	b.n	800436e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800435c:	f7fe f824 	bl	80023a8 <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	2b64      	cmp	r3, #100	; 0x64
 8004368:	d901      	bls.n	800436e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e1f3      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800436e:	4b51      	ldr	r3, [pc, #324]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d1f0      	bne.n	800435c <HAL_RCC_OscConfig+0xe8>
 800437a:	e000      	b.n	800437e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800437c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b00      	cmp	r3, #0
 8004388:	d063      	beq.n	8004452 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800438a:	4b4a      	ldr	r3, [pc, #296]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f003 030c 	and.w	r3, r3, #12
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00b      	beq.n	80043ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004396:	4b47      	ldr	r3, [pc, #284]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800439e:	2b08      	cmp	r3, #8
 80043a0:	d11c      	bne.n	80043dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043a2:	4b44      	ldr	r3, [pc, #272]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d116      	bne.n	80043dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043ae:	4b41      	ldr	r3, [pc, #260]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d005      	beq.n	80043c6 <HAL_RCC_OscConfig+0x152>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d001      	beq.n	80043c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e1c7      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043c6:	4b3b      	ldr	r3, [pc, #236]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	4937      	ldr	r1, [pc, #220]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 80043d6:	4313      	orrs	r3, r2
 80043d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043da:	e03a      	b.n	8004452 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d020      	beq.n	8004426 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043e4:	4b34      	ldr	r3, [pc, #208]	; (80044b8 <HAL_RCC_OscConfig+0x244>)
 80043e6:	2201      	movs	r2, #1
 80043e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ea:	f7fd ffdd 	bl	80023a8 <HAL_GetTick>
 80043ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043f0:	e008      	b.n	8004404 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043f2:	f7fd ffd9 	bl	80023a8 <HAL_GetTick>
 80043f6:	4602      	mov	r2, r0
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	2b02      	cmp	r3, #2
 80043fe:	d901      	bls.n	8004404 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	e1a8      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004404:	4b2b      	ldr	r3, [pc, #172]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0302 	and.w	r3, r3, #2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d0f0      	beq.n	80043f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004410:	4b28      	ldr	r3, [pc, #160]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	00db      	lsls	r3, r3, #3
 800441e:	4925      	ldr	r1, [pc, #148]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004420:	4313      	orrs	r3, r2
 8004422:	600b      	str	r3, [r1, #0]
 8004424:	e015      	b.n	8004452 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004426:	4b24      	ldr	r3, [pc, #144]	; (80044b8 <HAL_RCC_OscConfig+0x244>)
 8004428:	2200      	movs	r2, #0
 800442a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800442c:	f7fd ffbc 	bl	80023a8 <HAL_GetTick>
 8004430:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004432:	e008      	b.n	8004446 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004434:	f7fd ffb8 	bl	80023a8 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b02      	cmp	r3, #2
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e187      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004446:	4b1b      	ldr	r3, [pc, #108]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1f0      	bne.n	8004434 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0308 	and.w	r3, r3, #8
 800445a:	2b00      	cmp	r3, #0
 800445c:	d036      	beq.n	80044cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d016      	beq.n	8004494 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004466:	4b15      	ldr	r3, [pc, #84]	; (80044bc <HAL_RCC_OscConfig+0x248>)
 8004468:	2201      	movs	r2, #1
 800446a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800446c:	f7fd ff9c 	bl	80023a8 <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004474:	f7fd ff98 	bl	80023a8 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b02      	cmp	r3, #2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e167      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004486:	4b0b      	ldr	r3, [pc, #44]	; (80044b4 <HAL_RCC_OscConfig+0x240>)
 8004488:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d0f0      	beq.n	8004474 <HAL_RCC_OscConfig+0x200>
 8004492:	e01b      	b.n	80044cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004494:	4b09      	ldr	r3, [pc, #36]	; (80044bc <HAL_RCC_OscConfig+0x248>)
 8004496:	2200      	movs	r2, #0
 8004498:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800449a:	f7fd ff85 	bl	80023a8 <HAL_GetTick>
 800449e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044a0:	e00e      	b.n	80044c0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044a2:	f7fd ff81 	bl	80023a8 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d907      	bls.n	80044c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80044b0:	2303      	movs	r3, #3
 80044b2:	e150      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
 80044b4:	40023800 	.word	0x40023800
 80044b8:	42470000 	.word	0x42470000
 80044bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044c0:	4b88      	ldr	r3, [pc, #544]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80044c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d1ea      	bne.n	80044a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 8097 	beq.w	8004608 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044da:	2300      	movs	r3, #0
 80044dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044de:	4b81      	ldr	r3, [pc, #516]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80044e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d10f      	bne.n	800450a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044ea:	2300      	movs	r3, #0
 80044ec:	60bb      	str	r3, [r7, #8]
 80044ee:	4b7d      	ldr	r3, [pc, #500]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80044f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f2:	4a7c      	ldr	r2, [pc, #496]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80044f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044f8:	6413      	str	r3, [r2, #64]	; 0x40
 80044fa:	4b7a      	ldr	r3, [pc, #488]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80044fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004502:	60bb      	str	r3, [r7, #8]
 8004504:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004506:	2301      	movs	r3, #1
 8004508:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800450a:	4b77      	ldr	r3, [pc, #476]	; (80046e8 <HAL_RCC_OscConfig+0x474>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004512:	2b00      	cmp	r3, #0
 8004514:	d118      	bne.n	8004548 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004516:	4b74      	ldr	r3, [pc, #464]	; (80046e8 <HAL_RCC_OscConfig+0x474>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a73      	ldr	r2, [pc, #460]	; (80046e8 <HAL_RCC_OscConfig+0x474>)
 800451c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004520:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004522:	f7fd ff41 	bl	80023a8 <HAL_GetTick>
 8004526:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004528:	e008      	b.n	800453c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800452a:	f7fd ff3d 	bl	80023a8 <HAL_GetTick>
 800452e:	4602      	mov	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d901      	bls.n	800453c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e10c      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800453c:	4b6a      	ldr	r3, [pc, #424]	; (80046e8 <HAL_RCC_OscConfig+0x474>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004544:	2b00      	cmp	r3, #0
 8004546:	d0f0      	beq.n	800452a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	2b01      	cmp	r3, #1
 800454e:	d106      	bne.n	800455e <HAL_RCC_OscConfig+0x2ea>
 8004550:	4b64      	ldr	r3, [pc, #400]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004552:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004554:	4a63      	ldr	r2, [pc, #396]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004556:	f043 0301 	orr.w	r3, r3, #1
 800455a:	6713      	str	r3, [r2, #112]	; 0x70
 800455c:	e01c      	b.n	8004598 <HAL_RCC_OscConfig+0x324>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	2b05      	cmp	r3, #5
 8004564:	d10c      	bne.n	8004580 <HAL_RCC_OscConfig+0x30c>
 8004566:	4b5f      	ldr	r3, [pc, #380]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800456a:	4a5e      	ldr	r2, [pc, #376]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 800456c:	f043 0304 	orr.w	r3, r3, #4
 8004570:	6713      	str	r3, [r2, #112]	; 0x70
 8004572:	4b5c      	ldr	r3, [pc, #368]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004576:	4a5b      	ldr	r2, [pc, #364]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004578:	f043 0301 	orr.w	r3, r3, #1
 800457c:	6713      	str	r3, [r2, #112]	; 0x70
 800457e:	e00b      	b.n	8004598 <HAL_RCC_OscConfig+0x324>
 8004580:	4b58      	ldr	r3, [pc, #352]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004582:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004584:	4a57      	ldr	r2, [pc, #348]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004586:	f023 0301 	bic.w	r3, r3, #1
 800458a:	6713      	str	r3, [r2, #112]	; 0x70
 800458c:	4b55      	ldr	r3, [pc, #340]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 800458e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004590:	4a54      	ldr	r2, [pc, #336]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004592:	f023 0304 	bic.w	r3, r3, #4
 8004596:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d015      	beq.n	80045cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045a0:	f7fd ff02 	bl	80023a8 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045a6:	e00a      	b.n	80045be <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045a8:	f7fd fefe 	bl	80023a8 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d901      	bls.n	80045be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e0cb      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045be:	4b49      	ldr	r3, [pc, #292]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80045c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045c2:	f003 0302 	and.w	r3, r3, #2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d0ee      	beq.n	80045a8 <HAL_RCC_OscConfig+0x334>
 80045ca:	e014      	b.n	80045f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045cc:	f7fd feec 	bl	80023a8 <HAL_GetTick>
 80045d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045d2:	e00a      	b.n	80045ea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045d4:	f7fd fee8 	bl	80023a8 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e0b5      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045ea:	4b3e      	ldr	r3, [pc, #248]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80045ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1ee      	bne.n	80045d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80045f6:	7dfb      	ldrb	r3, [r7, #23]
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d105      	bne.n	8004608 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045fc:	4b39      	ldr	r3, [pc, #228]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80045fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004600:	4a38      	ldr	r2, [pc, #224]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004602:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004606:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	2b00      	cmp	r3, #0
 800460e:	f000 80a1 	beq.w	8004754 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004612:	4b34      	ldr	r3, [pc, #208]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f003 030c 	and.w	r3, r3, #12
 800461a:	2b08      	cmp	r3, #8
 800461c:	d05c      	beq.n	80046d8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	2b02      	cmp	r3, #2
 8004624:	d141      	bne.n	80046aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004626:	4b31      	ldr	r3, [pc, #196]	; (80046ec <HAL_RCC_OscConfig+0x478>)
 8004628:	2200      	movs	r2, #0
 800462a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800462c:	f7fd febc 	bl	80023a8 <HAL_GetTick>
 8004630:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004632:	e008      	b.n	8004646 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004634:	f7fd feb8 	bl	80023a8 <HAL_GetTick>
 8004638:	4602      	mov	r2, r0
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	2b02      	cmp	r3, #2
 8004640:	d901      	bls.n	8004646 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e087      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004646:	4b27      	ldr	r3, [pc, #156]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d1f0      	bne.n	8004634 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	69da      	ldr	r2, [r3, #28]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	431a      	orrs	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004660:	019b      	lsls	r3, r3, #6
 8004662:	431a      	orrs	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004668:	085b      	lsrs	r3, r3, #1
 800466a:	3b01      	subs	r3, #1
 800466c:	041b      	lsls	r3, r3, #16
 800466e:	431a      	orrs	r2, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004674:	061b      	lsls	r3, r3, #24
 8004676:	491b      	ldr	r1, [pc, #108]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 8004678:	4313      	orrs	r3, r2
 800467a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800467c:	4b1b      	ldr	r3, [pc, #108]	; (80046ec <HAL_RCC_OscConfig+0x478>)
 800467e:	2201      	movs	r2, #1
 8004680:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004682:	f7fd fe91 	bl	80023a8 <HAL_GetTick>
 8004686:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004688:	e008      	b.n	800469c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800468a:	f7fd fe8d 	bl	80023a8 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	2b02      	cmp	r3, #2
 8004696:	d901      	bls.n	800469c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e05c      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800469c:	4b11      	ldr	r3, [pc, #68]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d0f0      	beq.n	800468a <HAL_RCC_OscConfig+0x416>
 80046a8:	e054      	b.n	8004754 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046aa:	4b10      	ldr	r3, [pc, #64]	; (80046ec <HAL_RCC_OscConfig+0x478>)
 80046ac:	2200      	movs	r2, #0
 80046ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b0:	f7fd fe7a 	bl	80023a8 <HAL_GetTick>
 80046b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046b6:	e008      	b.n	80046ca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046b8:	f7fd fe76 	bl	80023a8 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e045      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046ca:	4b06      	ldr	r3, [pc, #24]	; (80046e4 <HAL_RCC_OscConfig+0x470>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1f0      	bne.n	80046b8 <HAL_RCC_OscConfig+0x444>
 80046d6:	e03d      	b.n	8004754 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	699b      	ldr	r3, [r3, #24]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d107      	bne.n	80046f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e038      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
 80046e4:	40023800 	.word	0x40023800
 80046e8:	40007000 	.word	0x40007000
 80046ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80046f0:	4b1b      	ldr	r3, [pc, #108]	; (8004760 <HAL_RCC_OscConfig+0x4ec>)
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	699b      	ldr	r3, [r3, #24]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d028      	beq.n	8004750 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004708:	429a      	cmp	r2, r3
 800470a:	d121      	bne.n	8004750 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004716:	429a      	cmp	r2, r3
 8004718:	d11a      	bne.n	8004750 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004720:	4013      	ands	r3, r2
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004726:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004728:	4293      	cmp	r3, r2
 800472a:	d111      	bne.n	8004750 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004736:	085b      	lsrs	r3, r3, #1
 8004738:	3b01      	subs	r3, #1
 800473a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800473c:	429a      	cmp	r2, r3
 800473e:	d107      	bne.n	8004750 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800474a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800474c:	429a      	cmp	r2, r3
 800474e:	d001      	beq.n	8004754 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e000      	b.n	8004756 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004754:	2300      	movs	r3, #0
}
 8004756:	4618      	mov	r0, r3
 8004758:	3718      	adds	r7, #24
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	40023800 	.word	0x40023800

08004764 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d101      	bne.n	8004778 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	e0cc      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004778:	4b68      	ldr	r3, [pc, #416]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 0307 	and.w	r3, r3, #7
 8004780:	683a      	ldr	r2, [r7, #0]
 8004782:	429a      	cmp	r2, r3
 8004784:	d90c      	bls.n	80047a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004786:	4b65      	ldr	r3, [pc, #404]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	b2d2      	uxtb	r2, r2
 800478c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800478e:	4b63      	ldr	r3, [pc, #396]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0307 	and.w	r3, r3, #7
 8004796:	683a      	ldr	r2, [r7, #0]
 8004798:	429a      	cmp	r2, r3
 800479a:	d001      	beq.n	80047a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e0b8      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0302 	and.w	r3, r3, #2
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d020      	beq.n	80047ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0304 	and.w	r3, r3, #4
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d005      	beq.n	80047c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047b8:	4b59      	ldr	r3, [pc, #356]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	4a58      	ldr	r2, [pc, #352]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80047c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0308 	and.w	r3, r3, #8
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d005      	beq.n	80047dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047d0:	4b53      	ldr	r3, [pc, #332]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	4a52      	ldr	r2, [pc, #328]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80047da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047dc:	4b50      	ldr	r3, [pc, #320]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	494d      	ldr	r1, [pc, #308]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d044      	beq.n	8004884 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d107      	bne.n	8004812 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004802:	4b47      	ldr	r3, [pc, #284]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d119      	bne.n	8004842 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e07f      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	2b02      	cmp	r3, #2
 8004818:	d003      	beq.n	8004822 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800481e:	2b03      	cmp	r3, #3
 8004820:	d107      	bne.n	8004832 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004822:	4b3f      	ldr	r3, [pc, #252]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d109      	bne.n	8004842 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e06f      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004832:	4b3b      	ldr	r3, [pc, #236]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d101      	bne.n	8004842 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e067      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004842:	4b37      	ldr	r3, [pc, #220]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	f023 0203 	bic.w	r2, r3, #3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	4934      	ldr	r1, [pc, #208]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004850:	4313      	orrs	r3, r2
 8004852:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004854:	f7fd fda8 	bl	80023a8 <HAL_GetTick>
 8004858:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800485a:	e00a      	b.n	8004872 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800485c:	f7fd fda4 	bl	80023a8 <HAL_GetTick>
 8004860:	4602      	mov	r2, r0
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	f241 3288 	movw	r2, #5000	; 0x1388
 800486a:	4293      	cmp	r3, r2
 800486c:	d901      	bls.n	8004872 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e04f      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004872:	4b2b      	ldr	r3, [pc, #172]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f003 020c 	and.w	r2, r3, #12
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	429a      	cmp	r2, r3
 8004882:	d1eb      	bne.n	800485c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004884:	4b25      	ldr	r3, [pc, #148]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0307 	and.w	r3, r3, #7
 800488c:	683a      	ldr	r2, [r7, #0]
 800488e:	429a      	cmp	r2, r3
 8004890:	d20c      	bcs.n	80048ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004892:	4b22      	ldr	r3, [pc, #136]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	b2d2      	uxtb	r2, r2
 8004898:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800489a:	4b20      	ldr	r3, [pc, #128]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0307 	and.w	r3, r3, #7
 80048a2:	683a      	ldr	r2, [r7, #0]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d001      	beq.n	80048ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e032      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0304 	and.w	r3, r3, #4
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d008      	beq.n	80048ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048b8:	4b19      	ldr	r3, [pc, #100]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	4916      	ldr	r1, [pc, #88]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0308 	and.w	r3, r3, #8
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d009      	beq.n	80048ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048d6:	4b12      	ldr	r3, [pc, #72]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	00db      	lsls	r3, r3, #3
 80048e4:	490e      	ldr	r1, [pc, #56]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80048ea:	f000 f821 	bl	8004930 <HAL_RCC_GetSysClockFreq>
 80048ee:	4602      	mov	r2, r0
 80048f0:	4b0b      	ldr	r3, [pc, #44]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	091b      	lsrs	r3, r3, #4
 80048f6:	f003 030f 	and.w	r3, r3, #15
 80048fa:	490a      	ldr	r1, [pc, #40]	; (8004924 <HAL_RCC_ClockConfig+0x1c0>)
 80048fc:	5ccb      	ldrb	r3, [r1, r3]
 80048fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004902:	4a09      	ldr	r2, [pc, #36]	; (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 8004904:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004906:	4b09      	ldr	r3, [pc, #36]	; (800492c <HAL_RCC_ClockConfig+0x1c8>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4618      	mov	r0, r3
 800490c:	f7fd fd08 	bl	8002320 <HAL_InitTick>

  return HAL_OK;
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	40023c00 	.word	0x40023c00
 8004920:	40023800 	.word	0x40023800
 8004924:	08009290 	.word	0x08009290
 8004928:	20000008 	.word	0x20000008
 800492c:	2000000c 	.word	0x2000000c

08004930 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004930:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004934:	b090      	sub	sp, #64	; 0x40
 8004936:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004938:	2300      	movs	r3, #0
 800493a:	637b      	str	r3, [r7, #52]	; 0x34
 800493c:	2300      	movs	r3, #0
 800493e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004940:	2300      	movs	r3, #0
 8004942:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004944:	2300      	movs	r3, #0
 8004946:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004948:	4b59      	ldr	r3, [pc, #356]	; (8004ab0 <HAL_RCC_GetSysClockFreq+0x180>)
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	f003 030c 	and.w	r3, r3, #12
 8004950:	2b08      	cmp	r3, #8
 8004952:	d00d      	beq.n	8004970 <HAL_RCC_GetSysClockFreq+0x40>
 8004954:	2b08      	cmp	r3, #8
 8004956:	f200 80a1 	bhi.w	8004a9c <HAL_RCC_GetSysClockFreq+0x16c>
 800495a:	2b00      	cmp	r3, #0
 800495c:	d002      	beq.n	8004964 <HAL_RCC_GetSysClockFreq+0x34>
 800495e:	2b04      	cmp	r3, #4
 8004960:	d003      	beq.n	800496a <HAL_RCC_GetSysClockFreq+0x3a>
 8004962:	e09b      	b.n	8004a9c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004964:	4b53      	ldr	r3, [pc, #332]	; (8004ab4 <HAL_RCC_GetSysClockFreq+0x184>)
 8004966:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004968:	e09b      	b.n	8004aa2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800496a:	4b53      	ldr	r3, [pc, #332]	; (8004ab8 <HAL_RCC_GetSysClockFreq+0x188>)
 800496c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800496e:	e098      	b.n	8004aa2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004970:	4b4f      	ldr	r3, [pc, #316]	; (8004ab0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004978:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800497a:	4b4d      	ldr	r3, [pc, #308]	; (8004ab0 <HAL_RCC_GetSysClockFreq+0x180>)
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d028      	beq.n	80049d8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004986:	4b4a      	ldr	r3, [pc, #296]	; (8004ab0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	099b      	lsrs	r3, r3, #6
 800498c:	2200      	movs	r2, #0
 800498e:	623b      	str	r3, [r7, #32]
 8004990:	627a      	str	r2, [r7, #36]	; 0x24
 8004992:	6a3b      	ldr	r3, [r7, #32]
 8004994:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004998:	2100      	movs	r1, #0
 800499a:	4b47      	ldr	r3, [pc, #284]	; (8004ab8 <HAL_RCC_GetSysClockFreq+0x188>)
 800499c:	fb03 f201 	mul.w	r2, r3, r1
 80049a0:	2300      	movs	r3, #0
 80049a2:	fb00 f303 	mul.w	r3, r0, r3
 80049a6:	4413      	add	r3, r2
 80049a8:	4a43      	ldr	r2, [pc, #268]	; (8004ab8 <HAL_RCC_GetSysClockFreq+0x188>)
 80049aa:	fba0 1202 	umull	r1, r2, r0, r2
 80049ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80049b0:	460a      	mov	r2, r1
 80049b2:	62ba      	str	r2, [r7, #40]	; 0x28
 80049b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049b6:	4413      	add	r3, r2
 80049b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80049ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049bc:	2200      	movs	r2, #0
 80049be:	61bb      	str	r3, [r7, #24]
 80049c0:	61fa      	str	r2, [r7, #28]
 80049c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049c6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80049ca:	f7fc f945 	bl	8000c58 <__aeabi_uldivmod>
 80049ce:	4602      	mov	r2, r0
 80049d0:	460b      	mov	r3, r1
 80049d2:	4613      	mov	r3, r2
 80049d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80049d6:	e053      	b.n	8004a80 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049d8:	4b35      	ldr	r3, [pc, #212]	; (8004ab0 <HAL_RCC_GetSysClockFreq+0x180>)
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	099b      	lsrs	r3, r3, #6
 80049de:	2200      	movs	r2, #0
 80049e0:	613b      	str	r3, [r7, #16]
 80049e2:	617a      	str	r2, [r7, #20]
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80049ea:	f04f 0b00 	mov.w	fp, #0
 80049ee:	4652      	mov	r2, sl
 80049f0:	465b      	mov	r3, fp
 80049f2:	f04f 0000 	mov.w	r0, #0
 80049f6:	f04f 0100 	mov.w	r1, #0
 80049fa:	0159      	lsls	r1, r3, #5
 80049fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a00:	0150      	lsls	r0, r2, #5
 8004a02:	4602      	mov	r2, r0
 8004a04:	460b      	mov	r3, r1
 8004a06:	ebb2 080a 	subs.w	r8, r2, sl
 8004a0a:	eb63 090b 	sbc.w	r9, r3, fp
 8004a0e:	f04f 0200 	mov.w	r2, #0
 8004a12:	f04f 0300 	mov.w	r3, #0
 8004a16:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004a1a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004a1e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004a22:	ebb2 0408 	subs.w	r4, r2, r8
 8004a26:	eb63 0509 	sbc.w	r5, r3, r9
 8004a2a:	f04f 0200 	mov.w	r2, #0
 8004a2e:	f04f 0300 	mov.w	r3, #0
 8004a32:	00eb      	lsls	r3, r5, #3
 8004a34:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a38:	00e2      	lsls	r2, r4, #3
 8004a3a:	4614      	mov	r4, r2
 8004a3c:	461d      	mov	r5, r3
 8004a3e:	eb14 030a 	adds.w	r3, r4, sl
 8004a42:	603b      	str	r3, [r7, #0]
 8004a44:	eb45 030b 	adc.w	r3, r5, fp
 8004a48:	607b      	str	r3, [r7, #4]
 8004a4a:	f04f 0200 	mov.w	r2, #0
 8004a4e:	f04f 0300 	mov.w	r3, #0
 8004a52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a56:	4629      	mov	r1, r5
 8004a58:	028b      	lsls	r3, r1, #10
 8004a5a:	4621      	mov	r1, r4
 8004a5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a60:	4621      	mov	r1, r4
 8004a62:	028a      	lsls	r2, r1, #10
 8004a64:	4610      	mov	r0, r2
 8004a66:	4619      	mov	r1, r3
 8004a68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	60bb      	str	r3, [r7, #8]
 8004a6e:	60fa      	str	r2, [r7, #12]
 8004a70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a74:	f7fc f8f0 	bl	8000c58 <__aeabi_uldivmod>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	460b      	mov	r3, r1
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004a80:	4b0b      	ldr	r3, [pc, #44]	; (8004ab0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	0c1b      	lsrs	r3, r3, #16
 8004a86:	f003 0303 	and.w	r3, r3, #3
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	005b      	lsls	r3, r3, #1
 8004a8e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004a90:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a98:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004a9a:	e002      	b.n	8004aa2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a9c:	4b05      	ldr	r3, [pc, #20]	; (8004ab4 <HAL_RCC_GetSysClockFreq+0x184>)
 8004a9e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004aa0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3740      	adds	r7, #64	; 0x40
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004aae:	bf00      	nop
 8004ab0:	40023800 	.word	0x40023800
 8004ab4:	00f42400 	.word	0x00f42400
 8004ab8:	017d7840 	.word	0x017d7840

08004abc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004abc:	b480      	push	{r7}
 8004abe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ac0:	4b03      	ldr	r3, [pc, #12]	; (8004ad0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr
 8004ace:	bf00      	nop
 8004ad0:	20000008 	.word	0x20000008

08004ad4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004ad8:	f7ff fff0 	bl	8004abc <HAL_RCC_GetHCLKFreq>
 8004adc:	4602      	mov	r2, r0
 8004ade:	4b05      	ldr	r3, [pc, #20]	; (8004af4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	0a9b      	lsrs	r3, r3, #10
 8004ae4:	f003 0307 	and.w	r3, r3, #7
 8004ae8:	4903      	ldr	r1, [pc, #12]	; (8004af8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004aea:	5ccb      	ldrb	r3, [r1, r3]
 8004aec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	40023800 	.word	0x40023800
 8004af8:	080092a0 	.word	0x080092a0

08004afc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004b00:	f7ff ffdc 	bl	8004abc <HAL_RCC_GetHCLKFreq>
 8004b04:	4602      	mov	r2, r0
 8004b06:	4b05      	ldr	r3, [pc, #20]	; (8004b1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	0b5b      	lsrs	r3, r3, #13
 8004b0c:	f003 0307 	and.w	r3, r3, #7
 8004b10:	4903      	ldr	r1, [pc, #12]	; (8004b20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b12:	5ccb      	ldrb	r3, [r1, r3]
 8004b14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	40023800 	.word	0x40023800
 8004b20:	080092a0 	.word	0x080092a0

08004b24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b082      	sub	sp, #8
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d101      	bne.n	8004b36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e042      	b.n	8004bbc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d106      	bne.n	8004b50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f7fd f944 	bl	8001dd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2224      	movs	r2, #36	; 0x24
 8004b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68da      	ldr	r2, [r3, #12]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 fe6b 	bl	8005844 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	691a      	ldr	r2, [r3, #16]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	695a      	ldr	r2, [r3, #20]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68da      	ldr	r2, [r3, #12]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2220      	movs	r2, #32
 8004ba8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2220      	movs	r2, #32
 8004bb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004bba:	2300      	movs	r3, #0
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3708      	adds	r7, #8
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	4613      	mov	r3, r2
 8004bd0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	2b20      	cmp	r3, #32
 8004bdc:	d112      	bne.n	8004c04 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d002      	beq.n	8004bea <HAL_UART_Receive_DMA+0x26>
 8004be4:	88fb      	ldrh	r3, [r7, #6]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d101      	bne.n	8004bee <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e00b      	b.n	8004c06 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004bf4:	88fb      	ldrh	r3, [r7, #6]
 8004bf6:	461a      	mov	r2, r3
 8004bf8:	68b9      	ldr	r1, [r7, #8]
 8004bfa:	68f8      	ldr	r0, [r7, #12]
 8004bfc:	f000 fbc2 	bl	8005384 <UART_Start_Receive_DMA>
 8004c00:	4603      	mov	r3, r0
 8004c02:	e000      	b.n	8004c06 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004c04:	2302      	movs	r3, #2
  }
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3710      	adds	r7, #16
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
	...

08004c10 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b0ba      	sub	sp, #232	; 0xe8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004c36:	2300      	movs	r3, #0
 8004c38:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004c42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c46:	f003 030f 	and.w	r3, r3, #15
 8004c4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004c4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d10f      	bne.n	8004c76 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c5a:	f003 0320 	and.w	r3, r3, #32
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d009      	beq.n	8004c76 <HAL_UART_IRQHandler+0x66>
 8004c62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c66:	f003 0320 	and.w	r3, r3, #32
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d003      	beq.n	8004c76 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 fd29 	bl	80056c6 <UART_Receive_IT>
      return;
 8004c74:	e25b      	b.n	800512e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004c76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f000 80de 	beq.w	8004e3c <HAL_UART_IRQHandler+0x22c>
 8004c80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c84:	f003 0301 	and.w	r3, r3, #1
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d106      	bne.n	8004c9a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004c8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c90:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	f000 80d1 	beq.w	8004e3c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004c9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c9e:	f003 0301 	and.w	r3, r3, #1
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00b      	beq.n	8004cbe <HAL_UART_IRQHandler+0xae>
 8004ca6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004caa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d005      	beq.n	8004cbe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb6:	f043 0201 	orr.w	r2, r3, #1
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004cbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cc2:	f003 0304 	and.w	r3, r3, #4
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d00b      	beq.n	8004ce2 <HAL_UART_IRQHandler+0xd2>
 8004cca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004cce:	f003 0301 	and.w	r3, r3, #1
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d005      	beq.n	8004ce2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cda:	f043 0202 	orr.w	r2, r3, #2
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ce2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00b      	beq.n	8004d06 <HAL_UART_IRQHandler+0xf6>
 8004cee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004cf2:	f003 0301 	and.w	r3, r3, #1
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d005      	beq.n	8004d06 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cfe:	f043 0204 	orr.w	r2, r3, #4
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004d06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d0a:	f003 0308 	and.w	r3, r3, #8
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d011      	beq.n	8004d36 <HAL_UART_IRQHandler+0x126>
 8004d12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d16:	f003 0320 	and.w	r3, r3, #32
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d105      	bne.n	8004d2a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004d1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d22:	f003 0301 	and.w	r3, r3, #1
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d005      	beq.n	8004d36 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d2e:	f043 0208 	orr.w	r2, r3, #8
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	f000 81f2 	beq.w	8005124 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d44:	f003 0320 	and.w	r3, r3, #32
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d008      	beq.n	8004d5e <HAL_UART_IRQHandler+0x14e>
 8004d4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d50:	f003 0320 	and.w	r3, r3, #32
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d002      	beq.n	8004d5e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 fcb4 	bl	80056c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	695b      	ldr	r3, [r3, #20]
 8004d64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d68:	2b40      	cmp	r3, #64	; 0x40
 8004d6a:	bf0c      	ite	eq
 8004d6c:	2301      	moveq	r3, #1
 8004d6e:	2300      	movne	r3, #0
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d7a:	f003 0308 	and.w	r3, r3, #8
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d103      	bne.n	8004d8a <HAL_UART_IRQHandler+0x17a>
 8004d82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d04f      	beq.n	8004e2a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 fbbc 	bl	8005508 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	695b      	ldr	r3, [r3, #20]
 8004d96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d9a:	2b40      	cmp	r3, #64	; 0x40
 8004d9c:	d141      	bne.n	8004e22 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	3314      	adds	r3, #20
 8004da4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004da8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004dac:	e853 3f00 	ldrex	r3, [r3]
 8004db0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004db4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004db8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004dbc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	3314      	adds	r3, #20
 8004dc6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004dca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004dce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004dd6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004dda:	e841 2300 	strex	r3, r2, [r1]
 8004dde:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004de2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1d9      	bne.n	8004d9e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d013      	beq.n	8004e1a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004df6:	4a7e      	ldr	r2, [pc, #504]	; (8004ff0 <HAL_UART_IRQHandler+0x3e0>)
 8004df8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f7fe f948 	bl	8003094 <HAL_DMA_Abort_IT>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d016      	beq.n	8004e38 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004e14:	4610      	mov	r0, r2
 8004e16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e18:	e00e      	b.n	8004e38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 f99e 	bl	800515c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e20:	e00a      	b.n	8004e38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 f99a 	bl	800515c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e28:	e006      	b.n	8004e38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 f996 	bl	800515c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2200      	movs	r2, #0
 8004e34:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004e36:	e175      	b.n	8005124 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e38:	bf00      	nop
    return;
 8004e3a:	e173      	b.n	8005124 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	f040 814f 	bne.w	80050e4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004e46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e4a:	f003 0310 	and.w	r3, r3, #16
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	f000 8148 	beq.w	80050e4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004e54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e58:	f003 0310 	and.w	r3, r3, #16
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	f000 8141 	beq.w	80050e4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e62:	2300      	movs	r3, #0
 8004e64:	60bb      	str	r3, [r7, #8]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	60bb      	str	r3, [r7, #8]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	60bb      	str	r3, [r7, #8]
 8004e76:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e82:	2b40      	cmp	r3, #64	; 0x40
 8004e84:	f040 80b6 	bne.w	8004ff4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004e94:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f000 8145 	beq.w	8005128 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004ea2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	f080 813e 	bcs.w	8005128 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004eb2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eb8:	69db      	ldr	r3, [r3, #28]
 8004eba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ebe:	f000 8088 	beq.w	8004fd2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	330c      	adds	r3, #12
 8004ec8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ecc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004ed0:	e853 3f00 	ldrex	r3, [r3]
 8004ed4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004ed8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004edc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ee0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	330c      	adds	r3, #12
 8004eea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004eee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004ef2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004efa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004efe:	e841 2300 	strex	r3, r2, [r1]
 8004f02:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004f06:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d1d9      	bne.n	8004ec2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	3314      	adds	r3, #20
 8004f14:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004f18:	e853 3f00 	ldrex	r3, [r3]
 8004f1c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004f1e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004f20:	f023 0301 	bic.w	r3, r3, #1
 8004f24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	3314      	adds	r3, #20
 8004f2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004f32:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004f36:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f38:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004f3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004f3e:	e841 2300 	strex	r3, r2, [r1]
 8004f42:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004f44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d1e1      	bne.n	8004f0e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	3314      	adds	r3, #20
 8004f50:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f54:	e853 3f00 	ldrex	r3, [r3]
 8004f58:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004f5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	3314      	adds	r3, #20
 8004f6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004f6e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004f70:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f72:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004f74:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004f76:	e841 2300 	strex	r3, r2, [r1]
 8004f7a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004f7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d1e3      	bne.n	8004f4a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2220      	movs	r2, #32
 8004f86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	330c      	adds	r3, #12
 8004f96:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f9a:	e853 3f00 	ldrex	r3, [r3]
 8004f9e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004fa0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004fa2:	f023 0310 	bic.w	r3, r3, #16
 8004fa6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	330c      	adds	r3, #12
 8004fb0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004fb4:	65ba      	str	r2, [r7, #88]	; 0x58
 8004fb6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004fba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004fbc:	e841 2300 	strex	r3, r2, [r1]
 8004fc0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004fc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d1e3      	bne.n	8004f90 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f7fd fff1 	bl	8002fb4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2202      	movs	r2, #2
 8004fd6:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	1ad3      	subs	r3, r2, r3
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f000 f8c1 	bl	8005170 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004fee:	e09b      	b.n	8005128 <HAL_UART_IRQHandler+0x518>
 8004ff0:	080055cf 	.word	0x080055cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005008:	b29b      	uxth	r3, r3
 800500a:	2b00      	cmp	r3, #0
 800500c:	f000 808e 	beq.w	800512c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005010:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005014:	2b00      	cmp	r3, #0
 8005016:	f000 8089 	beq.w	800512c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	330c      	adds	r3, #12
 8005020:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005024:	e853 3f00 	ldrex	r3, [r3]
 8005028:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800502a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800502c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005030:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	330c      	adds	r3, #12
 800503a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800503e:	647a      	str	r2, [r7, #68]	; 0x44
 8005040:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005042:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005044:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005046:	e841 2300 	strex	r3, r2, [r1]
 800504a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800504c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1e3      	bne.n	800501a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	3314      	adds	r3, #20
 8005058:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800505c:	e853 3f00 	ldrex	r3, [r3]
 8005060:	623b      	str	r3, [r7, #32]
   return(result);
 8005062:	6a3b      	ldr	r3, [r7, #32]
 8005064:	f023 0301 	bic.w	r3, r3, #1
 8005068:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	3314      	adds	r3, #20
 8005072:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005076:	633a      	str	r2, [r7, #48]	; 0x30
 8005078:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800507a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800507c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800507e:	e841 2300 	strex	r3, r2, [r1]
 8005082:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005086:	2b00      	cmp	r3, #0
 8005088:	d1e3      	bne.n	8005052 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2220      	movs	r2, #32
 800508e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	330c      	adds	r3, #12
 800509e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	e853 3f00 	ldrex	r3, [r3]
 80050a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f023 0310 	bic.w	r3, r3, #16
 80050ae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	330c      	adds	r3, #12
 80050b8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80050bc:	61fa      	str	r2, [r7, #28]
 80050be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c0:	69b9      	ldr	r1, [r7, #24]
 80050c2:	69fa      	ldr	r2, [r7, #28]
 80050c4:	e841 2300 	strex	r3, r2, [r1]
 80050c8:	617b      	str	r3, [r7, #20]
   return(result);
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1e3      	bne.n	8005098 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2202      	movs	r2, #2
 80050d4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80050d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80050da:	4619      	mov	r1, r3
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 f847 	bl	8005170 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80050e2:	e023      	b.n	800512c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80050e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d009      	beq.n	8005104 <HAL_UART_IRQHandler+0x4f4>
 80050f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d003      	beq.n	8005104 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f000 fa7a 	bl	80055f6 <UART_Transmit_IT>
    return;
 8005102:	e014      	b.n	800512e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005104:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005108:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800510c:	2b00      	cmp	r3, #0
 800510e:	d00e      	beq.n	800512e <HAL_UART_IRQHandler+0x51e>
 8005110:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005118:	2b00      	cmp	r3, #0
 800511a:	d008      	beq.n	800512e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f000 faba 	bl	8005696 <UART_EndTransmit_IT>
    return;
 8005122:	e004      	b.n	800512e <HAL_UART_IRQHandler+0x51e>
    return;
 8005124:	bf00      	nop
 8005126:	e002      	b.n	800512e <HAL_UART_IRQHandler+0x51e>
      return;
 8005128:	bf00      	nop
 800512a:	e000      	b.n	800512e <HAL_UART_IRQHandler+0x51e>
      return;
 800512c:	bf00      	nop
  }
}
 800512e:	37e8      	adds	r7, #232	; 0xe8
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005134:	b480      	push	{r7}
 8005136:	b083      	sub	sp, #12
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800513c:	bf00      	nop
 800513e:	370c      	adds	r7, #12
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr

08005148 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005148:	b480      	push	{r7}
 800514a:	b083      	sub	sp, #12
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005150:	bf00      	nop
 8005152:	370c      	adds	r7, #12
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr

0800515c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800515c:	b480      	push	{r7}
 800515e:	b083      	sub	sp, #12
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005164:	bf00      	nop
 8005166:	370c      	adds	r7, #12
 8005168:	46bd      	mov	sp, r7
 800516a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516e:	4770      	bx	lr

08005170 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005170:	b480      	push	{r7}
 8005172:	b083      	sub	sp, #12
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	460b      	mov	r3, r1
 800517a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800517c:	bf00      	nop
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b09c      	sub	sp, #112	; 0x70
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005194:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d172      	bne.n	800528a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80051a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051a6:	2200      	movs	r2, #0
 80051a8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	330c      	adds	r3, #12
 80051b0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051b4:	e853 3f00 	ldrex	r3, [r3]
 80051b8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80051ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051c0:	66bb      	str	r3, [r7, #104]	; 0x68
 80051c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	330c      	adds	r3, #12
 80051c8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80051ca:	65ba      	str	r2, [r7, #88]	; 0x58
 80051cc:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ce:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80051d0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80051d2:	e841 2300 	strex	r3, r2, [r1]
 80051d6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80051d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d1e5      	bne.n	80051aa <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	3314      	adds	r3, #20
 80051e4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051e8:	e853 3f00 	ldrex	r3, [r3]
 80051ec:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80051ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051f0:	f023 0301 	bic.w	r3, r3, #1
 80051f4:	667b      	str	r3, [r7, #100]	; 0x64
 80051f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	3314      	adds	r3, #20
 80051fc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80051fe:	647a      	str	r2, [r7, #68]	; 0x44
 8005200:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005202:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005204:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005206:	e841 2300 	strex	r3, r2, [r1]
 800520a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800520c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800520e:	2b00      	cmp	r3, #0
 8005210:	d1e5      	bne.n	80051de <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005212:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	3314      	adds	r3, #20
 8005218:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800521a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800521c:	e853 3f00 	ldrex	r3, [r3]
 8005220:	623b      	str	r3, [r7, #32]
   return(result);
 8005222:	6a3b      	ldr	r3, [r7, #32]
 8005224:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005228:	663b      	str	r3, [r7, #96]	; 0x60
 800522a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	3314      	adds	r3, #20
 8005230:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005232:	633a      	str	r2, [r7, #48]	; 0x30
 8005234:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005236:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005238:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800523a:	e841 2300 	strex	r3, r2, [r1]
 800523e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1e5      	bne.n	8005212 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005246:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005248:	2220      	movs	r2, #32
 800524a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800524e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005252:	2b01      	cmp	r3, #1
 8005254:	d119      	bne.n	800528a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005256:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	330c      	adds	r3, #12
 800525c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	e853 3f00 	ldrex	r3, [r3]
 8005264:	60fb      	str	r3, [r7, #12]
   return(result);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f023 0310 	bic.w	r3, r3, #16
 800526c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800526e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	330c      	adds	r3, #12
 8005274:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005276:	61fa      	str	r2, [r7, #28]
 8005278:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800527a:	69b9      	ldr	r1, [r7, #24]
 800527c:	69fa      	ldr	r2, [r7, #28]
 800527e:	e841 2300 	strex	r3, r2, [r1]
 8005282:	617b      	str	r3, [r7, #20]
   return(result);
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d1e5      	bne.n	8005256 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800528a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800528c:	2200      	movs	r2, #0
 800528e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005290:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005294:	2b01      	cmp	r3, #1
 8005296:	d106      	bne.n	80052a6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005298:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800529a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800529c:	4619      	mov	r1, r3
 800529e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80052a0:	f7ff ff66 	bl	8005170 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80052a4:	e002      	b.n	80052ac <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80052a6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80052a8:	f7fc f82a 	bl	8001300 <HAL_UART_RxCpltCallback>
}
 80052ac:	bf00      	nop
 80052ae:	3770      	adds	r7, #112	; 0x70
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2201      	movs	r2, #1
 80052c6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d108      	bne.n	80052e2 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80052d4:	085b      	lsrs	r3, r3, #1
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	4619      	mov	r1, r3
 80052da:	68f8      	ldr	r0, [r7, #12]
 80052dc:	f7ff ff48 	bl	8005170 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80052e0:	e002      	b.n	80052e8 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80052e2:	68f8      	ldr	r0, [r7, #12]
 80052e4:	f7ff ff30 	bl	8005148 <HAL_UART_RxHalfCpltCallback>
}
 80052e8:	bf00      	nop
 80052ea:	3710      	adds	r7, #16
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80052f8:	2300      	movs	r3, #0
 80052fa:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005300:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	695b      	ldr	r3, [r3, #20]
 8005308:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800530c:	2b80      	cmp	r3, #128	; 0x80
 800530e:	bf0c      	ite	eq
 8005310:	2301      	moveq	r3, #1
 8005312:	2300      	movne	r3, #0
 8005314:	b2db      	uxtb	r3, r3
 8005316:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800531e:	b2db      	uxtb	r3, r3
 8005320:	2b21      	cmp	r3, #33	; 0x21
 8005322:	d108      	bne.n	8005336 <UART_DMAError+0x46>
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d005      	beq.n	8005336 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	2200      	movs	r2, #0
 800532e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005330:	68b8      	ldr	r0, [r7, #8]
 8005332:	f000 f8c1 	bl	80054b8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	695b      	ldr	r3, [r3, #20]
 800533c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005340:	2b40      	cmp	r3, #64	; 0x40
 8005342:	bf0c      	ite	eq
 8005344:	2301      	moveq	r3, #1
 8005346:	2300      	movne	r3, #0
 8005348:	b2db      	uxtb	r3, r3
 800534a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005352:	b2db      	uxtb	r3, r3
 8005354:	2b22      	cmp	r3, #34	; 0x22
 8005356:	d108      	bne.n	800536a <UART_DMAError+0x7a>
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d005      	beq.n	800536a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	2200      	movs	r2, #0
 8005362:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005364:	68b8      	ldr	r0, [r7, #8]
 8005366:	f000 f8cf 	bl	8005508 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800536e:	f043 0210 	orr.w	r2, r3, #16
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005376:	68b8      	ldr	r0, [r7, #8]
 8005378:	f7ff fef0 	bl	800515c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800537c:	bf00      	nop
 800537e:	3710      	adds	r7, #16
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}

08005384 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b098      	sub	sp, #96	; 0x60
 8005388:	af00      	add	r7, sp, #0
 800538a:	60f8      	str	r0, [r7, #12]
 800538c:	60b9      	str	r1, [r7, #8]
 800538e:	4613      	mov	r3, r2
 8005390:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005392:	68ba      	ldr	r2, [r7, #8]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	88fa      	ldrh	r2, [r7, #6]
 800539c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2200      	movs	r2, #0
 80053a2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2222      	movs	r2, #34	; 0x22
 80053a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053b0:	4a3e      	ldr	r2, [pc, #248]	; (80054ac <UART_Start_Receive_DMA+0x128>)
 80053b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053b8:	4a3d      	ldr	r2, [pc, #244]	; (80054b0 <UART_Start_Receive_DMA+0x12c>)
 80053ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053c0:	4a3c      	ldr	r2, [pc, #240]	; (80054b4 <UART_Start_Receive_DMA+0x130>)
 80053c2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053c8:	2200      	movs	r2, #0
 80053ca:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80053cc:	f107 0308 	add.w	r3, r7, #8
 80053d0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	3304      	adds	r3, #4
 80053dc:	4619      	mov	r1, r3
 80053de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	88fb      	ldrh	r3, [r7, #6]
 80053e4:	f7fd fd8e 	bl	8002f04 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80053e8:	2300      	movs	r3, #0
 80053ea:	613b      	str	r3, [r7, #16]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	613b      	str	r3, [r7, #16]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	613b      	str	r3, [r7, #16]
 80053fc:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d019      	beq.n	800543a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	330c      	adds	r3, #12
 800540c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800540e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005410:	e853 3f00 	ldrex	r3, [r3]
 8005414:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005416:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005418:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800541c:	65bb      	str	r3, [r7, #88]	; 0x58
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	330c      	adds	r3, #12
 8005424:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005426:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005428:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800542a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800542c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800542e:	e841 2300 	strex	r3, r2, [r1]
 8005432:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005434:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005436:	2b00      	cmp	r3, #0
 8005438:	d1e5      	bne.n	8005406 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	3314      	adds	r3, #20
 8005440:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005444:	e853 3f00 	ldrex	r3, [r3]
 8005448:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800544a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800544c:	f043 0301 	orr.w	r3, r3, #1
 8005450:	657b      	str	r3, [r7, #84]	; 0x54
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	3314      	adds	r3, #20
 8005458:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800545a:	63ba      	str	r2, [r7, #56]	; 0x38
 800545c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800545e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005460:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005462:	e841 2300 	strex	r3, r2, [r1]
 8005466:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1e5      	bne.n	800543a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	3314      	adds	r3, #20
 8005474:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	e853 3f00 	ldrex	r3, [r3]
 800547c:	617b      	str	r3, [r7, #20]
   return(result);
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005484:	653b      	str	r3, [r7, #80]	; 0x50
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	3314      	adds	r3, #20
 800548c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800548e:	627a      	str	r2, [r7, #36]	; 0x24
 8005490:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005492:	6a39      	ldr	r1, [r7, #32]
 8005494:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005496:	e841 2300 	strex	r3, r2, [r1]
 800549a:	61fb      	str	r3, [r7, #28]
   return(result);
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1e5      	bne.n	800546e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3760      	adds	r7, #96	; 0x60
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}
 80054ac:	08005189 	.word	0x08005189
 80054b0:	080052b5 	.word	0x080052b5
 80054b4:	080052f1 	.word	0x080052f1

080054b8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b089      	sub	sp, #36	; 0x24
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	330c      	adds	r3, #12
 80054c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	e853 3f00 	ldrex	r3, [r3]
 80054ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80054d6:	61fb      	str	r3, [r7, #28]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	330c      	adds	r3, #12
 80054de:	69fa      	ldr	r2, [r7, #28]
 80054e0:	61ba      	str	r2, [r7, #24]
 80054e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e4:	6979      	ldr	r1, [r7, #20]
 80054e6:	69ba      	ldr	r2, [r7, #24]
 80054e8:	e841 2300 	strex	r3, r2, [r1]
 80054ec:	613b      	str	r3, [r7, #16]
   return(result);
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d1e5      	bne.n	80054c0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2220      	movs	r2, #32
 80054f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80054fc:	bf00      	nop
 80054fe:	3724      	adds	r7, #36	; 0x24
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005508:	b480      	push	{r7}
 800550a:	b095      	sub	sp, #84	; 0x54
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	330c      	adds	r3, #12
 8005516:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005518:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800551a:	e853 3f00 	ldrex	r3, [r3]
 800551e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005522:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005526:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	330c      	adds	r3, #12
 800552e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005530:	643a      	str	r2, [r7, #64]	; 0x40
 8005532:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005534:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005536:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005538:	e841 2300 	strex	r3, r2, [r1]
 800553c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800553e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1e5      	bne.n	8005510 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	3314      	adds	r3, #20
 800554a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800554c:	6a3b      	ldr	r3, [r7, #32]
 800554e:	e853 3f00 	ldrex	r3, [r3]
 8005552:	61fb      	str	r3, [r7, #28]
   return(result);
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	f023 0301 	bic.w	r3, r3, #1
 800555a:	64bb      	str	r3, [r7, #72]	; 0x48
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	3314      	adds	r3, #20
 8005562:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005564:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005566:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005568:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800556a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800556c:	e841 2300 	strex	r3, r2, [r1]
 8005570:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005574:	2b00      	cmp	r3, #0
 8005576:	d1e5      	bne.n	8005544 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800557c:	2b01      	cmp	r3, #1
 800557e:	d119      	bne.n	80055b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	330c      	adds	r3, #12
 8005586:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	e853 3f00 	ldrex	r3, [r3]
 800558e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	f023 0310 	bic.w	r3, r3, #16
 8005596:	647b      	str	r3, [r7, #68]	; 0x44
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	330c      	adds	r3, #12
 800559e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80055a0:	61ba      	str	r2, [r7, #24]
 80055a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a4:	6979      	ldr	r1, [r7, #20]
 80055a6:	69ba      	ldr	r2, [r7, #24]
 80055a8:	e841 2300 	strex	r3, r2, [r1]
 80055ac:	613b      	str	r3, [r7, #16]
   return(result);
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d1e5      	bne.n	8005580 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2220      	movs	r2, #32
 80055b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80055c2:	bf00      	nop
 80055c4:	3754      	adds	r7, #84	; 0x54
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr

080055ce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80055ce:	b580      	push	{r7, lr}
 80055d0:	b084      	sub	sp, #16
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2200      	movs	r2, #0
 80055e0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2200      	movs	r2, #0
 80055e6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80055e8:	68f8      	ldr	r0, [r7, #12]
 80055ea:	f7ff fdb7 	bl	800515c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055ee:	bf00      	nop
 80055f0:	3710      	adds	r7, #16
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80055f6:	b480      	push	{r7}
 80055f8:	b085      	sub	sp, #20
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005604:	b2db      	uxtb	r3, r3
 8005606:	2b21      	cmp	r3, #33	; 0x21
 8005608:	d13e      	bne.n	8005688 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005612:	d114      	bne.n	800563e <UART_Transmit_IT+0x48>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	691b      	ldr	r3, [r3, #16]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d110      	bne.n	800563e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a1b      	ldr	r3, [r3, #32]
 8005620:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	881b      	ldrh	r3, [r3, #0]
 8005626:	461a      	mov	r2, r3
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005630:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a1b      	ldr	r3, [r3, #32]
 8005636:	1c9a      	adds	r2, r3, #2
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	621a      	str	r2, [r3, #32]
 800563c:	e008      	b.n	8005650 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6a1b      	ldr	r3, [r3, #32]
 8005642:	1c59      	adds	r1, r3, #1
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	6211      	str	r1, [r2, #32]
 8005648:	781a      	ldrb	r2, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005654:	b29b      	uxth	r3, r3
 8005656:	3b01      	subs	r3, #1
 8005658:	b29b      	uxth	r3, r3
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	4619      	mov	r1, r3
 800565e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005660:	2b00      	cmp	r3, #0
 8005662:	d10f      	bne.n	8005684 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68da      	ldr	r2, [r3, #12]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005672:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	68da      	ldr	r2, [r3, #12]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005682:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005684:	2300      	movs	r3, #0
 8005686:	e000      	b.n	800568a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005688:	2302      	movs	r3, #2
  }
}
 800568a:	4618      	mov	r0, r3
 800568c:	3714      	adds	r7, #20
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr

08005696 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005696:	b580      	push	{r7, lr}
 8005698:	b082      	sub	sp, #8
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68da      	ldr	r2, [r3, #12]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2220      	movs	r2, #32
 80056b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f7ff fd3c 	bl	8005134 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80056bc:	2300      	movs	r3, #0
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3708      	adds	r7, #8
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}

080056c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80056c6:	b580      	push	{r7, lr}
 80056c8:	b08c      	sub	sp, #48	; 0x30
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	2b22      	cmp	r3, #34	; 0x22
 80056d8:	f040 80ae 	bne.w	8005838 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056e4:	d117      	bne.n	8005716 <UART_Receive_IT+0x50>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d113      	bne.n	8005716 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80056ee:	2300      	movs	r3, #0
 80056f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056f6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	b29b      	uxth	r3, r3
 8005700:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005704:	b29a      	uxth	r2, r3
 8005706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005708:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800570e:	1c9a      	adds	r2, r3, #2
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	629a      	str	r2, [r3, #40]	; 0x28
 8005714:	e026      	b.n	8005764 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800571a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800571c:	2300      	movs	r3, #0
 800571e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005728:	d007      	beq.n	800573a <UART_Receive_IT+0x74>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10a      	bne.n	8005748 <UART_Receive_IT+0x82>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d106      	bne.n	8005748 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	b2da      	uxtb	r2, r3
 8005742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005744:	701a      	strb	r2, [r3, #0]
 8005746:	e008      	b.n	800575a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	b2db      	uxtb	r3, r3
 8005750:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005754:	b2da      	uxtb	r2, r3
 8005756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005758:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800575e:	1c5a      	adds	r2, r3, #1
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005768:	b29b      	uxth	r3, r3
 800576a:	3b01      	subs	r3, #1
 800576c:	b29b      	uxth	r3, r3
 800576e:	687a      	ldr	r2, [r7, #4]
 8005770:	4619      	mov	r1, r3
 8005772:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005774:	2b00      	cmp	r3, #0
 8005776:	d15d      	bne.n	8005834 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68da      	ldr	r2, [r3, #12]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f022 0220 	bic.w	r2, r2, #32
 8005786:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68da      	ldr	r2, [r3, #12]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005796:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	695a      	ldr	r2, [r3, #20]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f022 0201 	bic.w	r2, r2, #1
 80057a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2220      	movs	r2, #32
 80057ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d135      	bne.n	800582a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	330c      	adds	r3, #12
 80057ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	e853 3f00 	ldrex	r3, [r3]
 80057d2:	613b      	str	r3, [r7, #16]
   return(result);
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	f023 0310 	bic.w	r3, r3, #16
 80057da:	627b      	str	r3, [r7, #36]	; 0x24
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	330c      	adds	r3, #12
 80057e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057e4:	623a      	str	r2, [r7, #32]
 80057e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e8:	69f9      	ldr	r1, [r7, #28]
 80057ea:	6a3a      	ldr	r2, [r7, #32]
 80057ec:	e841 2300 	strex	r3, r2, [r1]
 80057f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80057f2:	69bb      	ldr	r3, [r7, #24]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d1e5      	bne.n	80057c4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0310 	and.w	r3, r3, #16
 8005802:	2b10      	cmp	r3, #16
 8005804:	d10a      	bne.n	800581c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005806:	2300      	movs	r3, #0
 8005808:	60fb      	str	r3, [r7, #12]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	60fb      	str	r3, [r7, #12]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	60fb      	str	r3, [r7, #12]
 800581a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005820:	4619      	mov	r1, r3
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f7ff fca4 	bl	8005170 <HAL_UARTEx_RxEventCallback>
 8005828:	e002      	b.n	8005830 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f7fb fd68 	bl	8001300 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005830:	2300      	movs	r3, #0
 8005832:	e002      	b.n	800583a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005834:	2300      	movs	r3, #0
 8005836:	e000      	b.n	800583a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005838:	2302      	movs	r3, #2
  }
}
 800583a:	4618      	mov	r0, r3
 800583c:	3730      	adds	r7, #48	; 0x30
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
	...

08005844 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005844:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005848:	b0c0      	sub	sp, #256	; 0x100
 800584a:	af00      	add	r7, sp, #0
 800584c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	691b      	ldr	r3, [r3, #16]
 8005858:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800585c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005860:	68d9      	ldr	r1, [r3, #12]
 8005862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	ea40 0301 	orr.w	r3, r0, r1
 800586c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800586e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005872:	689a      	ldr	r2, [r3, #8]
 8005874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	431a      	orrs	r2, r3
 800587c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	431a      	orrs	r2, r3
 8005884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005888:	69db      	ldr	r3, [r3, #28]
 800588a:	4313      	orrs	r3, r2
 800588c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800589c:	f021 010c 	bic.w	r1, r1, #12
 80058a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80058aa:	430b      	orrs	r3, r1
 80058ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80058ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	695b      	ldr	r3, [r3, #20]
 80058b6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80058ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058be:	6999      	ldr	r1, [r3, #24]
 80058c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	ea40 0301 	orr.w	r3, r0, r1
 80058ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80058cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	4b8f      	ldr	r3, [pc, #572]	; (8005b10 <UART_SetConfig+0x2cc>)
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d005      	beq.n	80058e4 <UART_SetConfig+0xa0>
 80058d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	4b8d      	ldr	r3, [pc, #564]	; (8005b14 <UART_SetConfig+0x2d0>)
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d104      	bne.n	80058ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80058e4:	f7ff f90a 	bl	8004afc <HAL_RCC_GetPCLK2Freq>
 80058e8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80058ec:	e003      	b.n	80058f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80058ee:	f7ff f8f1 	bl	8004ad4 <HAL_RCC_GetPCLK1Freq>
 80058f2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058fa:	69db      	ldr	r3, [r3, #28]
 80058fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005900:	f040 810c 	bne.w	8005b1c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005904:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005908:	2200      	movs	r2, #0
 800590a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800590e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005912:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005916:	4622      	mov	r2, r4
 8005918:	462b      	mov	r3, r5
 800591a:	1891      	adds	r1, r2, r2
 800591c:	65b9      	str	r1, [r7, #88]	; 0x58
 800591e:	415b      	adcs	r3, r3
 8005920:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005922:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005926:	4621      	mov	r1, r4
 8005928:	eb12 0801 	adds.w	r8, r2, r1
 800592c:	4629      	mov	r1, r5
 800592e:	eb43 0901 	adc.w	r9, r3, r1
 8005932:	f04f 0200 	mov.w	r2, #0
 8005936:	f04f 0300 	mov.w	r3, #0
 800593a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800593e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005942:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005946:	4690      	mov	r8, r2
 8005948:	4699      	mov	r9, r3
 800594a:	4623      	mov	r3, r4
 800594c:	eb18 0303 	adds.w	r3, r8, r3
 8005950:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005954:	462b      	mov	r3, r5
 8005956:	eb49 0303 	adc.w	r3, r9, r3
 800595a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800595e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800596a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800596e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005972:	460b      	mov	r3, r1
 8005974:	18db      	adds	r3, r3, r3
 8005976:	653b      	str	r3, [r7, #80]	; 0x50
 8005978:	4613      	mov	r3, r2
 800597a:	eb42 0303 	adc.w	r3, r2, r3
 800597e:	657b      	str	r3, [r7, #84]	; 0x54
 8005980:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005984:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005988:	f7fb f966 	bl	8000c58 <__aeabi_uldivmod>
 800598c:	4602      	mov	r2, r0
 800598e:	460b      	mov	r3, r1
 8005990:	4b61      	ldr	r3, [pc, #388]	; (8005b18 <UART_SetConfig+0x2d4>)
 8005992:	fba3 2302 	umull	r2, r3, r3, r2
 8005996:	095b      	lsrs	r3, r3, #5
 8005998:	011c      	lsls	r4, r3, #4
 800599a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800599e:	2200      	movs	r2, #0
 80059a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80059a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80059a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80059ac:	4642      	mov	r2, r8
 80059ae:	464b      	mov	r3, r9
 80059b0:	1891      	adds	r1, r2, r2
 80059b2:	64b9      	str	r1, [r7, #72]	; 0x48
 80059b4:	415b      	adcs	r3, r3
 80059b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80059bc:	4641      	mov	r1, r8
 80059be:	eb12 0a01 	adds.w	sl, r2, r1
 80059c2:	4649      	mov	r1, r9
 80059c4:	eb43 0b01 	adc.w	fp, r3, r1
 80059c8:	f04f 0200 	mov.w	r2, #0
 80059cc:	f04f 0300 	mov.w	r3, #0
 80059d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80059d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80059d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059dc:	4692      	mov	sl, r2
 80059de:	469b      	mov	fp, r3
 80059e0:	4643      	mov	r3, r8
 80059e2:	eb1a 0303 	adds.w	r3, sl, r3
 80059e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80059ea:	464b      	mov	r3, r9
 80059ec:	eb4b 0303 	adc.w	r3, fp, r3
 80059f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80059f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005a00:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005a04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005a08:	460b      	mov	r3, r1
 8005a0a:	18db      	adds	r3, r3, r3
 8005a0c:	643b      	str	r3, [r7, #64]	; 0x40
 8005a0e:	4613      	mov	r3, r2
 8005a10:	eb42 0303 	adc.w	r3, r2, r3
 8005a14:	647b      	str	r3, [r7, #68]	; 0x44
 8005a16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005a1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005a1e:	f7fb f91b 	bl	8000c58 <__aeabi_uldivmod>
 8005a22:	4602      	mov	r2, r0
 8005a24:	460b      	mov	r3, r1
 8005a26:	4611      	mov	r1, r2
 8005a28:	4b3b      	ldr	r3, [pc, #236]	; (8005b18 <UART_SetConfig+0x2d4>)
 8005a2a:	fba3 2301 	umull	r2, r3, r3, r1
 8005a2e:	095b      	lsrs	r3, r3, #5
 8005a30:	2264      	movs	r2, #100	; 0x64
 8005a32:	fb02 f303 	mul.w	r3, r2, r3
 8005a36:	1acb      	subs	r3, r1, r3
 8005a38:	00db      	lsls	r3, r3, #3
 8005a3a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005a3e:	4b36      	ldr	r3, [pc, #216]	; (8005b18 <UART_SetConfig+0x2d4>)
 8005a40:	fba3 2302 	umull	r2, r3, r3, r2
 8005a44:	095b      	lsrs	r3, r3, #5
 8005a46:	005b      	lsls	r3, r3, #1
 8005a48:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005a4c:	441c      	add	r4, r3
 8005a4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a52:	2200      	movs	r2, #0
 8005a54:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a58:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005a5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005a60:	4642      	mov	r2, r8
 8005a62:	464b      	mov	r3, r9
 8005a64:	1891      	adds	r1, r2, r2
 8005a66:	63b9      	str	r1, [r7, #56]	; 0x38
 8005a68:	415b      	adcs	r3, r3
 8005a6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005a70:	4641      	mov	r1, r8
 8005a72:	1851      	adds	r1, r2, r1
 8005a74:	6339      	str	r1, [r7, #48]	; 0x30
 8005a76:	4649      	mov	r1, r9
 8005a78:	414b      	adcs	r3, r1
 8005a7a:	637b      	str	r3, [r7, #52]	; 0x34
 8005a7c:	f04f 0200 	mov.w	r2, #0
 8005a80:	f04f 0300 	mov.w	r3, #0
 8005a84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005a88:	4659      	mov	r1, fp
 8005a8a:	00cb      	lsls	r3, r1, #3
 8005a8c:	4651      	mov	r1, sl
 8005a8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a92:	4651      	mov	r1, sl
 8005a94:	00ca      	lsls	r2, r1, #3
 8005a96:	4610      	mov	r0, r2
 8005a98:	4619      	mov	r1, r3
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	4642      	mov	r2, r8
 8005a9e:	189b      	adds	r3, r3, r2
 8005aa0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005aa4:	464b      	mov	r3, r9
 8005aa6:	460a      	mov	r2, r1
 8005aa8:	eb42 0303 	adc.w	r3, r2, r3
 8005aac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005abc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005ac0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005ac4:	460b      	mov	r3, r1
 8005ac6:	18db      	adds	r3, r3, r3
 8005ac8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005aca:	4613      	mov	r3, r2
 8005acc:	eb42 0303 	adc.w	r3, r2, r3
 8005ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ad2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005ad6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005ada:	f7fb f8bd 	bl	8000c58 <__aeabi_uldivmod>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	4b0d      	ldr	r3, [pc, #52]	; (8005b18 <UART_SetConfig+0x2d4>)
 8005ae4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ae8:	095b      	lsrs	r3, r3, #5
 8005aea:	2164      	movs	r1, #100	; 0x64
 8005aec:	fb01 f303 	mul.w	r3, r1, r3
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	00db      	lsls	r3, r3, #3
 8005af4:	3332      	adds	r3, #50	; 0x32
 8005af6:	4a08      	ldr	r2, [pc, #32]	; (8005b18 <UART_SetConfig+0x2d4>)
 8005af8:	fba2 2303 	umull	r2, r3, r2, r3
 8005afc:	095b      	lsrs	r3, r3, #5
 8005afe:	f003 0207 	and.w	r2, r3, #7
 8005b02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4422      	add	r2, r4
 8005b0a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005b0c:	e106      	b.n	8005d1c <UART_SetConfig+0x4d8>
 8005b0e:	bf00      	nop
 8005b10:	40011000 	.word	0x40011000
 8005b14:	40011400 	.word	0x40011400
 8005b18:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b20:	2200      	movs	r2, #0
 8005b22:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005b26:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005b2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005b2e:	4642      	mov	r2, r8
 8005b30:	464b      	mov	r3, r9
 8005b32:	1891      	adds	r1, r2, r2
 8005b34:	6239      	str	r1, [r7, #32]
 8005b36:	415b      	adcs	r3, r3
 8005b38:	627b      	str	r3, [r7, #36]	; 0x24
 8005b3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005b3e:	4641      	mov	r1, r8
 8005b40:	1854      	adds	r4, r2, r1
 8005b42:	4649      	mov	r1, r9
 8005b44:	eb43 0501 	adc.w	r5, r3, r1
 8005b48:	f04f 0200 	mov.w	r2, #0
 8005b4c:	f04f 0300 	mov.w	r3, #0
 8005b50:	00eb      	lsls	r3, r5, #3
 8005b52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b56:	00e2      	lsls	r2, r4, #3
 8005b58:	4614      	mov	r4, r2
 8005b5a:	461d      	mov	r5, r3
 8005b5c:	4643      	mov	r3, r8
 8005b5e:	18e3      	adds	r3, r4, r3
 8005b60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005b64:	464b      	mov	r3, r9
 8005b66:	eb45 0303 	adc.w	r3, r5, r3
 8005b6a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005b6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005b7a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005b7e:	f04f 0200 	mov.w	r2, #0
 8005b82:	f04f 0300 	mov.w	r3, #0
 8005b86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005b8a:	4629      	mov	r1, r5
 8005b8c:	008b      	lsls	r3, r1, #2
 8005b8e:	4621      	mov	r1, r4
 8005b90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b94:	4621      	mov	r1, r4
 8005b96:	008a      	lsls	r2, r1, #2
 8005b98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005b9c:	f7fb f85c 	bl	8000c58 <__aeabi_uldivmod>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	4b60      	ldr	r3, [pc, #384]	; (8005d28 <UART_SetConfig+0x4e4>)
 8005ba6:	fba3 2302 	umull	r2, r3, r3, r2
 8005baa:	095b      	lsrs	r3, r3, #5
 8005bac:	011c      	lsls	r4, r3, #4
 8005bae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005bb8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005bbc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005bc0:	4642      	mov	r2, r8
 8005bc2:	464b      	mov	r3, r9
 8005bc4:	1891      	adds	r1, r2, r2
 8005bc6:	61b9      	str	r1, [r7, #24]
 8005bc8:	415b      	adcs	r3, r3
 8005bca:	61fb      	str	r3, [r7, #28]
 8005bcc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005bd0:	4641      	mov	r1, r8
 8005bd2:	1851      	adds	r1, r2, r1
 8005bd4:	6139      	str	r1, [r7, #16]
 8005bd6:	4649      	mov	r1, r9
 8005bd8:	414b      	adcs	r3, r1
 8005bda:	617b      	str	r3, [r7, #20]
 8005bdc:	f04f 0200 	mov.w	r2, #0
 8005be0:	f04f 0300 	mov.w	r3, #0
 8005be4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005be8:	4659      	mov	r1, fp
 8005bea:	00cb      	lsls	r3, r1, #3
 8005bec:	4651      	mov	r1, sl
 8005bee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bf2:	4651      	mov	r1, sl
 8005bf4:	00ca      	lsls	r2, r1, #3
 8005bf6:	4610      	mov	r0, r2
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	4642      	mov	r2, r8
 8005bfe:	189b      	adds	r3, r3, r2
 8005c00:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005c04:	464b      	mov	r3, r9
 8005c06:	460a      	mov	r2, r1
 8005c08:	eb42 0303 	adc.w	r3, r2, r3
 8005c0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	67bb      	str	r3, [r7, #120]	; 0x78
 8005c1a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005c1c:	f04f 0200 	mov.w	r2, #0
 8005c20:	f04f 0300 	mov.w	r3, #0
 8005c24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005c28:	4649      	mov	r1, r9
 8005c2a:	008b      	lsls	r3, r1, #2
 8005c2c:	4641      	mov	r1, r8
 8005c2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c32:	4641      	mov	r1, r8
 8005c34:	008a      	lsls	r2, r1, #2
 8005c36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005c3a:	f7fb f80d 	bl	8000c58 <__aeabi_uldivmod>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	460b      	mov	r3, r1
 8005c42:	4611      	mov	r1, r2
 8005c44:	4b38      	ldr	r3, [pc, #224]	; (8005d28 <UART_SetConfig+0x4e4>)
 8005c46:	fba3 2301 	umull	r2, r3, r3, r1
 8005c4a:	095b      	lsrs	r3, r3, #5
 8005c4c:	2264      	movs	r2, #100	; 0x64
 8005c4e:	fb02 f303 	mul.w	r3, r2, r3
 8005c52:	1acb      	subs	r3, r1, r3
 8005c54:	011b      	lsls	r3, r3, #4
 8005c56:	3332      	adds	r3, #50	; 0x32
 8005c58:	4a33      	ldr	r2, [pc, #204]	; (8005d28 <UART_SetConfig+0x4e4>)
 8005c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c5e:	095b      	lsrs	r3, r3, #5
 8005c60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c64:	441c      	add	r4, r3
 8005c66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	673b      	str	r3, [r7, #112]	; 0x70
 8005c6e:	677a      	str	r2, [r7, #116]	; 0x74
 8005c70:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005c74:	4642      	mov	r2, r8
 8005c76:	464b      	mov	r3, r9
 8005c78:	1891      	adds	r1, r2, r2
 8005c7a:	60b9      	str	r1, [r7, #8]
 8005c7c:	415b      	adcs	r3, r3
 8005c7e:	60fb      	str	r3, [r7, #12]
 8005c80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c84:	4641      	mov	r1, r8
 8005c86:	1851      	adds	r1, r2, r1
 8005c88:	6039      	str	r1, [r7, #0]
 8005c8a:	4649      	mov	r1, r9
 8005c8c:	414b      	adcs	r3, r1
 8005c8e:	607b      	str	r3, [r7, #4]
 8005c90:	f04f 0200 	mov.w	r2, #0
 8005c94:	f04f 0300 	mov.w	r3, #0
 8005c98:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005c9c:	4659      	mov	r1, fp
 8005c9e:	00cb      	lsls	r3, r1, #3
 8005ca0:	4651      	mov	r1, sl
 8005ca2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ca6:	4651      	mov	r1, sl
 8005ca8:	00ca      	lsls	r2, r1, #3
 8005caa:	4610      	mov	r0, r2
 8005cac:	4619      	mov	r1, r3
 8005cae:	4603      	mov	r3, r0
 8005cb0:	4642      	mov	r2, r8
 8005cb2:	189b      	adds	r3, r3, r2
 8005cb4:	66bb      	str	r3, [r7, #104]	; 0x68
 8005cb6:	464b      	mov	r3, r9
 8005cb8:	460a      	mov	r2, r1
 8005cba:	eb42 0303 	adc.w	r3, r2, r3
 8005cbe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	663b      	str	r3, [r7, #96]	; 0x60
 8005cca:	667a      	str	r2, [r7, #100]	; 0x64
 8005ccc:	f04f 0200 	mov.w	r2, #0
 8005cd0:	f04f 0300 	mov.w	r3, #0
 8005cd4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005cd8:	4649      	mov	r1, r9
 8005cda:	008b      	lsls	r3, r1, #2
 8005cdc:	4641      	mov	r1, r8
 8005cde:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ce2:	4641      	mov	r1, r8
 8005ce4:	008a      	lsls	r2, r1, #2
 8005ce6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005cea:	f7fa ffb5 	bl	8000c58 <__aeabi_uldivmod>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	460b      	mov	r3, r1
 8005cf2:	4b0d      	ldr	r3, [pc, #52]	; (8005d28 <UART_SetConfig+0x4e4>)
 8005cf4:	fba3 1302 	umull	r1, r3, r3, r2
 8005cf8:	095b      	lsrs	r3, r3, #5
 8005cfa:	2164      	movs	r1, #100	; 0x64
 8005cfc:	fb01 f303 	mul.w	r3, r1, r3
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	011b      	lsls	r3, r3, #4
 8005d04:	3332      	adds	r3, #50	; 0x32
 8005d06:	4a08      	ldr	r2, [pc, #32]	; (8005d28 <UART_SetConfig+0x4e4>)
 8005d08:	fba2 2303 	umull	r2, r3, r2, r3
 8005d0c:	095b      	lsrs	r3, r3, #5
 8005d0e:	f003 020f 	and.w	r2, r3, #15
 8005d12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4422      	add	r2, r4
 8005d1a:	609a      	str	r2, [r3, #8]
}
 8005d1c:	bf00      	nop
 8005d1e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005d22:	46bd      	mov	sp, r7
 8005d24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d28:	51eb851f 	.word	0x51eb851f

08005d2c <__cvt>:
 8005d2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d30:	ec55 4b10 	vmov	r4, r5, d0
 8005d34:	2d00      	cmp	r5, #0
 8005d36:	460e      	mov	r6, r1
 8005d38:	4619      	mov	r1, r3
 8005d3a:	462b      	mov	r3, r5
 8005d3c:	bfbb      	ittet	lt
 8005d3e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005d42:	461d      	movlt	r5, r3
 8005d44:	2300      	movge	r3, #0
 8005d46:	232d      	movlt	r3, #45	; 0x2d
 8005d48:	700b      	strb	r3, [r1, #0]
 8005d4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d4c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005d50:	4691      	mov	r9, r2
 8005d52:	f023 0820 	bic.w	r8, r3, #32
 8005d56:	bfbc      	itt	lt
 8005d58:	4622      	movlt	r2, r4
 8005d5a:	4614      	movlt	r4, r2
 8005d5c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d60:	d005      	beq.n	8005d6e <__cvt+0x42>
 8005d62:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005d66:	d100      	bne.n	8005d6a <__cvt+0x3e>
 8005d68:	3601      	adds	r6, #1
 8005d6a:	2102      	movs	r1, #2
 8005d6c:	e000      	b.n	8005d70 <__cvt+0x44>
 8005d6e:	2103      	movs	r1, #3
 8005d70:	ab03      	add	r3, sp, #12
 8005d72:	9301      	str	r3, [sp, #4]
 8005d74:	ab02      	add	r3, sp, #8
 8005d76:	9300      	str	r3, [sp, #0]
 8005d78:	ec45 4b10 	vmov	d0, r4, r5
 8005d7c:	4653      	mov	r3, sl
 8005d7e:	4632      	mov	r2, r6
 8005d80:	f000 fe92 	bl	8006aa8 <_dtoa_r>
 8005d84:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005d88:	4607      	mov	r7, r0
 8005d8a:	d102      	bne.n	8005d92 <__cvt+0x66>
 8005d8c:	f019 0f01 	tst.w	r9, #1
 8005d90:	d022      	beq.n	8005dd8 <__cvt+0xac>
 8005d92:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d96:	eb07 0906 	add.w	r9, r7, r6
 8005d9a:	d110      	bne.n	8005dbe <__cvt+0x92>
 8005d9c:	783b      	ldrb	r3, [r7, #0]
 8005d9e:	2b30      	cmp	r3, #48	; 0x30
 8005da0:	d10a      	bne.n	8005db8 <__cvt+0x8c>
 8005da2:	2200      	movs	r2, #0
 8005da4:	2300      	movs	r3, #0
 8005da6:	4620      	mov	r0, r4
 8005da8:	4629      	mov	r1, r5
 8005daa:	f7fa fe95 	bl	8000ad8 <__aeabi_dcmpeq>
 8005dae:	b918      	cbnz	r0, 8005db8 <__cvt+0x8c>
 8005db0:	f1c6 0601 	rsb	r6, r6, #1
 8005db4:	f8ca 6000 	str.w	r6, [sl]
 8005db8:	f8da 3000 	ldr.w	r3, [sl]
 8005dbc:	4499      	add	r9, r3
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	4620      	mov	r0, r4
 8005dc4:	4629      	mov	r1, r5
 8005dc6:	f7fa fe87 	bl	8000ad8 <__aeabi_dcmpeq>
 8005dca:	b108      	cbz	r0, 8005dd0 <__cvt+0xa4>
 8005dcc:	f8cd 900c 	str.w	r9, [sp, #12]
 8005dd0:	2230      	movs	r2, #48	; 0x30
 8005dd2:	9b03      	ldr	r3, [sp, #12]
 8005dd4:	454b      	cmp	r3, r9
 8005dd6:	d307      	bcc.n	8005de8 <__cvt+0xbc>
 8005dd8:	9b03      	ldr	r3, [sp, #12]
 8005dda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005ddc:	1bdb      	subs	r3, r3, r7
 8005dde:	4638      	mov	r0, r7
 8005de0:	6013      	str	r3, [r2, #0]
 8005de2:	b004      	add	sp, #16
 8005de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005de8:	1c59      	adds	r1, r3, #1
 8005dea:	9103      	str	r1, [sp, #12]
 8005dec:	701a      	strb	r2, [r3, #0]
 8005dee:	e7f0      	b.n	8005dd2 <__cvt+0xa6>

08005df0 <__exponent>:
 8005df0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005df2:	4603      	mov	r3, r0
 8005df4:	2900      	cmp	r1, #0
 8005df6:	bfb8      	it	lt
 8005df8:	4249      	neglt	r1, r1
 8005dfa:	f803 2b02 	strb.w	r2, [r3], #2
 8005dfe:	bfb4      	ite	lt
 8005e00:	222d      	movlt	r2, #45	; 0x2d
 8005e02:	222b      	movge	r2, #43	; 0x2b
 8005e04:	2909      	cmp	r1, #9
 8005e06:	7042      	strb	r2, [r0, #1]
 8005e08:	dd2a      	ble.n	8005e60 <__exponent+0x70>
 8005e0a:	f10d 0207 	add.w	r2, sp, #7
 8005e0e:	4617      	mov	r7, r2
 8005e10:	260a      	movs	r6, #10
 8005e12:	4694      	mov	ip, r2
 8005e14:	fb91 f5f6 	sdiv	r5, r1, r6
 8005e18:	fb06 1415 	mls	r4, r6, r5, r1
 8005e1c:	3430      	adds	r4, #48	; 0x30
 8005e1e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005e22:	460c      	mov	r4, r1
 8005e24:	2c63      	cmp	r4, #99	; 0x63
 8005e26:	f102 32ff 	add.w	r2, r2, #4294967295
 8005e2a:	4629      	mov	r1, r5
 8005e2c:	dcf1      	bgt.n	8005e12 <__exponent+0x22>
 8005e2e:	3130      	adds	r1, #48	; 0x30
 8005e30:	f1ac 0402 	sub.w	r4, ip, #2
 8005e34:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005e38:	1c41      	adds	r1, r0, #1
 8005e3a:	4622      	mov	r2, r4
 8005e3c:	42ba      	cmp	r2, r7
 8005e3e:	d30a      	bcc.n	8005e56 <__exponent+0x66>
 8005e40:	f10d 0209 	add.w	r2, sp, #9
 8005e44:	eba2 020c 	sub.w	r2, r2, ip
 8005e48:	42bc      	cmp	r4, r7
 8005e4a:	bf88      	it	hi
 8005e4c:	2200      	movhi	r2, #0
 8005e4e:	4413      	add	r3, r2
 8005e50:	1a18      	subs	r0, r3, r0
 8005e52:	b003      	add	sp, #12
 8005e54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e56:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005e5a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005e5e:	e7ed      	b.n	8005e3c <__exponent+0x4c>
 8005e60:	2330      	movs	r3, #48	; 0x30
 8005e62:	3130      	adds	r1, #48	; 0x30
 8005e64:	7083      	strb	r3, [r0, #2]
 8005e66:	70c1      	strb	r1, [r0, #3]
 8005e68:	1d03      	adds	r3, r0, #4
 8005e6a:	e7f1      	b.n	8005e50 <__exponent+0x60>

08005e6c <_printf_float>:
 8005e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e70:	ed2d 8b02 	vpush	{d8}
 8005e74:	b08d      	sub	sp, #52	; 0x34
 8005e76:	460c      	mov	r4, r1
 8005e78:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005e7c:	4616      	mov	r6, r2
 8005e7e:	461f      	mov	r7, r3
 8005e80:	4605      	mov	r5, r0
 8005e82:	f000 fd01 	bl	8006888 <_localeconv_r>
 8005e86:	f8d0 a000 	ldr.w	sl, [r0]
 8005e8a:	4650      	mov	r0, sl
 8005e8c:	f7fa f9f8 	bl	8000280 <strlen>
 8005e90:	2300      	movs	r3, #0
 8005e92:	930a      	str	r3, [sp, #40]	; 0x28
 8005e94:	6823      	ldr	r3, [r4, #0]
 8005e96:	9305      	str	r3, [sp, #20]
 8005e98:	f8d8 3000 	ldr.w	r3, [r8]
 8005e9c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005ea0:	3307      	adds	r3, #7
 8005ea2:	f023 0307 	bic.w	r3, r3, #7
 8005ea6:	f103 0208 	add.w	r2, r3, #8
 8005eaa:	f8c8 2000 	str.w	r2, [r8]
 8005eae:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005eb2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005eb6:	9307      	str	r3, [sp, #28]
 8005eb8:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ebc:	ee08 0a10 	vmov	s16, r0
 8005ec0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005ec4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ec8:	4b9e      	ldr	r3, [pc, #632]	; (8006144 <_printf_float+0x2d8>)
 8005eca:	f04f 32ff 	mov.w	r2, #4294967295
 8005ece:	f7fa fe35 	bl	8000b3c <__aeabi_dcmpun>
 8005ed2:	bb88      	cbnz	r0, 8005f38 <_printf_float+0xcc>
 8005ed4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ed8:	4b9a      	ldr	r3, [pc, #616]	; (8006144 <_printf_float+0x2d8>)
 8005eda:	f04f 32ff 	mov.w	r2, #4294967295
 8005ede:	f7fa fe0f 	bl	8000b00 <__aeabi_dcmple>
 8005ee2:	bb48      	cbnz	r0, 8005f38 <_printf_float+0xcc>
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	4640      	mov	r0, r8
 8005eea:	4649      	mov	r1, r9
 8005eec:	f7fa fdfe 	bl	8000aec <__aeabi_dcmplt>
 8005ef0:	b110      	cbz	r0, 8005ef8 <_printf_float+0x8c>
 8005ef2:	232d      	movs	r3, #45	; 0x2d
 8005ef4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ef8:	4a93      	ldr	r2, [pc, #588]	; (8006148 <_printf_float+0x2dc>)
 8005efa:	4b94      	ldr	r3, [pc, #592]	; (800614c <_printf_float+0x2e0>)
 8005efc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005f00:	bf94      	ite	ls
 8005f02:	4690      	movls	r8, r2
 8005f04:	4698      	movhi	r8, r3
 8005f06:	2303      	movs	r3, #3
 8005f08:	6123      	str	r3, [r4, #16]
 8005f0a:	9b05      	ldr	r3, [sp, #20]
 8005f0c:	f023 0304 	bic.w	r3, r3, #4
 8005f10:	6023      	str	r3, [r4, #0]
 8005f12:	f04f 0900 	mov.w	r9, #0
 8005f16:	9700      	str	r7, [sp, #0]
 8005f18:	4633      	mov	r3, r6
 8005f1a:	aa0b      	add	r2, sp, #44	; 0x2c
 8005f1c:	4621      	mov	r1, r4
 8005f1e:	4628      	mov	r0, r5
 8005f20:	f000 f9da 	bl	80062d8 <_printf_common>
 8005f24:	3001      	adds	r0, #1
 8005f26:	f040 8090 	bne.w	800604a <_printf_float+0x1de>
 8005f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f2e:	b00d      	add	sp, #52	; 0x34
 8005f30:	ecbd 8b02 	vpop	{d8}
 8005f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f38:	4642      	mov	r2, r8
 8005f3a:	464b      	mov	r3, r9
 8005f3c:	4640      	mov	r0, r8
 8005f3e:	4649      	mov	r1, r9
 8005f40:	f7fa fdfc 	bl	8000b3c <__aeabi_dcmpun>
 8005f44:	b140      	cbz	r0, 8005f58 <_printf_float+0xec>
 8005f46:	464b      	mov	r3, r9
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	bfbc      	itt	lt
 8005f4c:	232d      	movlt	r3, #45	; 0x2d
 8005f4e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005f52:	4a7f      	ldr	r2, [pc, #508]	; (8006150 <_printf_float+0x2e4>)
 8005f54:	4b7f      	ldr	r3, [pc, #508]	; (8006154 <_printf_float+0x2e8>)
 8005f56:	e7d1      	b.n	8005efc <_printf_float+0x90>
 8005f58:	6863      	ldr	r3, [r4, #4]
 8005f5a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005f5e:	9206      	str	r2, [sp, #24]
 8005f60:	1c5a      	adds	r2, r3, #1
 8005f62:	d13f      	bne.n	8005fe4 <_printf_float+0x178>
 8005f64:	2306      	movs	r3, #6
 8005f66:	6063      	str	r3, [r4, #4]
 8005f68:	9b05      	ldr	r3, [sp, #20]
 8005f6a:	6861      	ldr	r1, [r4, #4]
 8005f6c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005f70:	2300      	movs	r3, #0
 8005f72:	9303      	str	r3, [sp, #12]
 8005f74:	ab0a      	add	r3, sp, #40	; 0x28
 8005f76:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005f7a:	ab09      	add	r3, sp, #36	; 0x24
 8005f7c:	ec49 8b10 	vmov	d0, r8, r9
 8005f80:	9300      	str	r3, [sp, #0]
 8005f82:	6022      	str	r2, [r4, #0]
 8005f84:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005f88:	4628      	mov	r0, r5
 8005f8a:	f7ff fecf 	bl	8005d2c <__cvt>
 8005f8e:	9b06      	ldr	r3, [sp, #24]
 8005f90:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f92:	2b47      	cmp	r3, #71	; 0x47
 8005f94:	4680      	mov	r8, r0
 8005f96:	d108      	bne.n	8005faa <_printf_float+0x13e>
 8005f98:	1cc8      	adds	r0, r1, #3
 8005f9a:	db02      	blt.n	8005fa2 <_printf_float+0x136>
 8005f9c:	6863      	ldr	r3, [r4, #4]
 8005f9e:	4299      	cmp	r1, r3
 8005fa0:	dd41      	ble.n	8006026 <_printf_float+0x1ba>
 8005fa2:	f1ab 0302 	sub.w	r3, fp, #2
 8005fa6:	fa5f fb83 	uxtb.w	fp, r3
 8005faa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005fae:	d820      	bhi.n	8005ff2 <_printf_float+0x186>
 8005fb0:	3901      	subs	r1, #1
 8005fb2:	465a      	mov	r2, fp
 8005fb4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005fb8:	9109      	str	r1, [sp, #36]	; 0x24
 8005fba:	f7ff ff19 	bl	8005df0 <__exponent>
 8005fbe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005fc0:	1813      	adds	r3, r2, r0
 8005fc2:	2a01      	cmp	r2, #1
 8005fc4:	4681      	mov	r9, r0
 8005fc6:	6123      	str	r3, [r4, #16]
 8005fc8:	dc02      	bgt.n	8005fd0 <_printf_float+0x164>
 8005fca:	6822      	ldr	r2, [r4, #0]
 8005fcc:	07d2      	lsls	r2, r2, #31
 8005fce:	d501      	bpl.n	8005fd4 <_printf_float+0x168>
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	6123      	str	r3, [r4, #16]
 8005fd4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d09c      	beq.n	8005f16 <_printf_float+0xaa>
 8005fdc:	232d      	movs	r3, #45	; 0x2d
 8005fde:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fe2:	e798      	b.n	8005f16 <_printf_float+0xaa>
 8005fe4:	9a06      	ldr	r2, [sp, #24]
 8005fe6:	2a47      	cmp	r2, #71	; 0x47
 8005fe8:	d1be      	bne.n	8005f68 <_printf_float+0xfc>
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d1bc      	bne.n	8005f68 <_printf_float+0xfc>
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e7b9      	b.n	8005f66 <_printf_float+0xfa>
 8005ff2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005ff6:	d118      	bne.n	800602a <_printf_float+0x1be>
 8005ff8:	2900      	cmp	r1, #0
 8005ffa:	6863      	ldr	r3, [r4, #4]
 8005ffc:	dd0b      	ble.n	8006016 <_printf_float+0x1aa>
 8005ffe:	6121      	str	r1, [r4, #16]
 8006000:	b913      	cbnz	r3, 8006008 <_printf_float+0x19c>
 8006002:	6822      	ldr	r2, [r4, #0]
 8006004:	07d0      	lsls	r0, r2, #31
 8006006:	d502      	bpl.n	800600e <_printf_float+0x1a2>
 8006008:	3301      	adds	r3, #1
 800600a:	440b      	add	r3, r1
 800600c:	6123      	str	r3, [r4, #16]
 800600e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006010:	f04f 0900 	mov.w	r9, #0
 8006014:	e7de      	b.n	8005fd4 <_printf_float+0x168>
 8006016:	b913      	cbnz	r3, 800601e <_printf_float+0x1b2>
 8006018:	6822      	ldr	r2, [r4, #0]
 800601a:	07d2      	lsls	r2, r2, #31
 800601c:	d501      	bpl.n	8006022 <_printf_float+0x1b6>
 800601e:	3302      	adds	r3, #2
 8006020:	e7f4      	b.n	800600c <_printf_float+0x1a0>
 8006022:	2301      	movs	r3, #1
 8006024:	e7f2      	b.n	800600c <_printf_float+0x1a0>
 8006026:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800602a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800602c:	4299      	cmp	r1, r3
 800602e:	db05      	blt.n	800603c <_printf_float+0x1d0>
 8006030:	6823      	ldr	r3, [r4, #0]
 8006032:	6121      	str	r1, [r4, #16]
 8006034:	07d8      	lsls	r0, r3, #31
 8006036:	d5ea      	bpl.n	800600e <_printf_float+0x1a2>
 8006038:	1c4b      	adds	r3, r1, #1
 800603a:	e7e7      	b.n	800600c <_printf_float+0x1a0>
 800603c:	2900      	cmp	r1, #0
 800603e:	bfd4      	ite	le
 8006040:	f1c1 0202 	rsble	r2, r1, #2
 8006044:	2201      	movgt	r2, #1
 8006046:	4413      	add	r3, r2
 8006048:	e7e0      	b.n	800600c <_printf_float+0x1a0>
 800604a:	6823      	ldr	r3, [r4, #0]
 800604c:	055a      	lsls	r2, r3, #21
 800604e:	d407      	bmi.n	8006060 <_printf_float+0x1f4>
 8006050:	6923      	ldr	r3, [r4, #16]
 8006052:	4642      	mov	r2, r8
 8006054:	4631      	mov	r1, r6
 8006056:	4628      	mov	r0, r5
 8006058:	47b8      	blx	r7
 800605a:	3001      	adds	r0, #1
 800605c:	d12c      	bne.n	80060b8 <_printf_float+0x24c>
 800605e:	e764      	b.n	8005f2a <_printf_float+0xbe>
 8006060:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006064:	f240 80e0 	bls.w	8006228 <_printf_float+0x3bc>
 8006068:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800606c:	2200      	movs	r2, #0
 800606e:	2300      	movs	r3, #0
 8006070:	f7fa fd32 	bl	8000ad8 <__aeabi_dcmpeq>
 8006074:	2800      	cmp	r0, #0
 8006076:	d034      	beq.n	80060e2 <_printf_float+0x276>
 8006078:	4a37      	ldr	r2, [pc, #220]	; (8006158 <_printf_float+0x2ec>)
 800607a:	2301      	movs	r3, #1
 800607c:	4631      	mov	r1, r6
 800607e:	4628      	mov	r0, r5
 8006080:	47b8      	blx	r7
 8006082:	3001      	adds	r0, #1
 8006084:	f43f af51 	beq.w	8005f2a <_printf_float+0xbe>
 8006088:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800608c:	429a      	cmp	r2, r3
 800608e:	db02      	blt.n	8006096 <_printf_float+0x22a>
 8006090:	6823      	ldr	r3, [r4, #0]
 8006092:	07d8      	lsls	r0, r3, #31
 8006094:	d510      	bpl.n	80060b8 <_printf_float+0x24c>
 8006096:	ee18 3a10 	vmov	r3, s16
 800609a:	4652      	mov	r2, sl
 800609c:	4631      	mov	r1, r6
 800609e:	4628      	mov	r0, r5
 80060a0:	47b8      	blx	r7
 80060a2:	3001      	adds	r0, #1
 80060a4:	f43f af41 	beq.w	8005f2a <_printf_float+0xbe>
 80060a8:	f04f 0800 	mov.w	r8, #0
 80060ac:	f104 091a 	add.w	r9, r4, #26
 80060b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060b2:	3b01      	subs	r3, #1
 80060b4:	4543      	cmp	r3, r8
 80060b6:	dc09      	bgt.n	80060cc <_printf_float+0x260>
 80060b8:	6823      	ldr	r3, [r4, #0]
 80060ba:	079b      	lsls	r3, r3, #30
 80060bc:	f100 8107 	bmi.w	80062ce <_printf_float+0x462>
 80060c0:	68e0      	ldr	r0, [r4, #12]
 80060c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060c4:	4298      	cmp	r0, r3
 80060c6:	bfb8      	it	lt
 80060c8:	4618      	movlt	r0, r3
 80060ca:	e730      	b.n	8005f2e <_printf_float+0xc2>
 80060cc:	2301      	movs	r3, #1
 80060ce:	464a      	mov	r2, r9
 80060d0:	4631      	mov	r1, r6
 80060d2:	4628      	mov	r0, r5
 80060d4:	47b8      	blx	r7
 80060d6:	3001      	adds	r0, #1
 80060d8:	f43f af27 	beq.w	8005f2a <_printf_float+0xbe>
 80060dc:	f108 0801 	add.w	r8, r8, #1
 80060e0:	e7e6      	b.n	80060b0 <_printf_float+0x244>
 80060e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	dc39      	bgt.n	800615c <_printf_float+0x2f0>
 80060e8:	4a1b      	ldr	r2, [pc, #108]	; (8006158 <_printf_float+0x2ec>)
 80060ea:	2301      	movs	r3, #1
 80060ec:	4631      	mov	r1, r6
 80060ee:	4628      	mov	r0, r5
 80060f0:	47b8      	blx	r7
 80060f2:	3001      	adds	r0, #1
 80060f4:	f43f af19 	beq.w	8005f2a <_printf_float+0xbe>
 80060f8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80060fc:	4313      	orrs	r3, r2
 80060fe:	d102      	bne.n	8006106 <_printf_float+0x29a>
 8006100:	6823      	ldr	r3, [r4, #0]
 8006102:	07d9      	lsls	r1, r3, #31
 8006104:	d5d8      	bpl.n	80060b8 <_printf_float+0x24c>
 8006106:	ee18 3a10 	vmov	r3, s16
 800610a:	4652      	mov	r2, sl
 800610c:	4631      	mov	r1, r6
 800610e:	4628      	mov	r0, r5
 8006110:	47b8      	blx	r7
 8006112:	3001      	adds	r0, #1
 8006114:	f43f af09 	beq.w	8005f2a <_printf_float+0xbe>
 8006118:	f04f 0900 	mov.w	r9, #0
 800611c:	f104 0a1a 	add.w	sl, r4, #26
 8006120:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006122:	425b      	negs	r3, r3
 8006124:	454b      	cmp	r3, r9
 8006126:	dc01      	bgt.n	800612c <_printf_float+0x2c0>
 8006128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800612a:	e792      	b.n	8006052 <_printf_float+0x1e6>
 800612c:	2301      	movs	r3, #1
 800612e:	4652      	mov	r2, sl
 8006130:	4631      	mov	r1, r6
 8006132:	4628      	mov	r0, r5
 8006134:	47b8      	blx	r7
 8006136:	3001      	adds	r0, #1
 8006138:	f43f aef7 	beq.w	8005f2a <_printf_float+0xbe>
 800613c:	f109 0901 	add.w	r9, r9, #1
 8006140:	e7ee      	b.n	8006120 <_printf_float+0x2b4>
 8006142:	bf00      	nop
 8006144:	7fefffff 	.word	0x7fefffff
 8006148:	080092b0 	.word	0x080092b0
 800614c:	080092b4 	.word	0x080092b4
 8006150:	080092b8 	.word	0x080092b8
 8006154:	080092bc 	.word	0x080092bc
 8006158:	080092c0 	.word	0x080092c0
 800615c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800615e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006160:	429a      	cmp	r2, r3
 8006162:	bfa8      	it	ge
 8006164:	461a      	movge	r2, r3
 8006166:	2a00      	cmp	r2, #0
 8006168:	4691      	mov	r9, r2
 800616a:	dc37      	bgt.n	80061dc <_printf_float+0x370>
 800616c:	f04f 0b00 	mov.w	fp, #0
 8006170:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006174:	f104 021a 	add.w	r2, r4, #26
 8006178:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800617a:	9305      	str	r3, [sp, #20]
 800617c:	eba3 0309 	sub.w	r3, r3, r9
 8006180:	455b      	cmp	r3, fp
 8006182:	dc33      	bgt.n	80061ec <_printf_float+0x380>
 8006184:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006188:	429a      	cmp	r2, r3
 800618a:	db3b      	blt.n	8006204 <_printf_float+0x398>
 800618c:	6823      	ldr	r3, [r4, #0]
 800618e:	07da      	lsls	r2, r3, #31
 8006190:	d438      	bmi.n	8006204 <_printf_float+0x398>
 8006192:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006196:	eba2 0903 	sub.w	r9, r2, r3
 800619a:	9b05      	ldr	r3, [sp, #20]
 800619c:	1ad2      	subs	r2, r2, r3
 800619e:	4591      	cmp	r9, r2
 80061a0:	bfa8      	it	ge
 80061a2:	4691      	movge	r9, r2
 80061a4:	f1b9 0f00 	cmp.w	r9, #0
 80061a8:	dc35      	bgt.n	8006216 <_printf_float+0x3aa>
 80061aa:	f04f 0800 	mov.w	r8, #0
 80061ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061b2:	f104 0a1a 	add.w	sl, r4, #26
 80061b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061ba:	1a9b      	subs	r3, r3, r2
 80061bc:	eba3 0309 	sub.w	r3, r3, r9
 80061c0:	4543      	cmp	r3, r8
 80061c2:	f77f af79 	ble.w	80060b8 <_printf_float+0x24c>
 80061c6:	2301      	movs	r3, #1
 80061c8:	4652      	mov	r2, sl
 80061ca:	4631      	mov	r1, r6
 80061cc:	4628      	mov	r0, r5
 80061ce:	47b8      	blx	r7
 80061d0:	3001      	adds	r0, #1
 80061d2:	f43f aeaa 	beq.w	8005f2a <_printf_float+0xbe>
 80061d6:	f108 0801 	add.w	r8, r8, #1
 80061da:	e7ec      	b.n	80061b6 <_printf_float+0x34a>
 80061dc:	4613      	mov	r3, r2
 80061de:	4631      	mov	r1, r6
 80061e0:	4642      	mov	r2, r8
 80061e2:	4628      	mov	r0, r5
 80061e4:	47b8      	blx	r7
 80061e6:	3001      	adds	r0, #1
 80061e8:	d1c0      	bne.n	800616c <_printf_float+0x300>
 80061ea:	e69e      	b.n	8005f2a <_printf_float+0xbe>
 80061ec:	2301      	movs	r3, #1
 80061ee:	4631      	mov	r1, r6
 80061f0:	4628      	mov	r0, r5
 80061f2:	9205      	str	r2, [sp, #20]
 80061f4:	47b8      	blx	r7
 80061f6:	3001      	adds	r0, #1
 80061f8:	f43f ae97 	beq.w	8005f2a <_printf_float+0xbe>
 80061fc:	9a05      	ldr	r2, [sp, #20]
 80061fe:	f10b 0b01 	add.w	fp, fp, #1
 8006202:	e7b9      	b.n	8006178 <_printf_float+0x30c>
 8006204:	ee18 3a10 	vmov	r3, s16
 8006208:	4652      	mov	r2, sl
 800620a:	4631      	mov	r1, r6
 800620c:	4628      	mov	r0, r5
 800620e:	47b8      	blx	r7
 8006210:	3001      	adds	r0, #1
 8006212:	d1be      	bne.n	8006192 <_printf_float+0x326>
 8006214:	e689      	b.n	8005f2a <_printf_float+0xbe>
 8006216:	9a05      	ldr	r2, [sp, #20]
 8006218:	464b      	mov	r3, r9
 800621a:	4442      	add	r2, r8
 800621c:	4631      	mov	r1, r6
 800621e:	4628      	mov	r0, r5
 8006220:	47b8      	blx	r7
 8006222:	3001      	adds	r0, #1
 8006224:	d1c1      	bne.n	80061aa <_printf_float+0x33e>
 8006226:	e680      	b.n	8005f2a <_printf_float+0xbe>
 8006228:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800622a:	2a01      	cmp	r2, #1
 800622c:	dc01      	bgt.n	8006232 <_printf_float+0x3c6>
 800622e:	07db      	lsls	r3, r3, #31
 8006230:	d53a      	bpl.n	80062a8 <_printf_float+0x43c>
 8006232:	2301      	movs	r3, #1
 8006234:	4642      	mov	r2, r8
 8006236:	4631      	mov	r1, r6
 8006238:	4628      	mov	r0, r5
 800623a:	47b8      	blx	r7
 800623c:	3001      	adds	r0, #1
 800623e:	f43f ae74 	beq.w	8005f2a <_printf_float+0xbe>
 8006242:	ee18 3a10 	vmov	r3, s16
 8006246:	4652      	mov	r2, sl
 8006248:	4631      	mov	r1, r6
 800624a:	4628      	mov	r0, r5
 800624c:	47b8      	blx	r7
 800624e:	3001      	adds	r0, #1
 8006250:	f43f ae6b 	beq.w	8005f2a <_printf_float+0xbe>
 8006254:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006258:	2200      	movs	r2, #0
 800625a:	2300      	movs	r3, #0
 800625c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006260:	f7fa fc3a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006264:	b9d8      	cbnz	r0, 800629e <_printf_float+0x432>
 8006266:	f10a 33ff 	add.w	r3, sl, #4294967295
 800626a:	f108 0201 	add.w	r2, r8, #1
 800626e:	4631      	mov	r1, r6
 8006270:	4628      	mov	r0, r5
 8006272:	47b8      	blx	r7
 8006274:	3001      	adds	r0, #1
 8006276:	d10e      	bne.n	8006296 <_printf_float+0x42a>
 8006278:	e657      	b.n	8005f2a <_printf_float+0xbe>
 800627a:	2301      	movs	r3, #1
 800627c:	4652      	mov	r2, sl
 800627e:	4631      	mov	r1, r6
 8006280:	4628      	mov	r0, r5
 8006282:	47b8      	blx	r7
 8006284:	3001      	adds	r0, #1
 8006286:	f43f ae50 	beq.w	8005f2a <_printf_float+0xbe>
 800628a:	f108 0801 	add.w	r8, r8, #1
 800628e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006290:	3b01      	subs	r3, #1
 8006292:	4543      	cmp	r3, r8
 8006294:	dcf1      	bgt.n	800627a <_printf_float+0x40e>
 8006296:	464b      	mov	r3, r9
 8006298:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800629c:	e6da      	b.n	8006054 <_printf_float+0x1e8>
 800629e:	f04f 0800 	mov.w	r8, #0
 80062a2:	f104 0a1a 	add.w	sl, r4, #26
 80062a6:	e7f2      	b.n	800628e <_printf_float+0x422>
 80062a8:	2301      	movs	r3, #1
 80062aa:	4642      	mov	r2, r8
 80062ac:	e7df      	b.n	800626e <_printf_float+0x402>
 80062ae:	2301      	movs	r3, #1
 80062b0:	464a      	mov	r2, r9
 80062b2:	4631      	mov	r1, r6
 80062b4:	4628      	mov	r0, r5
 80062b6:	47b8      	blx	r7
 80062b8:	3001      	adds	r0, #1
 80062ba:	f43f ae36 	beq.w	8005f2a <_printf_float+0xbe>
 80062be:	f108 0801 	add.w	r8, r8, #1
 80062c2:	68e3      	ldr	r3, [r4, #12]
 80062c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062c6:	1a5b      	subs	r3, r3, r1
 80062c8:	4543      	cmp	r3, r8
 80062ca:	dcf0      	bgt.n	80062ae <_printf_float+0x442>
 80062cc:	e6f8      	b.n	80060c0 <_printf_float+0x254>
 80062ce:	f04f 0800 	mov.w	r8, #0
 80062d2:	f104 0919 	add.w	r9, r4, #25
 80062d6:	e7f4      	b.n	80062c2 <_printf_float+0x456>

080062d8 <_printf_common>:
 80062d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062dc:	4616      	mov	r6, r2
 80062de:	4699      	mov	r9, r3
 80062e0:	688a      	ldr	r2, [r1, #8]
 80062e2:	690b      	ldr	r3, [r1, #16]
 80062e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062e8:	4293      	cmp	r3, r2
 80062ea:	bfb8      	it	lt
 80062ec:	4613      	movlt	r3, r2
 80062ee:	6033      	str	r3, [r6, #0]
 80062f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062f4:	4607      	mov	r7, r0
 80062f6:	460c      	mov	r4, r1
 80062f8:	b10a      	cbz	r2, 80062fe <_printf_common+0x26>
 80062fa:	3301      	adds	r3, #1
 80062fc:	6033      	str	r3, [r6, #0]
 80062fe:	6823      	ldr	r3, [r4, #0]
 8006300:	0699      	lsls	r1, r3, #26
 8006302:	bf42      	ittt	mi
 8006304:	6833      	ldrmi	r3, [r6, #0]
 8006306:	3302      	addmi	r3, #2
 8006308:	6033      	strmi	r3, [r6, #0]
 800630a:	6825      	ldr	r5, [r4, #0]
 800630c:	f015 0506 	ands.w	r5, r5, #6
 8006310:	d106      	bne.n	8006320 <_printf_common+0x48>
 8006312:	f104 0a19 	add.w	sl, r4, #25
 8006316:	68e3      	ldr	r3, [r4, #12]
 8006318:	6832      	ldr	r2, [r6, #0]
 800631a:	1a9b      	subs	r3, r3, r2
 800631c:	42ab      	cmp	r3, r5
 800631e:	dc26      	bgt.n	800636e <_printf_common+0x96>
 8006320:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006324:	1e13      	subs	r3, r2, #0
 8006326:	6822      	ldr	r2, [r4, #0]
 8006328:	bf18      	it	ne
 800632a:	2301      	movne	r3, #1
 800632c:	0692      	lsls	r2, r2, #26
 800632e:	d42b      	bmi.n	8006388 <_printf_common+0xb0>
 8006330:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006334:	4649      	mov	r1, r9
 8006336:	4638      	mov	r0, r7
 8006338:	47c0      	blx	r8
 800633a:	3001      	adds	r0, #1
 800633c:	d01e      	beq.n	800637c <_printf_common+0xa4>
 800633e:	6823      	ldr	r3, [r4, #0]
 8006340:	6922      	ldr	r2, [r4, #16]
 8006342:	f003 0306 	and.w	r3, r3, #6
 8006346:	2b04      	cmp	r3, #4
 8006348:	bf02      	ittt	eq
 800634a:	68e5      	ldreq	r5, [r4, #12]
 800634c:	6833      	ldreq	r3, [r6, #0]
 800634e:	1aed      	subeq	r5, r5, r3
 8006350:	68a3      	ldr	r3, [r4, #8]
 8006352:	bf0c      	ite	eq
 8006354:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006358:	2500      	movne	r5, #0
 800635a:	4293      	cmp	r3, r2
 800635c:	bfc4      	itt	gt
 800635e:	1a9b      	subgt	r3, r3, r2
 8006360:	18ed      	addgt	r5, r5, r3
 8006362:	2600      	movs	r6, #0
 8006364:	341a      	adds	r4, #26
 8006366:	42b5      	cmp	r5, r6
 8006368:	d11a      	bne.n	80063a0 <_printf_common+0xc8>
 800636a:	2000      	movs	r0, #0
 800636c:	e008      	b.n	8006380 <_printf_common+0xa8>
 800636e:	2301      	movs	r3, #1
 8006370:	4652      	mov	r2, sl
 8006372:	4649      	mov	r1, r9
 8006374:	4638      	mov	r0, r7
 8006376:	47c0      	blx	r8
 8006378:	3001      	adds	r0, #1
 800637a:	d103      	bne.n	8006384 <_printf_common+0xac>
 800637c:	f04f 30ff 	mov.w	r0, #4294967295
 8006380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006384:	3501      	adds	r5, #1
 8006386:	e7c6      	b.n	8006316 <_printf_common+0x3e>
 8006388:	18e1      	adds	r1, r4, r3
 800638a:	1c5a      	adds	r2, r3, #1
 800638c:	2030      	movs	r0, #48	; 0x30
 800638e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006392:	4422      	add	r2, r4
 8006394:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006398:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800639c:	3302      	adds	r3, #2
 800639e:	e7c7      	b.n	8006330 <_printf_common+0x58>
 80063a0:	2301      	movs	r3, #1
 80063a2:	4622      	mov	r2, r4
 80063a4:	4649      	mov	r1, r9
 80063a6:	4638      	mov	r0, r7
 80063a8:	47c0      	blx	r8
 80063aa:	3001      	adds	r0, #1
 80063ac:	d0e6      	beq.n	800637c <_printf_common+0xa4>
 80063ae:	3601      	adds	r6, #1
 80063b0:	e7d9      	b.n	8006366 <_printf_common+0x8e>
	...

080063b4 <_printf_i>:
 80063b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063b8:	7e0f      	ldrb	r7, [r1, #24]
 80063ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80063bc:	2f78      	cmp	r7, #120	; 0x78
 80063be:	4691      	mov	r9, r2
 80063c0:	4680      	mov	r8, r0
 80063c2:	460c      	mov	r4, r1
 80063c4:	469a      	mov	sl, r3
 80063c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80063ca:	d807      	bhi.n	80063dc <_printf_i+0x28>
 80063cc:	2f62      	cmp	r7, #98	; 0x62
 80063ce:	d80a      	bhi.n	80063e6 <_printf_i+0x32>
 80063d0:	2f00      	cmp	r7, #0
 80063d2:	f000 80d4 	beq.w	800657e <_printf_i+0x1ca>
 80063d6:	2f58      	cmp	r7, #88	; 0x58
 80063d8:	f000 80c0 	beq.w	800655c <_printf_i+0x1a8>
 80063dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80063e4:	e03a      	b.n	800645c <_printf_i+0xa8>
 80063e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80063ea:	2b15      	cmp	r3, #21
 80063ec:	d8f6      	bhi.n	80063dc <_printf_i+0x28>
 80063ee:	a101      	add	r1, pc, #4	; (adr r1, 80063f4 <_printf_i+0x40>)
 80063f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063f4:	0800644d 	.word	0x0800644d
 80063f8:	08006461 	.word	0x08006461
 80063fc:	080063dd 	.word	0x080063dd
 8006400:	080063dd 	.word	0x080063dd
 8006404:	080063dd 	.word	0x080063dd
 8006408:	080063dd 	.word	0x080063dd
 800640c:	08006461 	.word	0x08006461
 8006410:	080063dd 	.word	0x080063dd
 8006414:	080063dd 	.word	0x080063dd
 8006418:	080063dd 	.word	0x080063dd
 800641c:	080063dd 	.word	0x080063dd
 8006420:	08006565 	.word	0x08006565
 8006424:	0800648d 	.word	0x0800648d
 8006428:	0800651f 	.word	0x0800651f
 800642c:	080063dd 	.word	0x080063dd
 8006430:	080063dd 	.word	0x080063dd
 8006434:	08006587 	.word	0x08006587
 8006438:	080063dd 	.word	0x080063dd
 800643c:	0800648d 	.word	0x0800648d
 8006440:	080063dd 	.word	0x080063dd
 8006444:	080063dd 	.word	0x080063dd
 8006448:	08006527 	.word	0x08006527
 800644c:	682b      	ldr	r3, [r5, #0]
 800644e:	1d1a      	adds	r2, r3, #4
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	602a      	str	r2, [r5, #0]
 8006454:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006458:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800645c:	2301      	movs	r3, #1
 800645e:	e09f      	b.n	80065a0 <_printf_i+0x1ec>
 8006460:	6820      	ldr	r0, [r4, #0]
 8006462:	682b      	ldr	r3, [r5, #0]
 8006464:	0607      	lsls	r7, r0, #24
 8006466:	f103 0104 	add.w	r1, r3, #4
 800646a:	6029      	str	r1, [r5, #0]
 800646c:	d501      	bpl.n	8006472 <_printf_i+0xbe>
 800646e:	681e      	ldr	r6, [r3, #0]
 8006470:	e003      	b.n	800647a <_printf_i+0xc6>
 8006472:	0646      	lsls	r6, r0, #25
 8006474:	d5fb      	bpl.n	800646e <_printf_i+0xba>
 8006476:	f9b3 6000 	ldrsh.w	r6, [r3]
 800647a:	2e00      	cmp	r6, #0
 800647c:	da03      	bge.n	8006486 <_printf_i+0xd2>
 800647e:	232d      	movs	r3, #45	; 0x2d
 8006480:	4276      	negs	r6, r6
 8006482:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006486:	485a      	ldr	r0, [pc, #360]	; (80065f0 <_printf_i+0x23c>)
 8006488:	230a      	movs	r3, #10
 800648a:	e012      	b.n	80064b2 <_printf_i+0xfe>
 800648c:	682b      	ldr	r3, [r5, #0]
 800648e:	6820      	ldr	r0, [r4, #0]
 8006490:	1d19      	adds	r1, r3, #4
 8006492:	6029      	str	r1, [r5, #0]
 8006494:	0605      	lsls	r5, r0, #24
 8006496:	d501      	bpl.n	800649c <_printf_i+0xe8>
 8006498:	681e      	ldr	r6, [r3, #0]
 800649a:	e002      	b.n	80064a2 <_printf_i+0xee>
 800649c:	0641      	lsls	r1, r0, #25
 800649e:	d5fb      	bpl.n	8006498 <_printf_i+0xe4>
 80064a0:	881e      	ldrh	r6, [r3, #0]
 80064a2:	4853      	ldr	r0, [pc, #332]	; (80065f0 <_printf_i+0x23c>)
 80064a4:	2f6f      	cmp	r7, #111	; 0x6f
 80064a6:	bf0c      	ite	eq
 80064a8:	2308      	moveq	r3, #8
 80064aa:	230a      	movne	r3, #10
 80064ac:	2100      	movs	r1, #0
 80064ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064b2:	6865      	ldr	r5, [r4, #4]
 80064b4:	60a5      	str	r5, [r4, #8]
 80064b6:	2d00      	cmp	r5, #0
 80064b8:	bfa2      	ittt	ge
 80064ba:	6821      	ldrge	r1, [r4, #0]
 80064bc:	f021 0104 	bicge.w	r1, r1, #4
 80064c0:	6021      	strge	r1, [r4, #0]
 80064c2:	b90e      	cbnz	r6, 80064c8 <_printf_i+0x114>
 80064c4:	2d00      	cmp	r5, #0
 80064c6:	d04b      	beq.n	8006560 <_printf_i+0x1ac>
 80064c8:	4615      	mov	r5, r2
 80064ca:	fbb6 f1f3 	udiv	r1, r6, r3
 80064ce:	fb03 6711 	mls	r7, r3, r1, r6
 80064d2:	5dc7      	ldrb	r7, [r0, r7]
 80064d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80064d8:	4637      	mov	r7, r6
 80064da:	42bb      	cmp	r3, r7
 80064dc:	460e      	mov	r6, r1
 80064de:	d9f4      	bls.n	80064ca <_printf_i+0x116>
 80064e0:	2b08      	cmp	r3, #8
 80064e2:	d10b      	bne.n	80064fc <_printf_i+0x148>
 80064e4:	6823      	ldr	r3, [r4, #0]
 80064e6:	07de      	lsls	r6, r3, #31
 80064e8:	d508      	bpl.n	80064fc <_printf_i+0x148>
 80064ea:	6923      	ldr	r3, [r4, #16]
 80064ec:	6861      	ldr	r1, [r4, #4]
 80064ee:	4299      	cmp	r1, r3
 80064f0:	bfde      	ittt	le
 80064f2:	2330      	movle	r3, #48	; 0x30
 80064f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80064f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80064fc:	1b52      	subs	r2, r2, r5
 80064fe:	6122      	str	r2, [r4, #16]
 8006500:	f8cd a000 	str.w	sl, [sp]
 8006504:	464b      	mov	r3, r9
 8006506:	aa03      	add	r2, sp, #12
 8006508:	4621      	mov	r1, r4
 800650a:	4640      	mov	r0, r8
 800650c:	f7ff fee4 	bl	80062d8 <_printf_common>
 8006510:	3001      	adds	r0, #1
 8006512:	d14a      	bne.n	80065aa <_printf_i+0x1f6>
 8006514:	f04f 30ff 	mov.w	r0, #4294967295
 8006518:	b004      	add	sp, #16
 800651a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800651e:	6823      	ldr	r3, [r4, #0]
 8006520:	f043 0320 	orr.w	r3, r3, #32
 8006524:	6023      	str	r3, [r4, #0]
 8006526:	4833      	ldr	r0, [pc, #204]	; (80065f4 <_printf_i+0x240>)
 8006528:	2778      	movs	r7, #120	; 0x78
 800652a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800652e:	6823      	ldr	r3, [r4, #0]
 8006530:	6829      	ldr	r1, [r5, #0]
 8006532:	061f      	lsls	r7, r3, #24
 8006534:	f851 6b04 	ldr.w	r6, [r1], #4
 8006538:	d402      	bmi.n	8006540 <_printf_i+0x18c>
 800653a:	065f      	lsls	r7, r3, #25
 800653c:	bf48      	it	mi
 800653e:	b2b6      	uxthmi	r6, r6
 8006540:	07df      	lsls	r7, r3, #31
 8006542:	bf48      	it	mi
 8006544:	f043 0320 	orrmi.w	r3, r3, #32
 8006548:	6029      	str	r1, [r5, #0]
 800654a:	bf48      	it	mi
 800654c:	6023      	strmi	r3, [r4, #0]
 800654e:	b91e      	cbnz	r6, 8006558 <_printf_i+0x1a4>
 8006550:	6823      	ldr	r3, [r4, #0]
 8006552:	f023 0320 	bic.w	r3, r3, #32
 8006556:	6023      	str	r3, [r4, #0]
 8006558:	2310      	movs	r3, #16
 800655a:	e7a7      	b.n	80064ac <_printf_i+0xf8>
 800655c:	4824      	ldr	r0, [pc, #144]	; (80065f0 <_printf_i+0x23c>)
 800655e:	e7e4      	b.n	800652a <_printf_i+0x176>
 8006560:	4615      	mov	r5, r2
 8006562:	e7bd      	b.n	80064e0 <_printf_i+0x12c>
 8006564:	682b      	ldr	r3, [r5, #0]
 8006566:	6826      	ldr	r6, [r4, #0]
 8006568:	6961      	ldr	r1, [r4, #20]
 800656a:	1d18      	adds	r0, r3, #4
 800656c:	6028      	str	r0, [r5, #0]
 800656e:	0635      	lsls	r5, r6, #24
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	d501      	bpl.n	8006578 <_printf_i+0x1c4>
 8006574:	6019      	str	r1, [r3, #0]
 8006576:	e002      	b.n	800657e <_printf_i+0x1ca>
 8006578:	0670      	lsls	r0, r6, #25
 800657a:	d5fb      	bpl.n	8006574 <_printf_i+0x1c0>
 800657c:	8019      	strh	r1, [r3, #0]
 800657e:	2300      	movs	r3, #0
 8006580:	6123      	str	r3, [r4, #16]
 8006582:	4615      	mov	r5, r2
 8006584:	e7bc      	b.n	8006500 <_printf_i+0x14c>
 8006586:	682b      	ldr	r3, [r5, #0]
 8006588:	1d1a      	adds	r2, r3, #4
 800658a:	602a      	str	r2, [r5, #0]
 800658c:	681d      	ldr	r5, [r3, #0]
 800658e:	6862      	ldr	r2, [r4, #4]
 8006590:	2100      	movs	r1, #0
 8006592:	4628      	mov	r0, r5
 8006594:	f7f9 fe24 	bl	80001e0 <memchr>
 8006598:	b108      	cbz	r0, 800659e <_printf_i+0x1ea>
 800659a:	1b40      	subs	r0, r0, r5
 800659c:	6060      	str	r0, [r4, #4]
 800659e:	6863      	ldr	r3, [r4, #4]
 80065a0:	6123      	str	r3, [r4, #16]
 80065a2:	2300      	movs	r3, #0
 80065a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065a8:	e7aa      	b.n	8006500 <_printf_i+0x14c>
 80065aa:	6923      	ldr	r3, [r4, #16]
 80065ac:	462a      	mov	r2, r5
 80065ae:	4649      	mov	r1, r9
 80065b0:	4640      	mov	r0, r8
 80065b2:	47d0      	blx	sl
 80065b4:	3001      	adds	r0, #1
 80065b6:	d0ad      	beq.n	8006514 <_printf_i+0x160>
 80065b8:	6823      	ldr	r3, [r4, #0]
 80065ba:	079b      	lsls	r3, r3, #30
 80065bc:	d413      	bmi.n	80065e6 <_printf_i+0x232>
 80065be:	68e0      	ldr	r0, [r4, #12]
 80065c0:	9b03      	ldr	r3, [sp, #12]
 80065c2:	4298      	cmp	r0, r3
 80065c4:	bfb8      	it	lt
 80065c6:	4618      	movlt	r0, r3
 80065c8:	e7a6      	b.n	8006518 <_printf_i+0x164>
 80065ca:	2301      	movs	r3, #1
 80065cc:	4632      	mov	r2, r6
 80065ce:	4649      	mov	r1, r9
 80065d0:	4640      	mov	r0, r8
 80065d2:	47d0      	blx	sl
 80065d4:	3001      	adds	r0, #1
 80065d6:	d09d      	beq.n	8006514 <_printf_i+0x160>
 80065d8:	3501      	adds	r5, #1
 80065da:	68e3      	ldr	r3, [r4, #12]
 80065dc:	9903      	ldr	r1, [sp, #12]
 80065de:	1a5b      	subs	r3, r3, r1
 80065e0:	42ab      	cmp	r3, r5
 80065e2:	dcf2      	bgt.n	80065ca <_printf_i+0x216>
 80065e4:	e7eb      	b.n	80065be <_printf_i+0x20a>
 80065e6:	2500      	movs	r5, #0
 80065e8:	f104 0619 	add.w	r6, r4, #25
 80065ec:	e7f5      	b.n	80065da <_printf_i+0x226>
 80065ee:	bf00      	nop
 80065f0:	080092c2 	.word	0x080092c2
 80065f4:	080092d3 	.word	0x080092d3

080065f8 <std>:
 80065f8:	2300      	movs	r3, #0
 80065fa:	b510      	push	{r4, lr}
 80065fc:	4604      	mov	r4, r0
 80065fe:	e9c0 3300 	strd	r3, r3, [r0]
 8006602:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006606:	6083      	str	r3, [r0, #8]
 8006608:	8181      	strh	r1, [r0, #12]
 800660a:	6643      	str	r3, [r0, #100]	; 0x64
 800660c:	81c2      	strh	r2, [r0, #14]
 800660e:	6183      	str	r3, [r0, #24]
 8006610:	4619      	mov	r1, r3
 8006612:	2208      	movs	r2, #8
 8006614:	305c      	adds	r0, #92	; 0x5c
 8006616:	f000 f92e 	bl	8006876 <memset>
 800661a:	4b0d      	ldr	r3, [pc, #52]	; (8006650 <std+0x58>)
 800661c:	6263      	str	r3, [r4, #36]	; 0x24
 800661e:	4b0d      	ldr	r3, [pc, #52]	; (8006654 <std+0x5c>)
 8006620:	62a3      	str	r3, [r4, #40]	; 0x28
 8006622:	4b0d      	ldr	r3, [pc, #52]	; (8006658 <std+0x60>)
 8006624:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006626:	4b0d      	ldr	r3, [pc, #52]	; (800665c <std+0x64>)
 8006628:	6323      	str	r3, [r4, #48]	; 0x30
 800662a:	4b0d      	ldr	r3, [pc, #52]	; (8006660 <std+0x68>)
 800662c:	6224      	str	r4, [r4, #32]
 800662e:	429c      	cmp	r4, r3
 8006630:	d006      	beq.n	8006640 <std+0x48>
 8006632:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006636:	4294      	cmp	r4, r2
 8006638:	d002      	beq.n	8006640 <std+0x48>
 800663a:	33d0      	adds	r3, #208	; 0xd0
 800663c:	429c      	cmp	r4, r3
 800663e:	d105      	bne.n	800664c <std+0x54>
 8006640:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006644:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006648:	f000 b992 	b.w	8006970 <__retarget_lock_init_recursive>
 800664c:	bd10      	pop	{r4, pc}
 800664e:	bf00      	nop
 8006650:	080067bd 	.word	0x080067bd
 8006654:	080067df 	.word	0x080067df
 8006658:	08006817 	.word	0x08006817
 800665c:	0800683b 	.word	0x0800683b
 8006660:	20000854 	.word	0x20000854

08006664 <stdio_exit_handler>:
 8006664:	4a02      	ldr	r2, [pc, #8]	; (8006670 <stdio_exit_handler+0xc>)
 8006666:	4903      	ldr	r1, [pc, #12]	; (8006674 <stdio_exit_handler+0x10>)
 8006668:	4803      	ldr	r0, [pc, #12]	; (8006678 <stdio_exit_handler+0x14>)
 800666a:	f000 b869 	b.w	8006740 <_fwalk_sglue>
 800666e:	bf00      	nop
 8006670:	20000014 	.word	0x20000014
 8006674:	08008341 	.word	0x08008341
 8006678:	20000020 	.word	0x20000020

0800667c <cleanup_stdio>:
 800667c:	6841      	ldr	r1, [r0, #4]
 800667e:	4b0c      	ldr	r3, [pc, #48]	; (80066b0 <cleanup_stdio+0x34>)
 8006680:	4299      	cmp	r1, r3
 8006682:	b510      	push	{r4, lr}
 8006684:	4604      	mov	r4, r0
 8006686:	d001      	beq.n	800668c <cleanup_stdio+0x10>
 8006688:	f001 fe5a 	bl	8008340 <_fflush_r>
 800668c:	68a1      	ldr	r1, [r4, #8]
 800668e:	4b09      	ldr	r3, [pc, #36]	; (80066b4 <cleanup_stdio+0x38>)
 8006690:	4299      	cmp	r1, r3
 8006692:	d002      	beq.n	800669a <cleanup_stdio+0x1e>
 8006694:	4620      	mov	r0, r4
 8006696:	f001 fe53 	bl	8008340 <_fflush_r>
 800669a:	68e1      	ldr	r1, [r4, #12]
 800669c:	4b06      	ldr	r3, [pc, #24]	; (80066b8 <cleanup_stdio+0x3c>)
 800669e:	4299      	cmp	r1, r3
 80066a0:	d004      	beq.n	80066ac <cleanup_stdio+0x30>
 80066a2:	4620      	mov	r0, r4
 80066a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066a8:	f001 be4a 	b.w	8008340 <_fflush_r>
 80066ac:	bd10      	pop	{r4, pc}
 80066ae:	bf00      	nop
 80066b0:	20000854 	.word	0x20000854
 80066b4:	200008bc 	.word	0x200008bc
 80066b8:	20000924 	.word	0x20000924

080066bc <global_stdio_init.part.0>:
 80066bc:	b510      	push	{r4, lr}
 80066be:	4b0b      	ldr	r3, [pc, #44]	; (80066ec <global_stdio_init.part.0+0x30>)
 80066c0:	4c0b      	ldr	r4, [pc, #44]	; (80066f0 <global_stdio_init.part.0+0x34>)
 80066c2:	4a0c      	ldr	r2, [pc, #48]	; (80066f4 <global_stdio_init.part.0+0x38>)
 80066c4:	601a      	str	r2, [r3, #0]
 80066c6:	4620      	mov	r0, r4
 80066c8:	2200      	movs	r2, #0
 80066ca:	2104      	movs	r1, #4
 80066cc:	f7ff ff94 	bl	80065f8 <std>
 80066d0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80066d4:	2201      	movs	r2, #1
 80066d6:	2109      	movs	r1, #9
 80066d8:	f7ff ff8e 	bl	80065f8 <std>
 80066dc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80066e0:	2202      	movs	r2, #2
 80066e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066e6:	2112      	movs	r1, #18
 80066e8:	f7ff bf86 	b.w	80065f8 <std>
 80066ec:	2000098c 	.word	0x2000098c
 80066f0:	20000854 	.word	0x20000854
 80066f4:	08006665 	.word	0x08006665

080066f8 <__sfp_lock_acquire>:
 80066f8:	4801      	ldr	r0, [pc, #4]	; (8006700 <__sfp_lock_acquire+0x8>)
 80066fa:	f000 b93a 	b.w	8006972 <__retarget_lock_acquire_recursive>
 80066fe:	bf00      	nop
 8006700:	20000995 	.word	0x20000995

08006704 <__sfp_lock_release>:
 8006704:	4801      	ldr	r0, [pc, #4]	; (800670c <__sfp_lock_release+0x8>)
 8006706:	f000 b935 	b.w	8006974 <__retarget_lock_release_recursive>
 800670a:	bf00      	nop
 800670c:	20000995 	.word	0x20000995

08006710 <__sinit>:
 8006710:	b510      	push	{r4, lr}
 8006712:	4604      	mov	r4, r0
 8006714:	f7ff fff0 	bl	80066f8 <__sfp_lock_acquire>
 8006718:	6a23      	ldr	r3, [r4, #32]
 800671a:	b11b      	cbz	r3, 8006724 <__sinit+0x14>
 800671c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006720:	f7ff bff0 	b.w	8006704 <__sfp_lock_release>
 8006724:	4b04      	ldr	r3, [pc, #16]	; (8006738 <__sinit+0x28>)
 8006726:	6223      	str	r3, [r4, #32]
 8006728:	4b04      	ldr	r3, [pc, #16]	; (800673c <__sinit+0x2c>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d1f5      	bne.n	800671c <__sinit+0xc>
 8006730:	f7ff ffc4 	bl	80066bc <global_stdio_init.part.0>
 8006734:	e7f2      	b.n	800671c <__sinit+0xc>
 8006736:	bf00      	nop
 8006738:	0800667d 	.word	0x0800667d
 800673c:	2000098c 	.word	0x2000098c

08006740 <_fwalk_sglue>:
 8006740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006744:	4607      	mov	r7, r0
 8006746:	4688      	mov	r8, r1
 8006748:	4614      	mov	r4, r2
 800674a:	2600      	movs	r6, #0
 800674c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006750:	f1b9 0901 	subs.w	r9, r9, #1
 8006754:	d505      	bpl.n	8006762 <_fwalk_sglue+0x22>
 8006756:	6824      	ldr	r4, [r4, #0]
 8006758:	2c00      	cmp	r4, #0
 800675a:	d1f7      	bne.n	800674c <_fwalk_sglue+0xc>
 800675c:	4630      	mov	r0, r6
 800675e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006762:	89ab      	ldrh	r3, [r5, #12]
 8006764:	2b01      	cmp	r3, #1
 8006766:	d907      	bls.n	8006778 <_fwalk_sglue+0x38>
 8006768:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800676c:	3301      	adds	r3, #1
 800676e:	d003      	beq.n	8006778 <_fwalk_sglue+0x38>
 8006770:	4629      	mov	r1, r5
 8006772:	4638      	mov	r0, r7
 8006774:	47c0      	blx	r8
 8006776:	4306      	orrs	r6, r0
 8006778:	3568      	adds	r5, #104	; 0x68
 800677a:	e7e9      	b.n	8006750 <_fwalk_sglue+0x10>

0800677c <siprintf>:
 800677c:	b40e      	push	{r1, r2, r3}
 800677e:	b500      	push	{lr}
 8006780:	b09c      	sub	sp, #112	; 0x70
 8006782:	ab1d      	add	r3, sp, #116	; 0x74
 8006784:	9002      	str	r0, [sp, #8]
 8006786:	9006      	str	r0, [sp, #24]
 8006788:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800678c:	4809      	ldr	r0, [pc, #36]	; (80067b4 <siprintf+0x38>)
 800678e:	9107      	str	r1, [sp, #28]
 8006790:	9104      	str	r1, [sp, #16]
 8006792:	4909      	ldr	r1, [pc, #36]	; (80067b8 <siprintf+0x3c>)
 8006794:	f853 2b04 	ldr.w	r2, [r3], #4
 8006798:	9105      	str	r1, [sp, #20]
 800679a:	6800      	ldr	r0, [r0, #0]
 800679c:	9301      	str	r3, [sp, #4]
 800679e:	a902      	add	r1, sp, #8
 80067a0:	f001 fc4a 	bl	8008038 <_svfiprintf_r>
 80067a4:	9b02      	ldr	r3, [sp, #8]
 80067a6:	2200      	movs	r2, #0
 80067a8:	701a      	strb	r2, [r3, #0]
 80067aa:	b01c      	add	sp, #112	; 0x70
 80067ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80067b0:	b003      	add	sp, #12
 80067b2:	4770      	bx	lr
 80067b4:	2000006c 	.word	0x2000006c
 80067b8:	ffff0208 	.word	0xffff0208

080067bc <__sread>:
 80067bc:	b510      	push	{r4, lr}
 80067be:	460c      	mov	r4, r1
 80067c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067c4:	f000 f886 	bl	80068d4 <_read_r>
 80067c8:	2800      	cmp	r0, #0
 80067ca:	bfab      	itete	ge
 80067cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80067ce:	89a3      	ldrhlt	r3, [r4, #12]
 80067d0:	181b      	addge	r3, r3, r0
 80067d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80067d6:	bfac      	ite	ge
 80067d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80067da:	81a3      	strhlt	r3, [r4, #12]
 80067dc:	bd10      	pop	{r4, pc}

080067de <__swrite>:
 80067de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067e2:	461f      	mov	r7, r3
 80067e4:	898b      	ldrh	r3, [r1, #12]
 80067e6:	05db      	lsls	r3, r3, #23
 80067e8:	4605      	mov	r5, r0
 80067ea:	460c      	mov	r4, r1
 80067ec:	4616      	mov	r6, r2
 80067ee:	d505      	bpl.n	80067fc <__swrite+0x1e>
 80067f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067f4:	2302      	movs	r3, #2
 80067f6:	2200      	movs	r2, #0
 80067f8:	f000 f85a 	bl	80068b0 <_lseek_r>
 80067fc:	89a3      	ldrh	r3, [r4, #12]
 80067fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006802:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006806:	81a3      	strh	r3, [r4, #12]
 8006808:	4632      	mov	r2, r6
 800680a:	463b      	mov	r3, r7
 800680c:	4628      	mov	r0, r5
 800680e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006812:	f000 b871 	b.w	80068f8 <_write_r>

08006816 <__sseek>:
 8006816:	b510      	push	{r4, lr}
 8006818:	460c      	mov	r4, r1
 800681a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800681e:	f000 f847 	bl	80068b0 <_lseek_r>
 8006822:	1c43      	adds	r3, r0, #1
 8006824:	89a3      	ldrh	r3, [r4, #12]
 8006826:	bf15      	itete	ne
 8006828:	6560      	strne	r0, [r4, #84]	; 0x54
 800682a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800682e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006832:	81a3      	strheq	r3, [r4, #12]
 8006834:	bf18      	it	ne
 8006836:	81a3      	strhne	r3, [r4, #12]
 8006838:	bd10      	pop	{r4, pc}

0800683a <__sclose>:
 800683a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800683e:	f000 b827 	b.w	8006890 <_close_r>

08006842 <memmove>:
 8006842:	4288      	cmp	r0, r1
 8006844:	b510      	push	{r4, lr}
 8006846:	eb01 0402 	add.w	r4, r1, r2
 800684a:	d902      	bls.n	8006852 <memmove+0x10>
 800684c:	4284      	cmp	r4, r0
 800684e:	4623      	mov	r3, r4
 8006850:	d807      	bhi.n	8006862 <memmove+0x20>
 8006852:	1e43      	subs	r3, r0, #1
 8006854:	42a1      	cmp	r1, r4
 8006856:	d008      	beq.n	800686a <memmove+0x28>
 8006858:	f811 2b01 	ldrb.w	r2, [r1], #1
 800685c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006860:	e7f8      	b.n	8006854 <memmove+0x12>
 8006862:	4402      	add	r2, r0
 8006864:	4601      	mov	r1, r0
 8006866:	428a      	cmp	r2, r1
 8006868:	d100      	bne.n	800686c <memmove+0x2a>
 800686a:	bd10      	pop	{r4, pc}
 800686c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006870:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006874:	e7f7      	b.n	8006866 <memmove+0x24>

08006876 <memset>:
 8006876:	4402      	add	r2, r0
 8006878:	4603      	mov	r3, r0
 800687a:	4293      	cmp	r3, r2
 800687c:	d100      	bne.n	8006880 <memset+0xa>
 800687e:	4770      	bx	lr
 8006880:	f803 1b01 	strb.w	r1, [r3], #1
 8006884:	e7f9      	b.n	800687a <memset+0x4>
	...

08006888 <_localeconv_r>:
 8006888:	4800      	ldr	r0, [pc, #0]	; (800688c <_localeconv_r+0x4>)
 800688a:	4770      	bx	lr
 800688c:	20000160 	.word	0x20000160

08006890 <_close_r>:
 8006890:	b538      	push	{r3, r4, r5, lr}
 8006892:	4d06      	ldr	r5, [pc, #24]	; (80068ac <_close_r+0x1c>)
 8006894:	2300      	movs	r3, #0
 8006896:	4604      	mov	r4, r0
 8006898:	4608      	mov	r0, r1
 800689a:	602b      	str	r3, [r5, #0]
 800689c:	f7fb fbb7 	bl	800200e <_close>
 80068a0:	1c43      	adds	r3, r0, #1
 80068a2:	d102      	bne.n	80068aa <_close_r+0x1a>
 80068a4:	682b      	ldr	r3, [r5, #0]
 80068a6:	b103      	cbz	r3, 80068aa <_close_r+0x1a>
 80068a8:	6023      	str	r3, [r4, #0]
 80068aa:	bd38      	pop	{r3, r4, r5, pc}
 80068ac:	20000990 	.word	0x20000990

080068b0 <_lseek_r>:
 80068b0:	b538      	push	{r3, r4, r5, lr}
 80068b2:	4d07      	ldr	r5, [pc, #28]	; (80068d0 <_lseek_r+0x20>)
 80068b4:	4604      	mov	r4, r0
 80068b6:	4608      	mov	r0, r1
 80068b8:	4611      	mov	r1, r2
 80068ba:	2200      	movs	r2, #0
 80068bc:	602a      	str	r2, [r5, #0]
 80068be:	461a      	mov	r2, r3
 80068c0:	f7fb fbcc 	bl	800205c <_lseek>
 80068c4:	1c43      	adds	r3, r0, #1
 80068c6:	d102      	bne.n	80068ce <_lseek_r+0x1e>
 80068c8:	682b      	ldr	r3, [r5, #0]
 80068ca:	b103      	cbz	r3, 80068ce <_lseek_r+0x1e>
 80068cc:	6023      	str	r3, [r4, #0]
 80068ce:	bd38      	pop	{r3, r4, r5, pc}
 80068d0:	20000990 	.word	0x20000990

080068d4 <_read_r>:
 80068d4:	b538      	push	{r3, r4, r5, lr}
 80068d6:	4d07      	ldr	r5, [pc, #28]	; (80068f4 <_read_r+0x20>)
 80068d8:	4604      	mov	r4, r0
 80068da:	4608      	mov	r0, r1
 80068dc:	4611      	mov	r1, r2
 80068de:	2200      	movs	r2, #0
 80068e0:	602a      	str	r2, [r5, #0]
 80068e2:	461a      	mov	r2, r3
 80068e4:	f7fb fb5a 	bl	8001f9c <_read>
 80068e8:	1c43      	adds	r3, r0, #1
 80068ea:	d102      	bne.n	80068f2 <_read_r+0x1e>
 80068ec:	682b      	ldr	r3, [r5, #0]
 80068ee:	b103      	cbz	r3, 80068f2 <_read_r+0x1e>
 80068f0:	6023      	str	r3, [r4, #0]
 80068f2:	bd38      	pop	{r3, r4, r5, pc}
 80068f4:	20000990 	.word	0x20000990

080068f8 <_write_r>:
 80068f8:	b538      	push	{r3, r4, r5, lr}
 80068fa:	4d07      	ldr	r5, [pc, #28]	; (8006918 <_write_r+0x20>)
 80068fc:	4604      	mov	r4, r0
 80068fe:	4608      	mov	r0, r1
 8006900:	4611      	mov	r1, r2
 8006902:	2200      	movs	r2, #0
 8006904:	602a      	str	r2, [r5, #0]
 8006906:	461a      	mov	r2, r3
 8006908:	f7fb fb65 	bl	8001fd6 <_write>
 800690c:	1c43      	adds	r3, r0, #1
 800690e:	d102      	bne.n	8006916 <_write_r+0x1e>
 8006910:	682b      	ldr	r3, [r5, #0]
 8006912:	b103      	cbz	r3, 8006916 <_write_r+0x1e>
 8006914:	6023      	str	r3, [r4, #0]
 8006916:	bd38      	pop	{r3, r4, r5, pc}
 8006918:	20000990 	.word	0x20000990

0800691c <__errno>:
 800691c:	4b01      	ldr	r3, [pc, #4]	; (8006924 <__errno+0x8>)
 800691e:	6818      	ldr	r0, [r3, #0]
 8006920:	4770      	bx	lr
 8006922:	bf00      	nop
 8006924:	2000006c 	.word	0x2000006c

08006928 <__libc_init_array>:
 8006928:	b570      	push	{r4, r5, r6, lr}
 800692a:	4d0d      	ldr	r5, [pc, #52]	; (8006960 <__libc_init_array+0x38>)
 800692c:	4c0d      	ldr	r4, [pc, #52]	; (8006964 <__libc_init_array+0x3c>)
 800692e:	1b64      	subs	r4, r4, r5
 8006930:	10a4      	asrs	r4, r4, #2
 8006932:	2600      	movs	r6, #0
 8006934:	42a6      	cmp	r6, r4
 8006936:	d109      	bne.n	800694c <__libc_init_array+0x24>
 8006938:	4d0b      	ldr	r5, [pc, #44]	; (8006968 <__libc_init_array+0x40>)
 800693a:	4c0c      	ldr	r4, [pc, #48]	; (800696c <__libc_init_array+0x44>)
 800693c:	f002 f87c 	bl	8008a38 <_init>
 8006940:	1b64      	subs	r4, r4, r5
 8006942:	10a4      	asrs	r4, r4, #2
 8006944:	2600      	movs	r6, #0
 8006946:	42a6      	cmp	r6, r4
 8006948:	d105      	bne.n	8006956 <__libc_init_array+0x2e>
 800694a:	bd70      	pop	{r4, r5, r6, pc}
 800694c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006950:	4798      	blx	r3
 8006952:	3601      	adds	r6, #1
 8006954:	e7ee      	b.n	8006934 <__libc_init_array+0xc>
 8006956:	f855 3b04 	ldr.w	r3, [r5], #4
 800695a:	4798      	blx	r3
 800695c:	3601      	adds	r6, #1
 800695e:	e7f2      	b.n	8006946 <__libc_init_array+0x1e>
 8006960:	0800962c 	.word	0x0800962c
 8006964:	0800962c 	.word	0x0800962c
 8006968:	0800962c 	.word	0x0800962c
 800696c:	08009630 	.word	0x08009630

08006970 <__retarget_lock_init_recursive>:
 8006970:	4770      	bx	lr

08006972 <__retarget_lock_acquire_recursive>:
 8006972:	4770      	bx	lr

08006974 <__retarget_lock_release_recursive>:
 8006974:	4770      	bx	lr

08006976 <memcpy>:
 8006976:	440a      	add	r2, r1
 8006978:	4291      	cmp	r1, r2
 800697a:	f100 33ff 	add.w	r3, r0, #4294967295
 800697e:	d100      	bne.n	8006982 <memcpy+0xc>
 8006980:	4770      	bx	lr
 8006982:	b510      	push	{r4, lr}
 8006984:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006988:	f803 4f01 	strb.w	r4, [r3, #1]!
 800698c:	4291      	cmp	r1, r2
 800698e:	d1f9      	bne.n	8006984 <memcpy+0xe>
 8006990:	bd10      	pop	{r4, pc}

08006992 <quorem>:
 8006992:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006996:	6903      	ldr	r3, [r0, #16]
 8006998:	690c      	ldr	r4, [r1, #16]
 800699a:	42a3      	cmp	r3, r4
 800699c:	4607      	mov	r7, r0
 800699e:	db7e      	blt.n	8006a9e <quorem+0x10c>
 80069a0:	3c01      	subs	r4, #1
 80069a2:	f101 0814 	add.w	r8, r1, #20
 80069a6:	f100 0514 	add.w	r5, r0, #20
 80069aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069ae:	9301      	str	r3, [sp, #4]
 80069b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80069b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80069b8:	3301      	adds	r3, #1
 80069ba:	429a      	cmp	r2, r3
 80069bc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80069c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80069c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80069c8:	d331      	bcc.n	8006a2e <quorem+0x9c>
 80069ca:	f04f 0e00 	mov.w	lr, #0
 80069ce:	4640      	mov	r0, r8
 80069d0:	46ac      	mov	ip, r5
 80069d2:	46f2      	mov	sl, lr
 80069d4:	f850 2b04 	ldr.w	r2, [r0], #4
 80069d8:	b293      	uxth	r3, r2
 80069da:	fb06 e303 	mla	r3, r6, r3, lr
 80069de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80069e2:	0c1a      	lsrs	r2, r3, #16
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	ebaa 0303 	sub.w	r3, sl, r3
 80069ea:	f8dc a000 	ldr.w	sl, [ip]
 80069ee:	fa13 f38a 	uxtah	r3, r3, sl
 80069f2:	fb06 220e 	mla	r2, r6, lr, r2
 80069f6:	9300      	str	r3, [sp, #0]
 80069f8:	9b00      	ldr	r3, [sp, #0]
 80069fa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80069fe:	b292      	uxth	r2, r2
 8006a00:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006a04:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006a08:	f8bd 3000 	ldrh.w	r3, [sp]
 8006a0c:	4581      	cmp	r9, r0
 8006a0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a12:	f84c 3b04 	str.w	r3, [ip], #4
 8006a16:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006a1a:	d2db      	bcs.n	80069d4 <quorem+0x42>
 8006a1c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006a20:	b92b      	cbnz	r3, 8006a2e <quorem+0x9c>
 8006a22:	9b01      	ldr	r3, [sp, #4]
 8006a24:	3b04      	subs	r3, #4
 8006a26:	429d      	cmp	r5, r3
 8006a28:	461a      	mov	r2, r3
 8006a2a:	d32c      	bcc.n	8006a86 <quorem+0xf4>
 8006a2c:	613c      	str	r4, [r7, #16]
 8006a2e:	4638      	mov	r0, r7
 8006a30:	f001 f9a8 	bl	8007d84 <__mcmp>
 8006a34:	2800      	cmp	r0, #0
 8006a36:	db22      	blt.n	8006a7e <quorem+0xec>
 8006a38:	3601      	adds	r6, #1
 8006a3a:	4629      	mov	r1, r5
 8006a3c:	2000      	movs	r0, #0
 8006a3e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006a42:	f8d1 c000 	ldr.w	ip, [r1]
 8006a46:	b293      	uxth	r3, r2
 8006a48:	1ac3      	subs	r3, r0, r3
 8006a4a:	0c12      	lsrs	r2, r2, #16
 8006a4c:	fa13 f38c 	uxtah	r3, r3, ip
 8006a50:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006a54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a5e:	45c1      	cmp	r9, r8
 8006a60:	f841 3b04 	str.w	r3, [r1], #4
 8006a64:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a68:	d2e9      	bcs.n	8006a3e <quorem+0xac>
 8006a6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a72:	b922      	cbnz	r2, 8006a7e <quorem+0xec>
 8006a74:	3b04      	subs	r3, #4
 8006a76:	429d      	cmp	r5, r3
 8006a78:	461a      	mov	r2, r3
 8006a7a:	d30a      	bcc.n	8006a92 <quorem+0x100>
 8006a7c:	613c      	str	r4, [r7, #16]
 8006a7e:	4630      	mov	r0, r6
 8006a80:	b003      	add	sp, #12
 8006a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a86:	6812      	ldr	r2, [r2, #0]
 8006a88:	3b04      	subs	r3, #4
 8006a8a:	2a00      	cmp	r2, #0
 8006a8c:	d1ce      	bne.n	8006a2c <quorem+0x9a>
 8006a8e:	3c01      	subs	r4, #1
 8006a90:	e7c9      	b.n	8006a26 <quorem+0x94>
 8006a92:	6812      	ldr	r2, [r2, #0]
 8006a94:	3b04      	subs	r3, #4
 8006a96:	2a00      	cmp	r2, #0
 8006a98:	d1f0      	bne.n	8006a7c <quorem+0xea>
 8006a9a:	3c01      	subs	r4, #1
 8006a9c:	e7eb      	b.n	8006a76 <quorem+0xe4>
 8006a9e:	2000      	movs	r0, #0
 8006aa0:	e7ee      	b.n	8006a80 <quorem+0xee>
 8006aa2:	0000      	movs	r0, r0
 8006aa4:	0000      	movs	r0, r0
	...

08006aa8 <_dtoa_r>:
 8006aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aac:	ed2d 8b04 	vpush	{d8-d9}
 8006ab0:	69c5      	ldr	r5, [r0, #28]
 8006ab2:	b093      	sub	sp, #76	; 0x4c
 8006ab4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006ab8:	ec57 6b10 	vmov	r6, r7, d0
 8006abc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006ac0:	9107      	str	r1, [sp, #28]
 8006ac2:	4604      	mov	r4, r0
 8006ac4:	920a      	str	r2, [sp, #40]	; 0x28
 8006ac6:	930d      	str	r3, [sp, #52]	; 0x34
 8006ac8:	b975      	cbnz	r5, 8006ae8 <_dtoa_r+0x40>
 8006aca:	2010      	movs	r0, #16
 8006acc:	f000 fe2a 	bl	8007724 <malloc>
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	61e0      	str	r0, [r4, #28]
 8006ad4:	b920      	cbnz	r0, 8006ae0 <_dtoa_r+0x38>
 8006ad6:	4bae      	ldr	r3, [pc, #696]	; (8006d90 <_dtoa_r+0x2e8>)
 8006ad8:	21ef      	movs	r1, #239	; 0xef
 8006ada:	48ae      	ldr	r0, [pc, #696]	; (8006d94 <_dtoa_r+0x2ec>)
 8006adc:	f001 fc68 	bl	80083b0 <__assert_func>
 8006ae0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006ae4:	6005      	str	r5, [r0, #0]
 8006ae6:	60c5      	str	r5, [r0, #12]
 8006ae8:	69e3      	ldr	r3, [r4, #28]
 8006aea:	6819      	ldr	r1, [r3, #0]
 8006aec:	b151      	cbz	r1, 8006b04 <_dtoa_r+0x5c>
 8006aee:	685a      	ldr	r2, [r3, #4]
 8006af0:	604a      	str	r2, [r1, #4]
 8006af2:	2301      	movs	r3, #1
 8006af4:	4093      	lsls	r3, r2
 8006af6:	608b      	str	r3, [r1, #8]
 8006af8:	4620      	mov	r0, r4
 8006afa:	f000 ff07 	bl	800790c <_Bfree>
 8006afe:	69e3      	ldr	r3, [r4, #28]
 8006b00:	2200      	movs	r2, #0
 8006b02:	601a      	str	r2, [r3, #0]
 8006b04:	1e3b      	subs	r3, r7, #0
 8006b06:	bfbb      	ittet	lt
 8006b08:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006b0c:	9303      	strlt	r3, [sp, #12]
 8006b0e:	2300      	movge	r3, #0
 8006b10:	2201      	movlt	r2, #1
 8006b12:	bfac      	ite	ge
 8006b14:	f8c8 3000 	strge.w	r3, [r8]
 8006b18:	f8c8 2000 	strlt.w	r2, [r8]
 8006b1c:	4b9e      	ldr	r3, [pc, #632]	; (8006d98 <_dtoa_r+0x2f0>)
 8006b1e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006b22:	ea33 0308 	bics.w	r3, r3, r8
 8006b26:	d11b      	bne.n	8006b60 <_dtoa_r+0xb8>
 8006b28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b2a:	f242 730f 	movw	r3, #9999	; 0x270f
 8006b2e:	6013      	str	r3, [r2, #0]
 8006b30:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006b34:	4333      	orrs	r3, r6
 8006b36:	f000 8593 	beq.w	8007660 <_dtoa_r+0xbb8>
 8006b3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b3c:	b963      	cbnz	r3, 8006b58 <_dtoa_r+0xb0>
 8006b3e:	4b97      	ldr	r3, [pc, #604]	; (8006d9c <_dtoa_r+0x2f4>)
 8006b40:	e027      	b.n	8006b92 <_dtoa_r+0xea>
 8006b42:	4b97      	ldr	r3, [pc, #604]	; (8006da0 <_dtoa_r+0x2f8>)
 8006b44:	9300      	str	r3, [sp, #0]
 8006b46:	3308      	adds	r3, #8
 8006b48:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006b4a:	6013      	str	r3, [r2, #0]
 8006b4c:	9800      	ldr	r0, [sp, #0]
 8006b4e:	b013      	add	sp, #76	; 0x4c
 8006b50:	ecbd 8b04 	vpop	{d8-d9}
 8006b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b58:	4b90      	ldr	r3, [pc, #576]	; (8006d9c <_dtoa_r+0x2f4>)
 8006b5a:	9300      	str	r3, [sp, #0]
 8006b5c:	3303      	adds	r3, #3
 8006b5e:	e7f3      	b.n	8006b48 <_dtoa_r+0xa0>
 8006b60:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b64:	2200      	movs	r2, #0
 8006b66:	ec51 0b17 	vmov	r0, r1, d7
 8006b6a:	eeb0 8a47 	vmov.f32	s16, s14
 8006b6e:	eef0 8a67 	vmov.f32	s17, s15
 8006b72:	2300      	movs	r3, #0
 8006b74:	f7f9 ffb0 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b78:	4681      	mov	r9, r0
 8006b7a:	b160      	cbz	r0, 8006b96 <_dtoa_r+0xee>
 8006b7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b7e:	2301      	movs	r3, #1
 8006b80:	6013      	str	r3, [r2, #0]
 8006b82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	f000 8568 	beq.w	800765a <_dtoa_r+0xbb2>
 8006b8a:	4b86      	ldr	r3, [pc, #536]	; (8006da4 <_dtoa_r+0x2fc>)
 8006b8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006b8e:	6013      	str	r3, [r2, #0]
 8006b90:	3b01      	subs	r3, #1
 8006b92:	9300      	str	r3, [sp, #0]
 8006b94:	e7da      	b.n	8006b4c <_dtoa_r+0xa4>
 8006b96:	aa10      	add	r2, sp, #64	; 0x40
 8006b98:	a911      	add	r1, sp, #68	; 0x44
 8006b9a:	4620      	mov	r0, r4
 8006b9c:	eeb0 0a48 	vmov.f32	s0, s16
 8006ba0:	eef0 0a68 	vmov.f32	s1, s17
 8006ba4:	f001 f994 	bl	8007ed0 <__d2b>
 8006ba8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006bac:	4682      	mov	sl, r0
 8006bae:	2d00      	cmp	r5, #0
 8006bb0:	d07f      	beq.n	8006cb2 <_dtoa_r+0x20a>
 8006bb2:	ee18 3a90 	vmov	r3, s17
 8006bb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006bbe:	ec51 0b18 	vmov	r0, r1, d8
 8006bc2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006bc6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006bca:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006bce:	4619      	mov	r1, r3
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	4b75      	ldr	r3, [pc, #468]	; (8006da8 <_dtoa_r+0x300>)
 8006bd4:	f7f9 fb60 	bl	8000298 <__aeabi_dsub>
 8006bd8:	a367      	add	r3, pc, #412	; (adr r3, 8006d78 <_dtoa_r+0x2d0>)
 8006bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bde:	f7f9 fd13 	bl	8000608 <__aeabi_dmul>
 8006be2:	a367      	add	r3, pc, #412	; (adr r3, 8006d80 <_dtoa_r+0x2d8>)
 8006be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be8:	f7f9 fb58 	bl	800029c <__adddf3>
 8006bec:	4606      	mov	r6, r0
 8006bee:	4628      	mov	r0, r5
 8006bf0:	460f      	mov	r7, r1
 8006bf2:	f7f9 fc9f 	bl	8000534 <__aeabi_i2d>
 8006bf6:	a364      	add	r3, pc, #400	; (adr r3, 8006d88 <_dtoa_r+0x2e0>)
 8006bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bfc:	f7f9 fd04 	bl	8000608 <__aeabi_dmul>
 8006c00:	4602      	mov	r2, r0
 8006c02:	460b      	mov	r3, r1
 8006c04:	4630      	mov	r0, r6
 8006c06:	4639      	mov	r1, r7
 8006c08:	f7f9 fb48 	bl	800029c <__adddf3>
 8006c0c:	4606      	mov	r6, r0
 8006c0e:	460f      	mov	r7, r1
 8006c10:	f7f9 ffaa 	bl	8000b68 <__aeabi_d2iz>
 8006c14:	2200      	movs	r2, #0
 8006c16:	4683      	mov	fp, r0
 8006c18:	2300      	movs	r3, #0
 8006c1a:	4630      	mov	r0, r6
 8006c1c:	4639      	mov	r1, r7
 8006c1e:	f7f9 ff65 	bl	8000aec <__aeabi_dcmplt>
 8006c22:	b148      	cbz	r0, 8006c38 <_dtoa_r+0x190>
 8006c24:	4658      	mov	r0, fp
 8006c26:	f7f9 fc85 	bl	8000534 <__aeabi_i2d>
 8006c2a:	4632      	mov	r2, r6
 8006c2c:	463b      	mov	r3, r7
 8006c2e:	f7f9 ff53 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c32:	b908      	cbnz	r0, 8006c38 <_dtoa_r+0x190>
 8006c34:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006c38:	f1bb 0f16 	cmp.w	fp, #22
 8006c3c:	d857      	bhi.n	8006cee <_dtoa_r+0x246>
 8006c3e:	4b5b      	ldr	r3, [pc, #364]	; (8006dac <_dtoa_r+0x304>)
 8006c40:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c48:	ec51 0b18 	vmov	r0, r1, d8
 8006c4c:	f7f9 ff4e 	bl	8000aec <__aeabi_dcmplt>
 8006c50:	2800      	cmp	r0, #0
 8006c52:	d04e      	beq.n	8006cf2 <_dtoa_r+0x24a>
 8006c54:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006c58:	2300      	movs	r3, #0
 8006c5a:	930c      	str	r3, [sp, #48]	; 0x30
 8006c5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c5e:	1b5b      	subs	r3, r3, r5
 8006c60:	1e5a      	subs	r2, r3, #1
 8006c62:	bf45      	ittet	mi
 8006c64:	f1c3 0301 	rsbmi	r3, r3, #1
 8006c68:	9305      	strmi	r3, [sp, #20]
 8006c6a:	2300      	movpl	r3, #0
 8006c6c:	2300      	movmi	r3, #0
 8006c6e:	9206      	str	r2, [sp, #24]
 8006c70:	bf54      	ite	pl
 8006c72:	9305      	strpl	r3, [sp, #20]
 8006c74:	9306      	strmi	r3, [sp, #24]
 8006c76:	f1bb 0f00 	cmp.w	fp, #0
 8006c7a:	db3c      	blt.n	8006cf6 <_dtoa_r+0x24e>
 8006c7c:	9b06      	ldr	r3, [sp, #24]
 8006c7e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006c82:	445b      	add	r3, fp
 8006c84:	9306      	str	r3, [sp, #24]
 8006c86:	2300      	movs	r3, #0
 8006c88:	9308      	str	r3, [sp, #32]
 8006c8a:	9b07      	ldr	r3, [sp, #28]
 8006c8c:	2b09      	cmp	r3, #9
 8006c8e:	d868      	bhi.n	8006d62 <_dtoa_r+0x2ba>
 8006c90:	2b05      	cmp	r3, #5
 8006c92:	bfc4      	itt	gt
 8006c94:	3b04      	subgt	r3, #4
 8006c96:	9307      	strgt	r3, [sp, #28]
 8006c98:	9b07      	ldr	r3, [sp, #28]
 8006c9a:	f1a3 0302 	sub.w	r3, r3, #2
 8006c9e:	bfcc      	ite	gt
 8006ca0:	2500      	movgt	r5, #0
 8006ca2:	2501      	movle	r5, #1
 8006ca4:	2b03      	cmp	r3, #3
 8006ca6:	f200 8085 	bhi.w	8006db4 <_dtoa_r+0x30c>
 8006caa:	e8df f003 	tbb	[pc, r3]
 8006cae:	3b2e      	.short	0x3b2e
 8006cb0:	5839      	.short	0x5839
 8006cb2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006cb6:	441d      	add	r5, r3
 8006cb8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006cbc:	2b20      	cmp	r3, #32
 8006cbe:	bfc1      	itttt	gt
 8006cc0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006cc4:	fa08 f803 	lslgt.w	r8, r8, r3
 8006cc8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006ccc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006cd0:	bfd6      	itet	le
 8006cd2:	f1c3 0320 	rsble	r3, r3, #32
 8006cd6:	ea48 0003 	orrgt.w	r0, r8, r3
 8006cda:	fa06 f003 	lslle.w	r0, r6, r3
 8006cde:	f7f9 fc19 	bl	8000514 <__aeabi_ui2d>
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006ce8:	3d01      	subs	r5, #1
 8006cea:	920e      	str	r2, [sp, #56]	; 0x38
 8006cec:	e76f      	b.n	8006bce <_dtoa_r+0x126>
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e7b3      	b.n	8006c5a <_dtoa_r+0x1b2>
 8006cf2:	900c      	str	r0, [sp, #48]	; 0x30
 8006cf4:	e7b2      	b.n	8006c5c <_dtoa_r+0x1b4>
 8006cf6:	9b05      	ldr	r3, [sp, #20]
 8006cf8:	eba3 030b 	sub.w	r3, r3, fp
 8006cfc:	9305      	str	r3, [sp, #20]
 8006cfe:	f1cb 0300 	rsb	r3, fp, #0
 8006d02:	9308      	str	r3, [sp, #32]
 8006d04:	2300      	movs	r3, #0
 8006d06:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d08:	e7bf      	b.n	8006c8a <_dtoa_r+0x1e2>
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	9309      	str	r3, [sp, #36]	; 0x24
 8006d0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	dc52      	bgt.n	8006dba <_dtoa_r+0x312>
 8006d14:	2301      	movs	r3, #1
 8006d16:	9301      	str	r3, [sp, #4]
 8006d18:	9304      	str	r3, [sp, #16]
 8006d1a:	461a      	mov	r2, r3
 8006d1c:	920a      	str	r2, [sp, #40]	; 0x28
 8006d1e:	e00b      	b.n	8006d38 <_dtoa_r+0x290>
 8006d20:	2301      	movs	r3, #1
 8006d22:	e7f3      	b.n	8006d0c <_dtoa_r+0x264>
 8006d24:	2300      	movs	r3, #0
 8006d26:	9309      	str	r3, [sp, #36]	; 0x24
 8006d28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d2a:	445b      	add	r3, fp
 8006d2c:	9301      	str	r3, [sp, #4]
 8006d2e:	3301      	adds	r3, #1
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	9304      	str	r3, [sp, #16]
 8006d34:	bfb8      	it	lt
 8006d36:	2301      	movlt	r3, #1
 8006d38:	69e0      	ldr	r0, [r4, #28]
 8006d3a:	2100      	movs	r1, #0
 8006d3c:	2204      	movs	r2, #4
 8006d3e:	f102 0614 	add.w	r6, r2, #20
 8006d42:	429e      	cmp	r6, r3
 8006d44:	d93d      	bls.n	8006dc2 <_dtoa_r+0x31a>
 8006d46:	6041      	str	r1, [r0, #4]
 8006d48:	4620      	mov	r0, r4
 8006d4a:	f000 fd9f 	bl	800788c <_Balloc>
 8006d4e:	9000      	str	r0, [sp, #0]
 8006d50:	2800      	cmp	r0, #0
 8006d52:	d139      	bne.n	8006dc8 <_dtoa_r+0x320>
 8006d54:	4b16      	ldr	r3, [pc, #88]	; (8006db0 <_dtoa_r+0x308>)
 8006d56:	4602      	mov	r2, r0
 8006d58:	f240 11af 	movw	r1, #431	; 0x1af
 8006d5c:	e6bd      	b.n	8006ada <_dtoa_r+0x32>
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e7e1      	b.n	8006d26 <_dtoa_r+0x27e>
 8006d62:	2501      	movs	r5, #1
 8006d64:	2300      	movs	r3, #0
 8006d66:	9307      	str	r3, [sp, #28]
 8006d68:	9509      	str	r5, [sp, #36]	; 0x24
 8006d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8006d6e:	9301      	str	r3, [sp, #4]
 8006d70:	9304      	str	r3, [sp, #16]
 8006d72:	2200      	movs	r2, #0
 8006d74:	2312      	movs	r3, #18
 8006d76:	e7d1      	b.n	8006d1c <_dtoa_r+0x274>
 8006d78:	636f4361 	.word	0x636f4361
 8006d7c:	3fd287a7 	.word	0x3fd287a7
 8006d80:	8b60c8b3 	.word	0x8b60c8b3
 8006d84:	3fc68a28 	.word	0x3fc68a28
 8006d88:	509f79fb 	.word	0x509f79fb
 8006d8c:	3fd34413 	.word	0x3fd34413
 8006d90:	080092f1 	.word	0x080092f1
 8006d94:	08009308 	.word	0x08009308
 8006d98:	7ff00000 	.word	0x7ff00000
 8006d9c:	080092ed 	.word	0x080092ed
 8006da0:	080092e4 	.word	0x080092e4
 8006da4:	080092c1 	.word	0x080092c1
 8006da8:	3ff80000 	.word	0x3ff80000
 8006dac:	080093f8 	.word	0x080093f8
 8006db0:	08009360 	.word	0x08009360
 8006db4:	2301      	movs	r3, #1
 8006db6:	9309      	str	r3, [sp, #36]	; 0x24
 8006db8:	e7d7      	b.n	8006d6a <_dtoa_r+0x2c2>
 8006dba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dbc:	9301      	str	r3, [sp, #4]
 8006dbe:	9304      	str	r3, [sp, #16]
 8006dc0:	e7ba      	b.n	8006d38 <_dtoa_r+0x290>
 8006dc2:	3101      	adds	r1, #1
 8006dc4:	0052      	lsls	r2, r2, #1
 8006dc6:	e7ba      	b.n	8006d3e <_dtoa_r+0x296>
 8006dc8:	69e3      	ldr	r3, [r4, #28]
 8006dca:	9a00      	ldr	r2, [sp, #0]
 8006dcc:	601a      	str	r2, [r3, #0]
 8006dce:	9b04      	ldr	r3, [sp, #16]
 8006dd0:	2b0e      	cmp	r3, #14
 8006dd2:	f200 80a8 	bhi.w	8006f26 <_dtoa_r+0x47e>
 8006dd6:	2d00      	cmp	r5, #0
 8006dd8:	f000 80a5 	beq.w	8006f26 <_dtoa_r+0x47e>
 8006ddc:	f1bb 0f00 	cmp.w	fp, #0
 8006de0:	dd38      	ble.n	8006e54 <_dtoa_r+0x3ac>
 8006de2:	4bc0      	ldr	r3, [pc, #768]	; (80070e4 <_dtoa_r+0x63c>)
 8006de4:	f00b 020f 	and.w	r2, fp, #15
 8006de8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006dec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006df0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006df4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006df8:	d019      	beq.n	8006e2e <_dtoa_r+0x386>
 8006dfa:	4bbb      	ldr	r3, [pc, #748]	; (80070e8 <_dtoa_r+0x640>)
 8006dfc:	ec51 0b18 	vmov	r0, r1, d8
 8006e00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006e04:	f7f9 fd2a 	bl	800085c <__aeabi_ddiv>
 8006e08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e0c:	f008 080f 	and.w	r8, r8, #15
 8006e10:	2503      	movs	r5, #3
 8006e12:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80070e8 <_dtoa_r+0x640>
 8006e16:	f1b8 0f00 	cmp.w	r8, #0
 8006e1a:	d10a      	bne.n	8006e32 <_dtoa_r+0x38a>
 8006e1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e20:	4632      	mov	r2, r6
 8006e22:	463b      	mov	r3, r7
 8006e24:	f7f9 fd1a 	bl	800085c <__aeabi_ddiv>
 8006e28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e2c:	e02b      	b.n	8006e86 <_dtoa_r+0x3de>
 8006e2e:	2502      	movs	r5, #2
 8006e30:	e7ef      	b.n	8006e12 <_dtoa_r+0x36a>
 8006e32:	f018 0f01 	tst.w	r8, #1
 8006e36:	d008      	beq.n	8006e4a <_dtoa_r+0x3a2>
 8006e38:	4630      	mov	r0, r6
 8006e3a:	4639      	mov	r1, r7
 8006e3c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006e40:	f7f9 fbe2 	bl	8000608 <__aeabi_dmul>
 8006e44:	3501      	adds	r5, #1
 8006e46:	4606      	mov	r6, r0
 8006e48:	460f      	mov	r7, r1
 8006e4a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006e4e:	f109 0908 	add.w	r9, r9, #8
 8006e52:	e7e0      	b.n	8006e16 <_dtoa_r+0x36e>
 8006e54:	f000 809f 	beq.w	8006f96 <_dtoa_r+0x4ee>
 8006e58:	f1cb 0600 	rsb	r6, fp, #0
 8006e5c:	4ba1      	ldr	r3, [pc, #644]	; (80070e4 <_dtoa_r+0x63c>)
 8006e5e:	4fa2      	ldr	r7, [pc, #648]	; (80070e8 <_dtoa_r+0x640>)
 8006e60:	f006 020f 	and.w	r2, r6, #15
 8006e64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e6c:	ec51 0b18 	vmov	r0, r1, d8
 8006e70:	f7f9 fbca 	bl	8000608 <__aeabi_dmul>
 8006e74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e78:	1136      	asrs	r6, r6, #4
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	2502      	movs	r5, #2
 8006e7e:	2e00      	cmp	r6, #0
 8006e80:	d17e      	bne.n	8006f80 <_dtoa_r+0x4d8>
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d1d0      	bne.n	8006e28 <_dtoa_r+0x380>
 8006e86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e88:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	f000 8084 	beq.w	8006f9a <_dtoa_r+0x4f2>
 8006e92:	4b96      	ldr	r3, [pc, #600]	; (80070ec <_dtoa_r+0x644>)
 8006e94:	2200      	movs	r2, #0
 8006e96:	4640      	mov	r0, r8
 8006e98:	4649      	mov	r1, r9
 8006e9a:	f7f9 fe27 	bl	8000aec <__aeabi_dcmplt>
 8006e9e:	2800      	cmp	r0, #0
 8006ea0:	d07b      	beq.n	8006f9a <_dtoa_r+0x4f2>
 8006ea2:	9b04      	ldr	r3, [sp, #16]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d078      	beq.n	8006f9a <_dtoa_r+0x4f2>
 8006ea8:	9b01      	ldr	r3, [sp, #4]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	dd39      	ble.n	8006f22 <_dtoa_r+0x47a>
 8006eae:	4b90      	ldr	r3, [pc, #576]	; (80070f0 <_dtoa_r+0x648>)
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	4640      	mov	r0, r8
 8006eb4:	4649      	mov	r1, r9
 8006eb6:	f7f9 fba7 	bl	8000608 <__aeabi_dmul>
 8006eba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ebe:	9e01      	ldr	r6, [sp, #4]
 8006ec0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006ec4:	3501      	adds	r5, #1
 8006ec6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006eca:	4628      	mov	r0, r5
 8006ecc:	f7f9 fb32 	bl	8000534 <__aeabi_i2d>
 8006ed0:	4642      	mov	r2, r8
 8006ed2:	464b      	mov	r3, r9
 8006ed4:	f7f9 fb98 	bl	8000608 <__aeabi_dmul>
 8006ed8:	4b86      	ldr	r3, [pc, #536]	; (80070f4 <_dtoa_r+0x64c>)
 8006eda:	2200      	movs	r2, #0
 8006edc:	f7f9 f9de 	bl	800029c <__adddf3>
 8006ee0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006ee4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ee8:	9303      	str	r3, [sp, #12]
 8006eea:	2e00      	cmp	r6, #0
 8006eec:	d158      	bne.n	8006fa0 <_dtoa_r+0x4f8>
 8006eee:	4b82      	ldr	r3, [pc, #520]	; (80070f8 <_dtoa_r+0x650>)
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	4640      	mov	r0, r8
 8006ef4:	4649      	mov	r1, r9
 8006ef6:	f7f9 f9cf 	bl	8000298 <__aeabi_dsub>
 8006efa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006efe:	4680      	mov	r8, r0
 8006f00:	4689      	mov	r9, r1
 8006f02:	f7f9 fe11 	bl	8000b28 <__aeabi_dcmpgt>
 8006f06:	2800      	cmp	r0, #0
 8006f08:	f040 8296 	bne.w	8007438 <_dtoa_r+0x990>
 8006f0c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006f10:	4640      	mov	r0, r8
 8006f12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006f16:	4649      	mov	r1, r9
 8006f18:	f7f9 fde8 	bl	8000aec <__aeabi_dcmplt>
 8006f1c:	2800      	cmp	r0, #0
 8006f1e:	f040 8289 	bne.w	8007434 <_dtoa_r+0x98c>
 8006f22:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006f26:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	f2c0 814e 	blt.w	80071ca <_dtoa_r+0x722>
 8006f2e:	f1bb 0f0e 	cmp.w	fp, #14
 8006f32:	f300 814a 	bgt.w	80071ca <_dtoa_r+0x722>
 8006f36:	4b6b      	ldr	r3, [pc, #428]	; (80070e4 <_dtoa_r+0x63c>)
 8006f38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006f3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006f40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	f280 80dc 	bge.w	8007100 <_dtoa_r+0x658>
 8006f48:	9b04      	ldr	r3, [sp, #16]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	f300 80d8 	bgt.w	8007100 <_dtoa_r+0x658>
 8006f50:	f040 826f 	bne.w	8007432 <_dtoa_r+0x98a>
 8006f54:	4b68      	ldr	r3, [pc, #416]	; (80070f8 <_dtoa_r+0x650>)
 8006f56:	2200      	movs	r2, #0
 8006f58:	4640      	mov	r0, r8
 8006f5a:	4649      	mov	r1, r9
 8006f5c:	f7f9 fb54 	bl	8000608 <__aeabi_dmul>
 8006f60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f64:	f7f9 fdd6 	bl	8000b14 <__aeabi_dcmpge>
 8006f68:	9e04      	ldr	r6, [sp, #16]
 8006f6a:	4637      	mov	r7, r6
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	f040 8245 	bne.w	80073fc <_dtoa_r+0x954>
 8006f72:	9d00      	ldr	r5, [sp, #0]
 8006f74:	2331      	movs	r3, #49	; 0x31
 8006f76:	f805 3b01 	strb.w	r3, [r5], #1
 8006f7a:	f10b 0b01 	add.w	fp, fp, #1
 8006f7e:	e241      	b.n	8007404 <_dtoa_r+0x95c>
 8006f80:	07f2      	lsls	r2, r6, #31
 8006f82:	d505      	bpl.n	8006f90 <_dtoa_r+0x4e8>
 8006f84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f88:	f7f9 fb3e 	bl	8000608 <__aeabi_dmul>
 8006f8c:	3501      	adds	r5, #1
 8006f8e:	2301      	movs	r3, #1
 8006f90:	1076      	asrs	r6, r6, #1
 8006f92:	3708      	adds	r7, #8
 8006f94:	e773      	b.n	8006e7e <_dtoa_r+0x3d6>
 8006f96:	2502      	movs	r5, #2
 8006f98:	e775      	b.n	8006e86 <_dtoa_r+0x3de>
 8006f9a:	9e04      	ldr	r6, [sp, #16]
 8006f9c:	465f      	mov	r7, fp
 8006f9e:	e792      	b.n	8006ec6 <_dtoa_r+0x41e>
 8006fa0:	9900      	ldr	r1, [sp, #0]
 8006fa2:	4b50      	ldr	r3, [pc, #320]	; (80070e4 <_dtoa_r+0x63c>)
 8006fa4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006fa8:	4431      	add	r1, r6
 8006faa:	9102      	str	r1, [sp, #8]
 8006fac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006fae:	eeb0 9a47 	vmov.f32	s18, s14
 8006fb2:	eef0 9a67 	vmov.f32	s19, s15
 8006fb6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006fba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006fbe:	2900      	cmp	r1, #0
 8006fc0:	d044      	beq.n	800704c <_dtoa_r+0x5a4>
 8006fc2:	494e      	ldr	r1, [pc, #312]	; (80070fc <_dtoa_r+0x654>)
 8006fc4:	2000      	movs	r0, #0
 8006fc6:	f7f9 fc49 	bl	800085c <__aeabi_ddiv>
 8006fca:	ec53 2b19 	vmov	r2, r3, d9
 8006fce:	f7f9 f963 	bl	8000298 <__aeabi_dsub>
 8006fd2:	9d00      	ldr	r5, [sp, #0]
 8006fd4:	ec41 0b19 	vmov	d9, r0, r1
 8006fd8:	4649      	mov	r1, r9
 8006fda:	4640      	mov	r0, r8
 8006fdc:	f7f9 fdc4 	bl	8000b68 <__aeabi_d2iz>
 8006fe0:	4606      	mov	r6, r0
 8006fe2:	f7f9 faa7 	bl	8000534 <__aeabi_i2d>
 8006fe6:	4602      	mov	r2, r0
 8006fe8:	460b      	mov	r3, r1
 8006fea:	4640      	mov	r0, r8
 8006fec:	4649      	mov	r1, r9
 8006fee:	f7f9 f953 	bl	8000298 <__aeabi_dsub>
 8006ff2:	3630      	adds	r6, #48	; 0x30
 8006ff4:	f805 6b01 	strb.w	r6, [r5], #1
 8006ff8:	ec53 2b19 	vmov	r2, r3, d9
 8006ffc:	4680      	mov	r8, r0
 8006ffe:	4689      	mov	r9, r1
 8007000:	f7f9 fd74 	bl	8000aec <__aeabi_dcmplt>
 8007004:	2800      	cmp	r0, #0
 8007006:	d164      	bne.n	80070d2 <_dtoa_r+0x62a>
 8007008:	4642      	mov	r2, r8
 800700a:	464b      	mov	r3, r9
 800700c:	4937      	ldr	r1, [pc, #220]	; (80070ec <_dtoa_r+0x644>)
 800700e:	2000      	movs	r0, #0
 8007010:	f7f9 f942 	bl	8000298 <__aeabi_dsub>
 8007014:	ec53 2b19 	vmov	r2, r3, d9
 8007018:	f7f9 fd68 	bl	8000aec <__aeabi_dcmplt>
 800701c:	2800      	cmp	r0, #0
 800701e:	f040 80b6 	bne.w	800718e <_dtoa_r+0x6e6>
 8007022:	9b02      	ldr	r3, [sp, #8]
 8007024:	429d      	cmp	r5, r3
 8007026:	f43f af7c 	beq.w	8006f22 <_dtoa_r+0x47a>
 800702a:	4b31      	ldr	r3, [pc, #196]	; (80070f0 <_dtoa_r+0x648>)
 800702c:	ec51 0b19 	vmov	r0, r1, d9
 8007030:	2200      	movs	r2, #0
 8007032:	f7f9 fae9 	bl	8000608 <__aeabi_dmul>
 8007036:	4b2e      	ldr	r3, [pc, #184]	; (80070f0 <_dtoa_r+0x648>)
 8007038:	ec41 0b19 	vmov	d9, r0, r1
 800703c:	2200      	movs	r2, #0
 800703e:	4640      	mov	r0, r8
 8007040:	4649      	mov	r1, r9
 8007042:	f7f9 fae1 	bl	8000608 <__aeabi_dmul>
 8007046:	4680      	mov	r8, r0
 8007048:	4689      	mov	r9, r1
 800704a:	e7c5      	b.n	8006fd8 <_dtoa_r+0x530>
 800704c:	ec51 0b17 	vmov	r0, r1, d7
 8007050:	f7f9 fada 	bl	8000608 <__aeabi_dmul>
 8007054:	9b02      	ldr	r3, [sp, #8]
 8007056:	9d00      	ldr	r5, [sp, #0]
 8007058:	930f      	str	r3, [sp, #60]	; 0x3c
 800705a:	ec41 0b19 	vmov	d9, r0, r1
 800705e:	4649      	mov	r1, r9
 8007060:	4640      	mov	r0, r8
 8007062:	f7f9 fd81 	bl	8000b68 <__aeabi_d2iz>
 8007066:	4606      	mov	r6, r0
 8007068:	f7f9 fa64 	bl	8000534 <__aeabi_i2d>
 800706c:	3630      	adds	r6, #48	; 0x30
 800706e:	4602      	mov	r2, r0
 8007070:	460b      	mov	r3, r1
 8007072:	4640      	mov	r0, r8
 8007074:	4649      	mov	r1, r9
 8007076:	f7f9 f90f 	bl	8000298 <__aeabi_dsub>
 800707a:	f805 6b01 	strb.w	r6, [r5], #1
 800707e:	9b02      	ldr	r3, [sp, #8]
 8007080:	429d      	cmp	r5, r3
 8007082:	4680      	mov	r8, r0
 8007084:	4689      	mov	r9, r1
 8007086:	f04f 0200 	mov.w	r2, #0
 800708a:	d124      	bne.n	80070d6 <_dtoa_r+0x62e>
 800708c:	4b1b      	ldr	r3, [pc, #108]	; (80070fc <_dtoa_r+0x654>)
 800708e:	ec51 0b19 	vmov	r0, r1, d9
 8007092:	f7f9 f903 	bl	800029c <__adddf3>
 8007096:	4602      	mov	r2, r0
 8007098:	460b      	mov	r3, r1
 800709a:	4640      	mov	r0, r8
 800709c:	4649      	mov	r1, r9
 800709e:	f7f9 fd43 	bl	8000b28 <__aeabi_dcmpgt>
 80070a2:	2800      	cmp	r0, #0
 80070a4:	d173      	bne.n	800718e <_dtoa_r+0x6e6>
 80070a6:	ec53 2b19 	vmov	r2, r3, d9
 80070aa:	4914      	ldr	r1, [pc, #80]	; (80070fc <_dtoa_r+0x654>)
 80070ac:	2000      	movs	r0, #0
 80070ae:	f7f9 f8f3 	bl	8000298 <__aeabi_dsub>
 80070b2:	4602      	mov	r2, r0
 80070b4:	460b      	mov	r3, r1
 80070b6:	4640      	mov	r0, r8
 80070b8:	4649      	mov	r1, r9
 80070ba:	f7f9 fd17 	bl	8000aec <__aeabi_dcmplt>
 80070be:	2800      	cmp	r0, #0
 80070c0:	f43f af2f 	beq.w	8006f22 <_dtoa_r+0x47a>
 80070c4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80070c6:	1e6b      	subs	r3, r5, #1
 80070c8:	930f      	str	r3, [sp, #60]	; 0x3c
 80070ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80070ce:	2b30      	cmp	r3, #48	; 0x30
 80070d0:	d0f8      	beq.n	80070c4 <_dtoa_r+0x61c>
 80070d2:	46bb      	mov	fp, r7
 80070d4:	e04a      	b.n	800716c <_dtoa_r+0x6c4>
 80070d6:	4b06      	ldr	r3, [pc, #24]	; (80070f0 <_dtoa_r+0x648>)
 80070d8:	f7f9 fa96 	bl	8000608 <__aeabi_dmul>
 80070dc:	4680      	mov	r8, r0
 80070de:	4689      	mov	r9, r1
 80070e0:	e7bd      	b.n	800705e <_dtoa_r+0x5b6>
 80070e2:	bf00      	nop
 80070e4:	080093f8 	.word	0x080093f8
 80070e8:	080093d0 	.word	0x080093d0
 80070ec:	3ff00000 	.word	0x3ff00000
 80070f0:	40240000 	.word	0x40240000
 80070f4:	401c0000 	.word	0x401c0000
 80070f8:	40140000 	.word	0x40140000
 80070fc:	3fe00000 	.word	0x3fe00000
 8007100:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007104:	9d00      	ldr	r5, [sp, #0]
 8007106:	4642      	mov	r2, r8
 8007108:	464b      	mov	r3, r9
 800710a:	4630      	mov	r0, r6
 800710c:	4639      	mov	r1, r7
 800710e:	f7f9 fba5 	bl	800085c <__aeabi_ddiv>
 8007112:	f7f9 fd29 	bl	8000b68 <__aeabi_d2iz>
 8007116:	9001      	str	r0, [sp, #4]
 8007118:	f7f9 fa0c 	bl	8000534 <__aeabi_i2d>
 800711c:	4642      	mov	r2, r8
 800711e:	464b      	mov	r3, r9
 8007120:	f7f9 fa72 	bl	8000608 <__aeabi_dmul>
 8007124:	4602      	mov	r2, r0
 8007126:	460b      	mov	r3, r1
 8007128:	4630      	mov	r0, r6
 800712a:	4639      	mov	r1, r7
 800712c:	f7f9 f8b4 	bl	8000298 <__aeabi_dsub>
 8007130:	9e01      	ldr	r6, [sp, #4]
 8007132:	9f04      	ldr	r7, [sp, #16]
 8007134:	3630      	adds	r6, #48	; 0x30
 8007136:	f805 6b01 	strb.w	r6, [r5], #1
 800713a:	9e00      	ldr	r6, [sp, #0]
 800713c:	1bae      	subs	r6, r5, r6
 800713e:	42b7      	cmp	r7, r6
 8007140:	4602      	mov	r2, r0
 8007142:	460b      	mov	r3, r1
 8007144:	d134      	bne.n	80071b0 <_dtoa_r+0x708>
 8007146:	f7f9 f8a9 	bl	800029c <__adddf3>
 800714a:	4642      	mov	r2, r8
 800714c:	464b      	mov	r3, r9
 800714e:	4606      	mov	r6, r0
 8007150:	460f      	mov	r7, r1
 8007152:	f7f9 fce9 	bl	8000b28 <__aeabi_dcmpgt>
 8007156:	b9c8      	cbnz	r0, 800718c <_dtoa_r+0x6e4>
 8007158:	4642      	mov	r2, r8
 800715a:	464b      	mov	r3, r9
 800715c:	4630      	mov	r0, r6
 800715e:	4639      	mov	r1, r7
 8007160:	f7f9 fcba 	bl	8000ad8 <__aeabi_dcmpeq>
 8007164:	b110      	cbz	r0, 800716c <_dtoa_r+0x6c4>
 8007166:	9b01      	ldr	r3, [sp, #4]
 8007168:	07db      	lsls	r3, r3, #31
 800716a:	d40f      	bmi.n	800718c <_dtoa_r+0x6e4>
 800716c:	4651      	mov	r1, sl
 800716e:	4620      	mov	r0, r4
 8007170:	f000 fbcc 	bl	800790c <_Bfree>
 8007174:	2300      	movs	r3, #0
 8007176:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007178:	702b      	strb	r3, [r5, #0]
 800717a:	f10b 0301 	add.w	r3, fp, #1
 800717e:	6013      	str	r3, [r2, #0]
 8007180:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007182:	2b00      	cmp	r3, #0
 8007184:	f43f ace2 	beq.w	8006b4c <_dtoa_r+0xa4>
 8007188:	601d      	str	r5, [r3, #0]
 800718a:	e4df      	b.n	8006b4c <_dtoa_r+0xa4>
 800718c:	465f      	mov	r7, fp
 800718e:	462b      	mov	r3, r5
 8007190:	461d      	mov	r5, r3
 8007192:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007196:	2a39      	cmp	r2, #57	; 0x39
 8007198:	d106      	bne.n	80071a8 <_dtoa_r+0x700>
 800719a:	9a00      	ldr	r2, [sp, #0]
 800719c:	429a      	cmp	r2, r3
 800719e:	d1f7      	bne.n	8007190 <_dtoa_r+0x6e8>
 80071a0:	9900      	ldr	r1, [sp, #0]
 80071a2:	2230      	movs	r2, #48	; 0x30
 80071a4:	3701      	adds	r7, #1
 80071a6:	700a      	strb	r2, [r1, #0]
 80071a8:	781a      	ldrb	r2, [r3, #0]
 80071aa:	3201      	adds	r2, #1
 80071ac:	701a      	strb	r2, [r3, #0]
 80071ae:	e790      	b.n	80070d2 <_dtoa_r+0x62a>
 80071b0:	4ba3      	ldr	r3, [pc, #652]	; (8007440 <_dtoa_r+0x998>)
 80071b2:	2200      	movs	r2, #0
 80071b4:	f7f9 fa28 	bl	8000608 <__aeabi_dmul>
 80071b8:	2200      	movs	r2, #0
 80071ba:	2300      	movs	r3, #0
 80071bc:	4606      	mov	r6, r0
 80071be:	460f      	mov	r7, r1
 80071c0:	f7f9 fc8a 	bl	8000ad8 <__aeabi_dcmpeq>
 80071c4:	2800      	cmp	r0, #0
 80071c6:	d09e      	beq.n	8007106 <_dtoa_r+0x65e>
 80071c8:	e7d0      	b.n	800716c <_dtoa_r+0x6c4>
 80071ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071cc:	2a00      	cmp	r2, #0
 80071ce:	f000 80ca 	beq.w	8007366 <_dtoa_r+0x8be>
 80071d2:	9a07      	ldr	r2, [sp, #28]
 80071d4:	2a01      	cmp	r2, #1
 80071d6:	f300 80ad 	bgt.w	8007334 <_dtoa_r+0x88c>
 80071da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80071dc:	2a00      	cmp	r2, #0
 80071de:	f000 80a5 	beq.w	800732c <_dtoa_r+0x884>
 80071e2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80071e6:	9e08      	ldr	r6, [sp, #32]
 80071e8:	9d05      	ldr	r5, [sp, #20]
 80071ea:	9a05      	ldr	r2, [sp, #20]
 80071ec:	441a      	add	r2, r3
 80071ee:	9205      	str	r2, [sp, #20]
 80071f0:	9a06      	ldr	r2, [sp, #24]
 80071f2:	2101      	movs	r1, #1
 80071f4:	441a      	add	r2, r3
 80071f6:	4620      	mov	r0, r4
 80071f8:	9206      	str	r2, [sp, #24]
 80071fa:	f000 fc3d 	bl	8007a78 <__i2b>
 80071fe:	4607      	mov	r7, r0
 8007200:	b165      	cbz	r5, 800721c <_dtoa_r+0x774>
 8007202:	9b06      	ldr	r3, [sp, #24]
 8007204:	2b00      	cmp	r3, #0
 8007206:	dd09      	ble.n	800721c <_dtoa_r+0x774>
 8007208:	42ab      	cmp	r3, r5
 800720a:	9a05      	ldr	r2, [sp, #20]
 800720c:	bfa8      	it	ge
 800720e:	462b      	movge	r3, r5
 8007210:	1ad2      	subs	r2, r2, r3
 8007212:	9205      	str	r2, [sp, #20]
 8007214:	9a06      	ldr	r2, [sp, #24]
 8007216:	1aed      	subs	r5, r5, r3
 8007218:	1ad3      	subs	r3, r2, r3
 800721a:	9306      	str	r3, [sp, #24]
 800721c:	9b08      	ldr	r3, [sp, #32]
 800721e:	b1f3      	cbz	r3, 800725e <_dtoa_r+0x7b6>
 8007220:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007222:	2b00      	cmp	r3, #0
 8007224:	f000 80a3 	beq.w	800736e <_dtoa_r+0x8c6>
 8007228:	2e00      	cmp	r6, #0
 800722a:	dd10      	ble.n	800724e <_dtoa_r+0x7a6>
 800722c:	4639      	mov	r1, r7
 800722e:	4632      	mov	r2, r6
 8007230:	4620      	mov	r0, r4
 8007232:	f000 fce1 	bl	8007bf8 <__pow5mult>
 8007236:	4652      	mov	r2, sl
 8007238:	4601      	mov	r1, r0
 800723a:	4607      	mov	r7, r0
 800723c:	4620      	mov	r0, r4
 800723e:	f000 fc31 	bl	8007aa4 <__multiply>
 8007242:	4651      	mov	r1, sl
 8007244:	4680      	mov	r8, r0
 8007246:	4620      	mov	r0, r4
 8007248:	f000 fb60 	bl	800790c <_Bfree>
 800724c:	46c2      	mov	sl, r8
 800724e:	9b08      	ldr	r3, [sp, #32]
 8007250:	1b9a      	subs	r2, r3, r6
 8007252:	d004      	beq.n	800725e <_dtoa_r+0x7b6>
 8007254:	4651      	mov	r1, sl
 8007256:	4620      	mov	r0, r4
 8007258:	f000 fcce 	bl	8007bf8 <__pow5mult>
 800725c:	4682      	mov	sl, r0
 800725e:	2101      	movs	r1, #1
 8007260:	4620      	mov	r0, r4
 8007262:	f000 fc09 	bl	8007a78 <__i2b>
 8007266:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007268:	2b00      	cmp	r3, #0
 800726a:	4606      	mov	r6, r0
 800726c:	f340 8081 	ble.w	8007372 <_dtoa_r+0x8ca>
 8007270:	461a      	mov	r2, r3
 8007272:	4601      	mov	r1, r0
 8007274:	4620      	mov	r0, r4
 8007276:	f000 fcbf 	bl	8007bf8 <__pow5mult>
 800727a:	9b07      	ldr	r3, [sp, #28]
 800727c:	2b01      	cmp	r3, #1
 800727e:	4606      	mov	r6, r0
 8007280:	dd7a      	ble.n	8007378 <_dtoa_r+0x8d0>
 8007282:	f04f 0800 	mov.w	r8, #0
 8007286:	6933      	ldr	r3, [r6, #16]
 8007288:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800728c:	6918      	ldr	r0, [r3, #16]
 800728e:	f000 fba5 	bl	80079dc <__hi0bits>
 8007292:	f1c0 0020 	rsb	r0, r0, #32
 8007296:	9b06      	ldr	r3, [sp, #24]
 8007298:	4418      	add	r0, r3
 800729a:	f010 001f 	ands.w	r0, r0, #31
 800729e:	f000 8094 	beq.w	80073ca <_dtoa_r+0x922>
 80072a2:	f1c0 0320 	rsb	r3, r0, #32
 80072a6:	2b04      	cmp	r3, #4
 80072a8:	f340 8085 	ble.w	80073b6 <_dtoa_r+0x90e>
 80072ac:	9b05      	ldr	r3, [sp, #20]
 80072ae:	f1c0 001c 	rsb	r0, r0, #28
 80072b2:	4403      	add	r3, r0
 80072b4:	9305      	str	r3, [sp, #20]
 80072b6:	9b06      	ldr	r3, [sp, #24]
 80072b8:	4403      	add	r3, r0
 80072ba:	4405      	add	r5, r0
 80072bc:	9306      	str	r3, [sp, #24]
 80072be:	9b05      	ldr	r3, [sp, #20]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	dd05      	ble.n	80072d0 <_dtoa_r+0x828>
 80072c4:	4651      	mov	r1, sl
 80072c6:	461a      	mov	r2, r3
 80072c8:	4620      	mov	r0, r4
 80072ca:	f000 fcef 	bl	8007cac <__lshift>
 80072ce:	4682      	mov	sl, r0
 80072d0:	9b06      	ldr	r3, [sp, #24]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	dd05      	ble.n	80072e2 <_dtoa_r+0x83a>
 80072d6:	4631      	mov	r1, r6
 80072d8:	461a      	mov	r2, r3
 80072da:	4620      	mov	r0, r4
 80072dc:	f000 fce6 	bl	8007cac <__lshift>
 80072e0:	4606      	mov	r6, r0
 80072e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d072      	beq.n	80073ce <_dtoa_r+0x926>
 80072e8:	4631      	mov	r1, r6
 80072ea:	4650      	mov	r0, sl
 80072ec:	f000 fd4a 	bl	8007d84 <__mcmp>
 80072f0:	2800      	cmp	r0, #0
 80072f2:	da6c      	bge.n	80073ce <_dtoa_r+0x926>
 80072f4:	2300      	movs	r3, #0
 80072f6:	4651      	mov	r1, sl
 80072f8:	220a      	movs	r2, #10
 80072fa:	4620      	mov	r0, r4
 80072fc:	f000 fb28 	bl	8007950 <__multadd>
 8007300:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007302:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007306:	4682      	mov	sl, r0
 8007308:	2b00      	cmp	r3, #0
 800730a:	f000 81b0 	beq.w	800766e <_dtoa_r+0xbc6>
 800730e:	2300      	movs	r3, #0
 8007310:	4639      	mov	r1, r7
 8007312:	220a      	movs	r2, #10
 8007314:	4620      	mov	r0, r4
 8007316:	f000 fb1b 	bl	8007950 <__multadd>
 800731a:	9b01      	ldr	r3, [sp, #4]
 800731c:	2b00      	cmp	r3, #0
 800731e:	4607      	mov	r7, r0
 8007320:	f300 8096 	bgt.w	8007450 <_dtoa_r+0x9a8>
 8007324:	9b07      	ldr	r3, [sp, #28]
 8007326:	2b02      	cmp	r3, #2
 8007328:	dc59      	bgt.n	80073de <_dtoa_r+0x936>
 800732a:	e091      	b.n	8007450 <_dtoa_r+0x9a8>
 800732c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800732e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007332:	e758      	b.n	80071e6 <_dtoa_r+0x73e>
 8007334:	9b04      	ldr	r3, [sp, #16]
 8007336:	1e5e      	subs	r6, r3, #1
 8007338:	9b08      	ldr	r3, [sp, #32]
 800733a:	42b3      	cmp	r3, r6
 800733c:	bfbf      	itttt	lt
 800733e:	9b08      	ldrlt	r3, [sp, #32]
 8007340:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007342:	9608      	strlt	r6, [sp, #32]
 8007344:	1af3      	sublt	r3, r6, r3
 8007346:	bfb4      	ite	lt
 8007348:	18d2      	addlt	r2, r2, r3
 800734a:	1b9e      	subge	r6, r3, r6
 800734c:	9b04      	ldr	r3, [sp, #16]
 800734e:	bfbc      	itt	lt
 8007350:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007352:	2600      	movlt	r6, #0
 8007354:	2b00      	cmp	r3, #0
 8007356:	bfb7      	itett	lt
 8007358:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800735c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007360:	1a9d      	sublt	r5, r3, r2
 8007362:	2300      	movlt	r3, #0
 8007364:	e741      	b.n	80071ea <_dtoa_r+0x742>
 8007366:	9e08      	ldr	r6, [sp, #32]
 8007368:	9d05      	ldr	r5, [sp, #20]
 800736a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800736c:	e748      	b.n	8007200 <_dtoa_r+0x758>
 800736e:	9a08      	ldr	r2, [sp, #32]
 8007370:	e770      	b.n	8007254 <_dtoa_r+0x7ac>
 8007372:	9b07      	ldr	r3, [sp, #28]
 8007374:	2b01      	cmp	r3, #1
 8007376:	dc19      	bgt.n	80073ac <_dtoa_r+0x904>
 8007378:	9b02      	ldr	r3, [sp, #8]
 800737a:	b9bb      	cbnz	r3, 80073ac <_dtoa_r+0x904>
 800737c:	9b03      	ldr	r3, [sp, #12]
 800737e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007382:	b99b      	cbnz	r3, 80073ac <_dtoa_r+0x904>
 8007384:	9b03      	ldr	r3, [sp, #12]
 8007386:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800738a:	0d1b      	lsrs	r3, r3, #20
 800738c:	051b      	lsls	r3, r3, #20
 800738e:	b183      	cbz	r3, 80073b2 <_dtoa_r+0x90a>
 8007390:	9b05      	ldr	r3, [sp, #20]
 8007392:	3301      	adds	r3, #1
 8007394:	9305      	str	r3, [sp, #20]
 8007396:	9b06      	ldr	r3, [sp, #24]
 8007398:	3301      	adds	r3, #1
 800739a:	9306      	str	r3, [sp, #24]
 800739c:	f04f 0801 	mov.w	r8, #1
 80073a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f47f af6f 	bne.w	8007286 <_dtoa_r+0x7de>
 80073a8:	2001      	movs	r0, #1
 80073aa:	e774      	b.n	8007296 <_dtoa_r+0x7ee>
 80073ac:	f04f 0800 	mov.w	r8, #0
 80073b0:	e7f6      	b.n	80073a0 <_dtoa_r+0x8f8>
 80073b2:	4698      	mov	r8, r3
 80073b4:	e7f4      	b.n	80073a0 <_dtoa_r+0x8f8>
 80073b6:	d082      	beq.n	80072be <_dtoa_r+0x816>
 80073b8:	9a05      	ldr	r2, [sp, #20]
 80073ba:	331c      	adds	r3, #28
 80073bc:	441a      	add	r2, r3
 80073be:	9205      	str	r2, [sp, #20]
 80073c0:	9a06      	ldr	r2, [sp, #24]
 80073c2:	441a      	add	r2, r3
 80073c4:	441d      	add	r5, r3
 80073c6:	9206      	str	r2, [sp, #24]
 80073c8:	e779      	b.n	80072be <_dtoa_r+0x816>
 80073ca:	4603      	mov	r3, r0
 80073cc:	e7f4      	b.n	80073b8 <_dtoa_r+0x910>
 80073ce:	9b04      	ldr	r3, [sp, #16]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	dc37      	bgt.n	8007444 <_dtoa_r+0x99c>
 80073d4:	9b07      	ldr	r3, [sp, #28]
 80073d6:	2b02      	cmp	r3, #2
 80073d8:	dd34      	ble.n	8007444 <_dtoa_r+0x99c>
 80073da:	9b04      	ldr	r3, [sp, #16]
 80073dc:	9301      	str	r3, [sp, #4]
 80073de:	9b01      	ldr	r3, [sp, #4]
 80073e0:	b963      	cbnz	r3, 80073fc <_dtoa_r+0x954>
 80073e2:	4631      	mov	r1, r6
 80073e4:	2205      	movs	r2, #5
 80073e6:	4620      	mov	r0, r4
 80073e8:	f000 fab2 	bl	8007950 <__multadd>
 80073ec:	4601      	mov	r1, r0
 80073ee:	4606      	mov	r6, r0
 80073f0:	4650      	mov	r0, sl
 80073f2:	f000 fcc7 	bl	8007d84 <__mcmp>
 80073f6:	2800      	cmp	r0, #0
 80073f8:	f73f adbb 	bgt.w	8006f72 <_dtoa_r+0x4ca>
 80073fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073fe:	9d00      	ldr	r5, [sp, #0]
 8007400:	ea6f 0b03 	mvn.w	fp, r3
 8007404:	f04f 0800 	mov.w	r8, #0
 8007408:	4631      	mov	r1, r6
 800740a:	4620      	mov	r0, r4
 800740c:	f000 fa7e 	bl	800790c <_Bfree>
 8007410:	2f00      	cmp	r7, #0
 8007412:	f43f aeab 	beq.w	800716c <_dtoa_r+0x6c4>
 8007416:	f1b8 0f00 	cmp.w	r8, #0
 800741a:	d005      	beq.n	8007428 <_dtoa_r+0x980>
 800741c:	45b8      	cmp	r8, r7
 800741e:	d003      	beq.n	8007428 <_dtoa_r+0x980>
 8007420:	4641      	mov	r1, r8
 8007422:	4620      	mov	r0, r4
 8007424:	f000 fa72 	bl	800790c <_Bfree>
 8007428:	4639      	mov	r1, r7
 800742a:	4620      	mov	r0, r4
 800742c:	f000 fa6e 	bl	800790c <_Bfree>
 8007430:	e69c      	b.n	800716c <_dtoa_r+0x6c4>
 8007432:	2600      	movs	r6, #0
 8007434:	4637      	mov	r7, r6
 8007436:	e7e1      	b.n	80073fc <_dtoa_r+0x954>
 8007438:	46bb      	mov	fp, r7
 800743a:	4637      	mov	r7, r6
 800743c:	e599      	b.n	8006f72 <_dtoa_r+0x4ca>
 800743e:	bf00      	nop
 8007440:	40240000 	.word	0x40240000
 8007444:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007446:	2b00      	cmp	r3, #0
 8007448:	f000 80c8 	beq.w	80075dc <_dtoa_r+0xb34>
 800744c:	9b04      	ldr	r3, [sp, #16]
 800744e:	9301      	str	r3, [sp, #4]
 8007450:	2d00      	cmp	r5, #0
 8007452:	dd05      	ble.n	8007460 <_dtoa_r+0x9b8>
 8007454:	4639      	mov	r1, r7
 8007456:	462a      	mov	r2, r5
 8007458:	4620      	mov	r0, r4
 800745a:	f000 fc27 	bl	8007cac <__lshift>
 800745e:	4607      	mov	r7, r0
 8007460:	f1b8 0f00 	cmp.w	r8, #0
 8007464:	d05b      	beq.n	800751e <_dtoa_r+0xa76>
 8007466:	6879      	ldr	r1, [r7, #4]
 8007468:	4620      	mov	r0, r4
 800746a:	f000 fa0f 	bl	800788c <_Balloc>
 800746e:	4605      	mov	r5, r0
 8007470:	b928      	cbnz	r0, 800747e <_dtoa_r+0x9d6>
 8007472:	4b83      	ldr	r3, [pc, #524]	; (8007680 <_dtoa_r+0xbd8>)
 8007474:	4602      	mov	r2, r0
 8007476:	f240 21ef 	movw	r1, #751	; 0x2ef
 800747a:	f7ff bb2e 	b.w	8006ada <_dtoa_r+0x32>
 800747e:	693a      	ldr	r2, [r7, #16]
 8007480:	3202      	adds	r2, #2
 8007482:	0092      	lsls	r2, r2, #2
 8007484:	f107 010c 	add.w	r1, r7, #12
 8007488:	300c      	adds	r0, #12
 800748a:	f7ff fa74 	bl	8006976 <memcpy>
 800748e:	2201      	movs	r2, #1
 8007490:	4629      	mov	r1, r5
 8007492:	4620      	mov	r0, r4
 8007494:	f000 fc0a 	bl	8007cac <__lshift>
 8007498:	9b00      	ldr	r3, [sp, #0]
 800749a:	3301      	adds	r3, #1
 800749c:	9304      	str	r3, [sp, #16]
 800749e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80074a2:	4413      	add	r3, r2
 80074a4:	9308      	str	r3, [sp, #32]
 80074a6:	9b02      	ldr	r3, [sp, #8]
 80074a8:	f003 0301 	and.w	r3, r3, #1
 80074ac:	46b8      	mov	r8, r7
 80074ae:	9306      	str	r3, [sp, #24]
 80074b0:	4607      	mov	r7, r0
 80074b2:	9b04      	ldr	r3, [sp, #16]
 80074b4:	4631      	mov	r1, r6
 80074b6:	3b01      	subs	r3, #1
 80074b8:	4650      	mov	r0, sl
 80074ba:	9301      	str	r3, [sp, #4]
 80074bc:	f7ff fa69 	bl	8006992 <quorem>
 80074c0:	4641      	mov	r1, r8
 80074c2:	9002      	str	r0, [sp, #8]
 80074c4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80074c8:	4650      	mov	r0, sl
 80074ca:	f000 fc5b 	bl	8007d84 <__mcmp>
 80074ce:	463a      	mov	r2, r7
 80074d0:	9005      	str	r0, [sp, #20]
 80074d2:	4631      	mov	r1, r6
 80074d4:	4620      	mov	r0, r4
 80074d6:	f000 fc71 	bl	8007dbc <__mdiff>
 80074da:	68c2      	ldr	r2, [r0, #12]
 80074dc:	4605      	mov	r5, r0
 80074de:	bb02      	cbnz	r2, 8007522 <_dtoa_r+0xa7a>
 80074e0:	4601      	mov	r1, r0
 80074e2:	4650      	mov	r0, sl
 80074e4:	f000 fc4e 	bl	8007d84 <__mcmp>
 80074e8:	4602      	mov	r2, r0
 80074ea:	4629      	mov	r1, r5
 80074ec:	4620      	mov	r0, r4
 80074ee:	9209      	str	r2, [sp, #36]	; 0x24
 80074f0:	f000 fa0c 	bl	800790c <_Bfree>
 80074f4:	9b07      	ldr	r3, [sp, #28]
 80074f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074f8:	9d04      	ldr	r5, [sp, #16]
 80074fa:	ea43 0102 	orr.w	r1, r3, r2
 80074fe:	9b06      	ldr	r3, [sp, #24]
 8007500:	4319      	orrs	r1, r3
 8007502:	d110      	bne.n	8007526 <_dtoa_r+0xa7e>
 8007504:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007508:	d029      	beq.n	800755e <_dtoa_r+0xab6>
 800750a:	9b05      	ldr	r3, [sp, #20]
 800750c:	2b00      	cmp	r3, #0
 800750e:	dd02      	ble.n	8007516 <_dtoa_r+0xa6e>
 8007510:	9b02      	ldr	r3, [sp, #8]
 8007512:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007516:	9b01      	ldr	r3, [sp, #4]
 8007518:	f883 9000 	strb.w	r9, [r3]
 800751c:	e774      	b.n	8007408 <_dtoa_r+0x960>
 800751e:	4638      	mov	r0, r7
 8007520:	e7ba      	b.n	8007498 <_dtoa_r+0x9f0>
 8007522:	2201      	movs	r2, #1
 8007524:	e7e1      	b.n	80074ea <_dtoa_r+0xa42>
 8007526:	9b05      	ldr	r3, [sp, #20]
 8007528:	2b00      	cmp	r3, #0
 800752a:	db04      	blt.n	8007536 <_dtoa_r+0xa8e>
 800752c:	9907      	ldr	r1, [sp, #28]
 800752e:	430b      	orrs	r3, r1
 8007530:	9906      	ldr	r1, [sp, #24]
 8007532:	430b      	orrs	r3, r1
 8007534:	d120      	bne.n	8007578 <_dtoa_r+0xad0>
 8007536:	2a00      	cmp	r2, #0
 8007538:	dded      	ble.n	8007516 <_dtoa_r+0xa6e>
 800753a:	4651      	mov	r1, sl
 800753c:	2201      	movs	r2, #1
 800753e:	4620      	mov	r0, r4
 8007540:	f000 fbb4 	bl	8007cac <__lshift>
 8007544:	4631      	mov	r1, r6
 8007546:	4682      	mov	sl, r0
 8007548:	f000 fc1c 	bl	8007d84 <__mcmp>
 800754c:	2800      	cmp	r0, #0
 800754e:	dc03      	bgt.n	8007558 <_dtoa_r+0xab0>
 8007550:	d1e1      	bne.n	8007516 <_dtoa_r+0xa6e>
 8007552:	f019 0f01 	tst.w	r9, #1
 8007556:	d0de      	beq.n	8007516 <_dtoa_r+0xa6e>
 8007558:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800755c:	d1d8      	bne.n	8007510 <_dtoa_r+0xa68>
 800755e:	9a01      	ldr	r2, [sp, #4]
 8007560:	2339      	movs	r3, #57	; 0x39
 8007562:	7013      	strb	r3, [r2, #0]
 8007564:	462b      	mov	r3, r5
 8007566:	461d      	mov	r5, r3
 8007568:	3b01      	subs	r3, #1
 800756a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800756e:	2a39      	cmp	r2, #57	; 0x39
 8007570:	d06c      	beq.n	800764c <_dtoa_r+0xba4>
 8007572:	3201      	adds	r2, #1
 8007574:	701a      	strb	r2, [r3, #0]
 8007576:	e747      	b.n	8007408 <_dtoa_r+0x960>
 8007578:	2a00      	cmp	r2, #0
 800757a:	dd07      	ble.n	800758c <_dtoa_r+0xae4>
 800757c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007580:	d0ed      	beq.n	800755e <_dtoa_r+0xab6>
 8007582:	9a01      	ldr	r2, [sp, #4]
 8007584:	f109 0301 	add.w	r3, r9, #1
 8007588:	7013      	strb	r3, [r2, #0]
 800758a:	e73d      	b.n	8007408 <_dtoa_r+0x960>
 800758c:	9b04      	ldr	r3, [sp, #16]
 800758e:	9a08      	ldr	r2, [sp, #32]
 8007590:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007594:	4293      	cmp	r3, r2
 8007596:	d043      	beq.n	8007620 <_dtoa_r+0xb78>
 8007598:	4651      	mov	r1, sl
 800759a:	2300      	movs	r3, #0
 800759c:	220a      	movs	r2, #10
 800759e:	4620      	mov	r0, r4
 80075a0:	f000 f9d6 	bl	8007950 <__multadd>
 80075a4:	45b8      	cmp	r8, r7
 80075a6:	4682      	mov	sl, r0
 80075a8:	f04f 0300 	mov.w	r3, #0
 80075ac:	f04f 020a 	mov.w	r2, #10
 80075b0:	4641      	mov	r1, r8
 80075b2:	4620      	mov	r0, r4
 80075b4:	d107      	bne.n	80075c6 <_dtoa_r+0xb1e>
 80075b6:	f000 f9cb 	bl	8007950 <__multadd>
 80075ba:	4680      	mov	r8, r0
 80075bc:	4607      	mov	r7, r0
 80075be:	9b04      	ldr	r3, [sp, #16]
 80075c0:	3301      	adds	r3, #1
 80075c2:	9304      	str	r3, [sp, #16]
 80075c4:	e775      	b.n	80074b2 <_dtoa_r+0xa0a>
 80075c6:	f000 f9c3 	bl	8007950 <__multadd>
 80075ca:	4639      	mov	r1, r7
 80075cc:	4680      	mov	r8, r0
 80075ce:	2300      	movs	r3, #0
 80075d0:	220a      	movs	r2, #10
 80075d2:	4620      	mov	r0, r4
 80075d4:	f000 f9bc 	bl	8007950 <__multadd>
 80075d8:	4607      	mov	r7, r0
 80075da:	e7f0      	b.n	80075be <_dtoa_r+0xb16>
 80075dc:	9b04      	ldr	r3, [sp, #16]
 80075de:	9301      	str	r3, [sp, #4]
 80075e0:	9d00      	ldr	r5, [sp, #0]
 80075e2:	4631      	mov	r1, r6
 80075e4:	4650      	mov	r0, sl
 80075e6:	f7ff f9d4 	bl	8006992 <quorem>
 80075ea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80075ee:	9b00      	ldr	r3, [sp, #0]
 80075f0:	f805 9b01 	strb.w	r9, [r5], #1
 80075f4:	1aea      	subs	r2, r5, r3
 80075f6:	9b01      	ldr	r3, [sp, #4]
 80075f8:	4293      	cmp	r3, r2
 80075fa:	dd07      	ble.n	800760c <_dtoa_r+0xb64>
 80075fc:	4651      	mov	r1, sl
 80075fe:	2300      	movs	r3, #0
 8007600:	220a      	movs	r2, #10
 8007602:	4620      	mov	r0, r4
 8007604:	f000 f9a4 	bl	8007950 <__multadd>
 8007608:	4682      	mov	sl, r0
 800760a:	e7ea      	b.n	80075e2 <_dtoa_r+0xb3a>
 800760c:	9b01      	ldr	r3, [sp, #4]
 800760e:	2b00      	cmp	r3, #0
 8007610:	bfc8      	it	gt
 8007612:	461d      	movgt	r5, r3
 8007614:	9b00      	ldr	r3, [sp, #0]
 8007616:	bfd8      	it	le
 8007618:	2501      	movle	r5, #1
 800761a:	441d      	add	r5, r3
 800761c:	f04f 0800 	mov.w	r8, #0
 8007620:	4651      	mov	r1, sl
 8007622:	2201      	movs	r2, #1
 8007624:	4620      	mov	r0, r4
 8007626:	f000 fb41 	bl	8007cac <__lshift>
 800762a:	4631      	mov	r1, r6
 800762c:	4682      	mov	sl, r0
 800762e:	f000 fba9 	bl	8007d84 <__mcmp>
 8007632:	2800      	cmp	r0, #0
 8007634:	dc96      	bgt.n	8007564 <_dtoa_r+0xabc>
 8007636:	d102      	bne.n	800763e <_dtoa_r+0xb96>
 8007638:	f019 0f01 	tst.w	r9, #1
 800763c:	d192      	bne.n	8007564 <_dtoa_r+0xabc>
 800763e:	462b      	mov	r3, r5
 8007640:	461d      	mov	r5, r3
 8007642:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007646:	2a30      	cmp	r2, #48	; 0x30
 8007648:	d0fa      	beq.n	8007640 <_dtoa_r+0xb98>
 800764a:	e6dd      	b.n	8007408 <_dtoa_r+0x960>
 800764c:	9a00      	ldr	r2, [sp, #0]
 800764e:	429a      	cmp	r2, r3
 8007650:	d189      	bne.n	8007566 <_dtoa_r+0xabe>
 8007652:	f10b 0b01 	add.w	fp, fp, #1
 8007656:	2331      	movs	r3, #49	; 0x31
 8007658:	e796      	b.n	8007588 <_dtoa_r+0xae0>
 800765a:	4b0a      	ldr	r3, [pc, #40]	; (8007684 <_dtoa_r+0xbdc>)
 800765c:	f7ff ba99 	b.w	8006b92 <_dtoa_r+0xea>
 8007660:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007662:	2b00      	cmp	r3, #0
 8007664:	f47f aa6d 	bne.w	8006b42 <_dtoa_r+0x9a>
 8007668:	4b07      	ldr	r3, [pc, #28]	; (8007688 <_dtoa_r+0xbe0>)
 800766a:	f7ff ba92 	b.w	8006b92 <_dtoa_r+0xea>
 800766e:	9b01      	ldr	r3, [sp, #4]
 8007670:	2b00      	cmp	r3, #0
 8007672:	dcb5      	bgt.n	80075e0 <_dtoa_r+0xb38>
 8007674:	9b07      	ldr	r3, [sp, #28]
 8007676:	2b02      	cmp	r3, #2
 8007678:	f73f aeb1 	bgt.w	80073de <_dtoa_r+0x936>
 800767c:	e7b0      	b.n	80075e0 <_dtoa_r+0xb38>
 800767e:	bf00      	nop
 8007680:	08009360 	.word	0x08009360
 8007684:	080092c0 	.word	0x080092c0
 8007688:	080092e4 	.word	0x080092e4

0800768c <_free_r>:
 800768c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800768e:	2900      	cmp	r1, #0
 8007690:	d044      	beq.n	800771c <_free_r+0x90>
 8007692:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007696:	9001      	str	r0, [sp, #4]
 8007698:	2b00      	cmp	r3, #0
 800769a:	f1a1 0404 	sub.w	r4, r1, #4
 800769e:	bfb8      	it	lt
 80076a0:	18e4      	addlt	r4, r4, r3
 80076a2:	f000 f8e7 	bl	8007874 <__malloc_lock>
 80076a6:	4a1e      	ldr	r2, [pc, #120]	; (8007720 <_free_r+0x94>)
 80076a8:	9801      	ldr	r0, [sp, #4]
 80076aa:	6813      	ldr	r3, [r2, #0]
 80076ac:	b933      	cbnz	r3, 80076bc <_free_r+0x30>
 80076ae:	6063      	str	r3, [r4, #4]
 80076b0:	6014      	str	r4, [r2, #0]
 80076b2:	b003      	add	sp, #12
 80076b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80076b8:	f000 b8e2 	b.w	8007880 <__malloc_unlock>
 80076bc:	42a3      	cmp	r3, r4
 80076be:	d908      	bls.n	80076d2 <_free_r+0x46>
 80076c0:	6825      	ldr	r5, [r4, #0]
 80076c2:	1961      	adds	r1, r4, r5
 80076c4:	428b      	cmp	r3, r1
 80076c6:	bf01      	itttt	eq
 80076c8:	6819      	ldreq	r1, [r3, #0]
 80076ca:	685b      	ldreq	r3, [r3, #4]
 80076cc:	1949      	addeq	r1, r1, r5
 80076ce:	6021      	streq	r1, [r4, #0]
 80076d0:	e7ed      	b.n	80076ae <_free_r+0x22>
 80076d2:	461a      	mov	r2, r3
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	b10b      	cbz	r3, 80076dc <_free_r+0x50>
 80076d8:	42a3      	cmp	r3, r4
 80076da:	d9fa      	bls.n	80076d2 <_free_r+0x46>
 80076dc:	6811      	ldr	r1, [r2, #0]
 80076de:	1855      	adds	r5, r2, r1
 80076e0:	42a5      	cmp	r5, r4
 80076e2:	d10b      	bne.n	80076fc <_free_r+0x70>
 80076e4:	6824      	ldr	r4, [r4, #0]
 80076e6:	4421      	add	r1, r4
 80076e8:	1854      	adds	r4, r2, r1
 80076ea:	42a3      	cmp	r3, r4
 80076ec:	6011      	str	r1, [r2, #0]
 80076ee:	d1e0      	bne.n	80076b2 <_free_r+0x26>
 80076f0:	681c      	ldr	r4, [r3, #0]
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	6053      	str	r3, [r2, #4]
 80076f6:	440c      	add	r4, r1
 80076f8:	6014      	str	r4, [r2, #0]
 80076fa:	e7da      	b.n	80076b2 <_free_r+0x26>
 80076fc:	d902      	bls.n	8007704 <_free_r+0x78>
 80076fe:	230c      	movs	r3, #12
 8007700:	6003      	str	r3, [r0, #0]
 8007702:	e7d6      	b.n	80076b2 <_free_r+0x26>
 8007704:	6825      	ldr	r5, [r4, #0]
 8007706:	1961      	adds	r1, r4, r5
 8007708:	428b      	cmp	r3, r1
 800770a:	bf04      	itt	eq
 800770c:	6819      	ldreq	r1, [r3, #0]
 800770e:	685b      	ldreq	r3, [r3, #4]
 8007710:	6063      	str	r3, [r4, #4]
 8007712:	bf04      	itt	eq
 8007714:	1949      	addeq	r1, r1, r5
 8007716:	6021      	streq	r1, [r4, #0]
 8007718:	6054      	str	r4, [r2, #4]
 800771a:	e7ca      	b.n	80076b2 <_free_r+0x26>
 800771c:	b003      	add	sp, #12
 800771e:	bd30      	pop	{r4, r5, pc}
 8007720:	20000998 	.word	0x20000998

08007724 <malloc>:
 8007724:	4b02      	ldr	r3, [pc, #8]	; (8007730 <malloc+0xc>)
 8007726:	4601      	mov	r1, r0
 8007728:	6818      	ldr	r0, [r3, #0]
 800772a:	f000 b823 	b.w	8007774 <_malloc_r>
 800772e:	bf00      	nop
 8007730:	2000006c 	.word	0x2000006c

08007734 <sbrk_aligned>:
 8007734:	b570      	push	{r4, r5, r6, lr}
 8007736:	4e0e      	ldr	r6, [pc, #56]	; (8007770 <sbrk_aligned+0x3c>)
 8007738:	460c      	mov	r4, r1
 800773a:	6831      	ldr	r1, [r6, #0]
 800773c:	4605      	mov	r5, r0
 800773e:	b911      	cbnz	r1, 8007746 <sbrk_aligned+0x12>
 8007740:	f000 fe26 	bl	8008390 <_sbrk_r>
 8007744:	6030      	str	r0, [r6, #0]
 8007746:	4621      	mov	r1, r4
 8007748:	4628      	mov	r0, r5
 800774a:	f000 fe21 	bl	8008390 <_sbrk_r>
 800774e:	1c43      	adds	r3, r0, #1
 8007750:	d00a      	beq.n	8007768 <sbrk_aligned+0x34>
 8007752:	1cc4      	adds	r4, r0, #3
 8007754:	f024 0403 	bic.w	r4, r4, #3
 8007758:	42a0      	cmp	r0, r4
 800775a:	d007      	beq.n	800776c <sbrk_aligned+0x38>
 800775c:	1a21      	subs	r1, r4, r0
 800775e:	4628      	mov	r0, r5
 8007760:	f000 fe16 	bl	8008390 <_sbrk_r>
 8007764:	3001      	adds	r0, #1
 8007766:	d101      	bne.n	800776c <sbrk_aligned+0x38>
 8007768:	f04f 34ff 	mov.w	r4, #4294967295
 800776c:	4620      	mov	r0, r4
 800776e:	bd70      	pop	{r4, r5, r6, pc}
 8007770:	2000099c 	.word	0x2000099c

08007774 <_malloc_r>:
 8007774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007778:	1ccd      	adds	r5, r1, #3
 800777a:	f025 0503 	bic.w	r5, r5, #3
 800777e:	3508      	adds	r5, #8
 8007780:	2d0c      	cmp	r5, #12
 8007782:	bf38      	it	cc
 8007784:	250c      	movcc	r5, #12
 8007786:	2d00      	cmp	r5, #0
 8007788:	4607      	mov	r7, r0
 800778a:	db01      	blt.n	8007790 <_malloc_r+0x1c>
 800778c:	42a9      	cmp	r1, r5
 800778e:	d905      	bls.n	800779c <_malloc_r+0x28>
 8007790:	230c      	movs	r3, #12
 8007792:	603b      	str	r3, [r7, #0]
 8007794:	2600      	movs	r6, #0
 8007796:	4630      	mov	r0, r6
 8007798:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800779c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007870 <_malloc_r+0xfc>
 80077a0:	f000 f868 	bl	8007874 <__malloc_lock>
 80077a4:	f8d8 3000 	ldr.w	r3, [r8]
 80077a8:	461c      	mov	r4, r3
 80077aa:	bb5c      	cbnz	r4, 8007804 <_malloc_r+0x90>
 80077ac:	4629      	mov	r1, r5
 80077ae:	4638      	mov	r0, r7
 80077b0:	f7ff ffc0 	bl	8007734 <sbrk_aligned>
 80077b4:	1c43      	adds	r3, r0, #1
 80077b6:	4604      	mov	r4, r0
 80077b8:	d155      	bne.n	8007866 <_malloc_r+0xf2>
 80077ba:	f8d8 4000 	ldr.w	r4, [r8]
 80077be:	4626      	mov	r6, r4
 80077c0:	2e00      	cmp	r6, #0
 80077c2:	d145      	bne.n	8007850 <_malloc_r+0xdc>
 80077c4:	2c00      	cmp	r4, #0
 80077c6:	d048      	beq.n	800785a <_malloc_r+0xe6>
 80077c8:	6823      	ldr	r3, [r4, #0]
 80077ca:	4631      	mov	r1, r6
 80077cc:	4638      	mov	r0, r7
 80077ce:	eb04 0903 	add.w	r9, r4, r3
 80077d2:	f000 fddd 	bl	8008390 <_sbrk_r>
 80077d6:	4581      	cmp	r9, r0
 80077d8:	d13f      	bne.n	800785a <_malloc_r+0xe6>
 80077da:	6821      	ldr	r1, [r4, #0]
 80077dc:	1a6d      	subs	r5, r5, r1
 80077de:	4629      	mov	r1, r5
 80077e0:	4638      	mov	r0, r7
 80077e2:	f7ff ffa7 	bl	8007734 <sbrk_aligned>
 80077e6:	3001      	adds	r0, #1
 80077e8:	d037      	beq.n	800785a <_malloc_r+0xe6>
 80077ea:	6823      	ldr	r3, [r4, #0]
 80077ec:	442b      	add	r3, r5
 80077ee:	6023      	str	r3, [r4, #0]
 80077f0:	f8d8 3000 	ldr.w	r3, [r8]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d038      	beq.n	800786a <_malloc_r+0xf6>
 80077f8:	685a      	ldr	r2, [r3, #4]
 80077fa:	42a2      	cmp	r2, r4
 80077fc:	d12b      	bne.n	8007856 <_malloc_r+0xe2>
 80077fe:	2200      	movs	r2, #0
 8007800:	605a      	str	r2, [r3, #4]
 8007802:	e00f      	b.n	8007824 <_malloc_r+0xb0>
 8007804:	6822      	ldr	r2, [r4, #0]
 8007806:	1b52      	subs	r2, r2, r5
 8007808:	d41f      	bmi.n	800784a <_malloc_r+0xd6>
 800780a:	2a0b      	cmp	r2, #11
 800780c:	d917      	bls.n	800783e <_malloc_r+0xca>
 800780e:	1961      	adds	r1, r4, r5
 8007810:	42a3      	cmp	r3, r4
 8007812:	6025      	str	r5, [r4, #0]
 8007814:	bf18      	it	ne
 8007816:	6059      	strne	r1, [r3, #4]
 8007818:	6863      	ldr	r3, [r4, #4]
 800781a:	bf08      	it	eq
 800781c:	f8c8 1000 	streq.w	r1, [r8]
 8007820:	5162      	str	r2, [r4, r5]
 8007822:	604b      	str	r3, [r1, #4]
 8007824:	4638      	mov	r0, r7
 8007826:	f104 060b 	add.w	r6, r4, #11
 800782a:	f000 f829 	bl	8007880 <__malloc_unlock>
 800782e:	f026 0607 	bic.w	r6, r6, #7
 8007832:	1d23      	adds	r3, r4, #4
 8007834:	1af2      	subs	r2, r6, r3
 8007836:	d0ae      	beq.n	8007796 <_malloc_r+0x22>
 8007838:	1b9b      	subs	r3, r3, r6
 800783a:	50a3      	str	r3, [r4, r2]
 800783c:	e7ab      	b.n	8007796 <_malloc_r+0x22>
 800783e:	42a3      	cmp	r3, r4
 8007840:	6862      	ldr	r2, [r4, #4]
 8007842:	d1dd      	bne.n	8007800 <_malloc_r+0x8c>
 8007844:	f8c8 2000 	str.w	r2, [r8]
 8007848:	e7ec      	b.n	8007824 <_malloc_r+0xb0>
 800784a:	4623      	mov	r3, r4
 800784c:	6864      	ldr	r4, [r4, #4]
 800784e:	e7ac      	b.n	80077aa <_malloc_r+0x36>
 8007850:	4634      	mov	r4, r6
 8007852:	6876      	ldr	r6, [r6, #4]
 8007854:	e7b4      	b.n	80077c0 <_malloc_r+0x4c>
 8007856:	4613      	mov	r3, r2
 8007858:	e7cc      	b.n	80077f4 <_malloc_r+0x80>
 800785a:	230c      	movs	r3, #12
 800785c:	603b      	str	r3, [r7, #0]
 800785e:	4638      	mov	r0, r7
 8007860:	f000 f80e 	bl	8007880 <__malloc_unlock>
 8007864:	e797      	b.n	8007796 <_malloc_r+0x22>
 8007866:	6025      	str	r5, [r4, #0]
 8007868:	e7dc      	b.n	8007824 <_malloc_r+0xb0>
 800786a:	605b      	str	r3, [r3, #4]
 800786c:	deff      	udf	#255	; 0xff
 800786e:	bf00      	nop
 8007870:	20000998 	.word	0x20000998

08007874 <__malloc_lock>:
 8007874:	4801      	ldr	r0, [pc, #4]	; (800787c <__malloc_lock+0x8>)
 8007876:	f7ff b87c 	b.w	8006972 <__retarget_lock_acquire_recursive>
 800787a:	bf00      	nop
 800787c:	20000994 	.word	0x20000994

08007880 <__malloc_unlock>:
 8007880:	4801      	ldr	r0, [pc, #4]	; (8007888 <__malloc_unlock+0x8>)
 8007882:	f7ff b877 	b.w	8006974 <__retarget_lock_release_recursive>
 8007886:	bf00      	nop
 8007888:	20000994 	.word	0x20000994

0800788c <_Balloc>:
 800788c:	b570      	push	{r4, r5, r6, lr}
 800788e:	69c6      	ldr	r6, [r0, #28]
 8007890:	4604      	mov	r4, r0
 8007892:	460d      	mov	r5, r1
 8007894:	b976      	cbnz	r6, 80078b4 <_Balloc+0x28>
 8007896:	2010      	movs	r0, #16
 8007898:	f7ff ff44 	bl	8007724 <malloc>
 800789c:	4602      	mov	r2, r0
 800789e:	61e0      	str	r0, [r4, #28]
 80078a0:	b920      	cbnz	r0, 80078ac <_Balloc+0x20>
 80078a2:	4b18      	ldr	r3, [pc, #96]	; (8007904 <_Balloc+0x78>)
 80078a4:	4818      	ldr	r0, [pc, #96]	; (8007908 <_Balloc+0x7c>)
 80078a6:	216b      	movs	r1, #107	; 0x6b
 80078a8:	f000 fd82 	bl	80083b0 <__assert_func>
 80078ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078b0:	6006      	str	r6, [r0, #0]
 80078b2:	60c6      	str	r6, [r0, #12]
 80078b4:	69e6      	ldr	r6, [r4, #28]
 80078b6:	68f3      	ldr	r3, [r6, #12]
 80078b8:	b183      	cbz	r3, 80078dc <_Balloc+0x50>
 80078ba:	69e3      	ldr	r3, [r4, #28]
 80078bc:	68db      	ldr	r3, [r3, #12]
 80078be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80078c2:	b9b8      	cbnz	r0, 80078f4 <_Balloc+0x68>
 80078c4:	2101      	movs	r1, #1
 80078c6:	fa01 f605 	lsl.w	r6, r1, r5
 80078ca:	1d72      	adds	r2, r6, #5
 80078cc:	0092      	lsls	r2, r2, #2
 80078ce:	4620      	mov	r0, r4
 80078d0:	f000 fd8c 	bl	80083ec <_calloc_r>
 80078d4:	b160      	cbz	r0, 80078f0 <_Balloc+0x64>
 80078d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80078da:	e00e      	b.n	80078fa <_Balloc+0x6e>
 80078dc:	2221      	movs	r2, #33	; 0x21
 80078de:	2104      	movs	r1, #4
 80078e0:	4620      	mov	r0, r4
 80078e2:	f000 fd83 	bl	80083ec <_calloc_r>
 80078e6:	69e3      	ldr	r3, [r4, #28]
 80078e8:	60f0      	str	r0, [r6, #12]
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d1e4      	bne.n	80078ba <_Balloc+0x2e>
 80078f0:	2000      	movs	r0, #0
 80078f2:	bd70      	pop	{r4, r5, r6, pc}
 80078f4:	6802      	ldr	r2, [r0, #0]
 80078f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078fa:	2300      	movs	r3, #0
 80078fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007900:	e7f7      	b.n	80078f2 <_Balloc+0x66>
 8007902:	bf00      	nop
 8007904:	080092f1 	.word	0x080092f1
 8007908:	08009371 	.word	0x08009371

0800790c <_Bfree>:
 800790c:	b570      	push	{r4, r5, r6, lr}
 800790e:	69c6      	ldr	r6, [r0, #28]
 8007910:	4605      	mov	r5, r0
 8007912:	460c      	mov	r4, r1
 8007914:	b976      	cbnz	r6, 8007934 <_Bfree+0x28>
 8007916:	2010      	movs	r0, #16
 8007918:	f7ff ff04 	bl	8007724 <malloc>
 800791c:	4602      	mov	r2, r0
 800791e:	61e8      	str	r0, [r5, #28]
 8007920:	b920      	cbnz	r0, 800792c <_Bfree+0x20>
 8007922:	4b09      	ldr	r3, [pc, #36]	; (8007948 <_Bfree+0x3c>)
 8007924:	4809      	ldr	r0, [pc, #36]	; (800794c <_Bfree+0x40>)
 8007926:	218f      	movs	r1, #143	; 0x8f
 8007928:	f000 fd42 	bl	80083b0 <__assert_func>
 800792c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007930:	6006      	str	r6, [r0, #0]
 8007932:	60c6      	str	r6, [r0, #12]
 8007934:	b13c      	cbz	r4, 8007946 <_Bfree+0x3a>
 8007936:	69eb      	ldr	r3, [r5, #28]
 8007938:	6862      	ldr	r2, [r4, #4]
 800793a:	68db      	ldr	r3, [r3, #12]
 800793c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007940:	6021      	str	r1, [r4, #0]
 8007942:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007946:	bd70      	pop	{r4, r5, r6, pc}
 8007948:	080092f1 	.word	0x080092f1
 800794c:	08009371 	.word	0x08009371

08007950 <__multadd>:
 8007950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007954:	690d      	ldr	r5, [r1, #16]
 8007956:	4607      	mov	r7, r0
 8007958:	460c      	mov	r4, r1
 800795a:	461e      	mov	r6, r3
 800795c:	f101 0c14 	add.w	ip, r1, #20
 8007960:	2000      	movs	r0, #0
 8007962:	f8dc 3000 	ldr.w	r3, [ip]
 8007966:	b299      	uxth	r1, r3
 8007968:	fb02 6101 	mla	r1, r2, r1, r6
 800796c:	0c1e      	lsrs	r6, r3, #16
 800796e:	0c0b      	lsrs	r3, r1, #16
 8007970:	fb02 3306 	mla	r3, r2, r6, r3
 8007974:	b289      	uxth	r1, r1
 8007976:	3001      	adds	r0, #1
 8007978:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800797c:	4285      	cmp	r5, r0
 800797e:	f84c 1b04 	str.w	r1, [ip], #4
 8007982:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007986:	dcec      	bgt.n	8007962 <__multadd+0x12>
 8007988:	b30e      	cbz	r6, 80079ce <__multadd+0x7e>
 800798a:	68a3      	ldr	r3, [r4, #8]
 800798c:	42ab      	cmp	r3, r5
 800798e:	dc19      	bgt.n	80079c4 <__multadd+0x74>
 8007990:	6861      	ldr	r1, [r4, #4]
 8007992:	4638      	mov	r0, r7
 8007994:	3101      	adds	r1, #1
 8007996:	f7ff ff79 	bl	800788c <_Balloc>
 800799a:	4680      	mov	r8, r0
 800799c:	b928      	cbnz	r0, 80079aa <__multadd+0x5a>
 800799e:	4602      	mov	r2, r0
 80079a0:	4b0c      	ldr	r3, [pc, #48]	; (80079d4 <__multadd+0x84>)
 80079a2:	480d      	ldr	r0, [pc, #52]	; (80079d8 <__multadd+0x88>)
 80079a4:	21ba      	movs	r1, #186	; 0xba
 80079a6:	f000 fd03 	bl	80083b0 <__assert_func>
 80079aa:	6922      	ldr	r2, [r4, #16]
 80079ac:	3202      	adds	r2, #2
 80079ae:	f104 010c 	add.w	r1, r4, #12
 80079b2:	0092      	lsls	r2, r2, #2
 80079b4:	300c      	adds	r0, #12
 80079b6:	f7fe ffde 	bl	8006976 <memcpy>
 80079ba:	4621      	mov	r1, r4
 80079bc:	4638      	mov	r0, r7
 80079be:	f7ff ffa5 	bl	800790c <_Bfree>
 80079c2:	4644      	mov	r4, r8
 80079c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80079c8:	3501      	adds	r5, #1
 80079ca:	615e      	str	r6, [r3, #20]
 80079cc:	6125      	str	r5, [r4, #16]
 80079ce:	4620      	mov	r0, r4
 80079d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079d4:	08009360 	.word	0x08009360
 80079d8:	08009371 	.word	0x08009371

080079dc <__hi0bits>:
 80079dc:	0c03      	lsrs	r3, r0, #16
 80079de:	041b      	lsls	r3, r3, #16
 80079e0:	b9d3      	cbnz	r3, 8007a18 <__hi0bits+0x3c>
 80079e2:	0400      	lsls	r0, r0, #16
 80079e4:	2310      	movs	r3, #16
 80079e6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80079ea:	bf04      	itt	eq
 80079ec:	0200      	lsleq	r0, r0, #8
 80079ee:	3308      	addeq	r3, #8
 80079f0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80079f4:	bf04      	itt	eq
 80079f6:	0100      	lsleq	r0, r0, #4
 80079f8:	3304      	addeq	r3, #4
 80079fa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80079fe:	bf04      	itt	eq
 8007a00:	0080      	lsleq	r0, r0, #2
 8007a02:	3302      	addeq	r3, #2
 8007a04:	2800      	cmp	r0, #0
 8007a06:	db05      	blt.n	8007a14 <__hi0bits+0x38>
 8007a08:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007a0c:	f103 0301 	add.w	r3, r3, #1
 8007a10:	bf08      	it	eq
 8007a12:	2320      	moveq	r3, #32
 8007a14:	4618      	mov	r0, r3
 8007a16:	4770      	bx	lr
 8007a18:	2300      	movs	r3, #0
 8007a1a:	e7e4      	b.n	80079e6 <__hi0bits+0xa>

08007a1c <__lo0bits>:
 8007a1c:	6803      	ldr	r3, [r0, #0]
 8007a1e:	f013 0207 	ands.w	r2, r3, #7
 8007a22:	d00c      	beq.n	8007a3e <__lo0bits+0x22>
 8007a24:	07d9      	lsls	r1, r3, #31
 8007a26:	d422      	bmi.n	8007a6e <__lo0bits+0x52>
 8007a28:	079a      	lsls	r2, r3, #30
 8007a2a:	bf49      	itett	mi
 8007a2c:	085b      	lsrmi	r3, r3, #1
 8007a2e:	089b      	lsrpl	r3, r3, #2
 8007a30:	6003      	strmi	r3, [r0, #0]
 8007a32:	2201      	movmi	r2, #1
 8007a34:	bf5c      	itt	pl
 8007a36:	6003      	strpl	r3, [r0, #0]
 8007a38:	2202      	movpl	r2, #2
 8007a3a:	4610      	mov	r0, r2
 8007a3c:	4770      	bx	lr
 8007a3e:	b299      	uxth	r1, r3
 8007a40:	b909      	cbnz	r1, 8007a46 <__lo0bits+0x2a>
 8007a42:	0c1b      	lsrs	r3, r3, #16
 8007a44:	2210      	movs	r2, #16
 8007a46:	b2d9      	uxtb	r1, r3
 8007a48:	b909      	cbnz	r1, 8007a4e <__lo0bits+0x32>
 8007a4a:	3208      	adds	r2, #8
 8007a4c:	0a1b      	lsrs	r3, r3, #8
 8007a4e:	0719      	lsls	r1, r3, #28
 8007a50:	bf04      	itt	eq
 8007a52:	091b      	lsreq	r3, r3, #4
 8007a54:	3204      	addeq	r2, #4
 8007a56:	0799      	lsls	r1, r3, #30
 8007a58:	bf04      	itt	eq
 8007a5a:	089b      	lsreq	r3, r3, #2
 8007a5c:	3202      	addeq	r2, #2
 8007a5e:	07d9      	lsls	r1, r3, #31
 8007a60:	d403      	bmi.n	8007a6a <__lo0bits+0x4e>
 8007a62:	085b      	lsrs	r3, r3, #1
 8007a64:	f102 0201 	add.w	r2, r2, #1
 8007a68:	d003      	beq.n	8007a72 <__lo0bits+0x56>
 8007a6a:	6003      	str	r3, [r0, #0]
 8007a6c:	e7e5      	b.n	8007a3a <__lo0bits+0x1e>
 8007a6e:	2200      	movs	r2, #0
 8007a70:	e7e3      	b.n	8007a3a <__lo0bits+0x1e>
 8007a72:	2220      	movs	r2, #32
 8007a74:	e7e1      	b.n	8007a3a <__lo0bits+0x1e>
	...

08007a78 <__i2b>:
 8007a78:	b510      	push	{r4, lr}
 8007a7a:	460c      	mov	r4, r1
 8007a7c:	2101      	movs	r1, #1
 8007a7e:	f7ff ff05 	bl	800788c <_Balloc>
 8007a82:	4602      	mov	r2, r0
 8007a84:	b928      	cbnz	r0, 8007a92 <__i2b+0x1a>
 8007a86:	4b05      	ldr	r3, [pc, #20]	; (8007a9c <__i2b+0x24>)
 8007a88:	4805      	ldr	r0, [pc, #20]	; (8007aa0 <__i2b+0x28>)
 8007a8a:	f240 1145 	movw	r1, #325	; 0x145
 8007a8e:	f000 fc8f 	bl	80083b0 <__assert_func>
 8007a92:	2301      	movs	r3, #1
 8007a94:	6144      	str	r4, [r0, #20]
 8007a96:	6103      	str	r3, [r0, #16]
 8007a98:	bd10      	pop	{r4, pc}
 8007a9a:	bf00      	nop
 8007a9c:	08009360 	.word	0x08009360
 8007aa0:	08009371 	.word	0x08009371

08007aa4 <__multiply>:
 8007aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aa8:	4691      	mov	r9, r2
 8007aaa:	690a      	ldr	r2, [r1, #16]
 8007aac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	bfb8      	it	lt
 8007ab4:	460b      	movlt	r3, r1
 8007ab6:	460c      	mov	r4, r1
 8007ab8:	bfbc      	itt	lt
 8007aba:	464c      	movlt	r4, r9
 8007abc:	4699      	movlt	r9, r3
 8007abe:	6927      	ldr	r7, [r4, #16]
 8007ac0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007ac4:	68a3      	ldr	r3, [r4, #8]
 8007ac6:	6861      	ldr	r1, [r4, #4]
 8007ac8:	eb07 060a 	add.w	r6, r7, sl
 8007acc:	42b3      	cmp	r3, r6
 8007ace:	b085      	sub	sp, #20
 8007ad0:	bfb8      	it	lt
 8007ad2:	3101      	addlt	r1, #1
 8007ad4:	f7ff feda 	bl	800788c <_Balloc>
 8007ad8:	b930      	cbnz	r0, 8007ae8 <__multiply+0x44>
 8007ada:	4602      	mov	r2, r0
 8007adc:	4b44      	ldr	r3, [pc, #272]	; (8007bf0 <__multiply+0x14c>)
 8007ade:	4845      	ldr	r0, [pc, #276]	; (8007bf4 <__multiply+0x150>)
 8007ae0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007ae4:	f000 fc64 	bl	80083b0 <__assert_func>
 8007ae8:	f100 0514 	add.w	r5, r0, #20
 8007aec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007af0:	462b      	mov	r3, r5
 8007af2:	2200      	movs	r2, #0
 8007af4:	4543      	cmp	r3, r8
 8007af6:	d321      	bcc.n	8007b3c <__multiply+0x98>
 8007af8:	f104 0314 	add.w	r3, r4, #20
 8007afc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007b00:	f109 0314 	add.w	r3, r9, #20
 8007b04:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007b08:	9202      	str	r2, [sp, #8]
 8007b0a:	1b3a      	subs	r2, r7, r4
 8007b0c:	3a15      	subs	r2, #21
 8007b0e:	f022 0203 	bic.w	r2, r2, #3
 8007b12:	3204      	adds	r2, #4
 8007b14:	f104 0115 	add.w	r1, r4, #21
 8007b18:	428f      	cmp	r7, r1
 8007b1a:	bf38      	it	cc
 8007b1c:	2204      	movcc	r2, #4
 8007b1e:	9201      	str	r2, [sp, #4]
 8007b20:	9a02      	ldr	r2, [sp, #8]
 8007b22:	9303      	str	r3, [sp, #12]
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d80c      	bhi.n	8007b42 <__multiply+0x9e>
 8007b28:	2e00      	cmp	r6, #0
 8007b2a:	dd03      	ble.n	8007b34 <__multiply+0x90>
 8007b2c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d05b      	beq.n	8007bec <__multiply+0x148>
 8007b34:	6106      	str	r6, [r0, #16]
 8007b36:	b005      	add	sp, #20
 8007b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b3c:	f843 2b04 	str.w	r2, [r3], #4
 8007b40:	e7d8      	b.n	8007af4 <__multiply+0x50>
 8007b42:	f8b3 a000 	ldrh.w	sl, [r3]
 8007b46:	f1ba 0f00 	cmp.w	sl, #0
 8007b4a:	d024      	beq.n	8007b96 <__multiply+0xf2>
 8007b4c:	f104 0e14 	add.w	lr, r4, #20
 8007b50:	46a9      	mov	r9, r5
 8007b52:	f04f 0c00 	mov.w	ip, #0
 8007b56:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007b5a:	f8d9 1000 	ldr.w	r1, [r9]
 8007b5e:	fa1f fb82 	uxth.w	fp, r2
 8007b62:	b289      	uxth	r1, r1
 8007b64:	fb0a 110b 	mla	r1, sl, fp, r1
 8007b68:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007b6c:	f8d9 2000 	ldr.w	r2, [r9]
 8007b70:	4461      	add	r1, ip
 8007b72:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007b76:	fb0a c20b 	mla	r2, sl, fp, ip
 8007b7a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007b7e:	b289      	uxth	r1, r1
 8007b80:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007b84:	4577      	cmp	r7, lr
 8007b86:	f849 1b04 	str.w	r1, [r9], #4
 8007b8a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007b8e:	d8e2      	bhi.n	8007b56 <__multiply+0xb2>
 8007b90:	9a01      	ldr	r2, [sp, #4]
 8007b92:	f845 c002 	str.w	ip, [r5, r2]
 8007b96:	9a03      	ldr	r2, [sp, #12]
 8007b98:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007b9c:	3304      	adds	r3, #4
 8007b9e:	f1b9 0f00 	cmp.w	r9, #0
 8007ba2:	d021      	beq.n	8007be8 <__multiply+0x144>
 8007ba4:	6829      	ldr	r1, [r5, #0]
 8007ba6:	f104 0c14 	add.w	ip, r4, #20
 8007baa:	46ae      	mov	lr, r5
 8007bac:	f04f 0a00 	mov.w	sl, #0
 8007bb0:	f8bc b000 	ldrh.w	fp, [ip]
 8007bb4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007bb8:	fb09 220b 	mla	r2, r9, fp, r2
 8007bbc:	4452      	add	r2, sl
 8007bbe:	b289      	uxth	r1, r1
 8007bc0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007bc4:	f84e 1b04 	str.w	r1, [lr], #4
 8007bc8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007bcc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007bd0:	f8be 1000 	ldrh.w	r1, [lr]
 8007bd4:	fb09 110a 	mla	r1, r9, sl, r1
 8007bd8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007bdc:	4567      	cmp	r7, ip
 8007bde:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007be2:	d8e5      	bhi.n	8007bb0 <__multiply+0x10c>
 8007be4:	9a01      	ldr	r2, [sp, #4]
 8007be6:	50a9      	str	r1, [r5, r2]
 8007be8:	3504      	adds	r5, #4
 8007bea:	e799      	b.n	8007b20 <__multiply+0x7c>
 8007bec:	3e01      	subs	r6, #1
 8007bee:	e79b      	b.n	8007b28 <__multiply+0x84>
 8007bf0:	08009360 	.word	0x08009360
 8007bf4:	08009371 	.word	0x08009371

08007bf8 <__pow5mult>:
 8007bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bfc:	4615      	mov	r5, r2
 8007bfe:	f012 0203 	ands.w	r2, r2, #3
 8007c02:	4606      	mov	r6, r0
 8007c04:	460f      	mov	r7, r1
 8007c06:	d007      	beq.n	8007c18 <__pow5mult+0x20>
 8007c08:	4c25      	ldr	r4, [pc, #148]	; (8007ca0 <__pow5mult+0xa8>)
 8007c0a:	3a01      	subs	r2, #1
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c12:	f7ff fe9d 	bl	8007950 <__multadd>
 8007c16:	4607      	mov	r7, r0
 8007c18:	10ad      	asrs	r5, r5, #2
 8007c1a:	d03d      	beq.n	8007c98 <__pow5mult+0xa0>
 8007c1c:	69f4      	ldr	r4, [r6, #28]
 8007c1e:	b97c      	cbnz	r4, 8007c40 <__pow5mult+0x48>
 8007c20:	2010      	movs	r0, #16
 8007c22:	f7ff fd7f 	bl	8007724 <malloc>
 8007c26:	4602      	mov	r2, r0
 8007c28:	61f0      	str	r0, [r6, #28]
 8007c2a:	b928      	cbnz	r0, 8007c38 <__pow5mult+0x40>
 8007c2c:	4b1d      	ldr	r3, [pc, #116]	; (8007ca4 <__pow5mult+0xac>)
 8007c2e:	481e      	ldr	r0, [pc, #120]	; (8007ca8 <__pow5mult+0xb0>)
 8007c30:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007c34:	f000 fbbc 	bl	80083b0 <__assert_func>
 8007c38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c3c:	6004      	str	r4, [r0, #0]
 8007c3e:	60c4      	str	r4, [r0, #12]
 8007c40:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007c44:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c48:	b94c      	cbnz	r4, 8007c5e <__pow5mult+0x66>
 8007c4a:	f240 2171 	movw	r1, #625	; 0x271
 8007c4e:	4630      	mov	r0, r6
 8007c50:	f7ff ff12 	bl	8007a78 <__i2b>
 8007c54:	2300      	movs	r3, #0
 8007c56:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c5a:	4604      	mov	r4, r0
 8007c5c:	6003      	str	r3, [r0, #0]
 8007c5e:	f04f 0900 	mov.w	r9, #0
 8007c62:	07eb      	lsls	r3, r5, #31
 8007c64:	d50a      	bpl.n	8007c7c <__pow5mult+0x84>
 8007c66:	4639      	mov	r1, r7
 8007c68:	4622      	mov	r2, r4
 8007c6a:	4630      	mov	r0, r6
 8007c6c:	f7ff ff1a 	bl	8007aa4 <__multiply>
 8007c70:	4639      	mov	r1, r7
 8007c72:	4680      	mov	r8, r0
 8007c74:	4630      	mov	r0, r6
 8007c76:	f7ff fe49 	bl	800790c <_Bfree>
 8007c7a:	4647      	mov	r7, r8
 8007c7c:	106d      	asrs	r5, r5, #1
 8007c7e:	d00b      	beq.n	8007c98 <__pow5mult+0xa0>
 8007c80:	6820      	ldr	r0, [r4, #0]
 8007c82:	b938      	cbnz	r0, 8007c94 <__pow5mult+0x9c>
 8007c84:	4622      	mov	r2, r4
 8007c86:	4621      	mov	r1, r4
 8007c88:	4630      	mov	r0, r6
 8007c8a:	f7ff ff0b 	bl	8007aa4 <__multiply>
 8007c8e:	6020      	str	r0, [r4, #0]
 8007c90:	f8c0 9000 	str.w	r9, [r0]
 8007c94:	4604      	mov	r4, r0
 8007c96:	e7e4      	b.n	8007c62 <__pow5mult+0x6a>
 8007c98:	4638      	mov	r0, r7
 8007c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c9e:	bf00      	nop
 8007ca0:	080094c0 	.word	0x080094c0
 8007ca4:	080092f1 	.word	0x080092f1
 8007ca8:	08009371 	.word	0x08009371

08007cac <__lshift>:
 8007cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cb0:	460c      	mov	r4, r1
 8007cb2:	6849      	ldr	r1, [r1, #4]
 8007cb4:	6923      	ldr	r3, [r4, #16]
 8007cb6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007cba:	68a3      	ldr	r3, [r4, #8]
 8007cbc:	4607      	mov	r7, r0
 8007cbe:	4691      	mov	r9, r2
 8007cc0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007cc4:	f108 0601 	add.w	r6, r8, #1
 8007cc8:	42b3      	cmp	r3, r6
 8007cca:	db0b      	blt.n	8007ce4 <__lshift+0x38>
 8007ccc:	4638      	mov	r0, r7
 8007cce:	f7ff fddd 	bl	800788c <_Balloc>
 8007cd2:	4605      	mov	r5, r0
 8007cd4:	b948      	cbnz	r0, 8007cea <__lshift+0x3e>
 8007cd6:	4602      	mov	r2, r0
 8007cd8:	4b28      	ldr	r3, [pc, #160]	; (8007d7c <__lshift+0xd0>)
 8007cda:	4829      	ldr	r0, [pc, #164]	; (8007d80 <__lshift+0xd4>)
 8007cdc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007ce0:	f000 fb66 	bl	80083b0 <__assert_func>
 8007ce4:	3101      	adds	r1, #1
 8007ce6:	005b      	lsls	r3, r3, #1
 8007ce8:	e7ee      	b.n	8007cc8 <__lshift+0x1c>
 8007cea:	2300      	movs	r3, #0
 8007cec:	f100 0114 	add.w	r1, r0, #20
 8007cf0:	f100 0210 	add.w	r2, r0, #16
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	4553      	cmp	r3, sl
 8007cf8:	db33      	blt.n	8007d62 <__lshift+0xb6>
 8007cfa:	6920      	ldr	r0, [r4, #16]
 8007cfc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d00:	f104 0314 	add.w	r3, r4, #20
 8007d04:	f019 091f 	ands.w	r9, r9, #31
 8007d08:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d0c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d10:	d02b      	beq.n	8007d6a <__lshift+0xbe>
 8007d12:	f1c9 0e20 	rsb	lr, r9, #32
 8007d16:	468a      	mov	sl, r1
 8007d18:	2200      	movs	r2, #0
 8007d1a:	6818      	ldr	r0, [r3, #0]
 8007d1c:	fa00 f009 	lsl.w	r0, r0, r9
 8007d20:	4310      	orrs	r0, r2
 8007d22:	f84a 0b04 	str.w	r0, [sl], #4
 8007d26:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d2a:	459c      	cmp	ip, r3
 8007d2c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d30:	d8f3      	bhi.n	8007d1a <__lshift+0x6e>
 8007d32:	ebac 0304 	sub.w	r3, ip, r4
 8007d36:	3b15      	subs	r3, #21
 8007d38:	f023 0303 	bic.w	r3, r3, #3
 8007d3c:	3304      	adds	r3, #4
 8007d3e:	f104 0015 	add.w	r0, r4, #21
 8007d42:	4584      	cmp	ip, r0
 8007d44:	bf38      	it	cc
 8007d46:	2304      	movcc	r3, #4
 8007d48:	50ca      	str	r2, [r1, r3]
 8007d4a:	b10a      	cbz	r2, 8007d50 <__lshift+0xa4>
 8007d4c:	f108 0602 	add.w	r6, r8, #2
 8007d50:	3e01      	subs	r6, #1
 8007d52:	4638      	mov	r0, r7
 8007d54:	612e      	str	r6, [r5, #16]
 8007d56:	4621      	mov	r1, r4
 8007d58:	f7ff fdd8 	bl	800790c <_Bfree>
 8007d5c:	4628      	mov	r0, r5
 8007d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d62:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d66:	3301      	adds	r3, #1
 8007d68:	e7c5      	b.n	8007cf6 <__lshift+0x4a>
 8007d6a:	3904      	subs	r1, #4
 8007d6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d70:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d74:	459c      	cmp	ip, r3
 8007d76:	d8f9      	bhi.n	8007d6c <__lshift+0xc0>
 8007d78:	e7ea      	b.n	8007d50 <__lshift+0xa4>
 8007d7a:	bf00      	nop
 8007d7c:	08009360 	.word	0x08009360
 8007d80:	08009371 	.word	0x08009371

08007d84 <__mcmp>:
 8007d84:	b530      	push	{r4, r5, lr}
 8007d86:	6902      	ldr	r2, [r0, #16]
 8007d88:	690c      	ldr	r4, [r1, #16]
 8007d8a:	1b12      	subs	r2, r2, r4
 8007d8c:	d10e      	bne.n	8007dac <__mcmp+0x28>
 8007d8e:	f100 0314 	add.w	r3, r0, #20
 8007d92:	3114      	adds	r1, #20
 8007d94:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007d98:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007d9c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007da0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007da4:	42a5      	cmp	r5, r4
 8007da6:	d003      	beq.n	8007db0 <__mcmp+0x2c>
 8007da8:	d305      	bcc.n	8007db6 <__mcmp+0x32>
 8007daa:	2201      	movs	r2, #1
 8007dac:	4610      	mov	r0, r2
 8007dae:	bd30      	pop	{r4, r5, pc}
 8007db0:	4283      	cmp	r3, r0
 8007db2:	d3f3      	bcc.n	8007d9c <__mcmp+0x18>
 8007db4:	e7fa      	b.n	8007dac <__mcmp+0x28>
 8007db6:	f04f 32ff 	mov.w	r2, #4294967295
 8007dba:	e7f7      	b.n	8007dac <__mcmp+0x28>

08007dbc <__mdiff>:
 8007dbc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dc0:	460c      	mov	r4, r1
 8007dc2:	4606      	mov	r6, r0
 8007dc4:	4611      	mov	r1, r2
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	4690      	mov	r8, r2
 8007dca:	f7ff ffdb 	bl	8007d84 <__mcmp>
 8007dce:	1e05      	subs	r5, r0, #0
 8007dd0:	d110      	bne.n	8007df4 <__mdiff+0x38>
 8007dd2:	4629      	mov	r1, r5
 8007dd4:	4630      	mov	r0, r6
 8007dd6:	f7ff fd59 	bl	800788c <_Balloc>
 8007dda:	b930      	cbnz	r0, 8007dea <__mdiff+0x2e>
 8007ddc:	4b3a      	ldr	r3, [pc, #232]	; (8007ec8 <__mdiff+0x10c>)
 8007dde:	4602      	mov	r2, r0
 8007de0:	f240 2137 	movw	r1, #567	; 0x237
 8007de4:	4839      	ldr	r0, [pc, #228]	; (8007ecc <__mdiff+0x110>)
 8007de6:	f000 fae3 	bl	80083b0 <__assert_func>
 8007dea:	2301      	movs	r3, #1
 8007dec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007df0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007df4:	bfa4      	itt	ge
 8007df6:	4643      	movge	r3, r8
 8007df8:	46a0      	movge	r8, r4
 8007dfa:	4630      	mov	r0, r6
 8007dfc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007e00:	bfa6      	itte	ge
 8007e02:	461c      	movge	r4, r3
 8007e04:	2500      	movge	r5, #0
 8007e06:	2501      	movlt	r5, #1
 8007e08:	f7ff fd40 	bl	800788c <_Balloc>
 8007e0c:	b920      	cbnz	r0, 8007e18 <__mdiff+0x5c>
 8007e0e:	4b2e      	ldr	r3, [pc, #184]	; (8007ec8 <__mdiff+0x10c>)
 8007e10:	4602      	mov	r2, r0
 8007e12:	f240 2145 	movw	r1, #581	; 0x245
 8007e16:	e7e5      	b.n	8007de4 <__mdiff+0x28>
 8007e18:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007e1c:	6926      	ldr	r6, [r4, #16]
 8007e1e:	60c5      	str	r5, [r0, #12]
 8007e20:	f104 0914 	add.w	r9, r4, #20
 8007e24:	f108 0514 	add.w	r5, r8, #20
 8007e28:	f100 0e14 	add.w	lr, r0, #20
 8007e2c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007e30:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007e34:	f108 0210 	add.w	r2, r8, #16
 8007e38:	46f2      	mov	sl, lr
 8007e3a:	2100      	movs	r1, #0
 8007e3c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007e40:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007e44:	fa11 f88b 	uxtah	r8, r1, fp
 8007e48:	b299      	uxth	r1, r3
 8007e4a:	0c1b      	lsrs	r3, r3, #16
 8007e4c:	eba8 0801 	sub.w	r8, r8, r1
 8007e50:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007e54:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007e58:	fa1f f888 	uxth.w	r8, r8
 8007e5c:	1419      	asrs	r1, r3, #16
 8007e5e:	454e      	cmp	r6, r9
 8007e60:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007e64:	f84a 3b04 	str.w	r3, [sl], #4
 8007e68:	d8e8      	bhi.n	8007e3c <__mdiff+0x80>
 8007e6a:	1b33      	subs	r3, r6, r4
 8007e6c:	3b15      	subs	r3, #21
 8007e6e:	f023 0303 	bic.w	r3, r3, #3
 8007e72:	3304      	adds	r3, #4
 8007e74:	3415      	adds	r4, #21
 8007e76:	42a6      	cmp	r6, r4
 8007e78:	bf38      	it	cc
 8007e7a:	2304      	movcc	r3, #4
 8007e7c:	441d      	add	r5, r3
 8007e7e:	4473      	add	r3, lr
 8007e80:	469e      	mov	lr, r3
 8007e82:	462e      	mov	r6, r5
 8007e84:	4566      	cmp	r6, ip
 8007e86:	d30e      	bcc.n	8007ea6 <__mdiff+0xea>
 8007e88:	f10c 0203 	add.w	r2, ip, #3
 8007e8c:	1b52      	subs	r2, r2, r5
 8007e8e:	f022 0203 	bic.w	r2, r2, #3
 8007e92:	3d03      	subs	r5, #3
 8007e94:	45ac      	cmp	ip, r5
 8007e96:	bf38      	it	cc
 8007e98:	2200      	movcc	r2, #0
 8007e9a:	4413      	add	r3, r2
 8007e9c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007ea0:	b17a      	cbz	r2, 8007ec2 <__mdiff+0x106>
 8007ea2:	6107      	str	r7, [r0, #16]
 8007ea4:	e7a4      	b.n	8007df0 <__mdiff+0x34>
 8007ea6:	f856 8b04 	ldr.w	r8, [r6], #4
 8007eaa:	fa11 f288 	uxtah	r2, r1, r8
 8007eae:	1414      	asrs	r4, r2, #16
 8007eb0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007eb4:	b292      	uxth	r2, r2
 8007eb6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007eba:	f84e 2b04 	str.w	r2, [lr], #4
 8007ebe:	1421      	asrs	r1, r4, #16
 8007ec0:	e7e0      	b.n	8007e84 <__mdiff+0xc8>
 8007ec2:	3f01      	subs	r7, #1
 8007ec4:	e7ea      	b.n	8007e9c <__mdiff+0xe0>
 8007ec6:	bf00      	nop
 8007ec8:	08009360 	.word	0x08009360
 8007ecc:	08009371 	.word	0x08009371

08007ed0 <__d2b>:
 8007ed0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ed4:	460f      	mov	r7, r1
 8007ed6:	2101      	movs	r1, #1
 8007ed8:	ec59 8b10 	vmov	r8, r9, d0
 8007edc:	4616      	mov	r6, r2
 8007ede:	f7ff fcd5 	bl	800788c <_Balloc>
 8007ee2:	4604      	mov	r4, r0
 8007ee4:	b930      	cbnz	r0, 8007ef4 <__d2b+0x24>
 8007ee6:	4602      	mov	r2, r0
 8007ee8:	4b24      	ldr	r3, [pc, #144]	; (8007f7c <__d2b+0xac>)
 8007eea:	4825      	ldr	r0, [pc, #148]	; (8007f80 <__d2b+0xb0>)
 8007eec:	f240 310f 	movw	r1, #783	; 0x30f
 8007ef0:	f000 fa5e 	bl	80083b0 <__assert_func>
 8007ef4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007ef8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007efc:	bb2d      	cbnz	r5, 8007f4a <__d2b+0x7a>
 8007efe:	9301      	str	r3, [sp, #4]
 8007f00:	f1b8 0300 	subs.w	r3, r8, #0
 8007f04:	d026      	beq.n	8007f54 <__d2b+0x84>
 8007f06:	4668      	mov	r0, sp
 8007f08:	9300      	str	r3, [sp, #0]
 8007f0a:	f7ff fd87 	bl	8007a1c <__lo0bits>
 8007f0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007f12:	b1e8      	cbz	r0, 8007f50 <__d2b+0x80>
 8007f14:	f1c0 0320 	rsb	r3, r0, #32
 8007f18:	fa02 f303 	lsl.w	r3, r2, r3
 8007f1c:	430b      	orrs	r3, r1
 8007f1e:	40c2      	lsrs	r2, r0
 8007f20:	6163      	str	r3, [r4, #20]
 8007f22:	9201      	str	r2, [sp, #4]
 8007f24:	9b01      	ldr	r3, [sp, #4]
 8007f26:	61a3      	str	r3, [r4, #24]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	bf14      	ite	ne
 8007f2c:	2202      	movne	r2, #2
 8007f2e:	2201      	moveq	r2, #1
 8007f30:	6122      	str	r2, [r4, #16]
 8007f32:	b1bd      	cbz	r5, 8007f64 <__d2b+0x94>
 8007f34:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007f38:	4405      	add	r5, r0
 8007f3a:	603d      	str	r5, [r7, #0]
 8007f3c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007f40:	6030      	str	r0, [r6, #0]
 8007f42:	4620      	mov	r0, r4
 8007f44:	b003      	add	sp, #12
 8007f46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f4e:	e7d6      	b.n	8007efe <__d2b+0x2e>
 8007f50:	6161      	str	r1, [r4, #20]
 8007f52:	e7e7      	b.n	8007f24 <__d2b+0x54>
 8007f54:	a801      	add	r0, sp, #4
 8007f56:	f7ff fd61 	bl	8007a1c <__lo0bits>
 8007f5a:	9b01      	ldr	r3, [sp, #4]
 8007f5c:	6163      	str	r3, [r4, #20]
 8007f5e:	3020      	adds	r0, #32
 8007f60:	2201      	movs	r2, #1
 8007f62:	e7e5      	b.n	8007f30 <__d2b+0x60>
 8007f64:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f68:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007f6c:	6038      	str	r0, [r7, #0]
 8007f6e:	6918      	ldr	r0, [r3, #16]
 8007f70:	f7ff fd34 	bl	80079dc <__hi0bits>
 8007f74:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f78:	e7e2      	b.n	8007f40 <__d2b+0x70>
 8007f7a:	bf00      	nop
 8007f7c:	08009360 	.word	0x08009360
 8007f80:	08009371 	.word	0x08009371

08007f84 <__ssputs_r>:
 8007f84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f88:	688e      	ldr	r6, [r1, #8]
 8007f8a:	461f      	mov	r7, r3
 8007f8c:	42be      	cmp	r6, r7
 8007f8e:	680b      	ldr	r3, [r1, #0]
 8007f90:	4682      	mov	sl, r0
 8007f92:	460c      	mov	r4, r1
 8007f94:	4690      	mov	r8, r2
 8007f96:	d82c      	bhi.n	8007ff2 <__ssputs_r+0x6e>
 8007f98:	898a      	ldrh	r2, [r1, #12]
 8007f9a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007f9e:	d026      	beq.n	8007fee <__ssputs_r+0x6a>
 8007fa0:	6965      	ldr	r5, [r4, #20]
 8007fa2:	6909      	ldr	r1, [r1, #16]
 8007fa4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007fa8:	eba3 0901 	sub.w	r9, r3, r1
 8007fac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007fb0:	1c7b      	adds	r3, r7, #1
 8007fb2:	444b      	add	r3, r9
 8007fb4:	106d      	asrs	r5, r5, #1
 8007fb6:	429d      	cmp	r5, r3
 8007fb8:	bf38      	it	cc
 8007fba:	461d      	movcc	r5, r3
 8007fbc:	0553      	lsls	r3, r2, #21
 8007fbe:	d527      	bpl.n	8008010 <__ssputs_r+0x8c>
 8007fc0:	4629      	mov	r1, r5
 8007fc2:	f7ff fbd7 	bl	8007774 <_malloc_r>
 8007fc6:	4606      	mov	r6, r0
 8007fc8:	b360      	cbz	r0, 8008024 <__ssputs_r+0xa0>
 8007fca:	6921      	ldr	r1, [r4, #16]
 8007fcc:	464a      	mov	r2, r9
 8007fce:	f7fe fcd2 	bl	8006976 <memcpy>
 8007fd2:	89a3      	ldrh	r3, [r4, #12]
 8007fd4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007fd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fdc:	81a3      	strh	r3, [r4, #12]
 8007fde:	6126      	str	r6, [r4, #16]
 8007fe0:	6165      	str	r5, [r4, #20]
 8007fe2:	444e      	add	r6, r9
 8007fe4:	eba5 0509 	sub.w	r5, r5, r9
 8007fe8:	6026      	str	r6, [r4, #0]
 8007fea:	60a5      	str	r5, [r4, #8]
 8007fec:	463e      	mov	r6, r7
 8007fee:	42be      	cmp	r6, r7
 8007ff0:	d900      	bls.n	8007ff4 <__ssputs_r+0x70>
 8007ff2:	463e      	mov	r6, r7
 8007ff4:	6820      	ldr	r0, [r4, #0]
 8007ff6:	4632      	mov	r2, r6
 8007ff8:	4641      	mov	r1, r8
 8007ffa:	f7fe fc22 	bl	8006842 <memmove>
 8007ffe:	68a3      	ldr	r3, [r4, #8]
 8008000:	1b9b      	subs	r3, r3, r6
 8008002:	60a3      	str	r3, [r4, #8]
 8008004:	6823      	ldr	r3, [r4, #0]
 8008006:	4433      	add	r3, r6
 8008008:	6023      	str	r3, [r4, #0]
 800800a:	2000      	movs	r0, #0
 800800c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008010:	462a      	mov	r2, r5
 8008012:	f000 fa13 	bl	800843c <_realloc_r>
 8008016:	4606      	mov	r6, r0
 8008018:	2800      	cmp	r0, #0
 800801a:	d1e0      	bne.n	8007fde <__ssputs_r+0x5a>
 800801c:	6921      	ldr	r1, [r4, #16]
 800801e:	4650      	mov	r0, sl
 8008020:	f7ff fb34 	bl	800768c <_free_r>
 8008024:	230c      	movs	r3, #12
 8008026:	f8ca 3000 	str.w	r3, [sl]
 800802a:	89a3      	ldrh	r3, [r4, #12]
 800802c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008030:	81a3      	strh	r3, [r4, #12]
 8008032:	f04f 30ff 	mov.w	r0, #4294967295
 8008036:	e7e9      	b.n	800800c <__ssputs_r+0x88>

08008038 <_svfiprintf_r>:
 8008038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800803c:	4698      	mov	r8, r3
 800803e:	898b      	ldrh	r3, [r1, #12]
 8008040:	061b      	lsls	r3, r3, #24
 8008042:	b09d      	sub	sp, #116	; 0x74
 8008044:	4607      	mov	r7, r0
 8008046:	460d      	mov	r5, r1
 8008048:	4614      	mov	r4, r2
 800804a:	d50e      	bpl.n	800806a <_svfiprintf_r+0x32>
 800804c:	690b      	ldr	r3, [r1, #16]
 800804e:	b963      	cbnz	r3, 800806a <_svfiprintf_r+0x32>
 8008050:	2140      	movs	r1, #64	; 0x40
 8008052:	f7ff fb8f 	bl	8007774 <_malloc_r>
 8008056:	6028      	str	r0, [r5, #0]
 8008058:	6128      	str	r0, [r5, #16]
 800805a:	b920      	cbnz	r0, 8008066 <_svfiprintf_r+0x2e>
 800805c:	230c      	movs	r3, #12
 800805e:	603b      	str	r3, [r7, #0]
 8008060:	f04f 30ff 	mov.w	r0, #4294967295
 8008064:	e0d0      	b.n	8008208 <_svfiprintf_r+0x1d0>
 8008066:	2340      	movs	r3, #64	; 0x40
 8008068:	616b      	str	r3, [r5, #20]
 800806a:	2300      	movs	r3, #0
 800806c:	9309      	str	r3, [sp, #36]	; 0x24
 800806e:	2320      	movs	r3, #32
 8008070:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008074:	f8cd 800c 	str.w	r8, [sp, #12]
 8008078:	2330      	movs	r3, #48	; 0x30
 800807a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008220 <_svfiprintf_r+0x1e8>
 800807e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008082:	f04f 0901 	mov.w	r9, #1
 8008086:	4623      	mov	r3, r4
 8008088:	469a      	mov	sl, r3
 800808a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800808e:	b10a      	cbz	r2, 8008094 <_svfiprintf_r+0x5c>
 8008090:	2a25      	cmp	r2, #37	; 0x25
 8008092:	d1f9      	bne.n	8008088 <_svfiprintf_r+0x50>
 8008094:	ebba 0b04 	subs.w	fp, sl, r4
 8008098:	d00b      	beq.n	80080b2 <_svfiprintf_r+0x7a>
 800809a:	465b      	mov	r3, fp
 800809c:	4622      	mov	r2, r4
 800809e:	4629      	mov	r1, r5
 80080a0:	4638      	mov	r0, r7
 80080a2:	f7ff ff6f 	bl	8007f84 <__ssputs_r>
 80080a6:	3001      	adds	r0, #1
 80080a8:	f000 80a9 	beq.w	80081fe <_svfiprintf_r+0x1c6>
 80080ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80080ae:	445a      	add	r2, fp
 80080b0:	9209      	str	r2, [sp, #36]	; 0x24
 80080b2:	f89a 3000 	ldrb.w	r3, [sl]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	f000 80a1 	beq.w	80081fe <_svfiprintf_r+0x1c6>
 80080bc:	2300      	movs	r3, #0
 80080be:	f04f 32ff 	mov.w	r2, #4294967295
 80080c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080c6:	f10a 0a01 	add.w	sl, sl, #1
 80080ca:	9304      	str	r3, [sp, #16]
 80080cc:	9307      	str	r3, [sp, #28]
 80080ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80080d2:	931a      	str	r3, [sp, #104]	; 0x68
 80080d4:	4654      	mov	r4, sl
 80080d6:	2205      	movs	r2, #5
 80080d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080dc:	4850      	ldr	r0, [pc, #320]	; (8008220 <_svfiprintf_r+0x1e8>)
 80080de:	f7f8 f87f 	bl	80001e0 <memchr>
 80080e2:	9a04      	ldr	r2, [sp, #16]
 80080e4:	b9d8      	cbnz	r0, 800811e <_svfiprintf_r+0xe6>
 80080e6:	06d0      	lsls	r0, r2, #27
 80080e8:	bf44      	itt	mi
 80080ea:	2320      	movmi	r3, #32
 80080ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080f0:	0711      	lsls	r1, r2, #28
 80080f2:	bf44      	itt	mi
 80080f4:	232b      	movmi	r3, #43	; 0x2b
 80080f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080fa:	f89a 3000 	ldrb.w	r3, [sl]
 80080fe:	2b2a      	cmp	r3, #42	; 0x2a
 8008100:	d015      	beq.n	800812e <_svfiprintf_r+0xf6>
 8008102:	9a07      	ldr	r2, [sp, #28]
 8008104:	4654      	mov	r4, sl
 8008106:	2000      	movs	r0, #0
 8008108:	f04f 0c0a 	mov.w	ip, #10
 800810c:	4621      	mov	r1, r4
 800810e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008112:	3b30      	subs	r3, #48	; 0x30
 8008114:	2b09      	cmp	r3, #9
 8008116:	d94d      	bls.n	80081b4 <_svfiprintf_r+0x17c>
 8008118:	b1b0      	cbz	r0, 8008148 <_svfiprintf_r+0x110>
 800811a:	9207      	str	r2, [sp, #28]
 800811c:	e014      	b.n	8008148 <_svfiprintf_r+0x110>
 800811e:	eba0 0308 	sub.w	r3, r0, r8
 8008122:	fa09 f303 	lsl.w	r3, r9, r3
 8008126:	4313      	orrs	r3, r2
 8008128:	9304      	str	r3, [sp, #16]
 800812a:	46a2      	mov	sl, r4
 800812c:	e7d2      	b.n	80080d4 <_svfiprintf_r+0x9c>
 800812e:	9b03      	ldr	r3, [sp, #12]
 8008130:	1d19      	adds	r1, r3, #4
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	9103      	str	r1, [sp, #12]
 8008136:	2b00      	cmp	r3, #0
 8008138:	bfbb      	ittet	lt
 800813a:	425b      	neglt	r3, r3
 800813c:	f042 0202 	orrlt.w	r2, r2, #2
 8008140:	9307      	strge	r3, [sp, #28]
 8008142:	9307      	strlt	r3, [sp, #28]
 8008144:	bfb8      	it	lt
 8008146:	9204      	strlt	r2, [sp, #16]
 8008148:	7823      	ldrb	r3, [r4, #0]
 800814a:	2b2e      	cmp	r3, #46	; 0x2e
 800814c:	d10c      	bne.n	8008168 <_svfiprintf_r+0x130>
 800814e:	7863      	ldrb	r3, [r4, #1]
 8008150:	2b2a      	cmp	r3, #42	; 0x2a
 8008152:	d134      	bne.n	80081be <_svfiprintf_r+0x186>
 8008154:	9b03      	ldr	r3, [sp, #12]
 8008156:	1d1a      	adds	r2, r3, #4
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	9203      	str	r2, [sp, #12]
 800815c:	2b00      	cmp	r3, #0
 800815e:	bfb8      	it	lt
 8008160:	f04f 33ff 	movlt.w	r3, #4294967295
 8008164:	3402      	adds	r4, #2
 8008166:	9305      	str	r3, [sp, #20]
 8008168:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008230 <_svfiprintf_r+0x1f8>
 800816c:	7821      	ldrb	r1, [r4, #0]
 800816e:	2203      	movs	r2, #3
 8008170:	4650      	mov	r0, sl
 8008172:	f7f8 f835 	bl	80001e0 <memchr>
 8008176:	b138      	cbz	r0, 8008188 <_svfiprintf_r+0x150>
 8008178:	9b04      	ldr	r3, [sp, #16]
 800817a:	eba0 000a 	sub.w	r0, r0, sl
 800817e:	2240      	movs	r2, #64	; 0x40
 8008180:	4082      	lsls	r2, r0
 8008182:	4313      	orrs	r3, r2
 8008184:	3401      	adds	r4, #1
 8008186:	9304      	str	r3, [sp, #16]
 8008188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800818c:	4825      	ldr	r0, [pc, #148]	; (8008224 <_svfiprintf_r+0x1ec>)
 800818e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008192:	2206      	movs	r2, #6
 8008194:	f7f8 f824 	bl	80001e0 <memchr>
 8008198:	2800      	cmp	r0, #0
 800819a:	d038      	beq.n	800820e <_svfiprintf_r+0x1d6>
 800819c:	4b22      	ldr	r3, [pc, #136]	; (8008228 <_svfiprintf_r+0x1f0>)
 800819e:	bb1b      	cbnz	r3, 80081e8 <_svfiprintf_r+0x1b0>
 80081a0:	9b03      	ldr	r3, [sp, #12]
 80081a2:	3307      	adds	r3, #7
 80081a4:	f023 0307 	bic.w	r3, r3, #7
 80081a8:	3308      	adds	r3, #8
 80081aa:	9303      	str	r3, [sp, #12]
 80081ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081ae:	4433      	add	r3, r6
 80081b0:	9309      	str	r3, [sp, #36]	; 0x24
 80081b2:	e768      	b.n	8008086 <_svfiprintf_r+0x4e>
 80081b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80081b8:	460c      	mov	r4, r1
 80081ba:	2001      	movs	r0, #1
 80081bc:	e7a6      	b.n	800810c <_svfiprintf_r+0xd4>
 80081be:	2300      	movs	r3, #0
 80081c0:	3401      	adds	r4, #1
 80081c2:	9305      	str	r3, [sp, #20]
 80081c4:	4619      	mov	r1, r3
 80081c6:	f04f 0c0a 	mov.w	ip, #10
 80081ca:	4620      	mov	r0, r4
 80081cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081d0:	3a30      	subs	r2, #48	; 0x30
 80081d2:	2a09      	cmp	r2, #9
 80081d4:	d903      	bls.n	80081de <_svfiprintf_r+0x1a6>
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d0c6      	beq.n	8008168 <_svfiprintf_r+0x130>
 80081da:	9105      	str	r1, [sp, #20]
 80081dc:	e7c4      	b.n	8008168 <_svfiprintf_r+0x130>
 80081de:	fb0c 2101 	mla	r1, ip, r1, r2
 80081e2:	4604      	mov	r4, r0
 80081e4:	2301      	movs	r3, #1
 80081e6:	e7f0      	b.n	80081ca <_svfiprintf_r+0x192>
 80081e8:	ab03      	add	r3, sp, #12
 80081ea:	9300      	str	r3, [sp, #0]
 80081ec:	462a      	mov	r2, r5
 80081ee:	4b0f      	ldr	r3, [pc, #60]	; (800822c <_svfiprintf_r+0x1f4>)
 80081f0:	a904      	add	r1, sp, #16
 80081f2:	4638      	mov	r0, r7
 80081f4:	f7fd fe3a 	bl	8005e6c <_printf_float>
 80081f8:	1c42      	adds	r2, r0, #1
 80081fa:	4606      	mov	r6, r0
 80081fc:	d1d6      	bne.n	80081ac <_svfiprintf_r+0x174>
 80081fe:	89ab      	ldrh	r3, [r5, #12]
 8008200:	065b      	lsls	r3, r3, #25
 8008202:	f53f af2d 	bmi.w	8008060 <_svfiprintf_r+0x28>
 8008206:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008208:	b01d      	add	sp, #116	; 0x74
 800820a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800820e:	ab03      	add	r3, sp, #12
 8008210:	9300      	str	r3, [sp, #0]
 8008212:	462a      	mov	r2, r5
 8008214:	4b05      	ldr	r3, [pc, #20]	; (800822c <_svfiprintf_r+0x1f4>)
 8008216:	a904      	add	r1, sp, #16
 8008218:	4638      	mov	r0, r7
 800821a:	f7fe f8cb 	bl	80063b4 <_printf_i>
 800821e:	e7eb      	b.n	80081f8 <_svfiprintf_r+0x1c0>
 8008220:	080094cc 	.word	0x080094cc
 8008224:	080094d6 	.word	0x080094d6
 8008228:	08005e6d 	.word	0x08005e6d
 800822c:	08007f85 	.word	0x08007f85
 8008230:	080094d2 	.word	0x080094d2

08008234 <__sflush_r>:
 8008234:	898a      	ldrh	r2, [r1, #12]
 8008236:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800823a:	4605      	mov	r5, r0
 800823c:	0710      	lsls	r0, r2, #28
 800823e:	460c      	mov	r4, r1
 8008240:	d458      	bmi.n	80082f4 <__sflush_r+0xc0>
 8008242:	684b      	ldr	r3, [r1, #4]
 8008244:	2b00      	cmp	r3, #0
 8008246:	dc05      	bgt.n	8008254 <__sflush_r+0x20>
 8008248:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800824a:	2b00      	cmp	r3, #0
 800824c:	dc02      	bgt.n	8008254 <__sflush_r+0x20>
 800824e:	2000      	movs	r0, #0
 8008250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008254:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008256:	2e00      	cmp	r6, #0
 8008258:	d0f9      	beq.n	800824e <__sflush_r+0x1a>
 800825a:	2300      	movs	r3, #0
 800825c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008260:	682f      	ldr	r7, [r5, #0]
 8008262:	6a21      	ldr	r1, [r4, #32]
 8008264:	602b      	str	r3, [r5, #0]
 8008266:	d032      	beq.n	80082ce <__sflush_r+0x9a>
 8008268:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800826a:	89a3      	ldrh	r3, [r4, #12]
 800826c:	075a      	lsls	r2, r3, #29
 800826e:	d505      	bpl.n	800827c <__sflush_r+0x48>
 8008270:	6863      	ldr	r3, [r4, #4]
 8008272:	1ac0      	subs	r0, r0, r3
 8008274:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008276:	b10b      	cbz	r3, 800827c <__sflush_r+0x48>
 8008278:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800827a:	1ac0      	subs	r0, r0, r3
 800827c:	2300      	movs	r3, #0
 800827e:	4602      	mov	r2, r0
 8008280:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008282:	6a21      	ldr	r1, [r4, #32]
 8008284:	4628      	mov	r0, r5
 8008286:	47b0      	blx	r6
 8008288:	1c43      	adds	r3, r0, #1
 800828a:	89a3      	ldrh	r3, [r4, #12]
 800828c:	d106      	bne.n	800829c <__sflush_r+0x68>
 800828e:	6829      	ldr	r1, [r5, #0]
 8008290:	291d      	cmp	r1, #29
 8008292:	d82b      	bhi.n	80082ec <__sflush_r+0xb8>
 8008294:	4a29      	ldr	r2, [pc, #164]	; (800833c <__sflush_r+0x108>)
 8008296:	410a      	asrs	r2, r1
 8008298:	07d6      	lsls	r6, r2, #31
 800829a:	d427      	bmi.n	80082ec <__sflush_r+0xb8>
 800829c:	2200      	movs	r2, #0
 800829e:	6062      	str	r2, [r4, #4]
 80082a0:	04d9      	lsls	r1, r3, #19
 80082a2:	6922      	ldr	r2, [r4, #16]
 80082a4:	6022      	str	r2, [r4, #0]
 80082a6:	d504      	bpl.n	80082b2 <__sflush_r+0x7e>
 80082a8:	1c42      	adds	r2, r0, #1
 80082aa:	d101      	bne.n	80082b0 <__sflush_r+0x7c>
 80082ac:	682b      	ldr	r3, [r5, #0]
 80082ae:	b903      	cbnz	r3, 80082b2 <__sflush_r+0x7e>
 80082b0:	6560      	str	r0, [r4, #84]	; 0x54
 80082b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80082b4:	602f      	str	r7, [r5, #0]
 80082b6:	2900      	cmp	r1, #0
 80082b8:	d0c9      	beq.n	800824e <__sflush_r+0x1a>
 80082ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80082be:	4299      	cmp	r1, r3
 80082c0:	d002      	beq.n	80082c8 <__sflush_r+0x94>
 80082c2:	4628      	mov	r0, r5
 80082c4:	f7ff f9e2 	bl	800768c <_free_r>
 80082c8:	2000      	movs	r0, #0
 80082ca:	6360      	str	r0, [r4, #52]	; 0x34
 80082cc:	e7c0      	b.n	8008250 <__sflush_r+0x1c>
 80082ce:	2301      	movs	r3, #1
 80082d0:	4628      	mov	r0, r5
 80082d2:	47b0      	blx	r6
 80082d4:	1c41      	adds	r1, r0, #1
 80082d6:	d1c8      	bne.n	800826a <__sflush_r+0x36>
 80082d8:	682b      	ldr	r3, [r5, #0]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d0c5      	beq.n	800826a <__sflush_r+0x36>
 80082de:	2b1d      	cmp	r3, #29
 80082e0:	d001      	beq.n	80082e6 <__sflush_r+0xb2>
 80082e2:	2b16      	cmp	r3, #22
 80082e4:	d101      	bne.n	80082ea <__sflush_r+0xb6>
 80082e6:	602f      	str	r7, [r5, #0]
 80082e8:	e7b1      	b.n	800824e <__sflush_r+0x1a>
 80082ea:	89a3      	ldrh	r3, [r4, #12]
 80082ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082f0:	81a3      	strh	r3, [r4, #12]
 80082f2:	e7ad      	b.n	8008250 <__sflush_r+0x1c>
 80082f4:	690f      	ldr	r7, [r1, #16]
 80082f6:	2f00      	cmp	r7, #0
 80082f8:	d0a9      	beq.n	800824e <__sflush_r+0x1a>
 80082fa:	0793      	lsls	r3, r2, #30
 80082fc:	680e      	ldr	r6, [r1, #0]
 80082fe:	bf08      	it	eq
 8008300:	694b      	ldreq	r3, [r1, #20]
 8008302:	600f      	str	r7, [r1, #0]
 8008304:	bf18      	it	ne
 8008306:	2300      	movne	r3, #0
 8008308:	eba6 0807 	sub.w	r8, r6, r7
 800830c:	608b      	str	r3, [r1, #8]
 800830e:	f1b8 0f00 	cmp.w	r8, #0
 8008312:	dd9c      	ble.n	800824e <__sflush_r+0x1a>
 8008314:	6a21      	ldr	r1, [r4, #32]
 8008316:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008318:	4643      	mov	r3, r8
 800831a:	463a      	mov	r2, r7
 800831c:	4628      	mov	r0, r5
 800831e:	47b0      	blx	r6
 8008320:	2800      	cmp	r0, #0
 8008322:	dc06      	bgt.n	8008332 <__sflush_r+0xfe>
 8008324:	89a3      	ldrh	r3, [r4, #12]
 8008326:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800832a:	81a3      	strh	r3, [r4, #12]
 800832c:	f04f 30ff 	mov.w	r0, #4294967295
 8008330:	e78e      	b.n	8008250 <__sflush_r+0x1c>
 8008332:	4407      	add	r7, r0
 8008334:	eba8 0800 	sub.w	r8, r8, r0
 8008338:	e7e9      	b.n	800830e <__sflush_r+0xda>
 800833a:	bf00      	nop
 800833c:	dfbffffe 	.word	0xdfbffffe

08008340 <_fflush_r>:
 8008340:	b538      	push	{r3, r4, r5, lr}
 8008342:	690b      	ldr	r3, [r1, #16]
 8008344:	4605      	mov	r5, r0
 8008346:	460c      	mov	r4, r1
 8008348:	b913      	cbnz	r3, 8008350 <_fflush_r+0x10>
 800834a:	2500      	movs	r5, #0
 800834c:	4628      	mov	r0, r5
 800834e:	bd38      	pop	{r3, r4, r5, pc}
 8008350:	b118      	cbz	r0, 800835a <_fflush_r+0x1a>
 8008352:	6a03      	ldr	r3, [r0, #32]
 8008354:	b90b      	cbnz	r3, 800835a <_fflush_r+0x1a>
 8008356:	f7fe f9db 	bl	8006710 <__sinit>
 800835a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d0f3      	beq.n	800834a <_fflush_r+0xa>
 8008362:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008364:	07d0      	lsls	r0, r2, #31
 8008366:	d404      	bmi.n	8008372 <_fflush_r+0x32>
 8008368:	0599      	lsls	r1, r3, #22
 800836a:	d402      	bmi.n	8008372 <_fflush_r+0x32>
 800836c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800836e:	f7fe fb00 	bl	8006972 <__retarget_lock_acquire_recursive>
 8008372:	4628      	mov	r0, r5
 8008374:	4621      	mov	r1, r4
 8008376:	f7ff ff5d 	bl	8008234 <__sflush_r>
 800837a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800837c:	07da      	lsls	r2, r3, #31
 800837e:	4605      	mov	r5, r0
 8008380:	d4e4      	bmi.n	800834c <_fflush_r+0xc>
 8008382:	89a3      	ldrh	r3, [r4, #12]
 8008384:	059b      	lsls	r3, r3, #22
 8008386:	d4e1      	bmi.n	800834c <_fflush_r+0xc>
 8008388:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800838a:	f7fe faf3 	bl	8006974 <__retarget_lock_release_recursive>
 800838e:	e7dd      	b.n	800834c <_fflush_r+0xc>

08008390 <_sbrk_r>:
 8008390:	b538      	push	{r3, r4, r5, lr}
 8008392:	4d06      	ldr	r5, [pc, #24]	; (80083ac <_sbrk_r+0x1c>)
 8008394:	2300      	movs	r3, #0
 8008396:	4604      	mov	r4, r0
 8008398:	4608      	mov	r0, r1
 800839a:	602b      	str	r3, [r5, #0]
 800839c:	f7f9 fe6c 	bl	8002078 <_sbrk>
 80083a0:	1c43      	adds	r3, r0, #1
 80083a2:	d102      	bne.n	80083aa <_sbrk_r+0x1a>
 80083a4:	682b      	ldr	r3, [r5, #0]
 80083a6:	b103      	cbz	r3, 80083aa <_sbrk_r+0x1a>
 80083a8:	6023      	str	r3, [r4, #0]
 80083aa:	bd38      	pop	{r3, r4, r5, pc}
 80083ac:	20000990 	.word	0x20000990

080083b0 <__assert_func>:
 80083b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80083b2:	4614      	mov	r4, r2
 80083b4:	461a      	mov	r2, r3
 80083b6:	4b09      	ldr	r3, [pc, #36]	; (80083dc <__assert_func+0x2c>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4605      	mov	r5, r0
 80083bc:	68d8      	ldr	r0, [r3, #12]
 80083be:	b14c      	cbz	r4, 80083d4 <__assert_func+0x24>
 80083c0:	4b07      	ldr	r3, [pc, #28]	; (80083e0 <__assert_func+0x30>)
 80083c2:	9100      	str	r1, [sp, #0]
 80083c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80083c8:	4906      	ldr	r1, [pc, #24]	; (80083e4 <__assert_func+0x34>)
 80083ca:	462b      	mov	r3, r5
 80083cc:	f000 f872 	bl	80084b4 <fiprintf>
 80083d0:	f000 f882 	bl	80084d8 <abort>
 80083d4:	4b04      	ldr	r3, [pc, #16]	; (80083e8 <__assert_func+0x38>)
 80083d6:	461c      	mov	r4, r3
 80083d8:	e7f3      	b.n	80083c2 <__assert_func+0x12>
 80083da:	bf00      	nop
 80083dc:	2000006c 	.word	0x2000006c
 80083e0:	080094e7 	.word	0x080094e7
 80083e4:	080094f4 	.word	0x080094f4
 80083e8:	08009522 	.word	0x08009522

080083ec <_calloc_r>:
 80083ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80083ee:	fba1 2402 	umull	r2, r4, r1, r2
 80083f2:	b94c      	cbnz	r4, 8008408 <_calloc_r+0x1c>
 80083f4:	4611      	mov	r1, r2
 80083f6:	9201      	str	r2, [sp, #4]
 80083f8:	f7ff f9bc 	bl	8007774 <_malloc_r>
 80083fc:	9a01      	ldr	r2, [sp, #4]
 80083fe:	4605      	mov	r5, r0
 8008400:	b930      	cbnz	r0, 8008410 <_calloc_r+0x24>
 8008402:	4628      	mov	r0, r5
 8008404:	b003      	add	sp, #12
 8008406:	bd30      	pop	{r4, r5, pc}
 8008408:	220c      	movs	r2, #12
 800840a:	6002      	str	r2, [r0, #0]
 800840c:	2500      	movs	r5, #0
 800840e:	e7f8      	b.n	8008402 <_calloc_r+0x16>
 8008410:	4621      	mov	r1, r4
 8008412:	f7fe fa30 	bl	8006876 <memset>
 8008416:	e7f4      	b.n	8008402 <_calloc_r+0x16>

08008418 <__ascii_mbtowc>:
 8008418:	b082      	sub	sp, #8
 800841a:	b901      	cbnz	r1, 800841e <__ascii_mbtowc+0x6>
 800841c:	a901      	add	r1, sp, #4
 800841e:	b142      	cbz	r2, 8008432 <__ascii_mbtowc+0x1a>
 8008420:	b14b      	cbz	r3, 8008436 <__ascii_mbtowc+0x1e>
 8008422:	7813      	ldrb	r3, [r2, #0]
 8008424:	600b      	str	r3, [r1, #0]
 8008426:	7812      	ldrb	r2, [r2, #0]
 8008428:	1e10      	subs	r0, r2, #0
 800842a:	bf18      	it	ne
 800842c:	2001      	movne	r0, #1
 800842e:	b002      	add	sp, #8
 8008430:	4770      	bx	lr
 8008432:	4610      	mov	r0, r2
 8008434:	e7fb      	b.n	800842e <__ascii_mbtowc+0x16>
 8008436:	f06f 0001 	mvn.w	r0, #1
 800843a:	e7f8      	b.n	800842e <__ascii_mbtowc+0x16>

0800843c <_realloc_r>:
 800843c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008440:	4680      	mov	r8, r0
 8008442:	4614      	mov	r4, r2
 8008444:	460e      	mov	r6, r1
 8008446:	b921      	cbnz	r1, 8008452 <_realloc_r+0x16>
 8008448:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800844c:	4611      	mov	r1, r2
 800844e:	f7ff b991 	b.w	8007774 <_malloc_r>
 8008452:	b92a      	cbnz	r2, 8008460 <_realloc_r+0x24>
 8008454:	f7ff f91a 	bl	800768c <_free_r>
 8008458:	4625      	mov	r5, r4
 800845a:	4628      	mov	r0, r5
 800845c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008460:	f000 f841 	bl	80084e6 <_malloc_usable_size_r>
 8008464:	4284      	cmp	r4, r0
 8008466:	4607      	mov	r7, r0
 8008468:	d802      	bhi.n	8008470 <_realloc_r+0x34>
 800846a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800846e:	d812      	bhi.n	8008496 <_realloc_r+0x5a>
 8008470:	4621      	mov	r1, r4
 8008472:	4640      	mov	r0, r8
 8008474:	f7ff f97e 	bl	8007774 <_malloc_r>
 8008478:	4605      	mov	r5, r0
 800847a:	2800      	cmp	r0, #0
 800847c:	d0ed      	beq.n	800845a <_realloc_r+0x1e>
 800847e:	42bc      	cmp	r4, r7
 8008480:	4622      	mov	r2, r4
 8008482:	4631      	mov	r1, r6
 8008484:	bf28      	it	cs
 8008486:	463a      	movcs	r2, r7
 8008488:	f7fe fa75 	bl	8006976 <memcpy>
 800848c:	4631      	mov	r1, r6
 800848e:	4640      	mov	r0, r8
 8008490:	f7ff f8fc 	bl	800768c <_free_r>
 8008494:	e7e1      	b.n	800845a <_realloc_r+0x1e>
 8008496:	4635      	mov	r5, r6
 8008498:	e7df      	b.n	800845a <_realloc_r+0x1e>

0800849a <__ascii_wctomb>:
 800849a:	b149      	cbz	r1, 80084b0 <__ascii_wctomb+0x16>
 800849c:	2aff      	cmp	r2, #255	; 0xff
 800849e:	bf85      	ittet	hi
 80084a0:	238a      	movhi	r3, #138	; 0x8a
 80084a2:	6003      	strhi	r3, [r0, #0]
 80084a4:	700a      	strbls	r2, [r1, #0]
 80084a6:	f04f 30ff 	movhi.w	r0, #4294967295
 80084aa:	bf98      	it	ls
 80084ac:	2001      	movls	r0, #1
 80084ae:	4770      	bx	lr
 80084b0:	4608      	mov	r0, r1
 80084b2:	4770      	bx	lr

080084b4 <fiprintf>:
 80084b4:	b40e      	push	{r1, r2, r3}
 80084b6:	b503      	push	{r0, r1, lr}
 80084b8:	4601      	mov	r1, r0
 80084ba:	ab03      	add	r3, sp, #12
 80084bc:	4805      	ldr	r0, [pc, #20]	; (80084d4 <fiprintf+0x20>)
 80084be:	f853 2b04 	ldr.w	r2, [r3], #4
 80084c2:	6800      	ldr	r0, [r0, #0]
 80084c4:	9301      	str	r3, [sp, #4]
 80084c6:	f000 f83f 	bl	8008548 <_vfiprintf_r>
 80084ca:	b002      	add	sp, #8
 80084cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80084d0:	b003      	add	sp, #12
 80084d2:	4770      	bx	lr
 80084d4:	2000006c 	.word	0x2000006c

080084d8 <abort>:
 80084d8:	b508      	push	{r3, lr}
 80084da:	2006      	movs	r0, #6
 80084dc:	f000 fa0c 	bl	80088f8 <raise>
 80084e0:	2001      	movs	r0, #1
 80084e2:	f7f9 fd51 	bl	8001f88 <_exit>

080084e6 <_malloc_usable_size_r>:
 80084e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084ea:	1f18      	subs	r0, r3, #4
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	bfbc      	itt	lt
 80084f0:	580b      	ldrlt	r3, [r1, r0]
 80084f2:	18c0      	addlt	r0, r0, r3
 80084f4:	4770      	bx	lr

080084f6 <__sfputc_r>:
 80084f6:	6893      	ldr	r3, [r2, #8]
 80084f8:	3b01      	subs	r3, #1
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	b410      	push	{r4}
 80084fe:	6093      	str	r3, [r2, #8]
 8008500:	da08      	bge.n	8008514 <__sfputc_r+0x1e>
 8008502:	6994      	ldr	r4, [r2, #24]
 8008504:	42a3      	cmp	r3, r4
 8008506:	db01      	blt.n	800850c <__sfputc_r+0x16>
 8008508:	290a      	cmp	r1, #10
 800850a:	d103      	bne.n	8008514 <__sfputc_r+0x1e>
 800850c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008510:	f000 b934 	b.w	800877c <__swbuf_r>
 8008514:	6813      	ldr	r3, [r2, #0]
 8008516:	1c58      	adds	r0, r3, #1
 8008518:	6010      	str	r0, [r2, #0]
 800851a:	7019      	strb	r1, [r3, #0]
 800851c:	4608      	mov	r0, r1
 800851e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008522:	4770      	bx	lr

08008524 <__sfputs_r>:
 8008524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008526:	4606      	mov	r6, r0
 8008528:	460f      	mov	r7, r1
 800852a:	4614      	mov	r4, r2
 800852c:	18d5      	adds	r5, r2, r3
 800852e:	42ac      	cmp	r4, r5
 8008530:	d101      	bne.n	8008536 <__sfputs_r+0x12>
 8008532:	2000      	movs	r0, #0
 8008534:	e007      	b.n	8008546 <__sfputs_r+0x22>
 8008536:	f814 1b01 	ldrb.w	r1, [r4], #1
 800853a:	463a      	mov	r2, r7
 800853c:	4630      	mov	r0, r6
 800853e:	f7ff ffda 	bl	80084f6 <__sfputc_r>
 8008542:	1c43      	adds	r3, r0, #1
 8008544:	d1f3      	bne.n	800852e <__sfputs_r+0xa>
 8008546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008548 <_vfiprintf_r>:
 8008548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800854c:	460d      	mov	r5, r1
 800854e:	b09d      	sub	sp, #116	; 0x74
 8008550:	4614      	mov	r4, r2
 8008552:	4698      	mov	r8, r3
 8008554:	4606      	mov	r6, r0
 8008556:	b118      	cbz	r0, 8008560 <_vfiprintf_r+0x18>
 8008558:	6a03      	ldr	r3, [r0, #32]
 800855a:	b90b      	cbnz	r3, 8008560 <_vfiprintf_r+0x18>
 800855c:	f7fe f8d8 	bl	8006710 <__sinit>
 8008560:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008562:	07d9      	lsls	r1, r3, #31
 8008564:	d405      	bmi.n	8008572 <_vfiprintf_r+0x2a>
 8008566:	89ab      	ldrh	r3, [r5, #12]
 8008568:	059a      	lsls	r2, r3, #22
 800856a:	d402      	bmi.n	8008572 <_vfiprintf_r+0x2a>
 800856c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800856e:	f7fe fa00 	bl	8006972 <__retarget_lock_acquire_recursive>
 8008572:	89ab      	ldrh	r3, [r5, #12]
 8008574:	071b      	lsls	r3, r3, #28
 8008576:	d501      	bpl.n	800857c <_vfiprintf_r+0x34>
 8008578:	692b      	ldr	r3, [r5, #16]
 800857a:	b99b      	cbnz	r3, 80085a4 <_vfiprintf_r+0x5c>
 800857c:	4629      	mov	r1, r5
 800857e:	4630      	mov	r0, r6
 8008580:	f000 f93a 	bl	80087f8 <__swsetup_r>
 8008584:	b170      	cbz	r0, 80085a4 <_vfiprintf_r+0x5c>
 8008586:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008588:	07dc      	lsls	r4, r3, #31
 800858a:	d504      	bpl.n	8008596 <_vfiprintf_r+0x4e>
 800858c:	f04f 30ff 	mov.w	r0, #4294967295
 8008590:	b01d      	add	sp, #116	; 0x74
 8008592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008596:	89ab      	ldrh	r3, [r5, #12]
 8008598:	0598      	lsls	r0, r3, #22
 800859a:	d4f7      	bmi.n	800858c <_vfiprintf_r+0x44>
 800859c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800859e:	f7fe f9e9 	bl	8006974 <__retarget_lock_release_recursive>
 80085a2:	e7f3      	b.n	800858c <_vfiprintf_r+0x44>
 80085a4:	2300      	movs	r3, #0
 80085a6:	9309      	str	r3, [sp, #36]	; 0x24
 80085a8:	2320      	movs	r3, #32
 80085aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80085ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80085b2:	2330      	movs	r3, #48	; 0x30
 80085b4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008768 <_vfiprintf_r+0x220>
 80085b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80085bc:	f04f 0901 	mov.w	r9, #1
 80085c0:	4623      	mov	r3, r4
 80085c2:	469a      	mov	sl, r3
 80085c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085c8:	b10a      	cbz	r2, 80085ce <_vfiprintf_r+0x86>
 80085ca:	2a25      	cmp	r2, #37	; 0x25
 80085cc:	d1f9      	bne.n	80085c2 <_vfiprintf_r+0x7a>
 80085ce:	ebba 0b04 	subs.w	fp, sl, r4
 80085d2:	d00b      	beq.n	80085ec <_vfiprintf_r+0xa4>
 80085d4:	465b      	mov	r3, fp
 80085d6:	4622      	mov	r2, r4
 80085d8:	4629      	mov	r1, r5
 80085da:	4630      	mov	r0, r6
 80085dc:	f7ff ffa2 	bl	8008524 <__sfputs_r>
 80085e0:	3001      	adds	r0, #1
 80085e2:	f000 80a9 	beq.w	8008738 <_vfiprintf_r+0x1f0>
 80085e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085e8:	445a      	add	r2, fp
 80085ea:	9209      	str	r2, [sp, #36]	; 0x24
 80085ec:	f89a 3000 	ldrb.w	r3, [sl]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	f000 80a1 	beq.w	8008738 <_vfiprintf_r+0x1f0>
 80085f6:	2300      	movs	r3, #0
 80085f8:	f04f 32ff 	mov.w	r2, #4294967295
 80085fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008600:	f10a 0a01 	add.w	sl, sl, #1
 8008604:	9304      	str	r3, [sp, #16]
 8008606:	9307      	str	r3, [sp, #28]
 8008608:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800860c:	931a      	str	r3, [sp, #104]	; 0x68
 800860e:	4654      	mov	r4, sl
 8008610:	2205      	movs	r2, #5
 8008612:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008616:	4854      	ldr	r0, [pc, #336]	; (8008768 <_vfiprintf_r+0x220>)
 8008618:	f7f7 fde2 	bl	80001e0 <memchr>
 800861c:	9a04      	ldr	r2, [sp, #16]
 800861e:	b9d8      	cbnz	r0, 8008658 <_vfiprintf_r+0x110>
 8008620:	06d1      	lsls	r1, r2, #27
 8008622:	bf44      	itt	mi
 8008624:	2320      	movmi	r3, #32
 8008626:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800862a:	0713      	lsls	r3, r2, #28
 800862c:	bf44      	itt	mi
 800862e:	232b      	movmi	r3, #43	; 0x2b
 8008630:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008634:	f89a 3000 	ldrb.w	r3, [sl]
 8008638:	2b2a      	cmp	r3, #42	; 0x2a
 800863a:	d015      	beq.n	8008668 <_vfiprintf_r+0x120>
 800863c:	9a07      	ldr	r2, [sp, #28]
 800863e:	4654      	mov	r4, sl
 8008640:	2000      	movs	r0, #0
 8008642:	f04f 0c0a 	mov.w	ip, #10
 8008646:	4621      	mov	r1, r4
 8008648:	f811 3b01 	ldrb.w	r3, [r1], #1
 800864c:	3b30      	subs	r3, #48	; 0x30
 800864e:	2b09      	cmp	r3, #9
 8008650:	d94d      	bls.n	80086ee <_vfiprintf_r+0x1a6>
 8008652:	b1b0      	cbz	r0, 8008682 <_vfiprintf_r+0x13a>
 8008654:	9207      	str	r2, [sp, #28]
 8008656:	e014      	b.n	8008682 <_vfiprintf_r+0x13a>
 8008658:	eba0 0308 	sub.w	r3, r0, r8
 800865c:	fa09 f303 	lsl.w	r3, r9, r3
 8008660:	4313      	orrs	r3, r2
 8008662:	9304      	str	r3, [sp, #16]
 8008664:	46a2      	mov	sl, r4
 8008666:	e7d2      	b.n	800860e <_vfiprintf_r+0xc6>
 8008668:	9b03      	ldr	r3, [sp, #12]
 800866a:	1d19      	adds	r1, r3, #4
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	9103      	str	r1, [sp, #12]
 8008670:	2b00      	cmp	r3, #0
 8008672:	bfbb      	ittet	lt
 8008674:	425b      	neglt	r3, r3
 8008676:	f042 0202 	orrlt.w	r2, r2, #2
 800867a:	9307      	strge	r3, [sp, #28]
 800867c:	9307      	strlt	r3, [sp, #28]
 800867e:	bfb8      	it	lt
 8008680:	9204      	strlt	r2, [sp, #16]
 8008682:	7823      	ldrb	r3, [r4, #0]
 8008684:	2b2e      	cmp	r3, #46	; 0x2e
 8008686:	d10c      	bne.n	80086a2 <_vfiprintf_r+0x15a>
 8008688:	7863      	ldrb	r3, [r4, #1]
 800868a:	2b2a      	cmp	r3, #42	; 0x2a
 800868c:	d134      	bne.n	80086f8 <_vfiprintf_r+0x1b0>
 800868e:	9b03      	ldr	r3, [sp, #12]
 8008690:	1d1a      	adds	r2, r3, #4
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	9203      	str	r2, [sp, #12]
 8008696:	2b00      	cmp	r3, #0
 8008698:	bfb8      	it	lt
 800869a:	f04f 33ff 	movlt.w	r3, #4294967295
 800869e:	3402      	adds	r4, #2
 80086a0:	9305      	str	r3, [sp, #20]
 80086a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008778 <_vfiprintf_r+0x230>
 80086a6:	7821      	ldrb	r1, [r4, #0]
 80086a8:	2203      	movs	r2, #3
 80086aa:	4650      	mov	r0, sl
 80086ac:	f7f7 fd98 	bl	80001e0 <memchr>
 80086b0:	b138      	cbz	r0, 80086c2 <_vfiprintf_r+0x17a>
 80086b2:	9b04      	ldr	r3, [sp, #16]
 80086b4:	eba0 000a 	sub.w	r0, r0, sl
 80086b8:	2240      	movs	r2, #64	; 0x40
 80086ba:	4082      	lsls	r2, r0
 80086bc:	4313      	orrs	r3, r2
 80086be:	3401      	adds	r4, #1
 80086c0:	9304      	str	r3, [sp, #16]
 80086c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086c6:	4829      	ldr	r0, [pc, #164]	; (800876c <_vfiprintf_r+0x224>)
 80086c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086cc:	2206      	movs	r2, #6
 80086ce:	f7f7 fd87 	bl	80001e0 <memchr>
 80086d2:	2800      	cmp	r0, #0
 80086d4:	d03f      	beq.n	8008756 <_vfiprintf_r+0x20e>
 80086d6:	4b26      	ldr	r3, [pc, #152]	; (8008770 <_vfiprintf_r+0x228>)
 80086d8:	bb1b      	cbnz	r3, 8008722 <_vfiprintf_r+0x1da>
 80086da:	9b03      	ldr	r3, [sp, #12]
 80086dc:	3307      	adds	r3, #7
 80086de:	f023 0307 	bic.w	r3, r3, #7
 80086e2:	3308      	adds	r3, #8
 80086e4:	9303      	str	r3, [sp, #12]
 80086e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086e8:	443b      	add	r3, r7
 80086ea:	9309      	str	r3, [sp, #36]	; 0x24
 80086ec:	e768      	b.n	80085c0 <_vfiprintf_r+0x78>
 80086ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80086f2:	460c      	mov	r4, r1
 80086f4:	2001      	movs	r0, #1
 80086f6:	e7a6      	b.n	8008646 <_vfiprintf_r+0xfe>
 80086f8:	2300      	movs	r3, #0
 80086fa:	3401      	adds	r4, #1
 80086fc:	9305      	str	r3, [sp, #20]
 80086fe:	4619      	mov	r1, r3
 8008700:	f04f 0c0a 	mov.w	ip, #10
 8008704:	4620      	mov	r0, r4
 8008706:	f810 2b01 	ldrb.w	r2, [r0], #1
 800870a:	3a30      	subs	r2, #48	; 0x30
 800870c:	2a09      	cmp	r2, #9
 800870e:	d903      	bls.n	8008718 <_vfiprintf_r+0x1d0>
 8008710:	2b00      	cmp	r3, #0
 8008712:	d0c6      	beq.n	80086a2 <_vfiprintf_r+0x15a>
 8008714:	9105      	str	r1, [sp, #20]
 8008716:	e7c4      	b.n	80086a2 <_vfiprintf_r+0x15a>
 8008718:	fb0c 2101 	mla	r1, ip, r1, r2
 800871c:	4604      	mov	r4, r0
 800871e:	2301      	movs	r3, #1
 8008720:	e7f0      	b.n	8008704 <_vfiprintf_r+0x1bc>
 8008722:	ab03      	add	r3, sp, #12
 8008724:	9300      	str	r3, [sp, #0]
 8008726:	462a      	mov	r2, r5
 8008728:	4b12      	ldr	r3, [pc, #72]	; (8008774 <_vfiprintf_r+0x22c>)
 800872a:	a904      	add	r1, sp, #16
 800872c:	4630      	mov	r0, r6
 800872e:	f7fd fb9d 	bl	8005e6c <_printf_float>
 8008732:	4607      	mov	r7, r0
 8008734:	1c78      	adds	r0, r7, #1
 8008736:	d1d6      	bne.n	80086e6 <_vfiprintf_r+0x19e>
 8008738:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800873a:	07d9      	lsls	r1, r3, #31
 800873c:	d405      	bmi.n	800874a <_vfiprintf_r+0x202>
 800873e:	89ab      	ldrh	r3, [r5, #12]
 8008740:	059a      	lsls	r2, r3, #22
 8008742:	d402      	bmi.n	800874a <_vfiprintf_r+0x202>
 8008744:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008746:	f7fe f915 	bl	8006974 <__retarget_lock_release_recursive>
 800874a:	89ab      	ldrh	r3, [r5, #12]
 800874c:	065b      	lsls	r3, r3, #25
 800874e:	f53f af1d 	bmi.w	800858c <_vfiprintf_r+0x44>
 8008752:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008754:	e71c      	b.n	8008590 <_vfiprintf_r+0x48>
 8008756:	ab03      	add	r3, sp, #12
 8008758:	9300      	str	r3, [sp, #0]
 800875a:	462a      	mov	r2, r5
 800875c:	4b05      	ldr	r3, [pc, #20]	; (8008774 <_vfiprintf_r+0x22c>)
 800875e:	a904      	add	r1, sp, #16
 8008760:	4630      	mov	r0, r6
 8008762:	f7fd fe27 	bl	80063b4 <_printf_i>
 8008766:	e7e4      	b.n	8008732 <_vfiprintf_r+0x1ea>
 8008768:	080094cc 	.word	0x080094cc
 800876c:	080094d6 	.word	0x080094d6
 8008770:	08005e6d 	.word	0x08005e6d
 8008774:	08008525 	.word	0x08008525
 8008778:	080094d2 	.word	0x080094d2

0800877c <__swbuf_r>:
 800877c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800877e:	460e      	mov	r6, r1
 8008780:	4614      	mov	r4, r2
 8008782:	4605      	mov	r5, r0
 8008784:	b118      	cbz	r0, 800878e <__swbuf_r+0x12>
 8008786:	6a03      	ldr	r3, [r0, #32]
 8008788:	b90b      	cbnz	r3, 800878e <__swbuf_r+0x12>
 800878a:	f7fd ffc1 	bl	8006710 <__sinit>
 800878e:	69a3      	ldr	r3, [r4, #24]
 8008790:	60a3      	str	r3, [r4, #8]
 8008792:	89a3      	ldrh	r3, [r4, #12]
 8008794:	071a      	lsls	r2, r3, #28
 8008796:	d525      	bpl.n	80087e4 <__swbuf_r+0x68>
 8008798:	6923      	ldr	r3, [r4, #16]
 800879a:	b31b      	cbz	r3, 80087e4 <__swbuf_r+0x68>
 800879c:	6823      	ldr	r3, [r4, #0]
 800879e:	6922      	ldr	r2, [r4, #16]
 80087a0:	1a98      	subs	r0, r3, r2
 80087a2:	6963      	ldr	r3, [r4, #20]
 80087a4:	b2f6      	uxtb	r6, r6
 80087a6:	4283      	cmp	r3, r0
 80087a8:	4637      	mov	r7, r6
 80087aa:	dc04      	bgt.n	80087b6 <__swbuf_r+0x3a>
 80087ac:	4621      	mov	r1, r4
 80087ae:	4628      	mov	r0, r5
 80087b0:	f7ff fdc6 	bl	8008340 <_fflush_r>
 80087b4:	b9e0      	cbnz	r0, 80087f0 <__swbuf_r+0x74>
 80087b6:	68a3      	ldr	r3, [r4, #8]
 80087b8:	3b01      	subs	r3, #1
 80087ba:	60a3      	str	r3, [r4, #8]
 80087bc:	6823      	ldr	r3, [r4, #0]
 80087be:	1c5a      	adds	r2, r3, #1
 80087c0:	6022      	str	r2, [r4, #0]
 80087c2:	701e      	strb	r6, [r3, #0]
 80087c4:	6962      	ldr	r2, [r4, #20]
 80087c6:	1c43      	adds	r3, r0, #1
 80087c8:	429a      	cmp	r2, r3
 80087ca:	d004      	beq.n	80087d6 <__swbuf_r+0x5a>
 80087cc:	89a3      	ldrh	r3, [r4, #12]
 80087ce:	07db      	lsls	r3, r3, #31
 80087d0:	d506      	bpl.n	80087e0 <__swbuf_r+0x64>
 80087d2:	2e0a      	cmp	r6, #10
 80087d4:	d104      	bne.n	80087e0 <__swbuf_r+0x64>
 80087d6:	4621      	mov	r1, r4
 80087d8:	4628      	mov	r0, r5
 80087da:	f7ff fdb1 	bl	8008340 <_fflush_r>
 80087de:	b938      	cbnz	r0, 80087f0 <__swbuf_r+0x74>
 80087e0:	4638      	mov	r0, r7
 80087e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087e4:	4621      	mov	r1, r4
 80087e6:	4628      	mov	r0, r5
 80087e8:	f000 f806 	bl	80087f8 <__swsetup_r>
 80087ec:	2800      	cmp	r0, #0
 80087ee:	d0d5      	beq.n	800879c <__swbuf_r+0x20>
 80087f0:	f04f 37ff 	mov.w	r7, #4294967295
 80087f4:	e7f4      	b.n	80087e0 <__swbuf_r+0x64>
	...

080087f8 <__swsetup_r>:
 80087f8:	b538      	push	{r3, r4, r5, lr}
 80087fa:	4b2a      	ldr	r3, [pc, #168]	; (80088a4 <__swsetup_r+0xac>)
 80087fc:	4605      	mov	r5, r0
 80087fe:	6818      	ldr	r0, [r3, #0]
 8008800:	460c      	mov	r4, r1
 8008802:	b118      	cbz	r0, 800880c <__swsetup_r+0x14>
 8008804:	6a03      	ldr	r3, [r0, #32]
 8008806:	b90b      	cbnz	r3, 800880c <__swsetup_r+0x14>
 8008808:	f7fd ff82 	bl	8006710 <__sinit>
 800880c:	89a3      	ldrh	r3, [r4, #12]
 800880e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008812:	0718      	lsls	r0, r3, #28
 8008814:	d422      	bmi.n	800885c <__swsetup_r+0x64>
 8008816:	06d9      	lsls	r1, r3, #27
 8008818:	d407      	bmi.n	800882a <__swsetup_r+0x32>
 800881a:	2309      	movs	r3, #9
 800881c:	602b      	str	r3, [r5, #0]
 800881e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008822:	81a3      	strh	r3, [r4, #12]
 8008824:	f04f 30ff 	mov.w	r0, #4294967295
 8008828:	e034      	b.n	8008894 <__swsetup_r+0x9c>
 800882a:	0758      	lsls	r0, r3, #29
 800882c:	d512      	bpl.n	8008854 <__swsetup_r+0x5c>
 800882e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008830:	b141      	cbz	r1, 8008844 <__swsetup_r+0x4c>
 8008832:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008836:	4299      	cmp	r1, r3
 8008838:	d002      	beq.n	8008840 <__swsetup_r+0x48>
 800883a:	4628      	mov	r0, r5
 800883c:	f7fe ff26 	bl	800768c <_free_r>
 8008840:	2300      	movs	r3, #0
 8008842:	6363      	str	r3, [r4, #52]	; 0x34
 8008844:	89a3      	ldrh	r3, [r4, #12]
 8008846:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800884a:	81a3      	strh	r3, [r4, #12]
 800884c:	2300      	movs	r3, #0
 800884e:	6063      	str	r3, [r4, #4]
 8008850:	6923      	ldr	r3, [r4, #16]
 8008852:	6023      	str	r3, [r4, #0]
 8008854:	89a3      	ldrh	r3, [r4, #12]
 8008856:	f043 0308 	orr.w	r3, r3, #8
 800885a:	81a3      	strh	r3, [r4, #12]
 800885c:	6923      	ldr	r3, [r4, #16]
 800885e:	b94b      	cbnz	r3, 8008874 <__swsetup_r+0x7c>
 8008860:	89a3      	ldrh	r3, [r4, #12]
 8008862:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008866:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800886a:	d003      	beq.n	8008874 <__swsetup_r+0x7c>
 800886c:	4621      	mov	r1, r4
 800886e:	4628      	mov	r0, r5
 8008870:	f000 f884 	bl	800897c <__smakebuf_r>
 8008874:	89a0      	ldrh	r0, [r4, #12]
 8008876:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800887a:	f010 0301 	ands.w	r3, r0, #1
 800887e:	d00a      	beq.n	8008896 <__swsetup_r+0x9e>
 8008880:	2300      	movs	r3, #0
 8008882:	60a3      	str	r3, [r4, #8]
 8008884:	6963      	ldr	r3, [r4, #20]
 8008886:	425b      	negs	r3, r3
 8008888:	61a3      	str	r3, [r4, #24]
 800888a:	6923      	ldr	r3, [r4, #16]
 800888c:	b943      	cbnz	r3, 80088a0 <__swsetup_r+0xa8>
 800888e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008892:	d1c4      	bne.n	800881e <__swsetup_r+0x26>
 8008894:	bd38      	pop	{r3, r4, r5, pc}
 8008896:	0781      	lsls	r1, r0, #30
 8008898:	bf58      	it	pl
 800889a:	6963      	ldrpl	r3, [r4, #20]
 800889c:	60a3      	str	r3, [r4, #8]
 800889e:	e7f4      	b.n	800888a <__swsetup_r+0x92>
 80088a0:	2000      	movs	r0, #0
 80088a2:	e7f7      	b.n	8008894 <__swsetup_r+0x9c>
 80088a4:	2000006c 	.word	0x2000006c

080088a8 <_raise_r>:
 80088a8:	291f      	cmp	r1, #31
 80088aa:	b538      	push	{r3, r4, r5, lr}
 80088ac:	4604      	mov	r4, r0
 80088ae:	460d      	mov	r5, r1
 80088b0:	d904      	bls.n	80088bc <_raise_r+0x14>
 80088b2:	2316      	movs	r3, #22
 80088b4:	6003      	str	r3, [r0, #0]
 80088b6:	f04f 30ff 	mov.w	r0, #4294967295
 80088ba:	bd38      	pop	{r3, r4, r5, pc}
 80088bc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80088be:	b112      	cbz	r2, 80088c6 <_raise_r+0x1e>
 80088c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80088c4:	b94b      	cbnz	r3, 80088da <_raise_r+0x32>
 80088c6:	4620      	mov	r0, r4
 80088c8:	f000 f830 	bl	800892c <_getpid_r>
 80088cc:	462a      	mov	r2, r5
 80088ce:	4601      	mov	r1, r0
 80088d0:	4620      	mov	r0, r4
 80088d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088d6:	f000 b817 	b.w	8008908 <_kill_r>
 80088da:	2b01      	cmp	r3, #1
 80088dc:	d00a      	beq.n	80088f4 <_raise_r+0x4c>
 80088de:	1c59      	adds	r1, r3, #1
 80088e0:	d103      	bne.n	80088ea <_raise_r+0x42>
 80088e2:	2316      	movs	r3, #22
 80088e4:	6003      	str	r3, [r0, #0]
 80088e6:	2001      	movs	r0, #1
 80088e8:	e7e7      	b.n	80088ba <_raise_r+0x12>
 80088ea:	2400      	movs	r4, #0
 80088ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80088f0:	4628      	mov	r0, r5
 80088f2:	4798      	blx	r3
 80088f4:	2000      	movs	r0, #0
 80088f6:	e7e0      	b.n	80088ba <_raise_r+0x12>

080088f8 <raise>:
 80088f8:	4b02      	ldr	r3, [pc, #8]	; (8008904 <raise+0xc>)
 80088fa:	4601      	mov	r1, r0
 80088fc:	6818      	ldr	r0, [r3, #0]
 80088fe:	f7ff bfd3 	b.w	80088a8 <_raise_r>
 8008902:	bf00      	nop
 8008904:	2000006c 	.word	0x2000006c

08008908 <_kill_r>:
 8008908:	b538      	push	{r3, r4, r5, lr}
 800890a:	4d07      	ldr	r5, [pc, #28]	; (8008928 <_kill_r+0x20>)
 800890c:	2300      	movs	r3, #0
 800890e:	4604      	mov	r4, r0
 8008910:	4608      	mov	r0, r1
 8008912:	4611      	mov	r1, r2
 8008914:	602b      	str	r3, [r5, #0]
 8008916:	f7f9 fb27 	bl	8001f68 <_kill>
 800891a:	1c43      	adds	r3, r0, #1
 800891c:	d102      	bne.n	8008924 <_kill_r+0x1c>
 800891e:	682b      	ldr	r3, [r5, #0]
 8008920:	b103      	cbz	r3, 8008924 <_kill_r+0x1c>
 8008922:	6023      	str	r3, [r4, #0]
 8008924:	bd38      	pop	{r3, r4, r5, pc}
 8008926:	bf00      	nop
 8008928:	20000990 	.word	0x20000990

0800892c <_getpid_r>:
 800892c:	f7f9 bb14 	b.w	8001f58 <_getpid>

08008930 <__swhatbuf_r>:
 8008930:	b570      	push	{r4, r5, r6, lr}
 8008932:	460c      	mov	r4, r1
 8008934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008938:	2900      	cmp	r1, #0
 800893a:	b096      	sub	sp, #88	; 0x58
 800893c:	4615      	mov	r5, r2
 800893e:	461e      	mov	r6, r3
 8008940:	da0d      	bge.n	800895e <__swhatbuf_r+0x2e>
 8008942:	89a3      	ldrh	r3, [r4, #12]
 8008944:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008948:	f04f 0100 	mov.w	r1, #0
 800894c:	bf0c      	ite	eq
 800894e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008952:	2340      	movne	r3, #64	; 0x40
 8008954:	2000      	movs	r0, #0
 8008956:	6031      	str	r1, [r6, #0]
 8008958:	602b      	str	r3, [r5, #0]
 800895a:	b016      	add	sp, #88	; 0x58
 800895c:	bd70      	pop	{r4, r5, r6, pc}
 800895e:	466a      	mov	r2, sp
 8008960:	f000 f848 	bl	80089f4 <_fstat_r>
 8008964:	2800      	cmp	r0, #0
 8008966:	dbec      	blt.n	8008942 <__swhatbuf_r+0x12>
 8008968:	9901      	ldr	r1, [sp, #4]
 800896a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800896e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008972:	4259      	negs	r1, r3
 8008974:	4159      	adcs	r1, r3
 8008976:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800897a:	e7eb      	b.n	8008954 <__swhatbuf_r+0x24>

0800897c <__smakebuf_r>:
 800897c:	898b      	ldrh	r3, [r1, #12]
 800897e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008980:	079d      	lsls	r5, r3, #30
 8008982:	4606      	mov	r6, r0
 8008984:	460c      	mov	r4, r1
 8008986:	d507      	bpl.n	8008998 <__smakebuf_r+0x1c>
 8008988:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800898c:	6023      	str	r3, [r4, #0]
 800898e:	6123      	str	r3, [r4, #16]
 8008990:	2301      	movs	r3, #1
 8008992:	6163      	str	r3, [r4, #20]
 8008994:	b002      	add	sp, #8
 8008996:	bd70      	pop	{r4, r5, r6, pc}
 8008998:	ab01      	add	r3, sp, #4
 800899a:	466a      	mov	r2, sp
 800899c:	f7ff ffc8 	bl	8008930 <__swhatbuf_r>
 80089a0:	9900      	ldr	r1, [sp, #0]
 80089a2:	4605      	mov	r5, r0
 80089a4:	4630      	mov	r0, r6
 80089a6:	f7fe fee5 	bl	8007774 <_malloc_r>
 80089aa:	b948      	cbnz	r0, 80089c0 <__smakebuf_r+0x44>
 80089ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089b0:	059a      	lsls	r2, r3, #22
 80089b2:	d4ef      	bmi.n	8008994 <__smakebuf_r+0x18>
 80089b4:	f023 0303 	bic.w	r3, r3, #3
 80089b8:	f043 0302 	orr.w	r3, r3, #2
 80089bc:	81a3      	strh	r3, [r4, #12]
 80089be:	e7e3      	b.n	8008988 <__smakebuf_r+0xc>
 80089c0:	89a3      	ldrh	r3, [r4, #12]
 80089c2:	6020      	str	r0, [r4, #0]
 80089c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089c8:	81a3      	strh	r3, [r4, #12]
 80089ca:	9b00      	ldr	r3, [sp, #0]
 80089cc:	6163      	str	r3, [r4, #20]
 80089ce:	9b01      	ldr	r3, [sp, #4]
 80089d0:	6120      	str	r0, [r4, #16]
 80089d2:	b15b      	cbz	r3, 80089ec <__smakebuf_r+0x70>
 80089d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089d8:	4630      	mov	r0, r6
 80089da:	f000 f81d 	bl	8008a18 <_isatty_r>
 80089de:	b128      	cbz	r0, 80089ec <__smakebuf_r+0x70>
 80089e0:	89a3      	ldrh	r3, [r4, #12]
 80089e2:	f023 0303 	bic.w	r3, r3, #3
 80089e6:	f043 0301 	orr.w	r3, r3, #1
 80089ea:	81a3      	strh	r3, [r4, #12]
 80089ec:	89a3      	ldrh	r3, [r4, #12]
 80089ee:	431d      	orrs	r5, r3
 80089f0:	81a5      	strh	r5, [r4, #12]
 80089f2:	e7cf      	b.n	8008994 <__smakebuf_r+0x18>

080089f4 <_fstat_r>:
 80089f4:	b538      	push	{r3, r4, r5, lr}
 80089f6:	4d07      	ldr	r5, [pc, #28]	; (8008a14 <_fstat_r+0x20>)
 80089f8:	2300      	movs	r3, #0
 80089fa:	4604      	mov	r4, r0
 80089fc:	4608      	mov	r0, r1
 80089fe:	4611      	mov	r1, r2
 8008a00:	602b      	str	r3, [r5, #0]
 8008a02:	f7f9 fb10 	bl	8002026 <_fstat>
 8008a06:	1c43      	adds	r3, r0, #1
 8008a08:	d102      	bne.n	8008a10 <_fstat_r+0x1c>
 8008a0a:	682b      	ldr	r3, [r5, #0]
 8008a0c:	b103      	cbz	r3, 8008a10 <_fstat_r+0x1c>
 8008a0e:	6023      	str	r3, [r4, #0]
 8008a10:	bd38      	pop	{r3, r4, r5, pc}
 8008a12:	bf00      	nop
 8008a14:	20000990 	.word	0x20000990

08008a18 <_isatty_r>:
 8008a18:	b538      	push	{r3, r4, r5, lr}
 8008a1a:	4d06      	ldr	r5, [pc, #24]	; (8008a34 <_isatty_r+0x1c>)
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	4604      	mov	r4, r0
 8008a20:	4608      	mov	r0, r1
 8008a22:	602b      	str	r3, [r5, #0]
 8008a24:	f7f9 fb0f 	bl	8002046 <_isatty>
 8008a28:	1c43      	adds	r3, r0, #1
 8008a2a:	d102      	bne.n	8008a32 <_isatty_r+0x1a>
 8008a2c:	682b      	ldr	r3, [r5, #0]
 8008a2e:	b103      	cbz	r3, 8008a32 <_isatty_r+0x1a>
 8008a30:	6023      	str	r3, [r4, #0]
 8008a32:	bd38      	pop	{r3, r4, r5, pc}
 8008a34:	20000990 	.word	0x20000990

08008a38 <_init>:
 8008a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a3a:	bf00      	nop
 8008a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a3e:	bc08      	pop	{r3}
 8008a40:	469e      	mov	lr, r3
 8008a42:	4770      	bx	lr

08008a44 <_fini>:
 8008a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a46:	bf00      	nop
 8008a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a4a:	bc08      	pop	{r3}
 8008a4c:	469e      	mov	lr, r3
 8008a4e:	4770      	bx	lr
