# Chapter 8.3: Power Reduction Techniques

## ğŸ“‹ Chapter Overview

This chapter covers a comprehensive set of **power reduction techniques** at circuit, logic, and architecture levels. These techniques form the foundation of low-power VLSI design methodology.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Apply clock gating for dynamic power reduction
- Use operand isolation and data encoding techniques
- Implement multi-threshold optimization
- Select appropriate techniques for different design scenarios

---

## 8.3.1 Clock Gating

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CLOCK GATING                                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Clock network consumes 30-50% of total dynamic power!           â”‚
â”‚   Clock gating stops clock to idle blocks.                         â”‚
â”‚                                                                      â”‚
â”‚   Without clock gating:                                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  CLK â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’    â”‚   â”‚
â”‚   â”‚        â”‚                                                    â”‚   â”‚
â”‚   â”‚        â”œâ”€â”€â†’[FF]â”€â”€â†’[Logic]â”€â”€â†’[FF]   (always clocking!)      â”‚   â”‚
â”‚   â”‚        â”‚                                                    â”‚   â”‚
â”‚   â”‚        â””â”€â”€â†’[FF]â”€â”€â†’[Logic]â”€â”€â†’[FF]                           â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  Power wasted even when data doesn't change                â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   With clock gating:                                                â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  CLK â”€â”€â”                                                    â”‚   â”‚
â”‚   â”‚        â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                 â”‚   â”‚
â”‚   â”‚  EN â”€â”€â”€â”¼â”€â”€â”€â†’â”‚ Clock Gate  â”‚â”€â”€â†’ GCLK                        â”‚   â”‚
â”‚   â”‚        â”‚    â”‚  (ICG Cell) â”‚                                 â”‚   â”‚
â”‚   â”‚        â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                 â”‚   â”‚
â”‚   â”‚        â”‚          â”‚                                         â”‚   â”‚
â”‚   â”‚        â”‚          â”œâ”€â”€â†’[FF]â”€â”€â†’[Logic]â”€â”€â†’[FF]                â”‚   â”‚
â”‚   â”‚        â”‚          â”‚                                         â”‚   â”‚
â”‚   â”‚        â”‚          â””â”€â”€â†’[FF]â”€â”€â†’[Logic]â”€â”€â†’[FF]                â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  Clock stops when EN=0 â†’ No switching power                â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Integrated Clock Gating (ICG) Cell:                              â”‚
â”‚                                                                      â”‚
â”‚        EN â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”                                           â”‚
â”‚             â”œâ”€â”€â”€â†’â”‚Latchâ”‚â”€â”€â”                                        â”‚
â”‚        CLK â”€â”´â”€â”€â”€â†’â”‚     â”‚  â”‚     â”Œâ”€â”€â”€â”€â”€â”                            â”‚
â”‚                  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â†’â”‚ AND â”‚â”€â”€â†’ GCLK                    â”‚
â”‚                                 â”‚     â”‚                             â”‚
â”‚        CLK â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚     â”‚                             â”‚
â”‚                                 â””â”€â”€â”€â”€â”€â”˜                             â”‚
â”‚                                                                      â”‚
â”‚   Latch prevents glitches on gated clock                           â”‚
â”‚   EN sampled on negative edge, AND operates on positive edge       â”‚
â”‚                                                                      â”‚
â”‚   Power savings: Up to 30-40% of clock power                       â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8.3.2 Operand Isolation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    OPERAND ISOLATION                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Problem: Unused logic blocks still switch due to input changes   â”‚
â”‚   Solution: Freeze inputs when block output is not used            â”‚
â”‚                                                                      â”‚
â”‚   Without operand isolation:                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  A â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                              â”‚   â”‚
â”‚   â”‚                â”‚             â”‚                              â”‚   â”‚
â”‚   â”‚  B â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚ Multiplier  â”‚â”€â”€â†’ Result (not used!)       â”‚   â”‚
â”‚   â”‚                â”‚ (switching) â”‚                              â”‚   â”‚
â”‚   â”‚                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                              â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  Multiplier wastes power even when result ignored          â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   With operand isolation:                                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  A â”€â”€â†’[AND]â”€â”€â”€â”€â”€â†’â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                            â”‚   â”‚
â”‚   â”‚         â†‘        â”‚             â”‚                            â”‚   â”‚
â”‚   â”‚  EN â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â†’â”‚ Multiplier  â”‚â”€â”€â†’ Result                  â”‚   â”‚
â”‚   â”‚         â†“        â”‚  (frozen)   â”‚                            â”‚   â”‚
â”‚   â”‚  B â”€â”€â†’[AND]â”€â”€â”€â”€â”€â†’â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                            â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  When EN=0: Inputs frozen at 0, no switching               â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Implementation options:                                           â”‚
â”‚                                                                      â”‚
â”‚   1. AND gates (freeze to 0):                                      â”‚
â”‚      A â”€â”€â”¬â”€â”€[AND]â”€â”€â†’ Isolated_A                                    â”‚
â”‚      EN â”€â”˜                                                          â”‚
â”‚                                                                      â”‚
â”‚   2. OR gates (freeze to 1):                                       â”‚
â”‚      A â”€â”€â”¬â”€â”€[OR]â”€â”€â”€â†’ Isolated_A                                    â”‚
â”‚      EN'â”€â”˜                                                          â”‚
â”‚                                                                      â”‚
â”‚   3. MUX (freeze to constant or previous value):                   â”‚
â”‚      A â”€â”€â”¬â”€â”€[MUX]â”€â”€â†’ Isolated_A                                    â”‚
â”‚      0 â”€â”€â”˜   â†‘                                                      â”‚
â”‚             EN                                                      â”‚
â”‚                                                                      â”‚
â”‚   Trade-off: Added gate delay and area vs power savings           â”‚
â”‚   Effective when block activity is low                             â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8.3.3 Multi-Threshold Optimization

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MULTI-Vt CELL SELECTION                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Use fast (LVT) cells only where needed, slow (HVT) elsewhere     â”‚
â”‚                                                                      â”‚
â”‚   Strategy:                                                         â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  1. Start with ALL HVT cells (minimum leakage)             â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  2. Run timing analysis                                    â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  3. Identify critical paths with negative slack           â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  4. Swap cells on critical paths to SVT or LVT            â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  5. Repeat until timing met with minimum LVT usage        â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Example optimization:                                             â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”                  â”‚
â”‚   â”‚ FF  â”‚â”€â”€â†’â”‚ G1  â”‚â”€â”€â†’â”‚ G2  â”‚â”€â”€â†’â”‚ G3  â”‚â”€â”€â†’â”‚ FF  â”‚                  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜                  â”‚
â”‚              HVT       HVT       HVT                                â”‚
â”‚              100ps     100ps     100ps    = 300ps (too slow)       â”‚
â”‚                                                                      â”‚
â”‚   After Vt swap (critical path):                                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”                  â”‚
â”‚   â”‚ FF  â”‚â”€â”€â†’â”‚ G1  â”‚â”€â”€â†’â”‚ G2  â”‚â”€â”€â†’â”‚ G3  â”‚â”€â”€â†’â”‚ FF  â”‚                  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜                  â”‚
â”‚              LVT       SVT       HVT                                â”‚
â”‚              70ps      85ps      100ps    = 255ps âœ“                â”‚
â”‚                                                                      â”‚
â”‚   Non-critical path (keep HVT):                                    â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”                                      â”‚
â”‚   â”‚ FF  â”‚â”€â”€â†’â”‚ G4  â”‚â”€â”€â†’â”‚ FF  â”‚   HVT (low leakage, plenty of slack)â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜                                      â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Leakage comparison:                                               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ All LVT    â”‚ All HVT    â”‚ Optimized mix                     â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ 10 mW      â”‚ 1 mW       â”‚ 2-3 mW (80% HVT, 15% SVT, 5% LVT)â”‚  â”‚
â”‚   â”‚ Fastest    â”‚ Slowest    â”‚ Meets timing, low leakage        â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8.3.4 Data Encoding

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    LOW-POWER DATA ENCODING                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Goal: Reduce switching activity on high-capacitance buses        â”‚
â”‚                                                                      â”‚
â”‚   1. BUS INVERT CODING                                             â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                            â”‚
â”‚   If >50% bits would switch, invert the entire bus                â”‚
â”‚                                                                      â”‚
â”‚   Example (8-bit bus):                                             â”‚
â”‚   Previous: 0000_0000                                               â”‚
â”‚   Next:     1111_1110  (7 bits would switch)                       â”‚
â”‚                                                                      â”‚
â”‚   With inversion:                                                   â”‚
â”‚   Send:     0000_0001 + INV=1  (only 1 bit switches + inv flag)   â”‚
â”‚   Receiver inverts to get: 1111_1110                               â”‚
â”‚                                                                      â”‚
â”‚   Savings: 7 transitions â†’ 2 transitions                           â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   2. GRAY CODING (for counters/addresses)                          â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                          â”‚
â”‚   Only 1 bit changes between consecutive values                    â”‚
â”‚                                                                      â”‚
â”‚   Binary:        Gray:                                              â”‚
â”‚   000 â†’ 001      000 â†’ 001     (1 bit change)                      â”‚
â”‚   001 â†’ 010      001 â†’ 011     (1 bit change)                      â”‚
â”‚   010 â†’ 011      011 â†’ 010     (1 bit change)                      â”‚
â”‚   011 â†’ 100      010 â†’ 110     (1 bit change)                      â”‚
â”‚   (2 bit change) (always 1 bit!)                                   â”‚
â”‚                                                                      â”‚
â”‚   Conversion: $Gray_i = Binary_i \oplus Binary_{i+1}$              â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   3. ONE-HOT ENCODING                                              â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                              â”‚
â”‚   Only one bit active at a time (for state machines)               â”‚
â”‚                                                                      â”‚
â”‚   Binary states:    One-hot states:                                â”‚
â”‚   S0: 00            S0: 0001                                       â”‚
â”‚   S1: 01            S1: 0010                                       â”‚
â”‚   S2: 10            S2: 0100                                       â”‚
â”‚   S3: 11            S3: 1000                                       â”‚
â”‚                                                                      â”‚
â”‚   Transitions always change exactly 2 bits                         â”‚
â”‚   Simpler decode logic (less switching in combinational)           â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Encoding comparison (8-bit counter, 256 cycles):                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Encoding    â”‚ Total transitions â”‚ Avg per cycle            â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Binary      â”‚ 1020              â”‚ 4.0                       â”‚  â”‚
â”‚   â”‚ Gray        â”‚ 256               â”‚ 1.0                       â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8.3.5 Memory Power Optimization

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MEMORY POWER TECHNIQUES                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Memories often dominate chip power (30-70% in many designs)      â”‚
â”‚                                                                      â”‚
â”‚   1. MEMORY BANKING                                                 â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                 â”‚
â”‚   Divide memory into smaller banks, only access needed bank        â”‚
â”‚                                                                      â”‚
â”‚   Monolithic memory:           Banked memory:                       â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”            â”‚
â”‚   â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚     â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚     â”‚     â”‚     â”‚            â”‚
â”‚   â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚     â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚     â”‚     â”‚     â”‚            â”‚
â”‚   â”‚     256KB           â”‚     â”‚64KB â”‚64KB â”‚64KB â”‚64KB â”‚            â”‚
â”‚   â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚     â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚     â”‚     â”‚     â”‚            â”‚
â”‚   â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚     â”‚â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”‚     â”‚     â”‚     â”‚            â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜            â”‚
â”‚   All active every access      Only 1 bank active                  â”‚
â”‚   Power: P                     Power: P/4                          â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   2. MEMORY SLEEP MODES                                            â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Mode          â”‚ Power    â”‚ Wake time â”‚ Data retention       â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Active        â”‚ 100%     â”‚ 0         â”‚ Full                 â”‚  â”‚
â”‚   â”‚ Standby       â”‚ 30%      â”‚ 1 cycle   â”‚ Full                 â”‚  â”‚
â”‚   â”‚ Sleep         â”‚ 5%       â”‚ 10 cycles â”‚ Full (retention)     â”‚  â”‚
â”‚   â”‚ Deep sleep    â”‚ 1%       â”‚ 100+cyclesâ”‚ Lost (re-initialize) â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   3. READ/WRITE OPTIMIZATION                                       â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                        â”‚
â”‚   â€¢ Narrow memory width when full width not needed                 â”‚
â”‚   â€¢ Write masking (byte enables)                                   â”‚
â”‚   â€¢ Read-before-write avoidance                                    â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   4. ADDRESS TRANSITION DETECTION (ATD)                            â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                             â”‚
â”‚   Generate internal clock only when address changes               â”‚
â”‚                                                                      â”‚
â”‚   ADDR â”€â”€â”€â”€â”¬â”€â”€â†’[Delay]â”€â”€â”                                          â”‚
â”‚            â”‚            â”œâ”€â”€[XOR]â”€â”€â†’ ATD pulse                      â”‚
â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                           â”‚
â”‚                                                                      â”‚
â”‚   If address stable, no internal activity â†’ no power              â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8.3.6 Technique Selection Guide

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    POWER TECHNIQUE SELECTION                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Choose technique based on power component and design constraints:â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Power Type     â”‚ Technique            â”‚ Effort â”‚ Impact     â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Dynamic-Clock  â”‚ Clock gating         â”‚ Low    â”‚ High (30%) â”‚  â”‚
â”‚   â”‚ Dynamic-Data   â”‚ Operand isolation    â”‚ Medium â”‚ Medium     â”‚  â”‚
â”‚   â”‚ Dynamic-Data   â”‚ Data encoding        â”‚ Medium â”‚ Low-Med    â”‚  â”‚
â”‚   â”‚ Dynamic-Logic  â”‚ Logic restructuring  â”‚ High   â”‚ Low        â”‚  â”‚
â”‚   â”‚ Leakage        â”‚ Multi-Vt             â”‚ Low    â”‚ High       â”‚  â”‚
â”‚   â”‚ Leakage        â”‚ Power gating         â”‚ High   â”‚ Very High  â”‚  â”‚
â”‚   â”‚ Both           â”‚ Voltage scaling      â”‚ Medium â”‚ Very High  â”‚  â”‚
â”‚   â”‚ Memory         â”‚ Banking + sleep      â”‚ Medium â”‚ High       â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Decision flow:                                                    â”‚
â”‚                                                                      â”‚
â”‚   Is block idle for extended periods?                              â”‚
â”‚   â”œâ”€ Yes â†’ Power gating (if wake latency acceptable)              â”‚
â”‚   â””â”€ No  â†’ Clock gating                                           â”‚
â”‚                                                                      â”‚
â”‚   Is dynamic power dominated by clocks?                            â”‚
â”‚   â”œâ”€ Yes â†’ Aggressive clock gating                                â”‚
â”‚   â””â”€ No  â†’ Focus on data path optimization                        â”‚
â”‚                                                                      â”‚
â”‚   Is leakage > 30% of total power?                                â”‚
â”‚   â”œâ”€ Yes â†’ Multi-Vt, power gating, voltage scaling               â”‚
â”‚   â””â”€ No  â†’ Focus on dynamic power                                 â”‚
â”‚                                                                      â”‚
â”‚   Is there large memory content?                                   â”‚
â”‚   â”œâ”€ Yes â†’ Memory banking, sleep modes                            â”‚
â”‚   â””â”€ No  â†’ Logic-focused techniques                               â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Technique | Target | Savings | Overhead | Complexity |
|-----------|--------|---------|----------|------------|
| Clock Gating | Dynamic | 20-40% | Area, timing | Low |
| Operand Isolation | Dynamic | 10-30% | Delay | Medium |
| Multi-Vt | Leakage | 50-80% | Timing | Low |
| Data Encoding | Dynamic | 20-50% | Decode logic | Medium |
| Memory Banking | Both | 50-75% | Control logic | Medium |
| Power Gating | Leakage | 90%+ | Wake latency | High |

---

## â“ Quick Revision Questions

1. **What is the purpose of the latch in an integrated clock gating (ICG) cell?**

2. **When is operand isolation more effective than clock gating?**

3. **Describe the multi-Vt optimization flow starting from synthesis.**

4. **Compare binary vs Gray coding for an 8-bit counter in terms of transitions.**

5. **Why does memory banking reduce power? What are the trade-offs?**

6. **A design has 40% clock power, 30% logic power, 30% leakage. Prioritize techniques.**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Static Power](02-static-power.md) | [Unit 8 Home](README.md) | [Voltage Scaling â†’](04-voltage-scaling.md) |
