strict digraph "compose( ,  )" {
	node [label="\N"];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0aab1f1650>",
		fillcolor=firebrick,
		label="23:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0aab1f1650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_18:AL"	[def_var="['present_state']",
		label="Leaf_18:AL"];
	"23:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"29:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0aab1e6290>",
		fillcolor=springgreen,
		label="29:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab4a0950>",
		fillcolor=cadetblue,
		label="32:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab4a0950>]",
		style=filled,
		typ=BlockingSubstitution];
	"29:IF" -> "32:BS"	[cond="['x']",
		label="!(x)",
		lineno=29];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab1e6550>",
		fillcolor=cadetblue,
		label="30:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab1e6550>]",
		style=filled,
		typ=BlockingSubstitution];
	"29:IF" -> "30:BS"	[cond="['x']",
		label=x,
		lineno=29];
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab446150>",
		fillcolor=cadetblue,
		label="34:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab446150>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"34:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"38:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab098610>",
		fillcolor=cadetblue,
		label="38:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab098610>]",
		style=filled,
		typ=BlockingSubstitution];
	"38:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"32:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"41:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0aab098990>",
		fillcolor=lightcyan,
		label="41:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"41:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab098950>",
		fillcolor=cadetblue,
		label="41:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab098950>]",
		style=filled,
		typ=BlockingSubstitution];
	"41:CA" -> "41:BS"	[cond="[]",
		lineno=None];
	"42:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab098ad0>",
		fillcolor=cadetblue,
		label="42:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab098ad0>]",
		style=filled,
		typ=BlockingSubstitution];
	"42:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0aab1e3210>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0aab1f1150>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"46:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f0aab098f50>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="46:AS
z = present_state == S101;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_18:AL" -> "46:AS";
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f0aab1e6650>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"Leaf_18:AL" -> "26:AL";
	"20:IF" -> "23:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=20];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0aab18ecd0>",
		fillcolor=firebrick,
		label="21:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0aab18ecd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:IF" -> "21:NS"	[cond="['reset']",
		label=reset,
		lineno=20];
	"37:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0aab446550>",
		fillcolor=lightcyan,
		label="37:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"37:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0aab098dd0>",
		fillcolor=springgreen,
		label="37:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"37:CA" -> "37:IF"	[cond="[]",
		lineno=None];
	"40:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab098d90>",
		fillcolor=cadetblue,
		label="40:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab098d90>]",
		style=filled,
		typ=BlockingSubstitution];
	"40:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"37:IF" -> "38:BS"	[cond="['x']",
		label=x,
		lineno=37];
	"37:IF" -> "40:BS"	[cond="['x']",
		label="!(x)",
		lineno=37];
	"41:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"33:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0aab4a0e50>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:IF" -> "34:BS"	[cond="['x']",
		label="(~x)",
		lineno=33];
	"36:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab0983d0>",
		fillcolor=cadetblue,
		label="36:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0aab0983d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:IF" -> "36:BS"	[cond="['x']",
		label="!((~x))",
		lineno=33];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0aab1e6e90>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"28:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f0aab098f10>",
		fillcolor=linen,
		label="28:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"27:BL" -> "28:CS"	[cond="[]",
		lineno=None];
	"30:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f0aab1e3e10>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"36:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"26:AL" -> "27:BL"	[cond="[]",
		lineno=None];
	"Leaf_26:AL" -> "18:AL";
	"33:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0aaf345d10>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"33:CA" -> "33:IF"	[cond="[]",
		lineno=None];
	"28:CS" -> "41:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "37:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "33:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0aab1e6750>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"28:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"42:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0aab098910>",
		fillcolor=lightcyan,
		label="42:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"28:CS" -> "42:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"29:CA" -> "29:IF"	[cond="[]",
		lineno=None];
	"42:CA" -> "42:BS"	[cond="[]",
		lineno=None];
	"21:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
