// Seed: 1185525079
module module_0;
  logic id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd25
) (
    input tri1 id_0,
    output supply0 id_1,
    output wand id_2,
    input uwire id_3,
    input tri0 _id_4,
    input wor id_5,
    output supply1 id_6,
    input tri0 id_7,
    output wire id_8,
    input wire id_9,
    input wire id_10,
    output wire id_11,
    input tri0 id_12,
    output wor id_13,
    output tri0 id_14,
    output supply1 id_15
);
  wire id_17[1 : id_4];
  wire [1 : -1] id_18;
  parameter id_19 = 1;
  assign id_17 = id_10;
  module_0 modCall_1 ();
endmodule
