INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/array_bcd_to_7segment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_bcd_to_7segment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/bcd_to_7segment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7segment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/clock_slow.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/display_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/magnitude_to_8_bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module magnitude_to_8_bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/mod_n_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_n_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/param_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module param_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/synch_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synch_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.srcs/sim_1/new/test_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ncking/Projects/Vivado/ECE-4305_Lab-4/ECE-4305_Lab-4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
