{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744937792241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744937792241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 20:56:32 2025 " "Processing started: Thu Apr 17 20:56:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744937792241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744937792241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off viterbi_decoder -c viterbi_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off viterbi_decoder -c viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744937792241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744937792540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744937792540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi_decoder.sv 5 5 " "Found 5 design units, including 5 entities, in source file viterbi_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quantizer " "Found entity 1: quantizer" {  } { { "viterbi_decoder.sv" "" { Text "D:/RPI/S2025/ECSE_VLSI/Viterbi_decoder/viterbi_decoder.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744937796155 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_viterbi_decoder " "Found entity 2: tb_viterbi_decoder" {  } { { "viterbi_decoder.sv" "" { Text "D:/RPI/S2025/ECSE_VLSI/Viterbi_decoder/viterbi_decoder.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744937796155 ""} { "Info" "ISGN_ENTITY_NAME" "3 bmc " "Found entity 3: bmc" {  } { { "viterbi_decoder.sv" "" { Text "D:/RPI/S2025/ECSE_VLSI/Viterbi_decoder/viterbi_decoder.sv" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744937796155 ""} { "Info" "ISGN_ENTITY_NAME" "4 acs " "Found entity 4: acs" {  } { { "viterbi_decoder.sv" "" { Text "D:/RPI/S2025/ECSE_VLSI/Viterbi_decoder/viterbi_decoder.sv" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744937796155 ""} { "Info" "ISGN_ENTITY_NAME" "5 viterbi_decoder " "Found entity 5: viterbi_decoder" {  } { { "viterbi_decoder.sv" "" { Text "D:/RPI/S2025/ECSE_VLSI/Viterbi_decoder/viterbi_decoder.sv" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744937796155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744937796155 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "quantizer.sv " "Can't analyze file -- file quantizer.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1744937796156 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bmc.sv " "Can't analyze file -- file bmc.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1744937796156 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "viterbi_decoder " "Elaborating entity \"viterbi_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744937796186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 viterbi_decoder.sv(262) " "Verilog HDL assignment warning at viterbi_decoder.sv(262): truncated value with size 32 to match size of target (8)" {  } { { "viterbi_decoder.sv" "" { Text "D:/RPI/S2025/ECSE_VLSI/Viterbi_decoder/viterbi_decoder.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744937796193 "|viterbi_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 viterbi_decoder.sv(273) " "Verilog HDL assignment warning at viterbi_decoder.sv(273): truncated value with size 32 to match size of target (5)" {  } { { "viterbi_decoder.sv" "" { Text "D:/RPI/S2025/ECSE_VLSI/Viterbi_decoder/viterbi_decoder.sv" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744937796194 "|viterbi_decoder"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744937796645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744937796996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744937796996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744937797126 ""} { "Info" "ICUT_CUT_TM_OPINS" "166 " "Implemented 166 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744937797126 ""} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Implemented 160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744937797126 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744937797126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744937797130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 20:56:37 2025 " "Processing ended: Thu Apr 17 20:56:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744937797130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744937797130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744937797130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744937797130 ""}
