

================================================================
== Vitis HLS Report for 'input_layer_Pipeline_WEIGHTS_LOOP_0'
================================================================
* Date:           Mon Oct 28 16:02:34 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.108 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65540|  20.000 ns|  0.655 ms|    2|  65540|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP_0  |        0|    65538|         5|          1|          1|  0 ~ 65535|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    144|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     171|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    1|     171|    250|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_4_2_16_1_1_U31  |mux_4_2_16_1_1  |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_8s_16ns_16_4_1_U32  |mac_muladd_16s_8s_16ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |                          Module                         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |WEIGHTS_U  |input_layer_Pipeline_WEIGHTS_LOOP_0_WEIGHTS_ROM_AUTO_1R  |        8|  0|   0|    0|  11328|    8|     1|        90624|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |                                                         |        8|  0|   0|    0|  11328|    8|     1|        90624|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln61_fu_157_p2   |         +|   0|  0|  71|          64|           1|
    |icmp_ln61_fu_148_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 144|         129|          67|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_sig_allocacmp_conv3_i7_load  |   9|          2|   16|         32|
    |conv3_i7_fu_52                  |   9|          2|   16|         32|
    |weight_index_fu_56              |   9|          2|   64|        128|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  54|         12|   99|        198|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |conv3_i7_fu_52                    |  16|   0|   16|          0|
    |icmp_ln61_reg_241                 |   1|   0|    1|          0|
    |trunc_ln63_reg_250                |   2|   0|    2|          0|
    |weight_index_fu_56                |  64|   0|   64|          0|
    |zext_ln61_1_cast_reg_236          |  14|   0|   64|         50|
    |icmp_ln61_reg_241                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 171|  32|  158|         50|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|zext_ln61            |   in|   14|     ap_none|                            zext_ln61|        scalar|
|zext_ln155           |   in|    1|     ap_none|                           zext_ln155|        scalar|
|zext_ln61_1          |   in|   14|     ap_none|                          zext_ln61_1|        scalar|
|p_read               |   in|   16|     ap_none|                               p_read|        scalar|
|p_read1              |   in|   16|     ap_none|                              p_read1|        scalar|
|p_read2              |   in|   16|     ap_none|                              p_read2|        scalar|
|p_read3              |   in|   16|     ap_none|                              p_read3|        scalar|
|conv3_i7_out         |  out|   16|      ap_vld|                         conv3_i7_out|       pointer|
|conv3_i7_out_ap_vld  |  out|    1|      ap_vld|                         conv3_i7_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

