
*** Running vivado
    with args -log rgb2ycbcr.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2ycbcr.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source rgb2ycbcr.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml:
 Pin Map file does not provide LOC constraints for shield_dp0_dp9_tri_i_0COMP : digilentinc.com:arty-s7-50:part0:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml
Command: synth_design -top rgb2ycbcr -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19316 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1075.738 ; gain = 144.086 ; free physical = 603 ; free virtual = 3058
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr' [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:23]
INFO: [Synth 8-638] synthesizing module 'delay_5_3' [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/realtime/delay_5_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'delay_5_3' (1#1) [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/realtime/delay_5_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'matrix_row' [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/new/cb_row.v:23]
INFO: [Synth 8-638] synthesizing module 'mul_8u_11s' [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/realtime/mul_8u_11s_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mul_8u_11s' (2#1) [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/realtime/mul_8u_11s_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'delay_3_8' [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/realtime/delay_3_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'delay_3_8' (3#1) [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/realtime/delay_3_8_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (8) of module 'delay_3_8' [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/new/cb_row.v:56]
INFO: [Synth 8-638] synthesizing module 'sum_10s_10s' [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/realtime/sum_10s_10s_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sum_10s_10s' (4#1) [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/realtime/sum_10s_10s_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'B' does not match port width (10) of module 'sum_10s_10s' [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/new/cb_row.v:59]
INFO: [Synth 8-638] synthesizing module 'sum_11s_11s' [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/realtime/sum_11s_11s_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sum_11s_11s' (5#1) [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/realtime/sum_11s_11s_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'matrix_row' (6#1) [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/new/cb_row.v:23]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr' (7#1) [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1117.207 ; gain = 185.555 ; free physical = 560 ; free virtual = 3016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1117.207 ; gain = 185.555 ; free physical = 560 ; free virtual = 3016
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'delay_3_8' instantiated as 'y_row/delay'. 3 instances of this cell are unresolved black boxes. [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/new/cb_row.v:56]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'delay_5_3' instantiated as 'm18' [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:36]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'mul_8u_11s' instantiated as 'y_row/mul1'. 9 instances of this cell are unresolved black boxes. [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/new/cb_row.v:44]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'sum_10s_10s' instantiated as 'y_row/cb_1_cb_2_sum'. 6 instances of this cell are unresolved black boxes. [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/new/cb_row.v:58]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'sum_11s_11s' instantiated as 'y_row/cb_sum'. 3 instances of this cell are unresolved black boxes. [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/new/cb_row.v:60]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'y_row/mul1'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'y_row/mul1'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'y_row/mul2'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'y_row/mul2'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'y_row/mul3'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'y_row/mul3'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'cb_row/mul1'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'cb_row/mul1'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'cb_row/mul2'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'cb_row/mul2'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'cb_row/mul3'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'cb_row/mul3'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'cr_row/mul1'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'cr_row/mul1'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'cr_row/mul2'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'cr_row/mul2'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'cr_row/mul3'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp/unsigned_mul_in_context.xdc] for cell 'cr_row/mul3'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_2/delay_5_3_in_context.xdc] for cell 'm18'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_2/delay_5_3_in_context.xdc] for cell 'm18'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_3/delay_3_8_in_context.xdc] for cell 'y_row/delay'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_3/delay_3_8_in_context.xdc] for cell 'y_row/delay'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_3/delay_3_8_in_context.xdc] for cell 'cb_row/delay'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_3/delay_3_8_in_context.xdc] for cell 'cb_row/delay'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_3/delay_3_8_in_context.xdc] for cell 'cr_row/delay'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_3/delay_3_8_in_context.xdc] for cell 'cr_row/delay'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_4/c_addsub_0_in_context.xdc] for cell 'y_row/cb_sum'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_4/c_addsub_0_in_context.xdc] for cell 'y_row/cb_sum'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_4/c_addsub_0_in_context.xdc] for cell 'cb_row/cb_sum'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_4/c_addsub_0_in_context.xdc] for cell 'cb_row/cb_sum'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_4/c_addsub_0_in_context.xdc] for cell 'cr_row/cb_sum'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_4/c_addsub_0_in_context.xdc] for cell 'cr_row/cb_sum'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_5/sum_10s_10s_in_context.xdc] for cell 'y_row/cb_1_cb_2_sum'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_5/sum_10s_10s_in_context.xdc] for cell 'y_row/cb_1_cb_2_sum'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_5/sum_10s_10s_in_context.xdc] for cell 'y_row/cb_3_sum_128'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_5/sum_10s_10s_in_context.xdc] for cell 'y_row/cb_3_sum_128'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_5/sum_10s_10s_in_context.xdc] for cell 'cb_row/cb_1_cb_2_sum'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_5/sum_10s_10s_in_context.xdc] for cell 'cb_row/cb_1_cb_2_sum'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_5/sum_10s_10s_in_context.xdc] for cell 'cb_row/cb_3_sum_128'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_5/sum_10s_10s_in_context.xdc] for cell 'cb_row/cb_3_sum_128'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_5/sum_10s_10s_in_context.xdc] for cell 'cr_row/cb_1_cb_2_sum'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_5/sum_10s_10s_in_context.xdc] for cell 'cr_row/cb_1_cb_2_sum'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_5/sum_10s_10s_in_context.xdc] for cell 'cr_row/cb_3_sum_128'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-19311-mothership/dcp_5/sum_10s_10s_in_context.xdc] for cell 'cr_row/cb_3_sum_128'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1381.574 ; gain = 0.000 ; free physical = 400 ; free virtual = 2857
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1381.574 ; gain = 449.922 ; free physical = 403 ; free virtual = 2860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1381.574 ; gain = 449.922 ; free physical = 403 ; free virtual = 2860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cb_row/cb_1_cb_2_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cb_row/cb_3_sum_128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cb_row/cb_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cr_row/cb_1_cb_2_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cr_row/cb_3_sum_128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cr_row/cb_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for y_row/cb_1_cb_2_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for y_row/cb_3_sum_128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for y_row/cb_sum. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1381.574 ; gain = 449.922 ; free physical = 403 ; free virtual = 2860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1381.574 ; gain = 449.922 ; free physical = 403 ; free virtual = 2860
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1381.574 ; gain = 449.922 ; free physical = 387 ; free virtual = 2844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1381.574 ; gain = 449.922 ; free physical = 336 ; free virtual = 2794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1381.574 ; gain = 449.922 ; free physical = 336 ; free virtual = 2794
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1381.574 ; gain = 449.922 ; free physical = 326 ; free virtual = 2785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1381.574 ; gain = 449.922 ; free physical = 326 ; free virtual = 2785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1381.574 ; gain = 449.922 ; free physical = 326 ; free virtual = 2785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1381.574 ; gain = 449.922 ; free physical = 326 ; free virtual = 2785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1381.574 ; gain = 449.922 ; free physical = 326 ; free virtual = 2785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1381.574 ; gain = 449.922 ; free physical = 325 ; free virtual = 2784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1381.574 ; gain = 449.922 ; free physical = 325 ; free virtual = 2784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |delay_5_3     |         1|
|2     |mul_8u_11s    |         9|
|3     |delay_3_8     |         3|
|4     |sum_10s_10s   |         6|
|5     |sum_11s_11s   |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |delay_3_8      |     1|
|2     |delay_3_8__3   |     1|
|3     |delay_3_8__4   |     1|
|4     |delay_5_3      |     1|
|5     |mul_8u_11s     |     1|
|6     |mul_8u_11s__10 |     1|
|7     |mul_8u_11s__3  |     1|
|8     |mul_8u_11s__4  |     1|
|9     |mul_8u_11s__5  |     1|
|10    |mul_8u_11s__6  |     1|
|11    |mul_8u_11s__7  |     1|
|12    |mul_8u_11s__8  |     1|
|13    |mul_8u_11s__9  |     1|
|14    |sum_10s_10s    |     1|
|15    |sum_10s_10s__3 |     1|
|16    |sum_10s_10s__4 |     1|
|17    |sum_10s_10s__5 |     1|
|18    |sum_10s_10s__6 |     1|
|19    |sum_10s_10s__7 |     1|
|20    |sum_11s_11s    |     1|
|21    |sum_11s_11s__3 |     1|
|22    |sum_11s_11s__4 |     1|
|23    |IBUF           |    28|
|24    |OBUF           |    27|
+------+---------------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |   352|
|2     |  cb_row |matrix_row__xdcDup__1 |    98|
|3     |  cr_row |matrix_row__xdcDup__2 |    98|
|4     |  y_row  |matrix_row            |    98|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1381.574 ; gain = 449.922 ; free physical = 325 ; free virtual = 2784
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1381.574 ; gain = 105.465 ; free physical = 324 ; free virtual = 2783
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1381.582 ; gain = 449.930 ; free physical = 324 ; free virtual = 2783
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1381.582 ; gain = 382.426 ; free physical = 323 ; free virtual = 2782
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.runs/synth_1/rgb2ycbcr.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1381.582 ; gain = 0.000 ; free physical = 321 ; free virtual = 2780
INFO: [Common 17-206] Exiting Vivado at Thu May 25 00:03:58 2017...
