# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 14.0.0 Build 200 06/17/2014 SJ Full Version
# Date created = 16:34:44  May 24, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		rf_kit_top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY rf_kit_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 14.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:34:44  MAY 24, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION 14.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation

set_location_assignment PIN_R8 -to SYSTEM_CLK
set_location_assignment PIN_J15 -to BUTTONS[0]
set_location_assignment PIN_E1 -to BUTTONS[1]
set_location_assignment PIN_M1 -to DIP[0]
set_location_assignment PIN_T8 -to DIP[1]
set_location_assignment PIN_B9 -to DIP[2]
set_location_assignment PIN_M15 -to DIP[3]
set_location_assignment PIN_F2 -to I2C_SCL
set_location_assignment PIN_F1 -to I2C_SDA
set_location_assignment PIN_B14 -to ADC_SPI_CLK
set_location_assignment PIN_A10 -to ADC_SPI_CS
set_location_assignment PIN_A9 -to ADC_SPI_MISO
set_location_assignment PIN_B10 -to ADC_SPI_MOSI
set_location_assignment PIN_A15 -to LEDS[0]
set_location_assignment PIN_A13 -to LEDS[1]
set_location_assignment PIN_B13 -to LEDS[2]
set_location_assignment PIN_A11 -to LEDS[3]
set_location_assignment PIN_D1 -to LEDS[4]
set_location_assignment PIN_F3 -to LEDS[5]
set_location_assignment PIN_B1 -to LEDS[6]
set_location_assignment PIN_L3 -to LEDS[7]
set_location_assignment PIN_P2 -to SDRAM_ADDR[0]
set_location_assignment PIN_P1 -to SDRAM_ADDR[9]
set_location_assignment PIN_N11 -to SDRAM_ADDR[11]
set_location_assignment PIN_N2 -to SDRAM_ADDR[10]
set_location_assignment PIN_L2 -to SDRAM_RAS_N
set_location_assignment PIN_L1 -to SDRAM_CAS_N
set_location_assignment PIN_K1 -to SDRAM_DQ[15]
set_location_assignment PIN_K2 -to SDRAM_DQ[4]
set_location_assignment PIN_J1 -to SDRAM_DQ[6]
set_location_assignment PIN_J2 -to SDRAM_DQ[5]
set_location_assignment PIN_R1 -to SDRAM_ADDR[8]
set_location_assignment PIN_K5 -to SDRAM_DQ[3]
set_location_assignment PIN_L4 -to SDRAM_ADDR[12]
set_location_assignment PIN_G2 -to SDRAM_DQ[0]
set_location_assignment PIN_G1 -to SDRAM_DQ[1]
set_location_assignment PIN_C2 -to SDRAM_WE_N
set_location_assignment PIN_N3 -to SDRAM_DQ[14]
set_location_assignment PIN_P3 -to SDRAM_DQ[13]
set_location_assignment PIN_R3 -to SDRAM_DQ[11]
set_location_assignment PIN_T3 -to SDRAM_DQ[10]
set_location_assignment PIN_N5 -to SDRAM_ADDR[1]
set_location_assignment PIN_N6 -to SDRAM_ADDR[2]
set_location_assignment PIN_M7 -to SDRAM_BA[0]
set_location_assignment PIN_R5 -to SDRAM_DQ[12]
set_location_assignment PIN_T5 -to SDRAM_DQM[1]
set_location_assignment PIN_R6 -to SDRAM_DQM[0]
set_location_assignment PIN_T6 -to SDRAM_ADDR[7]
set_location_assignment PIN_R7 -to SDRAM_DQ[7]
set_location_assignment PIN_T7 -to SDRAM_ADDR[5]
set_location_assignment PIN_L8 -to SDRAM_DQ[2]
set_location_assignment PIN_M8 -to SDRAM_ADDR[3]
set_location_assignment PIN_N8 -to SDRAM_ADDR[6]
set_location_assignment PIN_P8 -to SDRAM_ADDR[4]
set_location_assignment PIN_T2 -to SDRAM_DQ[9]
set_location_assignment PIN_M6 -to SDRAM_BA[1]
set_location_assignment PIN_L7 -to SDRAM_CKE
set_location_assignment PIN_P6 -to SDRAM_CS_N
set_location_assignment PIN_R4 -to SDRAM_CLK
set_location_assignment PIN_T4 -to SDRAM_DQ[8]