Timing Analyzer report for forest-risc-v
Fri Sep  6 17:06:59 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'FPGA_CLK'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'FPGA_CLK'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'FPGA_CLK'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'FPGA_CLK'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'FPGA_CLK'
 29. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Hold: 'FPGA_CLK'
 31. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Recovery: 'FPGA_CLK'
 33. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Removal: 'FPGA_CLK'
 35. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'FPGA_CLK'
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'FPGA_CLK'
 45. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Recovery: 'FPGA_CLK'
 47. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Removal: 'FPGA_CLK'
 49. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; forest-risc-v                                          ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.35        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.7%      ;
;     Processor 3            ;  11.4%      ;
;     Processor 4            ;  10.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                               ;
+-------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                           ; Status ; Read at                  ;
+-------------------------------------------------------------------------+--------+--------------------------+
; jtag_debug_sys/synthesis/submodules/altera_reset_controller.sdc         ; OK     ; Fri Sep  6 17:06:57 2024 ;
; jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc ; OK     ; Fri Sep  6 17:06:57 2024 ;
; output_files/forest-risc-v.sdc                                          ; OK     ; Fri Sep  6 17:06:57 2024 ;
+-------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; FPGA_CLK            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 84.98 MHz ; 84.98 MHz       ; altera_reserved_tck ;      ;
; 86.48 MHz ; 86.48 MHz       ; FPGA_CLK            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; FPGA_CLK            ; 8.437  ; 0.000         ;
; altera_reserved_tck ; 44.116 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; FPGA_CLK            ; 0.408 ; 0.000         ;
; altera_reserved_tck ; 0.452 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; FPGA_CLK            ; 15.832 ; 0.000         ;
; altera_reserved_tck ; 97.070 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; FPGA_CLK            ; 1.160 ; 0.000         ;
; altera_reserved_tck ; 1.187 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; FPGA_CLK            ; 9.662  ; 0.000              ;
; altera_reserved_tck ; 49.524 ; 0.000              ;
+---------------------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.437 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.091     ; 11.493     ;
; 8.437 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.091     ; 11.493     ;
; 8.437 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.091     ; 11.493     ;
; 8.447 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[27]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 11.489     ;
; 8.459 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 11.470     ;
; 8.459 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 11.470     ;
; 8.459 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 11.470     ;
; 8.459 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 11.470     ;
; 8.518 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 11.422     ;
; 8.518 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 11.422     ;
; 8.518 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 11.422     ;
; 8.540 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 11.399     ;
; 8.540 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 11.399     ;
; 8.540 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 11.399     ;
; 8.540 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 11.399     ;
; 8.620 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.091     ; 11.310     ;
; 8.620 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.091     ; 11.310     ;
; 8.620 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.091     ; 11.310     ;
; 8.642 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 11.287     ;
; 8.642 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 11.287     ;
; 8.642 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 11.287     ;
; 8.642 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 11.287     ;
; 8.832 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.091     ; 11.098     ;
; 8.832 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.091     ; 11.098     ;
; 8.832 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.091     ; 11.098     ;
; 8.854 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 11.075     ;
; 8.854 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 11.075     ;
; 8.854 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 11.075     ;
; 8.854 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 11.075     ;
; 9.038 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 10.902     ;
; 9.038 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 10.902     ;
; 9.038 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 10.902     ;
; 9.038 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 10.902     ;
; 9.038 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 10.902     ;
; 9.064 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[3]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.066     ; 10.891     ;
; 9.102 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.084     ; 10.835     ;
; 9.102 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.084     ; 10.835     ;
; 9.102 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.084     ; 10.835     ;
; 9.119 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.071     ; 10.831     ;
; 9.119 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.071     ; 10.831     ;
; 9.119 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.071     ; 10.831     ;
; 9.119 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.071     ; 10.831     ;
; 9.119 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.071     ; 10.831     ;
; 9.124 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 10.812     ;
; 9.124 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 10.812     ;
; 9.124 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 10.812     ;
; 9.124 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 10.812     ;
; 9.149 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.086     ; 10.786     ;
; 9.217 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.088     ; 10.716     ;
; 9.221 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 10.719     ;
; 9.221 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 10.719     ;
; 9.221 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 10.719     ;
; 9.221 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 10.719     ;
; 9.221 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 10.719     ;
; 9.230 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 10.715     ;
; 9.298 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 10.645     ;
; 9.311 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.086     ; 10.624     ;
; 9.332 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.086     ; 10.603     ;
; 9.392 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 10.553     ;
; 9.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.088     ; 10.533     ;
; 9.433 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 10.507     ;
; 9.433 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 10.507     ;
; 9.433 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 10.507     ;
; 9.433 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 10.507     ;
; 9.433 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 10.507     ;
; 9.494 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.086     ; 10.441     ;
; 9.544 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.086     ; 10.391     ;
; 9.552 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.088     ; 10.381     ;
; 9.584 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 10.352     ;
; 9.584 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 10.352     ;
; 9.584 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 10.352     ;
; 9.589 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.087     ; 10.345     ;
; 9.590 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.087     ; 10.344     ;
; 9.590 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.341     ;
; 9.591 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.340     ;
; 9.592 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket    ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.339     ;
; 9.606 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.086     ; 10.329     ;
; 9.606 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.086     ; 10.329     ;
; 9.606 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.086     ; 10.329     ;
; 9.606 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.086     ; 10.329     ;
; 9.612 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.088     ; 10.321     ;
; 9.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 10.310     ;
; 9.650 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[12]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.066     ; 10.305     ;
; 9.670 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 10.274     ;
; 9.671 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 10.273     ;
; 9.671 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.080     ; 10.270     ;
; 9.672 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.080     ; 10.269     ;
; 9.673 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket    ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.080     ; 10.268     ;
; 9.703 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 10.244     ;
; 9.703 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 10.244     ;
; 9.703 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 10.244     ;
; 9.703 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 10.244     ;
; 9.703 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 10.244     ;
; 9.706 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.086     ; 10.229     ;
; 9.735 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.088     ; 10.198     ;
; 9.772 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.087     ; 10.162     ;
; 9.773 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.087     ; 10.161     ;
; 9.773 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.158     ;
; 9.774 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.157     ;
; 9.775 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket    ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.156     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 6.087      ;
; 44.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 5.708      ;
; 44.584 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 5.589      ;
; 44.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 5.302      ;
; 45.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 5.136      ;
; 45.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 5.022      ;
; 45.451 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 4.749      ;
; 45.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 4.263      ;
; 45.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 4.230      ;
; 46.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.759      ;
; 46.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.643      ;
; 46.565 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 3.635      ;
; 46.575 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 3.627      ;
; 46.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.524      ;
; 46.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.508      ;
; 46.738 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 3.462      ;
; 46.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.368      ;
; 46.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 3.301      ;
; 47.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 2.464      ;
; 47.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 2.344      ;
; 47.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 2.227      ;
; 90.205 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 9.748      ;
; 90.382 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 9.571      ;
; 90.391 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 9.562      ;
; 90.643 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 9.311      ;
; 90.653 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 9.301      ;
; 90.724 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 9.229      ;
; 90.801 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 9.152      ;
; 90.804 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 9.145      ;
; 90.853 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 9.101      ;
; 90.890 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 9.063      ;
; 91.059 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.890      ;
; 91.061 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.888      ;
; 91.066 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.887      ;
; 91.104 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.849      ;
; 91.130 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 8.824      ;
; 91.160 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 8.794      ;
; 91.168 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.771      ;
; 91.168 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.771      ;
; 91.185 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 8.786      ;
; 91.197 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.752      ;
; 91.220 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.733      ;
; 91.274 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 8.697      ;
; 91.290 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.659      ;
; 91.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.647      ;
; 91.304 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.646      ;
; 91.322 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.627      ;
; 91.341 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.612      ;
; 91.345 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.594      ;
; 91.345 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.594      ;
; 91.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.585      ;
; 91.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.585      ;
; 91.357 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.582      ;
; 91.358 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.581      ;
; 91.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 8.552      ;
; 91.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.548      ;
; 91.403 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 8.568      ;
; 91.411 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.538      ;
; 91.444 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.495      ;
; 91.444 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.495      ;
; 91.444 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.495      ;
; 91.444 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.495      ;
; 91.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.496      ;
; 91.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.495      ;
; 91.457 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.482      ;
; 91.457 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.482      ;
; 91.457 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.482      ;
; 91.457 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.482      ;
; 91.524 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.425      ;
; 91.529 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.421      ;
; 91.533 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.416      ;
; 91.534 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.405      ;
; 91.535 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.404      ;
; 91.543 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.396      ;
; 91.544 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.395      ;
; 91.585 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 8.386      ;
; 91.585 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.364      ;
; 91.606 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.334      ;
; 91.606 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.334      ;
; 91.616 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.324      ;
; 91.616 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.324      ;
; 91.621 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.318      ;
; 91.621 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.318      ;
; 91.621 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.318      ;
; 91.621 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.318      ;
; 91.630 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.309      ;
; 91.630 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.309      ;
; 91.630 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.309      ;
; 91.630 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.309      ;
; 91.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.306      ;
; 91.634 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 8.337      ;
; 91.634 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.305      ;
; 91.634 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.305      ;
; 91.634 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.305      ;
; 91.634 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.305      ;
; 91.634 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.305      ;
; 91.634 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.305      ;
; 91.634 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.305      ;
; 91.635 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.304      ;
; 91.636 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.303      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.408 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.478      ; 1.140      ;
; 0.430 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.474      ; 1.158      ;
; 0.437 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.474      ; 1.165      ;
; 0.442 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.473      ; 1.169      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                                                                                                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                                                                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_instruction_s1_translator|wait_latency_counter[1]                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_instruction_s1_translator|wait_latency_counter[1]                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                                                                            ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[1]                                                                                                                            ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[1]                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[1]                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[1]                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                            ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_instruction_s1_translator|wait_latency_counter[0]                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_instruction_s1_translator|wait_latency_counter[0]                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[0]                                                                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[0]                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                                                                            ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[0]                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[0]                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.477 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.473      ; 1.204      ;
; 0.488 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.473      ; 1.215      ;
; 0.491 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.784      ;
; 0.491 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                                                                            ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[1]                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.784      ;
; 0.494 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.787      ;
; 0.496 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.473      ; 1.223      ;
; 0.500 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[16]                                                                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[16]                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[0]                                                                                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[0]                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[23]                                                                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[23]                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[15]                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[15]                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[12]                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[12]                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[29]                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[29]                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[21]                                                                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[21]                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[18]                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[18]                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[30]                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[30]                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                              ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.795      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.778      ;
; 0.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.779      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.784      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.500 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.507 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.512 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.805      ;
; 0.517 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.810      ;
; 0.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.813      ;
; 0.524 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                            ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.817      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[6]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[5]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[6]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[12]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[11]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[2]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.533 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.826      ;
; 0.536 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.829      ;
; 0.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.833      ;
; 0.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.839      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.845      ;
; 0.553 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[15]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.846      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.858      ;
; 0.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.859      ;
; 0.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.865      ;
; 0.634 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.927      ;
; 0.641 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.934      ;
; 0.643 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.832 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.095      ;
; 15.832 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[3]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.095      ;
; 15.832 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.095      ;
; 15.833 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[11]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.094      ;
; 15.837 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 4.094      ;
; 15.837 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[7]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 4.087      ;
; 15.837 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 4.087      ;
; 15.837 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 4.094      ;
; 15.837 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[2]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 4.087      ;
; 15.837 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 4.087      ;
; 15.837 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[15]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 4.094      ;
; 15.837 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 4.094      ;
; 15.838 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[9]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.090      ;
; 15.838 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[17]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.090      ;
; 15.838 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.090      ;
; 15.839 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.095     ; 4.087      ;
; 15.839 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.095     ; 4.087      ;
; 15.839 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.095     ; 4.087      ;
; 15.839 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.095     ; 4.087      ;
; 15.871 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.110     ; 4.040      ;
; 15.871 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[19]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.110     ; 4.040      ;
; 15.871 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[20]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.110     ; 4.040      ;
; 16.146 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.246      ; 4.036      ;
; 16.146 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.246      ; 4.036      ;
; 16.146 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.246      ; 4.036      ;
; 16.146 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.246      ; 4.036      ;
; 16.146 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.246      ; 4.036      ;
; 16.146 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.246      ; 4.036      ;
; 16.146 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.246      ; 4.036      ;
; 16.146 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.246      ; 4.036      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[6]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.111     ; 3.557      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.111     ; 3.557      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.562      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.562      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.101     ; 3.567      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.101     ; 3.567      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.101     ; 3.567      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.101     ; 3.567      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.101     ; 3.567      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.562      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.111     ; 3.557      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.111     ; 3.557      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.111     ; 3.557      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.110     ; 3.558      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.110     ; 3.558      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.110     ; 3.558      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.101     ; 3.567      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.560      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.562      ;
; 16.353 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.110     ; 3.558      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.111     ; 3.556      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.112     ; 3.555      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.111     ; 3.556      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.112     ; 3.555      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.112     ; 3.555      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.112     ; 3.555      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.114     ; 3.553      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.114     ; 3.553      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.114     ; 3.553      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.114     ; 3.553      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.114     ; 3.553      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.114     ; 3.553      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.114     ; 3.553      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.114     ; 3.553      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.561      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.561      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.561      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.561      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.561      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.561      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.561      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.561      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.561      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.561      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.561      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.561      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.561      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.561      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 3.561      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.559      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.559      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.559      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.559      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.559      ;
; 16.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.108     ; 3.559      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.070 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.868      ;
; 97.118 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.804      ;
; 97.118 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.804      ;
; 97.118 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.804      ;
; 97.118 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.804      ;
; 97.118 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.804      ;
; 97.118 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.804      ;
; 97.118 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.804      ;
; 97.118 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.804      ;
; 97.125 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.805      ;
; 97.154 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.788      ;
; 97.154 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.788      ;
; 97.154 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.788      ;
; 97.154 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.788      ;
; 97.154 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.788      ;
; 97.154 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.788      ;
; 97.154 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.788      ;
; 97.154 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.788      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.507      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.507      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.507      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.507      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.507      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.507      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.507      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.507      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.507      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.507      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.507      ;
; 97.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.507      ;
; 97.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.261      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.206      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.206      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.206      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.799 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.138      ;
; 97.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.989      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.965      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.962      ;
; 98.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.637      ;
; 98.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.637      ;
; 98.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.637      ;
; 98.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.637      ;
; 98.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.637      ;
; 98.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.637      ;
; 98.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.637      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.160 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 1.454      ;
; 2.512 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[25]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.064      ; 2.788      ;
; 2.512 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[10]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.787      ;
; 2.512 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[12]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.787      ;
; 2.512 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[12]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.787      ;
; 2.512 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[28]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.787      ;
; 2.512 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[28]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.787      ;
; 2.512 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[3]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.787      ;
; 2.512 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[11]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.787      ;
; 2.512 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[11]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.787      ;
; 2.512 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[19]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.787      ;
; 2.512 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[8]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.787      ;
; 2.514 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[21]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.058      ; 2.784      ;
; 2.514 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[21]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.058      ; 2.784      ;
; 2.514 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[25]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.058      ; 2.784      ;
; 2.514 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[18]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.065      ; 2.791      ;
; 2.514 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[18]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.065      ; 2.791      ;
; 2.514 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[10]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.065      ; 2.791      ;
; 2.514 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[10]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.065      ; 2.791      ;
; 2.514 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[10]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.065      ; 2.791      ;
; 2.514 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_instruction_s1_translator|av_readdata_pre[10]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.065      ; 2.791      ;
; 2.514 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[26]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.065      ; 2.791      ;
; 2.514 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[26]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.065      ; 2.791      ;
; 2.514 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[26]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.065      ; 2.791      ;
; 2.514 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[22]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.058      ; 2.784      ;
; 2.514 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[22]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.058      ; 2.784      ;
; 2.514 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[14]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.065      ; 2.791      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[1]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|read_latency_shift_reg[0]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][107]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][107]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[0]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|read_latency_shift_reg[0]                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][107]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][107]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[1]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.068      ; 2.796      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.068      ; 2.796      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.068      ; 2.796      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.068      ; 2.796      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[1]                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.068      ; 2.796      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|read_latency_shift_reg[0]                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.068      ; 2.796      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][107]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.068      ; 2.796      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][107]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.068      ; 2.796      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[18]                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.068      ; 2.796      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[18]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[26]                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.068      ; 2.796      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[20]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[20]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[20]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[20]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[11]                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[11]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[11]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[11]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[19]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.068      ; 2.796      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[19]                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.068      ; 2.796      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[19]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.068      ; 2.796      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[19]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.068      ; 2.796      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[19]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.068      ; 2.796      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[24]                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[24]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[24]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.516 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[24]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.069      ; 2.797      ;
; 2.520 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[27]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.043      ; 2.775      ;
; 2.520 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[14]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.043      ; 2.775      ;
; 2.520 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[14]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.043      ; 2.775      ;
; 2.520 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[31]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.043      ; 2.775      ;
; 2.520 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[31]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.043      ; 2.775      ;
; 2.523 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[29]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 2.815      ;
; 2.523 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[29]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 2.815      ;
; 2.523 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[1]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 2.815      ;
; 2.523 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[15]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 2.815      ;
; 2.523 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[15]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 2.815      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 2.791      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[5]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 2.791      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 2.791      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[0]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 2.791      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[1]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 2.791      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|read_latency_shift_reg[0]                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 2.791      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[1][107]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 2.791      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[0][107]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 2.809      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[3]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 2.791      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 2.791      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[0]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 2.809      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 2.809      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[1]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 2.809      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 2.809      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 2.809      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|read_latency_shift_reg[0]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 2.809      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[1][107]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 2.809      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[0][107]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 2.809      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 2.791      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 2.791      ;
; 2.524 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 2.791      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.480      ;
; 1.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.480      ;
; 1.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.480      ;
; 1.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.480      ;
; 1.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.480      ;
; 1.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.480      ;
; 1.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.480      ;
; 1.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.879      ;
; 1.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.882      ;
; 1.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.882      ;
; 1.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.882      ;
; 1.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.882      ;
; 1.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.882      ;
; 1.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.882      ;
; 1.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.901      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.695 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.985      ;
; 1.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.057      ;
; 1.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.057      ;
; 1.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.057      ;
; 1.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.128      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.318      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.318      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.318      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.318      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.318      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.318      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.318      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.318      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.318      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.318      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.318      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.318      ;
; 2.220 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.515      ;
; 2.220 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.515      ;
; 2.220 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.515      ;
; 2.220 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.515      ;
; 2.220 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.515      ;
; 2.220 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.515      ;
; 2.220 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.515      ;
; 2.220 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.515      ;
; 2.256 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.531      ;
; 2.256 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.531      ;
; 2.256 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.531      ;
; 2.256 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.531      ;
; 2.256 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.531      ;
; 2.256 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.531      ;
; 2.256 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.531      ;
; 2.256 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.531      ;
; 2.258 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.540      ;
; 2.324 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.615      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 19
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.579
Worst Case Available Settling Time: 18.757 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 90.82 MHz ; 90.82 MHz       ; FPGA_CLK            ;      ;
; 93.02 MHz ; 93.02 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; FPGA_CLK            ; 8.989  ; 0.000         ;
; altera_reserved_tck ; 44.625 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; FPGA_CLK            ; 0.394 ; 0.000         ;
; altera_reserved_tck ; 0.400 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; FPGA_CLK            ; 16.141 ; 0.000         ;
; altera_reserved_tck ; 97.253 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; FPGA_CLK            ; 1.073 ; 0.000         ;
; altera_reserved_tck ; 1.095 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; FPGA_CLK            ; 9.668  ; 0.000             ;
; altera_reserved_tck ; 49.404 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.989  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[27]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 10.955     ;
; 9.105  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 10.835     ;
; 9.105  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 10.835     ;
; 9.105  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 10.835     ;
; 9.125  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 10.814     ;
; 9.125  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 10.814     ;
; 9.125  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 10.814     ;
; 9.125  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 10.814     ;
; 9.155  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 10.785     ;
; 9.155  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 10.785     ;
; 9.155  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 10.785     ;
; 9.156  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 10.792     ;
; 9.156  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 10.792     ;
; 9.156  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 10.792     ;
; 9.175  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 10.764     ;
; 9.175  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 10.764     ;
; 9.175  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 10.764     ;
; 9.175  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 10.764     ;
; 9.176  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.075     ; 10.771     ;
; 9.176  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.075     ; 10.771     ;
; 9.176  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.075     ; 10.771     ;
; 9.176  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.075     ; 10.771     ;
; 9.364  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 10.576     ;
; 9.364  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 10.576     ;
; 9.364  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 10.576     ;
; 9.384  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 10.555     ;
; 9.384  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 10.555     ;
; 9.384  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 10.555     ;
; 9.384  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 10.555     ;
; 9.522  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[3]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.059     ; 10.441     ;
; 9.642  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 10.302     ;
; 9.642  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 10.302     ;
; 9.642  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 10.302     ;
; 9.662  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.079     ; 10.281     ;
; 9.662  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.079     ; 10.281     ;
; 9.662  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.079     ; 10.281     ;
; 9.662  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.079     ; 10.281     ;
; 9.721  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 10.228     ;
; 9.721  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 10.228     ;
; 9.721  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 10.228     ;
; 9.721  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 10.228     ;
; 9.721  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 10.228     ;
; 9.771  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 10.178     ;
; 9.771  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 10.178     ;
; 9.771  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 10.178     ;
; 9.771  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 10.178     ;
; 9.771  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 10.178     ;
; 9.772  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.065     ; 10.185     ;
; 9.772  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.065     ; 10.185     ;
; 9.772  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.065     ; 10.185     ;
; 9.772  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.065     ; 10.185     ;
; 9.772  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.065     ; 10.185     ;
; 9.806  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 10.140     ;
; 9.829  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.075     ; 10.118     ;
; 9.856  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 10.090     ;
; 9.857  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.068     ; 10.097     ;
; 9.879  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.075     ; 10.068     ;
; 9.880  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.067     ; 10.075     ;
; 9.980  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 9.969      ;
; 9.980  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 9.969      ;
; 9.980  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 9.969      ;
; 9.980  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 9.969      ;
; 9.980  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 9.969      ;
; 9.985  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.075     ; 9.962      ;
; 10.035 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.075     ; 9.912      ;
; 10.036 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.067     ; 9.919      ;
; 10.047 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[12]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.059     ; 9.916      ;
; 10.065 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 9.881      ;
; 10.088 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.075     ; 9.859      ;
; 10.109 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.079     ; 9.834      ;
; 10.109 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.079     ; 9.834      ;
; 10.109 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.079     ; 9.834      ;
; 10.123 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 9.823      ;
; 10.129 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.080     ; 9.813      ;
; 10.129 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.080     ; 9.813      ;
; 10.129 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.080     ; 9.813      ;
; 10.129 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.080     ; 9.813      ;
; 10.148 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 9.798      ;
; 10.148 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 9.798      ;
; 10.173 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 9.773      ;
; 10.174 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.068     ; 9.780      ;
; 10.198 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 9.748      ;
; 10.198 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 9.748      ;
; 10.199 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.068     ; 9.755      ;
; 10.199 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.068     ; 9.755      ;
; 10.207 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.079     ; 9.736      ;
; 10.208 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.079     ; 9.735      ;
; 10.209 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket    ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.079     ; 9.734      ;
; 10.244 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.075     ; 9.703      ;
; 10.257 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.079     ; 9.686      ;
; 10.258 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 9.695      ;
; 10.258 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 9.695      ;
; 10.258 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 9.695      ;
; 10.258 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 9.695      ;
; 10.258 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 9.695      ;
; 10.258 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.079     ; 9.685      ;
; 10.258 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.071     ; 9.693      ;
; 10.259 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket    ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.079     ; 9.684      ;
; 10.259 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.071     ; 9.692      ;
; 10.260 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket    ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.071     ; 9.691      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 5.712      ;
; 44.949 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 5.359      ;
; 45.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 5.305      ;
; 45.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 5.078      ;
; 45.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 4.914      ;
; 45.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 4.629      ;
; 45.838 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 4.495      ;
; 46.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 4.047      ;
; 46.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 3.889      ;
; 46.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 3.512      ;
; 46.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 3.482      ;
; 46.860 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 3.474      ;
; 46.860 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 3.476      ;
; 47.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 3.274      ;
; 47.063 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 3.270      ;
; 47.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 3.213      ;
; 47.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 3.115      ;
; 47.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 3.088      ;
; 47.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 2.342      ;
; 48.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 2.139      ;
; 48.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 2.104      ;
; 90.855 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 9.108      ;
; 91.014 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 8.949      ;
; 91.022 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 8.941      ;
; 91.277 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 8.686      ;
; 91.282 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 8.681      ;
; 91.313 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 8.650      ;
; 91.437 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 8.519      ;
; 91.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 8.511      ;
; 91.486 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 8.477      ;
; 91.536 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 8.444      ;
; 91.543 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 8.420      ;
; 91.600 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 8.380      ;
; 91.615 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.334      ;
; 91.615 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.334      ;
; 91.660 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 8.303      ;
; 91.694 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 8.269      ;
; 91.702 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 8.254      ;
; 91.703 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 8.253      ;
; 91.727 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 8.236      ;
; 91.745 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 8.235      ;
; 91.772 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 8.191      ;
; 91.774 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.175      ;
; 91.774 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.175      ;
; 91.782 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.167      ;
; 91.782 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.167      ;
; 91.789 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.160      ;
; 91.789 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.160      ;
; 91.841 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 8.115      ;
; 91.867 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 8.096      ;
; 91.875 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 8.081      ;
; 91.894 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.055      ;
; 91.894 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.055      ;
; 91.894 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.055      ;
; 91.894 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.055      ;
; 91.894 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 8.069      ;
; 91.895 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 8.061      ;
; 91.907 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 8.049      ;
; 91.910 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 8.046      ;
; 91.916 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.032      ;
; 91.916 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.032      ;
; 91.916 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.032      ;
; 91.916 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.032      ;
; 91.926 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 8.054      ;
; 91.932 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 8.024      ;
; 91.948 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.001      ;
; 91.948 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.001      ;
; 91.956 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.993      ;
; 91.956 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.993      ;
; 92.020 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.944      ;
; 92.037 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.912      ;
; 92.037 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.912      ;
; 92.042 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.907      ;
; 92.042 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.907      ;
; 92.045 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.911      ;
; 92.053 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.896      ;
; 92.053 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.896      ;
; 92.053 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.896      ;
; 92.053 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.896      ;
; 92.059 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.921      ;
; 92.061 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.888      ;
; 92.061 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.888      ;
; 92.061 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.888      ;
; 92.061 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.888      ;
; 92.070 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.879      ;
; 92.070 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.879      ;
; 92.070 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.879      ;
; 92.071 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.878      ;
; 92.071 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.878      ;
; 92.071 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.878      ;
; 92.073 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.876      ;
; 92.073 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.876      ;
; 92.075 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.873      ;
; 92.075 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.873      ;
; 92.075 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.873      ;
; 92.075 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.873      ;
; 92.083 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.865      ;
; 92.083 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.865      ;
; 92.083 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.865      ;
; 92.083 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.865      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.394 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.421      ; 1.045      ;
; 0.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.418      ; 1.048      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                                                                                                                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                                                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_instruction_s1_translator|wait_latency_counter[1]                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_instruction_s1_translator|wait_latency_counter[1]                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[1]                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[1]                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                            ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[1]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[1]                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                            ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.406 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.418      ; 1.054      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_instruction_s1_translator|wait_latency_counter[0]                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_instruction_s1_translator|wait_latency_counter[0]                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                                                                            ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[0]                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[0]                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[0]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[0]                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.684      ;
; 0.426 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.418      ; 1.074      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.418      ; 1.100      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.721      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[1]                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.722      ;
; 0.456 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.724      ;
; 0.460 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.418      ; 1.108      ;
; 0.461 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.729      ;
; 0.462 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.730      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.418      ; 1.113      ;
; 0.467 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.734      ;
; 0.469 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[18]                                                                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[18]                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[30]                                                                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[30]                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[16]                                                                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[16]                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[24]                                                                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[24]                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[31]                                                                                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[31]                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.716      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.718      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.722      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.723      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.732      ;
; 0.469 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.475 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.482 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                            ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.749      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.751      ;
; 0.486 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[6]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[12]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[6]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[5]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[11]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[2]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.763      ;
; 0.497 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.765      ;
; 0.499 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.767      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.768      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.773      ;
; 0.516 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[15]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.784      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.792      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.793      ;
; 0.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.801      ;
; 0.588 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.855      ;
; 0.598 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.867      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.141 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[9]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 3.796      ;
; 16.141 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[17]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 3.796      ;
; 16.141 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 3.800      ;
; 16.141 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[3]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 3.800      ;
; 16.141 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 3.796      ;
; 16.141 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 3.800      ;
; 16.142 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 3.799      ;
; 16.142 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 3.799      ;
; 16.142 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[11]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 3.799      ;
; 16.142 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[15]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 3.799      ;
; 16.142 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 3.799      ;
; 16.143 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.087     ; 3.792      ;
; 16.143 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.087     ; 3.792      ;
; 16.143 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.087     ; 3.792      ;
; 16.143 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.087     ; 3.792      ;
; 16.146 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[7]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.086     ; 3.790      ;
; 16.146 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.086     ; 3.790      ;
; 16.146 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[2]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.086     ; 3.790      ;
; 16.146 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.086     ; 3.790      ;
; 16.183 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.099     ; 3.740      ;
; 16.183 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[19]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.099     ; 3.740      ;
; 16.183 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[20]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.099     ; 3.740      ;
; 16.450 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.215      ; 3.709      ;
; 16.450 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.215      ; 3.709      ;
; 16.450 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.215      ; 3.709      ;
; 16.450 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.215      ; 3.709      ;
; 16.450 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.215      ; 3.709      ;
; 16.450 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.215      ; 3.709      ;
; 16.450 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.215      ; 3.709      ;
; 16.450 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.215      ; 3.709      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.100     ; 3.289      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[6]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.098     ; 3.291      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.100     ; 3.289      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.098     ; 3.291      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.293      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[4]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.100     ; 3.289      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[1]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.100     ; 3.289      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[2]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.100     ; 3.289      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[3]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.100     ; 3.289      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.100     ; 3.289      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[5]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.100     ; 3.289      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[6]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.100     ; 3.289      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.100     ; 3.289      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.091     ; 3.298      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.091     ; 3.298      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.091     ; 3.298      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.091     ; 3.298      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.091     ; 3.298      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.295      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.295      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.295      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.295      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.095     ; 3.294      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.095     ; 3.294      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.095     ; 3.294      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.095     ; 3.294      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.295      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.295      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.295      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.295      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.095     ; 3.294      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.095     ; 3.294      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.095     ; 3.294      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.095     ; 3.294      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
; 16.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.296      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.253 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.697      ;
; 97.287 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.647      ;
; 97.287 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.647      ;
; 97.287 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.647      ;
; 97.287 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.647      ;
; 97.287 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.647      ;
; 97.287 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.647      ;
; 97.287 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.647      ;
; 97.287 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.647      ;
; 97.312 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.632      ;
; 97.342 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.613      ;
; 97.342 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.613      ;
; 97.342 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.613      ;
; 97.342 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.613      ;
; 97.342 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.613      ;
; 97.342 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.613      ;
; 97.342 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.613      ;
; 97.342 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.613      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.352      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.352      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.352      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.352      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.352      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.352      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.352      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.352      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.352      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.352      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.352      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.352      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.118      ;
; 97.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.084      ;
; 97.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.084      ;
; 97.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.084      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 97.950 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.998      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.864      ;
; 98.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.832      ;
; 98.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.832      ;
; 98.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.832      ;
; 98.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.832      ;
; 98.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.832      ;
; 98.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.832      ;
; 98.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.829      ;
; 98.479 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.471      ;
; 98.479 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.471      ;
; 98.479 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.471      ;
; 98.479 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.471      ;
; 98.479 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.471      ;
; 98.479 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.471      ;
; 98.479 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.471      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.073 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 1.341      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.544      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[1]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.544      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|read_latency_shift_reg[0]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.544      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.544      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.544      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][107]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.544      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][107]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.544      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.544      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.544      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[0]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.544      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.544      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|read_latency_shift_reg[0]                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.544      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][107]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.544      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][107]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.063      ; 2.544      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[21]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.050      ; 2.531      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[21]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.050      ; 2.531      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[25]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.050      ; 2.531      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[18]                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.543      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[26]                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.543      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[19]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.543      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[19]                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.543      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[19]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.543      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[19]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.543      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[19]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.543      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[22]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.050      ; 2.531      ;
; 2.286 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[22]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.050      ; 2.531      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[1]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[1]                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|read_latency_shift_reg[0]                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][107]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][107]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[25]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 2.537      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[18]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[10]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 2.536      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[20]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[20]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[20]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[20]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[12]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 2.536      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[12]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 2.536      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[28]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 2.536      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[28]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 2.536      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[3]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 2.536      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[11]                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[11]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[11]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 2.536      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[11]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 2.536      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[11]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[11]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[19]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 2.536      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[24]                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[24]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[24]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[24]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.062      ; 2.544      ;
; 2.287 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[8]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 2.536      ;
; 2.288 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[18]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.056      ; 2.539      ;
; 2.288 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[18]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.056      ; 2.539      ;
; 2.288 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[10]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.056      ; 2.539      ;
; 2.288 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[10]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.056      ; 2.539      ;
; 2.288 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[10]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.056      ; 2.539      ;
; 2.288 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_instruction_s1_translator|av_readdata_pre[10]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.056      ; 2.539      ;
; 2.288 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[26]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.056      ; 2.539      ;
; 2.288 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[26]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.056      ; 2.539      ;
; 2.288 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[26]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.056      ; 2.539      ;
; 2.288 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[14]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.056      ; 2.539      ;
; 2.294 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[27]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.035      ; 2.524      ;
; 2.294 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[14]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.035      ; 2.524      ;
; 2.294 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[14]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.035      ; 2.524      ;
; 2.294 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[31]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.035      ; 2.524      ;
; 2.294 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[31]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.035      ; 2.524      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.049      ; 2.542      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem_used[0]                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.049      ; 2.542      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[1][107]                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.049      ; 2.542      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[0][107]                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.049      ; 2.542      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.541      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[5]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.049      ; 2.542      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.541      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[0]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.541      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[1]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.541      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|read_latency_shift_reg[0]                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.541      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[1][107]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.541      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[3]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.049      ; 2.542      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.049      ; 2.542      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.541      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.541      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.049      ; 2.542      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.049      ; 2.542      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[2]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.049      ; 2.542      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[4]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.049      ; 2.542      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_instruction_s1_translator|wait_latency_counter[0]                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.049      ; 2.542      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_instruction_s1_translator|wait_latency_counter[1]                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.049      ; 2.542      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.041      ; 2.534      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[29]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.066      ; 2.559      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[29]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.066      ; 2.559      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[9]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.065      ; 2.558      ;
; 2.298 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[1]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.066      ; 2.559      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.095 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.362      ;
; 1.095 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.362      ;
; 1.095 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.362      ;
; 1.095 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.362      ;
; 1.095 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.362      ;
; 1.095 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.362      ;
; 1.095 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.362      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.693      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.696      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.696      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.696      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.696      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.696      ;
; 1.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.696      ;
; 1.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.713      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.781      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.847      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.847      ;
; 1.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.847      ;
; 1.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.909      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.082      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.082      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.082      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.082      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.082      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.082      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.082      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.082      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.082      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.082      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.082      ;
; 1.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.082      ;
; 1.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.259      ;
; 1.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.259      ;
; 1.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.259      ;
; 1.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.259      ;
; 1.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.259      ;
; 1.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.259      ;
; 1.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.259      ;
; 1.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.259      ;
; 2.017 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.268      ;
; 2.017 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.268      ;
; 2.017 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.268      ;
; 2.017 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.268      ;
; 2.017 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.268      ;
; 2.017 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.268      ;
; 2.017 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.268      ;
; 2.017 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.268      ;
; 2.022 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.283      ;
; 2.082 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.349      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 19
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.579
Worst Case Available Settling Time: 18.771 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; FPGA_CLK            ; 14.493 ; 0.000         ;
; altera_reserved_tck ; 47.546 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; FPGA_CLK            ; 0.146 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; FPGA_CLK            ; 18.076 ; 0.000         ;
; altera_reserved_tck ; 98.663 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; FPGA_CLK            ; 0.491 ; 0.000         ;
; altera_reserved_tck ; 0.502 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; FPGA_CLK            ; 9.328  ; 0.000             ;
; altera_reserved_tck ; 49.472 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.493 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[27]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.041     ; 5.473      ;
; 14.945 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[3]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.028     ; 5.034      ;
; 14.972 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.989      ;
; 14.972 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.989      ;
; 14.972 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.989      ;
; 14.980 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.981      ;
; 14.980 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.981      ;
; 14.980 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.981      ;
; 14.980 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.981      ;
; 15.023 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 4.945      ;
; 15.023 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 4.945      ;
; 15.023 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 4.945      ;
; 15.031 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 4.937      ;
; 15.031 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 4.937      ;
; 15.031 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 4.937      ;
; 15.031 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 4.937      ;
; 15.043 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.918      ;
; 15.043 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.918      ;
; 15.043 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.918      ;
; 15.051 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.910      ;
; 15.051 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.910      ;
; 15.051 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.910      ;
; 15.051 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.910      ;
; 15.140 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.821      ;
; 15.140 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.821      ;
; 15.140 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.821      ;
; 15.148 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.813      ;
; 15.148 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.813      ;
; 15.148 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.813      ;
; 15.148 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 4.813      ;
; 15.250 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.042     ; 4.715      ;
; 15.250 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.042     ; 4.715      ;
; 15.250 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.042     ; 4.715      ;
; 15.258 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.042     ; 4.707      ;
; 15.258 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.042     ; 4.707      ;
; 15.258 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.042     ; 4.707      ;
; 15.258 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.042     ; 4.707      ;
; 15.273 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.697      ;
; 15.273 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.697      ;
; 15.273 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.697      ;
; 15.273 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.697      ;
; 15.273 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.697      ;
; 15.280 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[12]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.028     ; 4.699      ;
; 15.300 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[22]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 4.654      ;
; 15.312 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 4.656      ;
; 15.324 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.030     ; 4.653      ;
; 15.324 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.030     ; 4.653      ;
; 15.324 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.030     ; 4.653      ;
; 15.324 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.030     ; 4.653      ;
; 15.324 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.030     ; 4.653      ;
; 15.342 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.625      ;
; 15.344 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.626      ;
; 15.344 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.626      ;
; 15.344 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.626      ;
; 15.344 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.626      ;
; 15.344 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.626      ;
; 15.361 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[4]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.026     ; 4.620      ;
; 15.363 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.032     ; 4.612      ;
; 15.368 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 4.600      ;
; 15.383 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 4.585      ;
; 15.388 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[11]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.048     ; 4.571      ;
; 15.390 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[13]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.026     ; 4.591      ;
; 15.393 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.033     ; 4.581      ;
; 15.413 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.554      ;
; 15.419 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.032     ; 4.556      ;
; 15.432 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[22]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.033     ; 4.542      ;
; 15.439 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 4.529      ;
; 15.441 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.529      ;
; 15.441 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.529      ;
; 15.441 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.529      ;
; 15.441 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.529      ;
; 15.441 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.529      ;
; 15.452 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[0]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.515      ;
; 15.464 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[13]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.505      ;
; 15.469 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 4.495      ;
; 15.469 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 4.495      ;
; 15.469 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 4.495      ;
; 15.477 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 4.487      ;
; 15.477 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 4.487      ;
; 15.477 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 4.487      ;
; 15.477 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 4.487      ;
; 15.480 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 4.488      ;
; 15.486 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.481      ;
; 15.498 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[12]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.048     ; 4.461      ;
; 15.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.465      ;
; 15.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.465      ;
; 15.510 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.457      ;
; 15.520 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.042     ; 4.445      ;
; 15.521 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.042     ; 4.444      ;
; 15.522 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket    ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.042     ; 4.443      ;
; 15.536 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 4.432      ;
; 15.537 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.033     ; 4.437      ;
; 15.550 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[10]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.028     ; 4.429      ;
; 15.551 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.033     ; 4.423      ;
; 15.551 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.033     ; 4.423      ;
; 15.551 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.033     ; 4.423      ;
; 15.551 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.033     ; 4.423      ;
; 15.551 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.033     ; 4.423      ;
; 15.553 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.033     ; 4.421      ;
; 15.553 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.033     ; 4.421      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.742      ;
; 47.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.531      ;
; 47.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.464      ;
; 47.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 2.306      ;
; 48.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 2.220      ;
; 48.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.192      ;
; 48.219 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.066      ;
; 48.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.938      ;
; 48.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.804      ;
; 48.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.649      ;
; 48.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.563      ;
; 48.726 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 1.561      ;
; 48.731 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.554      ;
; 48.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.546      ;
; 48.788 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.497      ;
; 48.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.480      ;
; 48.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 1.468      ;
; 48.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.407      ;
; 49.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.067      ;
; 49.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 1.044      ;
; 49.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 0.976      ;
; 95.789 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.186      ;
; 95.878 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.097      ;
; 95.879 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.096      ;
; 95.984 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.991      ;
; 95.984 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.991      ;
; 96.022 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.953      ;
; 96.036 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.954      ;
; 96.071 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.904      ;
; 96.071 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.904      ;
; 96.081 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.890      ;
; 96.105 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.885      ;
; 96.107 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.868      ;
; 96.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.873      ;
; 96.160 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.810      ;
; 96.160 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.810      ;
; 96.166 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.809      ;
; 96.172 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.799      ;
; 96.178 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.793      ;
; 96.188 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.802      ;
; 96.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.781      ;
; 96.204 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.771      ;
; 96.206 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.769      ;
; 96.222 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.748      ;
; 96.223 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.747      ;
; 96.227 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.748      ;
; 96.229 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.742      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.741      ;
; 96.249 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.721      ;
; 96.249 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.721      ;
; 96.250 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.720      ;
; 96.250 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.720      ;
; 96.265 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.705      ;
; 96.265 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.705      ;
; 96.265 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.705      ;
; 96.265 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.705      ;
; 96.265 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.706      ;
; 96.273 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.698      ;
; 96.282 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.689      ;
; 96.287 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.684      ;
; 96.293 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.697      ;
; 96.293 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.682      ;
; 96.300 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.671      ;
; 96.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.673      ;
; 96.306 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.664      ;
; 96.306 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.664      ;
; 96.307 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.663      ;
; 96.307 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.663      ;
; 96.307 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.663      ;
; 96.311 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.659      ;
; 96.312 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.658      ;
; 96.312 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.658      ;
; 96.313 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.656      ;
; 96.313 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.656      ;
; 96.313 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.656      ;
; 96.313 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.656      ;
; 96.313 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.657      ;
; 96.318 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.653      ;
; 96.319 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.652      ;
; 96.325 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.646      ;
; 96.330 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.640      ;
; 96.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.616      ;
; 96.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.616      ;
; 96.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.616      ;
; 96.354 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.616      ;
; 96.355 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.615      ;
; 96.355 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.615      ;
; 96.355 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.615      ;
; 96.355 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.615      ;
; 96.355 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.615      ;
; 96.355 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.615      ;
; 96.355 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.615      ;
; 96.355 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.615      ;
; 96.367 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.604      ;
; 96.373 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.598      ;
; 96.379 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.592      ;
; 96.393 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.577      ;
; 96.393 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.577      ;
; 96.395 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.575      ;
; 96.395 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.575      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.146 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.218      ; 0.468      ;
; 0.150 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.221      ; 0.475      ;
; 0.153 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.221      ; 0.478      ;
; 0.154 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.219      ; 0.477      ;
; 0.169 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.219      ; 0.492      ;
; 0.172 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.219      ; 0.495      ;
; 0.174 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.219      ; 0.497      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                                                                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                                                                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[1]                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[1]                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_instruction_s1_translator|wait_latency_counter[1]                                                                                                                                            ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_instruction_s1_translator|wait_latency_counter[1]                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[12]                                                                                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[12]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[30]                                                                                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[30]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                       ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[16]                                                                                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[16]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[0]                                                                                                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[0]                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[24]                                                                                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[24]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[24]                                                                                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[24]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[7]                                                                                                                                                                                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[7]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[31]                                                                                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[31]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[23]                                                                                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[23]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[21]                                                                                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[21]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[5]                                                                                                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[5]                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[11]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[12]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[6]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[5]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[6]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[2]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                            ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.331      ;
; 0.213 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.334      ;
; 0.218 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[15]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.339      ;
; 0.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.339      ;
; 0.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.343      ;
; 0.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.343      ;
; 0.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.346      ;
; 0.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.346      ;
; 0.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.348      ;
; 0.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.347      ;
; 0.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.076 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 1.888      ;
; 18.076 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 1.888      ;
; 18.076 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 1.888      ;
; 18.076 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[3]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 1.888      ;
; 18.076 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[15]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 1.888      ;
; 18.076 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 1.888      ;
; 18.076 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 1.888      ;
; 18.077 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[11]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 1.887      ;
; 18.078 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[7]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.047     ; 1.882      ;
; 18.078 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.048     ; 1.881      ;
; 18.078 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.047     ; 1.882      ;
; 18.078 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.048     ; 1.881      ;
; 18.078 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.048     ; 1.881      ;
; 18.078 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.048     ; 1.881      ;
; 18.078 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[9]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 1.883      ;
; 18.078 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[17]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 1.883      ;
; 18.078 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[2]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.047     ; 1.882      ;
; 18.078 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.047     ; 1.882      ;
; 18.078 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 1.883      ;
; 18.097 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.052     ; 1.858      ;
; 18.097 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[19]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.052     ; 1.858      ;
; 18.097 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[20]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.052     ; 1.858      ;
; 18.252 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.105      ; 1.828      ;
; 18.252 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.105      ; 1.828      ;
; 18.252 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.105      ; 1.828      ;
; 18.252 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.105      ; 1.828      ;
; 18.252 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.105      ; 1.828      ;
; 18.252 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.105      ; 1.828      ;
; 18.252 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.105      ; 1.828      ;
; 18.252 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.105      ; 1.828      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.057     ; 1.642      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.057     ; 1.642      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 1.649      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.057     ; 1.642      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 1.646      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[3]                                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.057     ; 1.642      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.057     ; 1.642      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.057     ; 1.642      ;
; 18.308 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[4]                                                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.057     ; 1.642      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[6]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.054     ; 1.644      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.057     ; 1.641      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.054     ; 1.644      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.057     ; 1.641      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.057     ; 1.641      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.057     ; 1.641      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.060     ; 1.638      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.060     ; 1.638      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.060     ; 1.638      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.060     ; 1.638      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.060     ; 1.638      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.060     ; 1.638      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.060     ; 1.638      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.060     ; 1.638      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.049     ; 1.649      ;
; 18.309 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[4]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.055     ; 1.643      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.663 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.308      ;
; 98.694 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.276      ;
; 98.711 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.250      ;
; 98.711 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.250      ;
; 98.711 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.250      ;
; 98.711 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.250      ;
; 98.711 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.250      ;
; 98.711 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.250      ;
; 98.711 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.250      ;
; 98.711 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.250      ;
; 98.726 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.250      ;
; 98.726 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.250      ;
; 98.726 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.250      ;
; 98.726 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.250      ;
; 98.726 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.250      ;
; 98.726 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.250      ;
; 98.726 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.250      ;
; 98.726 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.250      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.157      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.157      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.157      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.157      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.157      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.157      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.157      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.157      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.157      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.157      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.157      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.157      ;
; 98.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.060      ;
; 98.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.973      ;
; 98.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.973      ;
; 98.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.973      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.003 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.967      ;
; 99.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.898      ;
; 99.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.883      ;
; 99.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.883      ;
; 99.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.883      ;
; 99.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.883      ;
; 99.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.883      ;
; 99.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.883      ;
; 99.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.880      ;
; 99.241 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.729      ;
; 99.241 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.729      ;
; 99.241 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.729      ;
; 99.241 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.729      ;
; 99.241 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.729      ;
; 99.241 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.729      ;
; 99.241 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.729      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.491 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.612      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 1.236      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[1]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 1.236      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|read_latency_shift_reg[0]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 1.236      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 1.236      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 1.236      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][107]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 1.236      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][107]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 1.236      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[0]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|read_latency_shift_reg[0]                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][107]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][107]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[1]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[1]                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|read_latency_shift_reg[0]                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][107]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][107]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[25]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.025      ; 1.229      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[18]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[10]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.024      ; 1.228      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[20]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[20]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[20]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[20]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[12]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.024      ; 1.228      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[12]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.024      ; 1.228      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[28]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.024      ; 1.228      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[28]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.024      ; 1.228      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[3]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.024      ; 1.228      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[11]                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[11]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[11]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.024      ; 1.228      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[11]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.024      ; 1.228      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[11]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[11]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[19]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.024      ; 1.228      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[24]                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[24]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[24]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[24]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.235      ;
; 1.120 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[8]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.024      ; 1.228      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[21]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.018      ; 1.223      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[21]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.018      ; 1.223      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[25]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.018      ; 1.223      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[18]                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.030      ; 1.235      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[18]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.231      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[18]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.231      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[10]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.231      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[10]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.231      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[10]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.231      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_instruction_s1_translator|av_readdata_pre[10]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.231      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[26]                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.030      ; 1.235      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[26]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.231      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[26]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.231      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[26]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.231      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[19]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.030      ; 1.235      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_pc|readdata[19]                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.030      ; 1.235      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[19]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.030      ; 1.235      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_code|readdata[19]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.030      ; 1.235      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|av_readdata_pre[19]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.030      ; 1.235      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[22]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.018      ; 1.223      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[22]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.018      ; 1.223      ;
; 1.121 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[14]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.231      ;
; 1.126 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[27]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.010      ; 1.220      ;
; 1.126 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[14]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.010      ; 1.220      ;
; 1.126 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[14]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.010      ; 1.220      ;
; 1.126 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_code:pio_reg_bus|readdata[31]                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.010      ; 1.220      ;
; 1.126 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[31]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.010      ; 1.220      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem_used[0]                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[1][107]                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_instruction_s1_agent_rsp_fifo|mem[0][107]                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[5]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[0]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|wait_latency_counter[1]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_code_s1_translator|read_latency_shift_reg[0]                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[1][107]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_code_s1_agent_rsp_fifo|mem[0][107]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.242      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[3]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[0]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 1.243      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 1.243      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[1]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 1.243      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 1.243      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 1.243      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|read_latency_shift_reg[0]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 1.243      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[1][107]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.242      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[0][107]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 1.242      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
; 1.127 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.023      ; 1.234      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.623      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.623      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.623      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.623      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.623      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.623      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.623      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.781      ;
; 0.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.784      ;
; 0.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.784      ;
; 0.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.784      ;
; 0.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.784      ;
; 0.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.784      ;
; 0.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.784      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.788      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.829      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.860      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.860      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.860      ;
; 0.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.888      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.988      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.988      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.988      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.988      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.988      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.988      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.988      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.988      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.988      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.988      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.988      ;
; 0.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.988      ;
; 0.956 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.082      ;
; 0.956 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.082      ;
; 0.956 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.082      ;
; 0.956 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.082      ;
; 0.956 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.082      ;
; 0.956 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.082      ;
; 0.956 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.082      ;
; 0.956 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.082      ;
; 0.960 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.071      ;
; 0.960 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.071      ;
; 0.960 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.071      ;
; 0.960 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.071      ;
; 0.960 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.071      ;
; 0.960 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.071      ;
; 0.960 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.071      ;
; 0.960 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.071      ;
; 0.980 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.100      ;
; 0.997 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.119      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 19
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.579
Worst Case Available Settling Time: 19.410 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 8.437  ; 0.146 ; 15.832   ; 0.491   ; 9.328               ;
;  FPGA_CLK            ; 8.437  ; 0.146 ; 15.832   ; 0.491   ; 9.328               ;
;  altera_reserved_tck ; 44.116 ; 0.186 ; 97.070   ; 0.502   ; 49.404              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FPGA_CLK            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RESET                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5847       ; 0        ; 44       ; 0        ;
; FPGA_CLK            ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; FPGA_CLK            ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK            ; FPGA_CLK            ; 10151      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5847       ; 0        ; 44       ; 0        ;
; FPGA_CLK            ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; FPGA_CLK            ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK            ; FPGA_CLK            ; 10151      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 65         ; 0        ; 0        ; 0        ;
; FPGA_CLK            ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; FPGA_CLK            ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK            ; FPGA_CLK            ; 459        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 65         ; 0        ; 0        ; 0        ;
; FPGA_CLK            ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; FPGA_CLK            ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK            ; FPGA_CLK            ; 459        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 77    ; 77   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                       ;
+-----------------------------------------------------------------------------------------------+---------------------+------+---------------+
; Target                                                                                        ; Clock               ; Type ; Status        ;
+-----------------------------------------------------------------------------------------------+---------------------+------+---------------+
; FPGA_CLK                                                                                      ; FPGA_CLK            ; Base ; Constrained   ;
; altera_reserved_tck                                                                           ; altera_reserved_tck ; Base ; Constrained   ;
; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                             ;                     ; Base ; Unconstrained ;
; pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0] ;                     ; Base ; Unconstrained ;
+-----------------------------------------------------------------------------------------------+---------------------+------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; RESET               ; Partially constrained                                                                ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; RESET               ; Partially constrained                                                                ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Fri Sep  6 17:06:56 2024
Info: Command: quartus_sta forest-risc-v -c forest-risc-v
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'jtag_debug_sys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'output_files/forest-risc-v.sdc'
Warning (332060): Node: jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[1] is being clocked by jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out
Warning (332060): Node: pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register p_rom:inst2|altsyncram:altsyncram_component|altsyncram_aqr3:auto_generated|q_a[0] is being clocked by pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst69|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From FPGA_CLK (Rise) to FPGA_CLK (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.437
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.437               0.000 FPGA_CLK 
    Info (332119):    44.116               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.408               0.000 FPGA_CLK 
    Info (332119):     0.452               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.832
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.832               0.000 FPGA_CLK 
    Info (332119):    97.070               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.160               0.000 FPGA_CLK 
    Info (332119):     1.187               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.662
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.662               0.000 FPGA_CLK 
    Info (332119):    49.524               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 19 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 19
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.579
    Info (332114): Worst Case Available Settling Time: 18.757 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[1] is being clocked by jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out
Warning (332060): Node: pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register p_rom:inst2|altsyncram:altsyncram_component|altsyncram_aqr3:auto_generated|q_a[0] is being clocked by pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst69|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From FPGA_CLK (Rise) to FPGA_CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 8.989
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.989               0.000 FPGA_CLK 
    Info (332119):    44.625               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.394               0.000 FPGA_CLK 
    Info (332119):     0.400               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.141               0.000 FPGA_CLK 
    Info (332119):    97.253               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.073
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.073               0.000 FPGA_CLK 
    Info (332119):     1.095               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.668               0.000 FPGA_CLK 
    Info (332119):    49.404               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 19 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 19
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.579
    Info (332114): Worst Case Available Settling Time: 18.771 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[1] is being clocked by jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out
Warning (332060): Node: pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register p_rom:inst2|altsyncram:altsyncram_component|altsyncram_aqr3:auto_generated|q_a[0] is being clocked by pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst69|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From FPGA_CLK (Rise) to FPGA_CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 14.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.493               0.000 FPGA_CLK 
    Info (332119):    47.546               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.146               0.000 FPGA_CLK 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 18.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.076               0.000 FPGA_CLK 
    Info (332119):    98.663               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.491               0.000 FPGA_CLK 
    Info (332119):     0.502               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.328               0.000 FPGA_CLK 
    Info (332119):    49.472               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 19 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 19
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.579
    Info (332114): Worst Case Available Settling Time: 19.410 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 511 megabytes
    Info: Processing ended: Fri Sep  6 17:06:59 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


