

================================================================
== Vivado HLS Report for 'random_int_gen'
================================================================
* Date:           Sun Nov  8 21:11:02 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.485 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      1|      -|      -|    -|
|Expression       |        -|      1|      0|    208|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     15|    -|
|Register         |        -|      -|    114|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      2|    114|    223|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      2|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |ma_unitdatax_requcud_U10  |ma_unitdatax_requcud  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+-----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+-----+------------+------------+
    |low_1_fu_44_p2     |     *    |      1|  0|    6|          15|          16|
    |add_ln11_fu_80_p2  |     +    |      0|  0|   23|           4|          16|
    |x_1_fu_95_p2       |     +    |      0|  0|   39|          32|          32|
    |x_2_fu_120_p2      |     +    |      0|  0|   39|          32|          32|
    |x_fu_89_p2         |    shl   |      0|  0|  101|          32|          32|
    +-------------------+----------+-------+---+-----+------------+------------+
    |Total              |          |      1|  0|  208|         115|         128|
    +-------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   2|   0|    2|          0|
    |high_2_reg_144     |  32|   0|   32|          0|
    |low_1_reg_139      |  32|   0|   32|          0|
    |rand_state         |  32|   0|   32|          0|
    |trunc_ln1_reg_149  |  16|   0|   16|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 114|   0|  114|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+----------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------+-----+-----+------------+----------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs | random_int_gen | return value |
|ap_rst    |  in |    1| ap_ctrl_hs | random_int_gen | return value |
|ap_start  |  in |    1| ap_ctrl_hs | random_int_gen | return value |
|ap_done   | out |    1| ap_ctrl_hs | random_int_gen | return value |
|ap_idle   | out |    1| ap_ctrl_hs | random_int_gen | return value |
|ap_ready  | out |    1| ap_ctrl_hs | random_int_gen | return value |
+----------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.18>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%rand_state_load = load i32* @rand_state, align 4" [fyp/r_n_g.c:6]   --->   Operation 3 'load' 'rand_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%low = trunc i32 %rand_state_load to i15" [fyp/r_n_g.c:6]   --->   Operation 4 'trunc' 'low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i15 %low to i32" [fyp/r_n_g.c:6]   --->   Operation 5 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (5.57ns)   --->   "%low_1 = mul i32 %zext_ln6, 48271" [fyp/r_n_g.c:8]   --->   Operation 6 'mul' 'low_1' <Predicate = true> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%high = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load, i32 15, i32 31)" [fyp/r_n_g.c:9]   --->   Operation 7 'partselect' 'high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%high_1 = zext i17 %high to i32" [fyp/r_n_g.c:9]   --->   Operation 8 'zext' 'high_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_2 = mul i32 48271, %high_1" [fyp/r_n_g.c:10]   --->   Operation 9 'mul' 'high_2' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_2, i32 16, i32 31)" [fyp/r_n_g.c:11]   --->   Operation 10 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.48>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1) nounwind" [fyp/r_n_g.c:9]   --->   Operation 11 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_1, [1 x i8]* @p_str, [4 x i8]* @p_str3, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [fyp/r_n_g.c:8]   --->   Operation 12 'specfucore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp) nounwind" [fyp/r_n_g.c:10]   --->   Operation 13 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%trunc_ln10 = trunc i32 %high_2 to i16" [fyp/r_n_g.c:10]   --->   Operation 14 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln11 = zext i16 %trunc_ln10 to i32" [fyp/r_n_g.c:11]   --->   Operation 15 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.14ns)   --->   "%add_ln11 = add i16 15, %trunc_ln1" [fyp/r_n_g.c:11]   --->   Operation 16 'add' 'add_ln11' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln11_1 = zext i16 %add_ln11 to i32" [fyp/r_n_g.c:11]   --->   Operation 17 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%x = shl i32 %zext_ln11, %zext_ln11_1" [fyp/r_n_g.c:11]   --->   Operation 18 'shl' 'x' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_1 = add i32 %low_1, %x" [fyp/r_n_g.c:12]   --->   Operation 19 'add' 'x_1' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %x_1 to i31" [fyp/r_n_g.c:12]   --->   Operation 20 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i31 %trunc_ln12 to i32" [fyp/r_n_g.c:13]   --->   Operation 21 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_1, i32 31)" [fyp/r_n_g.c:13]   --->   Operation 22 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i1 %tmp_1 to i32" [fyp/r_n_g.c:13]   --->   Operation 23 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.66ns)   --->   "%x_2 = add i32 %zext_ln13_1, %zext_ln13" [fyp/r_n_g.c:13]   --->   Operation 24 'add' 'x_2' <Predicate = true> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "store i32 %x_2, i32* @rand_state, align 4" [fyp/r_n_g.c:14]   --->   Operation 25 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 26 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rand_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rand_state_load (load           ) [ 000]
low             (trunc          ) [ 000]
zext_ln6        (zext           ) [ 000]
low_1           (mul            ) [ 001]
high            (partselect     ) [ 000]
high_1          (zext           ) [ 000]
high_2          (mul            ) [ 001]
trunc_ln1       (partselect     ) [ 001]
tmp             (specregionbegin) [ 000]
specfucore_ln8  (specfucore     ) [ 000]
empty           (specregionend  ) [ 000]
trunc_ln10      (trunc          ) [ 000]
zext_ln11       (zext           ) [ 000]
add_ln11        (add            ) [ 000]
zext_ln11_1     (zext           ) [ 000]
x               (shl            ) [ 000]
x_1             (add            ) [ 000]
trunc_ln12      (trunc          ) [ 000]
zext_ln13       (zext           ) [ 000]
tmp_1           (bitselect      ) [ 000]
zext_ln13_1     (zext           ) [ 000]
x_2             (add            ) [ 000]
store_ln14      (store          ) [ 000]
ret_ln0         (ret            ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rand_state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rand_state"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="rand_state_load_load_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rand_state_load/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="low_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="low/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="zext_ln6_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="15" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="low_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="15" slack="0"/>
<pin id="46" dir="0" index="1" bw="17" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="low_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="high_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="17" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="5" slack="0"/>
<pin id="54" dir="0" index="3" bw="6" slack="0"/>
<pin id="55" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="high/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="high_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="17" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="high_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="trunc_ln1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="6" slack="0"/>
<pin id="68" dir="0" index="3" bw="6" slack="0"/>
<pin id="69" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="trunc_ln10_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="1"/>
<pin id="75" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln11_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="add_ln11_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="1"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="zext_ln11_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="x_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="0"/>
<pin id="92" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="x_1_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="trunc_ln12_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln13_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="31" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln13_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="x_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="31" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln14_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="132" class="1007" name="high_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="17" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="high_2/1 "/>
</bind>
</comp>

<comp id="139" class="1005" name="low_1_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="low_1 "/>
</bind>
</comp>

<comp id="144" class="1005" name="high_2_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="high_2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="trunc_ln1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="1"/>
<pin id="151" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="32" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="36" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="40" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="32" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="63"><net_src comp="50" pin="4"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="79"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="80" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="76" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="85" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="89" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="103"><net_src comp="95" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="95" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="108" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="104" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="60" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="132" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="142"><net_src comp="44" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="147"><net_src comp="132" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="152"><net_src comp="64" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="80" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rand_state | {2 }
 - Input state : 
	Port: random_int_gen : rand_state | {1 }
  - Chain level:
	State 1
		low : 1
		zext_ln6 : 2
		low_1 : 3
		high : 1
		high_1 : 2
		high_2 : 3
		trunc_ln1 : 4
	State 2
		empty : 1
		zext_ln11 : 1
		zext_ln11_1 : 1
		x : 2
		x_1 : 3
		trunc_ln12 : 4
		zext_ln13 : 5
		tmp_1 : 4
		zext_ln13_1 : 5
		x_2 : 6
		store_ln14 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln11_fu_80   |    0    |    0    |    23   |
|    add   |      x_1_fu_95     |    0    |    0    |    39   |
|          |     x_2_fu_120     |    0    |    0    |    38   |
|----------|--------------------|---------|---------|---------|
|    shl   |       x_fu_89      |    0    |    0    |    35   |
|----------|--------------------|---------|---------|---------|
|    mul   |     low_1_fu_44    |    1    |    0    |    7    |
|          |    high_2_fu_132   |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |      low_fu_36     |    0    |    0    |    0    |
|   trunc  |  trunc_ln10_fu_73  |    0    |    0    |    0    |
|          |  trunc_ln12_fu_100 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   zext_ln6_fu_40   |    0    |    0    |    0    |
|          |    high_1_fu_60    |    0    |    0    |    0    |
|   zext   |   zext_ln11_fu_76  |    0    |    0    |    0    |
|          |  zext_ln11_1_fu_85 |    0    |    0    |    0    |
|          |  zext_ln13_fu_104  |    0    |    0    |    0    |
|          | zext_ln13_1_fu_116 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     high_fu_50     |    0    |    0    |    0    |
|          |   trunc_ln1_fu_64  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|    tmp_1_fu_108    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    2    |    0    |   142   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  high_2_reg_144 |   32   |
|  low_1_reg_139  |   32   |
|trunc_ln1_reg_149|   16   |
+-----------------+--------+
|      Total      |   80   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |    0   |   142  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   80   |   142  |
+-----------+--------+--------+--------+
