---------
my1core85
---------

An implementation of an 8-bit 8085-binary-compatible microprocesor.


Completion Progress:

- General functionality complete
  = alu, register, control sequence
  = <alu>={add,adc,sub,sbb,and,xor,or,cmp}
- Instructions (01xxxxxx) all completed
  = {{mov reg,reg},{mov m,reg},{mov reg,m},{hlt}} (64)
- Instructions (10xxxxxx) all completed
  = {{<alu> reg},{<alu> m}} (64)
- Instructions (00xxxxxx) all completed
  = {{mvi reg,data},{mvi m,data}} completed (8)
  = {{inr reg},{inr m},{dcr reg},{dcr m}} completed (16)
  = {{lxi rp,dat16},{dad rp}} completed (8)
  = {{inx rp},{dcx rp}} completed (8)
  = {{nop}{unused(5)}{rim}{sim}} completed (8)
  = {{stax rp},{ldax rp},{sta},{lda},{shld},{lhld}} completed (8)
  = {{rlc},{rrc},{ral},{rar},{daa},{cma},{cmc},{stc}} completed (8)
- Instructions (11xxxxxx) in progress
  = {{<alu>i data}} completed (8)
  = {{pop rp},{ret},{unused},{pchl},{sphl}} completed (8)
  = {{push rp},{call},{unused(3)}} completed (8)
  = {{jmp,unused,out,in,xthl,xchg,di,ei}} completed (8)
  = {{RST nnn}} completed (8)
  = {{JC,JNC,JP,PM,JZ,JNZ,JPE,JPO}} completed (8)
  = {(11xxx000){Rccc}} ??
  = {(11xxx100){Cccc}} ??
- Interrupt facility not done yet!

Note:

- serial/interrupt mask register is ready (rim/sim), but not currently used
