Protel Design System Design Rule Check
PCB File : E:\BaiduSyncdisk\DateBasedProjects\2022\6.18 µç×ÓÃÅËø\ECAD\SmartLock_Alpha_v1.PcbDoc
Date     : 2022/6/19
Time     : 3:26:02

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.127mm) ((InNet('ANT') OR InNet('NetANT1_1'))),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=0.508mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Arc (33.558mm,65.013mm) on Top Overlay And Pad ANT1-1(33.558mm,66.179mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Arc (49.062mm,74.974mm) on Top Overlay And Pad U1-1(49.694mm,74.974mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (51.209mm,54.142mm) on Top Overlay And Pad U5-1(51.709mm,54.642mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (87.122mm,58.039mm) on Top Overlay And Pad E3-1(87.122mm,53.039mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (87.122mm,58.039mm) on Top Overlay And Pad E3-2(87.122mm,63.039mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad ANT1-1(33.558mm,66.179mm) on Top Layer And Track (32.258mm,60.949mm)(32.258mm,66.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad ANT1-1(33.558mm,66.179mm) on Top Layer And Track (34.858mm,60.939mm)(34.858mm,66.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad ANT1-2(33.558mm,60.799mm) on Top Layer And Track (32.258mm,60.949mm)(32.258mm,66.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Pad ANT1-2(33.558mm,60.799mm) on Top Layer And Track (33.558mm,61.711mm)(33.558mm,64.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad ANT1-2(33.558mm,60.799mm) on Top Layer And Track (34.858mm,60.939mm)(34.858mm,66.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-1(55.245mm,66.436mm) on Top Layer And Track (54.595mm,66.167mm)(54.595mm,67.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-1(55.245mm,66.436mm) on Top Layer And Track (54.595mm,67.086mm)(55.895mm,67.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C10-1(55.245mm,66.436mm) on Top Layer And Track (55.016mm,65.786mm)(55.474mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-1(55.245mm,66.436mm) on Top Layer And Track (55.245mm,65.71mm)(55.245mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C10-1(55.245mm,66.436mm) on Top Layer And Track (55.245mm,65.786mm)(55.245mm,65.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-1(55.245mm,66.436mm) on Top Layer And Track (55.895mm,66.167mm)(55.895mm,67.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C10-2(55.245mm,65.136mm) on Top Layer And Track (54.595mm,64.486mm)(54.595mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-2(55.245mm,65.136mm) on Top Layer And Track (54.595mm,64.486mm)(55.895mm,64.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-2(55.245mm,65.136mm) on Top Layer And Track (55.016mm,65.786mm)(55.474mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C10-2(55.245mm,65.136mm) on Top Layer And Track (55.245mm,65.71mm)(55.245mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C10-2(55.245mm,65.136mm) on Top Layer And Track (55.245mm,65.786mm)(55.245mm,65.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C10-2(55.245mm,65.136mm) on Top Layer And Track (55.895mm,64.486mm)(55.895mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-1(51.435mm,83.2mm) on Top Layer And Track (50.785mm,82.931mm)(50.785mm,83.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-1(51.435mm,83.2mm) on Top Layer And Track (50.785mm,83.85mm)(52.085mm,83.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C1-1(51.435mm,83.2mm) on Top Layer And Track (51.206mm,82.55mm)(51.664mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-1(51.435mm,83.2mm) on Top Layer And Track (51.435mm,82.474mm)(51.435mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C1-1(51.435mm,83.2mm) on Top Layer And Track (51.435mm,82.55mm)(51.435mm,82.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-1(51.435mm,83.2mm) on Top Layer And Track (52.085mm,82.931mm)(52.085mm,83.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C11-1(53.721mm,66.436mm) on Top Layer And Track (53.071mm,66.167mm)(53.071mm,67.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C11-1(53.721mm,66.436mm) on Top Layer And Track (53.071mm,67.086mm)(54.371mm,67.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C11-1(53.721mm,66.436mm) on Top Layer And Track (53.492mm,65.786mm)(53.95mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C11-1(53.721mm,66.436mm) on Top Layer And Track (53.721mm,65.71mm)(53.721mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C11-1(53.721mm,66.436mm) on Top Layer And Track (53.721mm,65.786mm)(53.721mm,65.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C11-1(53.721mm,66.436mm) on Top Layer And Track (54.371mm,66.167mm)(54.371mm,67.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C11-2(53.721mm,65.136mm) on Top Layer And Track (53.071mm,64.486mm)(53.071mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C11-2(53.721mm,65.136mm) on Top Layer And Track (53.071mm,64.486mm)(54.371mm,64.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C11-2(53.721mm,65.136mm) on Top Layer And Track (53.492mm,65.786mm)(53.95mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C11-2(53.721mm,65.136mm) on Top Layer And Track (53.721mm,65.71mm)(53.721mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C11-2(53.721mm,65.136mm) on Top Layer And Track (53.721mm,65.786mm)(53.721mm,65.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C11-2(53.721mm,65.136mm) on Top Layer And Track (54.371mm,64.486mm)(54.371mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C1-2(51.435mm,81.9mm) on Top Layer And Track (50.785mm,81.25mm)(50.785mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-2(51.435mm,81.9mm) on Top Layer And Track (50.785mm,81.25mm)(52.085mm,81.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-2(51.435mm,81.9mm) on Top Layer And Track (51.206mm,82.55mm)(51.664mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C1-2(51.435mm,81.9mm) on Top Layer And Track (51.435mm,82.474mm)(51.435mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-2(51.435mm,81.9mm) on Top Layer And Track (51.435mm,82.55mm)(51.435mm,82.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-2(51.435mm,81.9mm) on Top Layer And Track (52.085mm,81.25mm)(52.085mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C12-1(46.482mm,65.405mm) on Top Layer And Track (45.832mm,64.755mm)(45.832mm,66.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C12-1(46.482mm,65.405mm) on Top Layer And Track (45.832mm,64.755mm)(46.751mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C12-1(46.482mm,65.405mm) on Top Layer And Track (45.832mm,66.055mm)(46.751mm,66.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C12-1(46.482mm,65.405mm) on Top Layer And Track (47.056mm,65.405mm)(47.132mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C12-1(46.482mm,65.405mm) on Top Layer And Track (47.132mm,65.176mm)(47.132mm,65.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C12-1(46.482mm,65.405mm) on Top Layer And Track (47.132mm,65.405mm)(47.208mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C12-2(47.782mm,65.405mm) on Top Layer And Track (47.056mm,65.405mm)(47.132mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C12-2(47.782mm,65.405mm) on Top Layer And Track (47.132mm,65.176mm)(47.132mm,65.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C12-2(47.782mm,65.405mm) on Top Layer And Track (47.132mm,65.405mm)(47.208mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C12-2(47.782mm,65.405mm) on Top Layer And Track (47.513mm,64.755mm)(48.432mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C12-2(47.782mm,65.405mm) on Top Layer And Track (47.513mm,66.055mm)(48.432mm,66.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C12-2(47.782mm,65.405mm) on Top Layer And Track (48.432mm,64.755mm)(48.432mm,66.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C13-1(46.467mm,67.056mm) on Top Layer And Track (45.817mm,66.406mm)(45.817mm,67.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C13-1(46.467mm,67.056mm) on Top Layer And Track (45.817mm,66.406mm)(46.736mm,66.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C13-1(46.467mm,67.056mm) on Top Layer And Track (45.817mm,67.706mm)(46.736mm,67.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C13-1(46.467mm,67.056mm) on Top Layer And Track (47.041mm,67.056mm)(47.117mm,67.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C13-1(46.467mm,67.056mm) on Top Layer And Track (47.117mm,66.827mm)(47.117mm,67.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C13-1(46.467mm,67.056mm) on Top Layer And Track (47.117mm,67.056mm)(47.193mm,67.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C13-2(47.767mm,67.056mm) on Top Layer And Track (47.041mm,67.056mm)(47.117mm,67.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C13-2(47.767mm,67.056mm) on Top Layer And Track (47.117mm,66.827mm)(47.117mm,67.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C13-2(47.767mm,67.056mm) on Top Layer And Track (47.117mm,67.056mm)(47.193mm,67.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C13-2(47.767mm,67.056mm) on Top Layer And Track (47.498mm,66.406mm)(48.417mm,66.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C13-2(47.767mm,67.056mm) on Top Layer And Track (47.498mm,67.706mm)(48.417mm,67.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C13-2(47.767mm,67.056mm) on Top Layer And Track (48.417mm,66.406mm)(48.417mm,67.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C14-1(46.467mm,68.707mm) on Top Layer And Track (45.817mm,68.057mm)(45.817mm,69.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C14-1(46.467mm,68.707mm) on Top Layer And Track (45.817mm,68.057mm)(46.736mm,68.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C14-1(46.467mm,68.707mm) on Top Layer And Track (45.817mm,69.357mm)(46.736mm,69.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C14-1(46.467mm,68.707mm) on Top Layer And Track (47.041mm,68.707mm)(47.117mm,68.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C14-1(46.467mm,68.707mm) on Top Layer And Track (47.117mm,68.478mm)(47.117mm,68.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C14-1(46.467mm,68.707mm) on Top Layer And Track (47.117mm,68.707mm)(47.193mm,68.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C14-2(47.767mm,68.707mm) on Top Layer And Track (47.041mm,68.707mm)(47.117mm,68.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C14-2(47.767mm,68.707mm) on Top Layer And Track (47.117mm,68.478mm)(47.117mm,68.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C14-2(47.767mm,68.707mm) on Top Layer And Track (47.117mm,68.707mm)(47.193mm,68.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C14-2(47.767mm,68.707mm) on Top Layer And Track (47.498mm,68.057mm)(48.417mm,68.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C14-2(47.767mm,68.707mm) on Top Layer And Track (47.498mm,69.357mm)(48.417mm,69.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C14-2(47.767mm,68.707mm) on Top Layer And Track (48.417mm,68.057mm)(48.417mm,69.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C15-1(47.879mm,71.658mm) on Top Layer And Track (47.229mm,71.389mm)(47.229mm,72.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C15-1(47.879mm,71.658mm) on Top Layer And Track (47.229mm,72.308mm)(48.529mm,72.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C15-1(47.879mm,71.658mm) on Top Layer And Track (47.65mm,71.008mm)(48.108mm,71.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C15-1(47.879mm,71.658mm) on Top Layer And Track (47.879mm,70.932mm)(47.879mm,71.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C15-1(47.879mm,71.658mm) on Top Layer And Track (47.879mm,71.008mm)(47.879mm,71.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C15-1(47.879mm,71.658mm) on Top Layer And Track (48.529mm,71.389mm)(48.529mm,72.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C15-2(47.879mm,70.358mm) on Top Layer And Track (47.229mm,69.708mm)(47.229mm,70.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C15-2(47.879mm,70.358mm) on Top Layer And Track (47.229mm,69.708mm)(48.529mm,69.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C15-2(47.879mm,70.358mm) on Top Layer And Track (47.65mm,71.008mm)(48.108mm,71.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C15-2(47.879mm,70.358mm) on Top Layer And Track (47.879mm,70.932mm)(47.879mm,71.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C15-2(47.879mm,70.358mm) on Top Layer And Track (47.879mm,71.008mm)(47.879mm,71.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C15-2(47.879mm,70.358mm) on Top Layer And Track (48.529mm,69.708mm)(48.529mm,70.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C16-1(46.99mm,78.598mm) on Top Layer And Track (46.34mm,77.948mm)(46.34mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C16-1(46.99mm,78.598mm) on Top Layer And Track (46.34mm,77.948mm)(47.64mm,77.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C16-1(46.99mm,78.598mm) on Top Layer And Track (46.761mm,79.248mm)(47.219mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C16-1(46.99mm,78.598mm) on Top Layer And Track (46.99mm,79.172mm)(46.99mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C16-1(46.99mm,78.598mm) on Top Layer And Track (46.99mm,79.248mm)(46.99mm,79.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C16-1(46.99mm,78.598mm) on Top Layer And Track (47.64mm,77.948mm)(47.64mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C18-1(67.691mm,69.118mm) on Top Layer And Track (67.041mm,68.849mm)(67.041mm,69.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C18-1(67.691mm,69.118mm) on Top Layer And Track (67.041mm,69.768mm)(68.341mm,69.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C18-1(67.691mm,69.118mm) on Top Layer And Track (67.462mm,68.468mm)(67.92mm,68.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C18-1(67.691mm,69.118mm) on Top Layer And Track (67.691mm,68.392mm)(67.691mm,68.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C18-1(67.691mm,69.118mm) on Top Layer And Track (67.691mm,68.468mm)(67.691mm,68.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C18-1(67.691mm,69.118mm) on Top Layer And Track (68.341mm,68.849mm)(68.341mm,69.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C18-2(67.691mm,67.818mm) on Top Layer And Track (67.041mm,67.168mm)(67.041mm,68.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C18-2(67.691mm,67.818mm) on Top Layer And Track (67.041mm,67.168mm)(68.341mm,67.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C18-2(67.691mm,67.818mm) on Top Layer And Track (67.462mm,68.468mm)(67.92mm,68.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C18-2(67.691mm,67.818mm) on Top Layer And Track (67.691mm,68.392mm)(67.691mm,68.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C18-2(67.691mm,67.818mm) on Top Layer And Track (67.691mm,68.468mm)(67.691mm,68.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C18-2(67.691mm,67.818mm) on Top Layer And Track (68.341mm,67.168mm)(68.341mm,68.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C19-2(66.167mm,67.818mm) on Top Layer And Track (65.517mm,67.168mm)(65.517mm,68.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C19-2(66.167mm,67.818mm) on Top Layer And Track (65.517mm,67.168mm)(66.817mm,67.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C19-2(66.167mm,67.818mm) on Top Layer And Track (65.938mm,68.468mm)(66.396mm,68.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C19-2(66.167mm,67.818mm) on Top Layer And Track (66.167mm,68.392mm)(66.167mm,68.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C19-2(66.167mm,67.818mm) on Top Layer And Track (66.167mm,68.468mm)(66.167mm,68.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C19-2(66.167mm,67.818mm) on Top Layer And Track (66.817mm,67.168mm)(66.817mm,68.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C20-1(51.831mm,88.9mm) on Top Layer And Track (51.105mm,88.9mm)(51.181mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C20-1(51.831mm,88.9mm) on Top Layer And Track (51.181mm,88.671mm)(51.181mm,89.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C20-1(51.831mm,88.9mm) on Top Layer And Track (51.181mm,88.9mm)(51.257mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C20-1(51.831mm,88.9mm) on Top Layer And Track (51.562mm,88.25mm)(52.481mm,88.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C20-1(51.831mm,88.9mm) on Top Layer And Track (51.562mm,89.55mm)(52.481mm,89.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C20-1(51.831mm,88.9mm) on Top Layer And Track (52.481mm,88.25mm)(52.481mm,89.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C20-2(50.531mm,88.9mm) on Top Layer And Track (49.881mm,88.25mm)(49.881mm,89.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C20-2(50.531mm,88.9mm) on Top Layer And Track (49.881mm,88.25mm)(50.8mm,88.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C20-2(50.531mm,88.9mm) on Top Layer And Track (49.881mm,89.55mm)(50.8mm,89.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C20-2(50.531mm,88.9mm) on Top Layer And Track (51.105mm,88.9mm)(51.181mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C20-2(50.531mm,88.9mm) on Top Layer And Track (51.181mm,88.671mm)(51.181mm,89.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C20-2(50.531mm,88.9mm) on Top Layer And Track (51.181mm,88.9mm)(51.257mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C2-1(57.15mm,81.9mm) on Top Layer And Track (56.5mm,81.25mm)(56.5mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-1(57.15mm,81.9mm) on Top Layer And Track (56.5mm,81.25mm)(57.8mm,81.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-1(57.15mm,81.9mm) on Top Layer And Track (56.921mm,82.55mm)(57.379mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C2-1(57.15mm,81.9mm) on Top Layer And Track (57.15mm,82.474mm)(57.15mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-1(57.15mm,81.9mm) on Top Layer And Track (57.15mm,82.55mm)(57.15mm,82.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-1(57.15mm,81.9mm) on Top Layer And Track (57.8mm,81.25mm)(57.8mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C21-1(43.927mm,88.9mm) on Top Layer And Track (43.277mm,88.25mm)(43.277mm,89.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C21-1(43.927mm,88.9mm) on Top Layer And Track (43.277mm,88.25mm)(44.196mm,88.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C21-1(43.927mm,88.9mm) on Top Layer And Track (43.277mm,89.55mm)(44.196mm,89.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C21-1(43.927mm,88.9mm) on Top Layer And Track (44.501mm,88.9mm)(44.577mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C21-1(43.927mm,88.9mm) on Top Layer And Track (44.577mm,88.671mm)(44.577mm,89.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C21-1(43.927mm,88.9mm) on Top Layer And Track (44.577mm,88.9mm)(44.653mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C21-2(45.227mm,88.9mm) on Top Layer And Track (44.501mm,88.9mm)(44.577mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C21-2(45.227mm,88.9mm) on Top Layer And Track (44.577mm,88.671mm)(44.577mm,89.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C21-2(45.227mm,88.9mm) on Top Layer And Track (44.577mm,88.9mm)(44.653mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C21-2(45.227mm,88.9mm) on Top Layer And Track (44.958mm,88.25mm)(45.877mm,88.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C21-2(45.227mm,88.9mm) on Top Layer And Track (44.958mm,89.55mm)(45.877mm,89.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C21-2(45.227mm,88.9mm) on Top Layer And Track (45.877mm,88.25mm)(45.877mm,89.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-2(57.15mm,83.2mm) on Top Layer And Track (56.5mm,82.931mm)(56.5mm,83.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-2(57.15mm,83.2mm) on Top Layer And Track (56.5mm,83.85mm)(57.8mm,83.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C2-2(57.15mm,83.2mm) on Top Layer And Track (56.921mm,82.55mm)(57.379mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-2(57.15mm,83.2mm) on Top Layer And Track (57.15mm,82.474mm)(57.15mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C2-2(57.15mm,83.2mm) on Top Layer And Track (57.15mm,82.55mm)(57.15mm,82.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-2(57.15mm,83.2mm) on Top Layer And Track (57.8mm,82.931mm)(57.8mm,83.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C22-1(85.708mm,89.036mm) on Top Layer And Track (85.058mm,88.767mm)(85.058mm,89.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C22-1(85.708mm,89.036mm) on Top Layer And Track (85.058mm,89.686mm)(86.358mm,89.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C22-1(85.708mm,89.036mm) on Top Layer And Track (85.479mm,88.386mm)(85.937mm,88.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C22-1(85.708mm,89.036mm) on Top Layer And Track (85.708mm,88.31mm)(85.708mm,88.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C22-1(85.708mm,89.036mm) on Top Layer And Track (85.708mm,88.386mm)(85.708mm,88.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C22-1(85.708mm,89.036mm) on Top Layer And Track (86.358mm,88.767mm)(86.358mm,89.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C22-2(85.708mm,87.736mm) on Top Layer And Track (85.058mm,87.086mm)(85.058mm,88.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C22-2(85.708mm,87.736mm) on Top Layer And Track (85.058mm,87.086mm)(86.358mm,87.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C22-2(85.708mm,87.736mm) on Top Layer And Track (85.479mm,88.386mm)(85.937mm,88.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C22-2(85.708mm,87.736mm) on Top Layer And Track (85.708mm,88.31mm)(85.708mm,88.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C22-2(85.708mm,87.736mm) on Top Layer And Track (85.708mm,88.386mm)(85.708mm,88.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C22-2(85.708mm,87.736mm) on Top Layer And Track (86.358mm,87.086mm)(86.358mm,88.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C23-1(89.645mm,87.497mm) on Top Layer And Track (88.919mm,87.497mm)(88.995mm,87.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C23-1(89.645mm,87.497mm) on Top Layer And Track (88.995mm,87.268mm)(88.995mm,87.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C23-1(89.645mm,87.497mm) on Top Layer And Track (88.995mm,87.497mm)(89.071mm,87.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C23-1(89.645mm,87.497mm) on Top Layer And Track (89.376mm,86.847mm)(90.295mm,86.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C23-1(89.645mm,87.497mm) on Top Layer And Track (89.376mm,88.147mm)(90.295mm,88.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C23-1(89.645mm,87.497mm) on Top Layer And Track (90.295mm,86.847mm)(90.295mm,88.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C23-2(88.345mm,87.497mm) on Top Layer And Track (87.695mm,86.847mm)(87.695mm,88.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C23-2(88.345mm,87.497mm) on Top Layer And Track (87.695mm,86.847mm)(88.614mm,86.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C23-2(88.345mm,87.497mm) on Top Layer And Track (87.695mm,88.147mm)(88.614mm,88.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C23-2(88.345mm,87.497mm) on Top Layer And Track (88.919mm,87.497mm)(88.995mm,87.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C23-2(88.345mm,87.497mm) on Top Layer And Track (88.995mm,87.268mm)(88.995mm,87.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C23-2(88.345mm,87.497mm) on Top Layer And Track (88.995mm,87.497mm)(89.071mm,87.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C24-1(89.645mm,85.973mm) on Top Layer And Track (88.919mm,85.973mm)(88.995mm,85.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C24-1(89.645mm,85.973mm) on Top Layer And Track (88.995mm,85.744mm)(88.995mm,86.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C24-1(89.645mm,85.973mm) on Top Layer And Track (88.995mm,85.973mm)(89.071mm,85.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C24-1(89.645mm,85.973mm) on Top Layer And Track (89.376mm,85.323mm)(90.295mm,85.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C24-1(89.645mm,85.973mm) on Top Layer And Track (89.376mm,86.623mm)(90.295mm,86.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C24-1(89.645mm,85.973mm) on Top Layer And Track (90.295mm,85.323mm)(90.295mm,86.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C24-2(88.345mm,85.973mm) on Top Layer And Track (87.695mm,85.323mm)(87.695mm,86.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C24-2(88.345mm,85.973mm) on Top Layer And Track (87.695mm,85.323mm)(88.614mm,85.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C24-2(88.345mm,85.973mm) on Top Layer And Track (87.695mm,86.623mm)(88.614mm,86.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C24-2(88.345mm,85.973mm) on Top Layer And Track (88.919mm,85.973mm)(88.995mm,85.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C24-2(88.345mm,85.973mm) on Top Layer And Track (88.995mm,85.744mm)(88.995mm,86.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C24-2(88.345mm,85.973mm) on Top Layer And Track (88.995mm,85.973mm)(89.071mm,85.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C25-1(89.66mm,89.021mm) on Top Layer And Track (88.934mm,89.021mm)(89.01mm,89.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C25-1(89.66mm,89.021mm) on Top Layer And Track (89.01mm,88.792mm)(89.01mm,89.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C25-1(89.66mm,89.021mm) on Top Layer And Track (89.01mm,89.021mm)(89.086mm,89.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C25-1(89.66mm,89.021mm) on Top Layer And Track (89.391mm,88.371mm)(90.31mm,88.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C25-1(89.66mm,89.021mm) on Top Layer And Track (89.391mm,89.671mm)(90.31mm,89.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C25-1(89.66mm,89.021mm) on Top Layer And Track (90.31mm,88.371mm)(90.31mm,89.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C26-1(57.643mm,55.88mm) on Top Layer And Track (56.993mm,55.23mm)(56.993mm,56.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C26-1(57.643mm,55.88mm) on Top Layer And Track (56.993mm,55.23mm)(57.912mm,55.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C26-1(57.643mm,55.88mm) on Top Layer And Track (56.993mm,56.53mm)(57.912mm,56.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C26-1(57.643mm,55.88mm) on Top Layer And Track (58.217mm,55.88mm)(58.293mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C26-1(57.643mm,55.88mm) on Top Layer And Track (58.293mm,55.651mm)(58.293mm,56.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C26-1(57.643mm,55.88mm) on Top Layer And Track (58.293mm,55.88mm)(58.369mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C26-2(58.943mm,55.88mm) on Top Layer And Track (58.217mm,55.88mm)(58.293mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C26-2(58.943mm,55.88mm) on Top Layer And Track (58.293mm,55.651mm)(58.293mm,56.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C26-2(58.943mm,55.88mm) on Top Layer And Track (58.293mm,55.88mm)(58.369mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C26-2(58.943mm,55.88mm) on Top Layer And Track (58.674mm,55.23mm)(59.593mm,55.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C26-2(58.943mm,55.88mm) on Top Layer And Track (58.674mm,56.53mm)(59.593mm,56.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C26-2(58.943mm,55.88mm) on Top Layer And Track (59.593mm,55.23mm)(59.593mm,56.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C27-1(58.943mm,57.404mm) on Top Layer And Track (58.217mm,57.404mm)(58.293mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C27-1(58.943mm,57.404mm) on Top Layer And Track (58.293mm,57.175mm)(58.293mm,57.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C27-1(58.943mm,57.404mm) on Top Layer And Track (58.293mm,57.404mm)(58.369mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C27-1(58.943mm,57.404mm) on Top Layer And Track (58.674mm,56.754mm)(59.593mm,56.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C27-1(58.943mm,57.404mm) on Top Layer And Track (58.674mm,58.054mm)(59.593mm,58.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C27-1(58.943mm,57.404mm) on Top Layer And Track (59.593mm,56.754mm)(59.593mm,58.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C27-2(57.643mm,57.404mm) on Top Layer And Track (56.993mm,56.754mm)(56.993mm,58.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C27-2(57.643mm,57.404mm) on Top Layer And Track (56.993mm,56.754mm)(57.912mm,56.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C27-2(57.643mm,57.404mm) on Top Layer And Track (56.993mm,58.054mm)(57.912mm,58.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C27-2(57.643mm,57.404mm) on Top Layer And Track (58.217mm,57.404mm)(58.293mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C27-2(57.643mm,57.404mm) on Top Layer And Track (58.293mm,57.175mm)(58.293mm,57.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C27-2(57.643mm,57.404mm) on Top Layer And Track (58.293mm,57.404mm)(58.369mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C28-1(46.848mm,57.404mm) on Top Layer And Track (46.198mm,56.754mm)(46.198mm,58.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C28-1(46.848mm,57.404mm) on Top Layer And Track (46.198mm,56.754mm)(47.117mm,56.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C28-1(46.848mm,57.404mm) on Top Layer And Track (46.198mm,58.054mm)(47.117mm,58.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C28-1(46.848mm,57.404mm) on Top Layer And Track (47.422mm,57.404mm)(47.498mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C28-1(46.848mm,57.404mm) on Top Layer And Track (47.498mm,57.175mm)(47.498mm,57.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C28-1(46.848mm,57.404mm) on Top Layer And Track (47.498mm,57.404mm)(47.574mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C28-2(48.148mm,57.404mm) on Top Layer And Track (47.422mm,57.404mm)(47.498mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C28-2(48.148mm,57.404mm) on Top Layer And Track (47.498mm,57.175mm)(47.498mm,57.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C28-2(48.148mm,57.404mm) on Top Layer And Track (47.498mm,57.404mm)(47.574mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C28-2(48.148mm,57.404mm) on Top Layer And Track (47.879mm,56.754mm)(48.798mm,56.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C28-2(48.148mm,57.404mm) on Top Layer And Track (47.879mm,58.054mm)(48.798mm,58.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C28-2(48.148mm,57.404mm) on Top Layer And Track (48.798mm,56.754mm)(48.798mm,58.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C29-1(66.802mm,55.992mm) on Top Layer And Track (66.152mm,55.342mm)(66.152mm,56.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C29-1(66.802mm,55.992mm) on Top Layer And Track (66.152mm,55.342mm)(67.452mm,55.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C29-1(66.802mm,55.992mm) on Top Layer And Track (66.573mm,56.642mm)(67.031mm,56.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C29-1(66.802mm,55.992mm) on Top Layer And Track (66.802mm,56.566mm)(66.802mm,56.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C29-1(66.802mm,55.992mm) on Top Layer And Track (66.802mm,56.642mm)(66.802mm,56.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C29-1(66.802mm,55.992mm) on Top Layer And Track (67.452mm,55.342mm)(67.452mm,56.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C29-2(66.802mm,57.292mm) on Top Layer And Track (66.152mm,57.023mm)(66.152mm,57.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C29-2(66.802mm,57.292mm) on Top Layer And Track (66.152mm,57.942mm)(67.452mm,57.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C29-2(66.802mm,57.292mm) on Top Layer And Track (66.573mm,56.642mm)(67.031mm,56.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C29-2(66.802mm,57.292mm) on Top Layer And Track (66.802mm,56.566mm)(66.802mm,56.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C29-2(66.802mm,57.292mm) on Top Layer And Track (66.802mm,56.642mm)(66.802mm,56.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C29-2(66.802mm,57.292mm) on Top Layer And Track (67.452mm,57.023mm)(67.452mm,57.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C30-1(57.643mm,54.356mm) on Top Layer And Track (56.993mm,53.706mm)(56.993mm,55.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C30-1(57.643mm,54.356mm) on Top Layer And Track (56.993mm,53.706mm)(57.912mm,53.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C30-1(57.643mm,54.356mm) on Top Layer And Track (56.993mm,55.006mm)(57.912mm,55.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C30-1(57.643mm,54.356mm) on Top Layer And Track (58.217mm,54.356mm)(58.293mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C30-1(57.643mm,54.356mm) on Top Layer And Track (58.293mm,54.127mm)(58.293mm,54.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C30-1(57.643mm,54.356mm) on Top Layer And Track (58.293mm,54.356mm)(58.369mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C30-2(58.943mm,54.356mm) on Top Layer And Track (58.217mm,54.356mm)(58.293mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C30-2(58.943mm,54.356mm) on Top Layer And Track (58.293mm,54.127mm)(58.293mm,54.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C30-2(58.943mm,54.356mm) on Top Layer And Track (58.293mm,54.356mm)(58.369mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C30-2(58.943mm,54.356mm) on Top Layer And Track (58.674mm,53.706mm)(59.593mm,53.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C30-2(58.943mm,54.356mm) on Top Layer And Track (58.674mm,55.006mm)(59.593mm,55.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C30-2(58.943mm,54.356mm) on Top Layer And Track (59.593mm,53.706mm)(59.593mm,55.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C3-1(68.707mm,81.9mm) on Top Layer And Track (68.057mm,81.25mm)(68.057mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(68.707mm,81.9mm) on Top Layer And Track (68.057mm,81.25mm)(69.357mm,81.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-1(68.707mm,81.9mm) on Top Layer And Track (68.478mm,82.55mm)(68.936mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C3-1(68.707mm,81.9mm) on Top Layer And Track (68.707mm,82.474mm)(68.707mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-1(68.707mm,81.9mm) on Top Layer And Track (68.707mm,82.55mm)(68.707mm,82.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(68.707mm,81.9mm) on Top Layer And Track (69.357mm,81.25mm)(69.357mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(68.707mm,83.2mm) on Top Layer And Track (68.057mm,82.931mm)(68.057mm,83.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(68.707mm,83.2mm) on Top Layer And Track (68.057mm,83.85mm)(69.357mm,83.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C3-2(68.707mm,83.2mm) on Top Layer And Track (68.478mm,82.55mm)(68.936mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-2(68.707mm,83.2mm) on Top Layer And Track (68.707mm,82.474mm)(68.707mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C3-2(68.707mm,83.2mm) on Top Layer And Track (68.707mm,82.55mm)(68.707mm,82.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(68.707mm,83.2mm) on Top Layer And Track (69.357mm,82.931mm)(69.357mm,83.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-2(61.356mm,69.723mm) on Top Layer And Track (60.63mm,69.723mm)(60.706mm,69.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C5-2(61.356mm,69.723mm) on Top Layer And Track (60.706mm,69.494mm)(60.706mm,69.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C5-2(61.356mm,69.723mm) on Top Layer And Track (60.706mm,69.723mm)(60.782mm,69.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(61.356mm,69.723mm) on Top Layer And Track (61.087mm,69.073mm)(62.006mm,69.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(61.356mm,69.723mm) on Top Layer And Track (61.087mm,70.373mm)(62.006mm,70.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(61.356mm,69.723mm) on Top Layer And Track (62.006mm,69.073mm)(62.006mm,70.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C6-1(55.626mm,78.598mm) on Top Layer And Track (54.976mm,77.948mm)(54.976mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-1(55.626mm,78.598mm) on Top Layer And Track (54.976mm,77.948mm)(56.276mm,77.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C6-1(55.626mm,78.598mm) on Top Layer And Track (55.397mm,79.248mm)(55.855mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C6-1(55.626mm,78.598mm) on Top Layer And Track (55.626mm,79.172mm)(55.626mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C6-1(55.626mm,78.598mm) on Top Layer And Track (55.626mm,79.248mm)(55.626mm,79.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-1(55.626mm,78.598mm) on Top Layer And Track (56.276mm,77.948mm)(56.276mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-2(55.626mm,79.898mm) on Top Layer And Track (54.976mm,79.629mm)(54.976mm,80.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-2(55.626mm,79.898mm) on Top Layer And Track (54.976mm,80.548mm)(56.276mm,80.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C6-2(55.626mm,79.898mm) on Top Layer And Track (55.397mm,79.248mm)(55.855mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C6-2(55.626mm,79.898mm) on Top Layer And Track (55.626mm,79.172mm)(55.626mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C6-2(55.626mm,79.898mm) on Top Layer And Track (55.626mm,79.248mm)(55.626mm,79.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C6-2(55.626mm,79.898mm) on Top Layer And Track (56.276mm,79.629mm)(56.276mm,80.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C7-1(57.15mm,78.598mm) on Top Layer And Track (56.5mm,77.948mm)(56.5mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-1(57.15mm,78.598mm) on Top Layer And Track (56.5mm,77.948mm)(57.8mm,77.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-1(57.15mm,78.598mm) on Top Layer And Track (56.921mm,79.248mm)(57.379mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C7-1(57.15mm,78.598mm) on Top Layer And Track (57.15mm,79.172mm)(57.15mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-1(57.15mm,78.598mm) on Top Layer And Track (57.15mm,79.248mm)(57.15mm,79.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-1(57.15mm,78.598mm) on Top Layer And Track (57.8mm,77.948mm)(57.8mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(57.15mm,79.898mm) on Top Layer And Track (56.5mm,79.629mm)(56.5mm,80.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(57.15mm,79.898mm) on Top Layer And Track (56.5mm,80.548mm)(57.8mm,80.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C7-2(57.15mm,79.898mm) on Top Layer And Track (56.921mm,79.248mm)(57.379mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-2(57.15mm,79.898mm) on Top Layer And Track (57.15mm,79.172mm)(57.15mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C7-2(57.15mm,79.898mm) on Top Layer And Track (57.15mm,79.248mm)(57.15mm,79.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(57.15mm,79.898mm) on Top Layer And Track (57.8mm,79.629mm)(57.8mm,80.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C8-1(44.868mm,75.875mm) on Top Layer And Track (44.418mm,76.275mm)(44.419mm,76.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C8-1(44.868mm,75.875mm) on Top Layer And Track (44.419mm,75.679mm)(44.419mm,76.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C8-1(44.868mm,75.875mm) on Top Layer And Track (44.419mm,76.275mm)(45.318mm,76.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad C8-1(44.868mm,75.875mm) on Top Layer And Track (44.716mm,75.425mm)(45.021mm,75.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C8-1(44.868mm,75.875mm) on Top Layer And Track (45.318mm,75.679mm)(45.318mm,76.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C8-2(44.868mm,74.975mm) on Top Layer And Track (44.418mm,74.575mm)(45.318mm,74.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C8-2(44.868mm,74.975mm) on Top Layer And Track (44.419mm,74.575mm)(44.419mm,75.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C8-2(44.868mm,74.975mm) on Top Layer And Track (44.716mm,75.425mm)(45.021mm,75.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C8-2(44.868mm,74.975mm) on Top Layer And Track (45.318mm,74.575mm)(45.318mm,75.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C9-1(41.058mm,74.086mm) on Top Layer And Track (40.609mm,73.686mm)(40.609mm,74.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C9-1(41.058mm,74.086mm) on Top Layer And Track (40.609mm,73.686mm)(41.508mm,73.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C9-1(41.058mm,74.086mm) on Top Layer And Track (40.906mm,74.536mm)(41.211mm,74.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C9-1(41.058mm,74.086mm) on Top Layer And Track (41.508mm,73.686mm)(41.508mm,74.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C9-1(41.058mm,74.086mm) on Top Layer And Track (41.508mm,73.686mm)(41.509mm,73.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C9-2(41.059mm,74.986mm) on Top Layer And Track (40.609mm,74.79mm)(40.609mm,75.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C9-2(41.059mm,74.986mm) on Top Layer And Track (40.609mm,75.386mm)(41.509mm,75.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad C9-2(41.059mm,74.986mm) on Top Layer And Track (40.906mm,74.536mm)(41.211mm,74.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C9-2(41.059mm,74.986mm) on Top Layer And Track (41.508mm,74.79mm)(41.508mm,75.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad E1-1(75.692mm,95.553mm) on Top Layer And Track (74.676mm,94.615mm)(74.676mm,96.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad E1-1(75.692mm,95.553mm) on Top Layer And Track (74.676mm,96.266mm)(75.006mm,96.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad E1-1(75.692mm,95.553mm) on Top Layer And Track (76.378mm,96.596mm)(76.708mm,96.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad E1-1(75.692mm,95.553mm) on Top Layer And Track (76.708mm,94.615mm)(76.708mm,96.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad E1-2(75.692mm,92.153mm) on Top Layer And Track (74.676mm,91.186mm)(74.676mm,92.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad E1-2(75.692mm,92.153mm) on Top Layer And Track (76.708mm,91.186mm)(76.708mm,92.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad E2-1(64.389mm,95.426mm) on Top Layer And Track (63.373mm,94.488mm)(63.373mm,96.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad E2-1(64.389mm,95.426mm) on Top Layer And Track (63.373mm,96.139mm)(63.703mm,96.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad E2-1(64.389mm,95.426mm) on Top Layer And Track (65.075mm,96.469mm)(65.405mm,96.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad E2-1(64.389mm,95.426mm) on Top Layer And Track (65.405mm,94.488mm)(65.405mm,96.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad E2-2(64.389mm,92.026mm) on Top Layer And Track (63.373mm,91.059mm)(63.373mm,92.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad E2-2(64.389mm,92.026mm) on Top Layer And Track (65.405mm,91.059mm)(65.405mm,92.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad E3-1(87.122mm,53.039mm) on Top Layer And Track (83.718mm,52.839mm)(90.526mm,52.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad E3-2(87.122mm,63.039mm) on Top Layer And Track (81.922mm,63.239mm)(92.322mm,63.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L1-1(53.34mm,78.359mm) on Top Layer And Track (52.705mm,77.597mm)(52.705mm,78.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad L1-1(53.34mm,78.359mm) on Top Layer And Track (52.705mm,77.597mm)(53.975mm,77.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L1-1(53.34mm,78.359mm) on Top Layer And Track (53.975mm,77.597mm)(53.975mm,78.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L1-2(53.34mm,80.137mm) on Top Layer And Track (52.705mm,80.264mm)(52.705mm,80.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad L1-2(53.34mm,80.137mm) on Top Layer And Track (52.705mm,80.899mm)(53.975mm,80.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L1-2(53.34mm,80.137mm) on Top Layer And Track (53.975mm,80.264mm)(53.975mm,80.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L2-1(43.599mm,74.986mm) on Top Layer And Track (43.599mm,74.478mm)(43.98mm,74.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L2-1(43.599mm,74.986mm) on Top Layer And Track (43.599mm,75.494mm)(44.234mm,75.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L2-1(43.599mm,74.986mm) on Top Layer And Track (43.98mm,74.478mm)(44.234mm,74.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad L2-1(43.599mm,74.986mm) on Top Layer And Track (44.234mm,74.478mm)(44.234mm,75.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad L2-2(42.329mm,74.986mm) on Top Layer And Track (41.694mm,74.478mm)(41.694mm,75.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L2-2(42.329mm,74.986mm) on Top Layer And Track (41.694mm,74.478mm)(42.329mm,74.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L2-2(42.329mm,74.986mm) on Top Layer And Track (41.694mm,75.494mm)(42.329mm,75.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L3-1(46.355mm,70.358mm) on Top Layer And Track (45.847mm,69.723mm)(45.847mm,69.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad L3-1(46.355mm,70.358mm) on Top Layer And Track (45.847mm,69.723mm)(46.863mm,69.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L3-1(46.355mm,70.358mm) on Top Layer And Track (45.847mm,69.977mm)(45.847mm,70.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L3-1(46.355mm,70.358mm) on Top Layer And Track (46.863mm,69.723mm)(46.863mm,70.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L3-2(46.355mm,71.628mm) on Top Layer And Track (45.847mm,71.628mm)(45.847mm,72.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad L3-2(46.355mm,71.628mm) on Top Layer And Track (45.847mm,72.263mm)(46.863mm,72.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L3-2(46.355mm,71.628mm) on Top Layer And Track (46.863mm,71.628mm)(46.863mm,72.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED1-1(39.631mm,99.187mm) on Top Layer And Track (38.97mm,100.101mm)(40.342mm,100.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED1-2(39.631mm,97.409mm) on Top Layer And Track (38.919mm,96.494mm)(40.291mm,96.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED1-2(39.631mm,97.409mm) on Top Layer And Track (38.919mm,96.52mm)(38.919mm,97.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED1-2(39.631mm,97.409mm) on Top Layer And Track (40.342mm,96.494mm)(40.342mm,97.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad PWR-1(60.706mm,98.164mm) on Top Layer And Track (60.249mm,97.453mm)(61.595mm,97.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad PWR-1(60.706mm,98.164mm) on Top Layer And Track (60.249mm,98.876mm)(61.62mm,98.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad PWR-1(60.706mm,98.164mm) on Top Layer And Track (61.62mm,97.453mm)(61.62mm,98.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad PWR-1(60.706mm,98.164mm) on Top Layer And Track (61.62mm,98.825mm)(61.62mm,98.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad PWR-2(58.928mm,98.164mm) on Top Layer And Track (58.013mm,97.453mm)(59.385mm,97.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad PWR-2(58.928mm,98.164mm) on Top Layer And Track (58.013mm,97.504mm)(58.013mm,98.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad PWR-2(58.928mm,98.164mm) on Top Layer And Track (58.039mm,98.876mm)(59.385mm,98.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-1(76.327mm,64.755mm) on Top Layer And Track (75.677mm,64.105mm)(75.677mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-1(76.327mm,64.755mm) on Top Layer And Track (75.677mm,64.105mm)(76.977mm,64.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-1(76.327mm,64.755mm) on Top Layer And Track (76.977mm,64.105mm)(76.977mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-2(76.327mm,66.055mm) on Top Layer And Track (75.677mm,64.105mm)(75.677mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-2(76.327mm,66.055mm) on Top Layer And Track (75.677mm,66.705mm)(76.977mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-2(76.327mm,66.055mm) on Top Layer And Track (76.977mm,64.105mm)(76.977mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-1(67.056mm,81.9mm) on Top Layer And Track (66.406mm,81.25mm)(66.406mm,83.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-1(67.056mm,81.9mm) on Top Layer And Track (66.406mm,81.25mm)(67.706mm,81.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-1(67.056mm,81.9mm) on Top Layer And Track (67.706mm,81.25mm)(67.706mm,83.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-1(77.851mm,64.755mm) on Top Layer And Track (77.201mm,64.105mm)(77.201mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-1(77.851mm,64.755mm) on Top Layer And Track (77.201mm,64.105mm)(78.501mm,64.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-1(77.851mm,64.755mm) on Top Layer And Track (78.501mm,64.105mm)(78.501mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-2(77.851mm,66.055mm) on Top Layer And Track (77.201mm,64.105mm)(77.201mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-2(77.851mm,66.055mm) on Top Layer And Track (77.201mm,66.705mm)(78.501mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-2(77.851mm,66.055mm) on Top Layer And Track (78.501mm,64.105mm)(78.501mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-2(67.056mm,83.2mm) on Top Layer And Track (66.406mm,81.25mm)(66.406mm,83.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-2(67.056mm,83.2mm) on Top Layer And Track (66.406mm,83.85mm)(67.706mm,83.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R1-2(67.056mm,83.2mm) on Top Layer And Track (67.706mm,81.25mm)(67.706mm,83.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-2(60.213mm,96.266mm) on Top Layer And Track (58.263mm,95.616mm)(60.863mm,95.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-2(60.213mm,96.266mm) on Top Layer And Track (58.263mm,96.916mm)(60.863mm,96.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-2(60.213mm,96.266mm) on Top Layer And Track (60.863mm,95.616mm)(60.863mm,96.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-1(39.497mm,91.709mm) on Top Layer And Track (38.847mm,89.759mm)(38.847mm,92.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-1(39.497mm,91.709mm) on Top Layer And Track (38.847mm,92.359mm)(40.147mm,92.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-1(39.497mm,91.709mm) on Top Layer And Track (40.147mm,89.759mm)(40.147mm,92.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-2(39.497mm,90.409mm) on Top Layer And Track (38.847mm,89.759mm)(38.847mm,92.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-2(39.497mm,90.409mm) on Top Layer And Track (38.847mm,89.759mm)(40.147mm,89.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R3-2(39.497mm,90.409mm) on Top Layer And Track (40.147mm,89.759mm)(40.147mm,92.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-1(37.592mm,91.709mm) on Top Layer And Track (36.942mm,89.759mm)(36.942mm,92.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-1(37.592mm,91.709mm) on Top Layer And Track (36.942mm,92.359mm)(38.242mm,92.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-1(37.592mm,91.709mm) on Top Layer And Track (38.242mm,89.759mm)(38.242mm,92.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(37.592mm,90.409mm) on Top Layer And Track (36.942mm,89.759mm)(36.942mm,92.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(37.592mm,90.409mm) on Top Layer And Track (36.942mm,89.759mm)(38.242mm,89.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(37.592mm,90.409mm) on Top Layer And Track (38.242mm,89.759mm)(38.242mm,92.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-1(35.687mm,91.709mm) on Top Layer And Track (35.037mm,89.759mm)(35.037mm,92.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-1(35.687mm,91.709mm) on Top Layer And Track (35.037mm,92.359mm)(36.337mm,92.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-1(35.687mm,91.709mm) on Top Layer And Track (36.337mm,89.759mm)(36.337mm,92.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(35.687mm,90.409mm) on Top Layer And Track (35.037mm,89.759mm)(35.037mm,92.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(35.687mm,90.409mm) on Top Layer And Track (35.037mm,89.759mm)(36.337mm,89.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(35.687mm,90.409mm) on Top Layer And Track (36.337mm,89.759mm)(36.337mm,92.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-1(85.805mm,78.099mm) on Top Layer And Track (85.155mm,77.449mm)(85.155mm,78.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-1(85.805mm,78.099mm) on Top Layer And Track (85.155mm,77.449mm)(87.755mm,77.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-1(85.805mm,78.099mm) on Top Layer And Track (85.155mm,78.749mm)(87.755mm,78.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(87.105mm,78.099mm) on Top Layer And Track (85.155mm,77.449mm)(87.755mm,77.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(87.105mm,78.099mm) on Top Layer And Track (85.155mm,78.749mm)(87.755mm,78.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(87.105mm,78.099mm) on Top Layer And Track (87.755mm,77.449mm)(87.755mm,78.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-1(83.041mm,78.099mm) on Top Layer And Track (81.091mm,77.449mm)(83.691mm,77.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-1(83.041mm,78.099mm) on Top Layer And Track (81.091mm,78.749mm)(83.691mm,78.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-1(83.041mm,78.099mm) on Top Layer And Track (83.691mm,77.449mm)(83.691mm,78.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-2(81.741mm,78.099mm) on Top Layer And Track (81.091mm,77.449mm)(81.091mm,78.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-2(81.741mm,78.099mm) on Top Layer And Track (81.091mm,77.449mm)(83.691mm,77.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-2(81.741mm,78.099mm) on Top Layer And Track (81.091mm,78.749mm)(83.691mm,78.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-1(73.279mm,64.755mm) on Top Layer And Track (72.629mm,64.105mm)(72.629mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-1(73.279mm,64.755mm) on Top Layer And Track (73.929mm,64.105mm)(73.929mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-1(74.803mm,64.755mm) on Top Layer And Track (74.153mm,64.105mm)(74.153mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-1(74.803mm,64.755mm) on Top Layer And Track (74.153mm,64.105mm)(75.453mm,64.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-1(74.803mm,64.755mm) on Top Layer And Track (75.453mm,64.105mm)(75.453mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(74.803mm,66.055mm) on Top Layer And Track (74.153mm,64.105mm)(74.153mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(74.803mm,66.055mm) on Top Layer And Track (74.153mm,66.705mm)(75.453mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(74.803mm,66.055mm) on Top Layer And Track (75.453mm,64.105mm)(75.453mm,66.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad STEP-MOTOR-1(68.707mm,46.228mm) on Multi-Layer And Track (67.733mm,45.246mm)(67.733mm,46.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad U1-1(49.694mm,74.974mm) on Top Layer And Track (49.526mm,75.277mm)(49.526mm,75.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad U1-28(55.702mm,68.967mm) on Top Layer And Track (56.004mm,68.798mm)(56.678mm,68.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad U1-29(56.509mm,69.774mm) on Top Layer And Track (56.678mm,68.798mm)(56.678mm,69.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-49(53.302mm,75.782mm) on Top Layer And Text "L1" (53.467mm,76.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-50(52.902mm,75.782mm) on Top Layer And Text "L1" (53.467mm,76.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad U1-56(50.502mm,75.782mm) on Top Layer And Track (49.526mm,75.95mm)(50.199mm,75.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-1(86.563mm,82.437mm) on Top Layer And Track (87.313mm,81.812mm)(87.313mm,82.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-1(86.563mm,82.437mm) on Top Layer And Track (87.313mm,82.437mm)(87.313mm,86.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-16(82.313mm,83.437mm) on Top Layer And Track (81.563mm,80.812mm)(81.563mm,86.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-17(82.313mm,82.937mm) on Top Layer And Track (81.563mm,80.812mm)(81.563mm,86.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-18(82.313mm,82.437mm) on Top Layer And Track (81.563mm,80.812mm)(81.563mm,86.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-19(83.188mm,81.562mm) on Top Layer And Track (81.563mm,80.812mm)(85.688mm,80.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-2(86.563mm,82.937mm) on Top Layer And Track (87.313mm,82.437mm)(87.313mm,86.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-20(83.688mm,81.562mm) on Top Layer And Track (81.563mm,80.812mm)(85.688mm,80.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-21(84.188mm,81.562mm) on Top Layer And Track (81.563mm,80.812mm)(85.688mm,80.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-22(84.688mm,81.562mm) on Top Layer And Track (81.563mm,80.812mm)(85.688mm,80.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-23(85.188mm,81.562mm) on Top Layer And Track (81.563mm,80.812mm)(85.688mm,80.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad U3-24(85.688mm,81.562mm) on Top Layer And Track (81.563mm,80.812mm)(85.688mm,80.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-24(85.688mm,81.562mm) on Top Layer And Track (85.688mm,80.812mm)(86.313mm,80.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-3(86.563mm,83.437mm) on Top Layer And Track (87.313mm,82.437mm)(87.313mm,86.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-4(86.563mm,83.937mm) on Top Layer And Track (87.313mm,82.437mm)(87.313mm,86.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-5(86.563mm,84.437mm) on Top Layer And Track (87.313mm,82.437mm)(87.313mm,86.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-6(86.563mm,84.937mm) on Top Layer And Track (87.313mm,82.437mm)(87.313mm,86.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-7(85.688mm,85.812mm) on Top Layer And Track (81.563mm,86.562mm)(87.313mm,86.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-8(85.188mm,85.812mm) on Top Layer And Track (81.563mm,86.562mm)(87.313mm,86.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U3-9(84.688mm,85.812mm) on Top Layer And Track (81.563mm,86.562mm)(87.313mm,86.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U4-1(77.597mm,59.309mm) on Top Layer And Track (68.152mm,57.988mm)(78.152mm,57.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U4-10(69.977mm,53.95mm) on Top Layer And Track (68.152mm,55.27mm)(78.152mm,55.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U4-11(71.247mm,53.95mm) on Top Layer And Track (68.152mm,55.27mm)(78.152mm,55.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U4-12(72.517mm,53.95mm) on Top Layer And Track (68.152mm,55.27mm)(78.152mm,55.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U4-13(73.787mm,53.95mm) on Top Layer And Track (68.152mm,55.27mm)(78.152mm,55.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U4-14(75.057mm,53.95mm) on Top Layer And Track (68.152mm,55.27mm)(78.152mm,55.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U4-15(76.327mm,53.95mm) on Top Layer And Track (68.152mm,55.27mm)(78.152mm,55.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U4-8(68.707mm,59.309mm) on Top Layer And Track (68.152mm,57.988mm)(78.152mm,57.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U4-9(68.707mm,53.95mm) on Top Layer And Track (68.152mm,55.27mm)(78.152mm,55.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U5-1(51.709mm,54.642mm) on Top Layer And Track (50.853mm,54.536mm)(51.359mm,54.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad U5-12(54.959mm,57.892mm) on Top Layer And Track (55.065mm,58.242mm)(55.065mm,58.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad U5-13(54.209mm,58.642mm) on Top Layer And Track (54.559mm,58.748mm)(55.065mm,58.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad U5-18(51.709mm,58.642mm) on Top Layer And Track (50.853mm,58.748mm)(51.359mm,58.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad U5-19(50.959mm,57.892mm) on Top Layer And Track (50.853mm,58.242mm)(50.853mm,58.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad U5-6(54.209mm,54.642mm) on Top Layer And Track (54.559mm,54.536mm)(55.065mm,54.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad U5-7(54.959mm,55.392mm) on Top Layer And Track (55.065mm,54.536mm)(55.065mm,55.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad USBC1-0(82.241mm,95.353mm) on Multi-Layer And Track (82.184mm,96.732mm)(82.184mm,98.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad USBC1-0(82.241mm,95.353mm) on Multi-Layer And Track (82.885mm,94.278mm)(82.922mm,94.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad USBC1-0(82.241mm,99.503mm) on Multi-Layer And Track (82.184mm,100.732mm)(82.184mm,102.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad USBC1-0(82.241mm,99.503mm) on Multi-Layer And Track (82.184mm,96.732mm)(82.184mm,98.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad USBC1-0(91.241mm,99.503mm) on Multi-Layer And Track (91.123mm,100.726mm)(91.123mm,102.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USBC1-0(91.241mm,99.503mm) on Multi-Layer And Track (91.123mm,96.726mm)(91.123mm,98.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USBC1-A1(90.004mm,94.555mm) on Top Layer And Track (90.385mm,94.278mm)(90.597mm,94.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USBC1-A12(83.303mm,94.553mm) on Top Layer And Track (82.885mm,94.278mm)(82.922mm,94.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad USBC1-A12(83.303mm,94.553mm) on Top Layer And Track (83.656mm,94.55mm)(83.656mm,95.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USBC1-A5(87.903mm,94.553mm) on Top Layer And Track (87.903mm,95.359mm)(87.903mm,95.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad USBC1-B1(83.603mm,94.553mm) on Top Layer And Track (83.656mm,94.55mm)(83.656mm,95.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad V1-1(67.804mm,92.146mm) on Top Layer And Track (66.754mm,93.496mm)(73.454mm,93.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad V1-2(70.104mm,92.146mm) on Top Layer And Track (66.754mm,93.496mm)(73.454mm,93.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad V1-3(72.404mm,92.146mm) on Top Layer And Track (66.754mm,93.496mm)(73.454mm,93.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad V1-4(70.104mm,97.846mm) on Top Layer And Track (66.754mm,96.496mm)(73.454mm,96.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
Rule Violations :478

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Arc (43.688mm,42.799mm) on Top Overlay And Text "- KnockingLock" (44.45mm,41.148mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Arc (43.688mm,42.799mm) on Top Overlay And Text "ESP32-S3" (36.195mm,41.148mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Arc (43.688mm,42.799mm) on Top Overlay And Text "ESP32-S3" (36.195mm,41.148mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "C12" (43.688mm,65.151mm) on Top Overlay And Track (45.832mm,64.755mm)(45.832mm,66.055mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.254mm) Between Text "C13" (43.688mm,66.675mm) on Top Overlay And Track (45.817mm,66.406mm)(45.817mm,67.706mm) on Top Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.254mm) Between Text "C14" (43.688mm,68.326mm) on Top Overlay And Track (45.817mm,68.057mm)(45.817mm,69.357mm) on Top Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (0.159mm < 0.254mm) Between Text "C20" (52.832mm,88.519mm) on Top Overlay And Track (52.481mm,88.25mm)(52.481mm,89.55mm) on Top Overlay Silk Text to Silk Clearance [0.159mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "C6" (54.991mm,76.835mm) on Top Overlay And Text "C7" (56.515mm,76.835mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "C6" (54.991mm,76.835mm) on Top Overlay And Track (54.976mm,77.948mm)(54.976mm,78.867mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C6" (54.991mm,76.835mm) on Top Overlay And Track (54.976mm,77.948mm)(56.276mm,77.948mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "C6" (54.991mm,76.835mm) on Top Overlay And Track (56.276mm,77.948mm)(56.276mm,78.867mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "C7" (56.515mm,76.835mm) on Top Overlay And Track (56.5mm,77.948mm)(56.5mm,78.867mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C7" (56.515mm,76.835mm) on Top Overlay And Track (56.5mm,77.948mm)(57.8mm,77.948mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "C7" (56.515mm,76.835mm) on Top Overlay And Track (57.8mm,77.948mm)(57.8mm,78.867mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "C9" (41.402mm,72.136mm) on Top Overlay And Track (40.609mm,73.686mm)(41.508mm,73.686mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "ESP32-S3" (36.195mm,41.148mm) on Top Overlay And Track (43.688mm,42.799mm)(43.688mm,42.799mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.141mm < 0.254mm) Between Text "L1" (53.467mm,76.454mm) on Top Overlay And Track (52.705mm,77.597mm)(52.705mm,78.232mm) on Top Overlay Silk Text to Silk Clearance [0.141mm]
   Violation between Silk To Silk Clearance Constraint: (0.018mm < 0.254mm) Between Text "L1" (53.467mm,76.454mm) on Top Overlay And Track (52.705mm,77.597mm)(53.975mm,77.597mm) on Top Overlay Silk Text to Silk Clearance [0.018mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "L2" (42.329mm,75.875mm) on Top Overlay And Track (41.694mm,75.494mm)(42.329mm,75.494mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "L2" (42.329mm,75.875mm) on Top Overlay And Track (43.599mm,75.494mm)(44.234mm,75.494mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "U1" (49.149mm,76.327mm) on Top Overlay And Track (49.526mm,75.277mm)(49.526mm,75.95mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "U1" (49.149mm,76.327mm) on Top Overlay And Track (49.526mm,75.95mm)(50.199mm,75.95mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
Rule Violations :22

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01