DSCH 3.5
VERSION 15-Apr-19 6:35:22 PM
BB(-55,-170,435,210)
SYM  #button
BB(-54,-99,-45,-91)
TITLE -50 -95  #LatchB
MODEL 59
PROP                                                                                                                                    
REC(-53,-98,6,6,r)
VIS 1
PIN(-45,-95,0.000,0.000)LatchB
LIG(-46,-95,-45,-95)
LIG(-54,-91,-54,-99)
LIG(-46,-91,-54,-91)
LIG(-46,-99,-46,-91)
LIG(-54,-99,-46,-99)
LIG(-53,-92,-53,-98)
LIG(-47,-92,-53,-92)
LIG(-47,-98,-47,-92)
LIG(-53,-98,-47,-98)
FSYM
SYM  #kbd
BB(-55,-80,-5,-40)
TITLE -55 -38  #B
MODEL 85
PROP                                                                                                                                    
REC(-55,-80,40,40,r)
VIS 4
PIN(-5,-45,0.000,0.000)B[0]
PIN(-5,-55,0.000,0.000)B[1]
PIN(-5,-65,0.000,0.000)B[2]
PIN(-5,-75,0.000,0.000)B[3]
LIG(-15,-80,-15,-40)
LIG(-55,-80,-15,-80)
LIG(-55,-80,-55,-40)
LIG(-21,-75,-21,-72)
LIG(-55,-60,-15,-60)
LIG(-35,-80,-35,-40)
LIG(-45,-40,-45,-80)
LIG(-55,-70,-15,-70)
LIG(-25,-80,-25,-40)
LIG(-55,-50,-15,-50)
LIG(-15,-45,-5,-45)
LIG(-5,-55,-15,-55)
LIG(-15,-65,-5,-65)
LIG(-5,-75,-15,-75)
LIG(-51,-42,-51,-48)
LIG(-51,-48,-49,-48)
LIG(-49,-48,-49,-42)
LIG(-49,-42,-51,-42)
LIG(-39,-42,-39,-48)
LIG(-31,-48,-29,-48)
LIG(-29,-48,-29,-46)
LIG(-29,-46,-31,-46)
LIG(-31,-46,-31,-42)
LIG(-31,-42,-29,-42)
LIG(-21,-42,-19,-42)
LIG(-19,-48,-21,-48)
LIG(-19,-48,-19,-42)
LIG(-21,-46,-19,-46)
LIG(-51,-58,-51,-54)
LIG(-51,-54,-49,-54)
LIG(-49,-58,-49,-52)
LIG(-39,-58,-41,-58)
LIG(-41,-58,-41,-56)
LIG(-41,-56,-39,-56)
LIG(-39,-56,-39,-52)
LIG(-39,-52,-41,-52)
LIG(-31,-58,-31,-52)
LIG(-31,-52,-29,-52)
LIG(-29,-52,-29,-56)
LIG(-29,-56,-31,-56)
LIG(-21,-58,-19,-58)
LIG(-19,-58,-19,-52)
LIG(-51,-68,-51,-62)
LIG(-51,-68,-49,-68)
LIG(-49,-68,-49,-62)
LIG(-49,-62,-51,-62)
LIG(-51,-66,-49,-66)
LIG(-21,-75,-19,-75)
LIG(-55,-40,-15,-40)
LIG(-41,-68,-39,-68)
LIG(-21,-78,-21,-75)
LIG(-32,-72,-32,-75)
LIG(-32,-78,-29,-78)
LIG(-41,-78,-41,-72)
LIG(-52,-72,-52,-78)
LIG(-52,-78,-49,-78)
LIG(-22,-68,-19,-68)
LIG(-19,-68,-18,-67)
LIG(-18,-67,-19,-66)
LIG(-22,-66,-19,-66)
LIG(-22,-62,-22,-66)
LIG(-41,-66,-39,-66)
LIG(-52,-72,-49,-72)
LIG(-41,-68,-41,-66)
LIG(-39,-66,-39,-62)
LIG(-39,-68,-39,-66)
LIG(-39,-62,-41,-62)
LIG(-32,-72,-29,-72)
LIG(-32,-62,-30,-68)
LIG(-30,-68,-28,-62)
LIG(-22,-66,-22,-68)
LIG(-19,-66,-18,-65)
LIG(-21,-78,-18,-78)
LIG(-18,-65,-18,-63)
LIG(-32,-64,-28,-64)
LIG(-38,-73,-39,-72)
LIG(-18,-63,-19,-62)
LIG(-32,-75,-32,-78)
LIG(-32,-75,-30,-75)
LIG(-38,-77,-38,-73)
LIG(-39,-78,-38,-77)
LIG(-42,-72,-41,-72)
LIG(-42,-78,-41,-78)
LIG(-22,-62,-19,-62)
LIG(-41,-78,-39,-78)
LIG(-41,-72,-39,-72)
FSYM
SYM  #VSMAccumulatorB
BB(15,-115,55,-35)
TITLE 25 -122  #VSM-AccumulatorB
MODEL 6000
PROP                                                                                                                                    
REC(20,-110,30,70,r)
VIS 5
PIN(15,-45,0.000,0.000)Kbd[0]
PIN(15,-55,0.000,0.000)Kbd[1]
PIN(15,-65,0.000,0.000)Kbd[2]
PIN(15,-75,0.000,0.000)Kbd[3]
PIN(15,-85,0.000,0.000)ClearB
PIN(15,-95,0.000,0.000)LatchB
PIN(15,-105,0.000,0.000)MainClock
PIN(55,-105,0.006,0.006)AluB3
PIN(55,-95,0.006,0.006)AluB2
PIN(55,-85,0.006,0.006)AluB1
PIN(55,-75,0.006,0.006)AluB0
LIG(15,-45,20,-45)
LIG(15,-55,20,-55)
LIG(15,-65,20,-65)
LIG(15,-75,20,-75)
LIG(15,-85,20,-85)
LIG(15,-95,20,-95)
LIG(15,-105,20,-105)
LIG(50,-105,55,-105)
LIG(50,-95,55,-95)
LIG(50,-85,55,-85)
LIG(50,-75,55,-75)
LIG(20,-110,20,-40)
LIG(20,-110,50,-110)
LIG(50,-110,50,-40)
LIG(50,-40,20,-40)
VLG module VSMAccumulatorB( Kbd[0],Kbd[1],Kbd[2],Kbd[3],ClearB,LatchB,MainClock,AluB3,
VLG AluB2,AluB1,AluB0);
VLG input Kbd[0],Kbd[1],Kbd[2],Kbd[3],ClearB,LatchB,MainClock;
VLG output AluB3,AluB2,AluB1,AluB0;
VLG wire w12,w13,w15,w16,w17,w18;
VLG not #(2) inv_1(w12,ClearB);
VLG and #(3) and2_2(w13,MainClock,LatchB);
VLG dreg #(2) dreg_3(AluB0,w15,Kbd[0],w12,w13);
VLG dreg #(2) dreg_4(AluB3,w16,Kbd[3],w12,w13);
VLG dreg #(2) dreg_5(AluB2,w17,Kbd[2],w12,w13);
VLG dreg #(2) dreg_6(AluB1,w18,Kbd[1],w12,w13);
VLG endmodule
FSYM
SYM  #VSMAccumulatorA
BB(15,65,55,155)
TITLE 25 58  #VSM-AccumulatorA
MODEL 6000
PROP                                                                                                                                    
REC(20,70,30,80,r)
VIS 5
PIN(15,145,0.000,0.000)A[0]
PIN(15,135,0.000,0.000)A[1]
PIN(15,125,0.000,0.000)A[2]
PIN(15,115,0.000,0.000)A[3]
PIN(15,85,0.000,0.000)LatchA
PIN(15,105,0.000,0.000)ClearA
PIN(15,95,0.000,0.000)EnableA
PIN(15,75,0.000,0.000)MainClock
PIN(55,125,0.006,0.005)AluA2
PIN(55,115,0.006,0.005)AluA3
PIN(55,135,0.006,0.005)AluA1
PIN(55,145,0.006,0.005)AluA0
PIN(55,105,0.006,0.008)B0
PIN(55,95,0.006,0.008)B1
PIN(55,85,0.006,0.008)B2
PIN(55,75,0.006,0.008)B3
LIG(15,145,20,145)
LIG(15,135,20,135)
LIG(15,125,20,125)
LIG(15,115,20,115)
LIG(15,85,20,85)
LIG(15,105,20,105)
LIG(15,95,20,95)
LIG(15,75,20,75)
LIG(50,125,55,125)
LIG(50,115,55,115)
LIG(50,135,55,135)
LIG(50,145,55,145)
LIG(50,105,55,105)
LIG(50,95,55,95)
LIG(50,85,55,85)
LIG(50,75,55,75)
LIG(20,70,20,150)
LIG(20,70,50,70)
LIG(50,70,50,150)
LIG(50,150,20,150)
VLG module VSMAccumulatorA( A[0],A[1],A[2],A[3],LatchA,ClearA,EnableA,MainClock,
VLG AluA2,AluA3,AluA1,AluA0,B0,B1,B2,B3);
VLG input A[0],A[1],A[2],A[3],LatchA,ClearA,EnableA,MainClock;
VLG output AluA2,AluA3,AluA1,AluA0,B0,B1,B2,B3;
VLG wire w13,w14,w15,w16,w18,w19,;
VLG dreg #(3) dreg_1(AluA3,w15,A[3],w13,w14);
VLG dreg #(3) dreg_2(AluA2,w16,A[2],w13,w14);
VLG and #(3) and2_3(w14,MainClock,LatchA);
VLG not #(2) inv_4(w13,ClearA);
VLG dreg #(3) dreg_5(AluA1,w18,A[1],w13,w14);
VLG dreg #(3) dreg_6(AluA0,w19,A[0],w13,w14);
VLG notif1 #(1) notif1_7(B0,w19,EnableA);
VLG notif1 #(1) notif1_8(B1,w18,EnableA);
VLG notif1 #(1) notif1_9(B2,w16,EnableA);
VLG notif1 #(1) notif1_10(B3,w15,EnableA);
VLG endmodule
FSYM
SYM  #Arrow
BB(-15,72,-5,78)
TITLE -5 70  #CLK
MODEL 935
PROP                                                                                                                                    
REC(-20,-30,0,0, )
VIS 4
PIN(-5,75,0.000,0.000)in
LIG(-5,75,-15,75)
LIG(-13,73,-15,75)
LIG(-13,77,-15,75)
FSYM
SYM  #kbd
BB(-55,110,-5,150)
TITLE -55 152  #A
MODEL 85
PROP                                                                                                                                    
REC(-55,110,40,40,r)
VIS 4
PIN(-5,145,0.000,0.000)A[0]
PIN(-5,135,0.000,0.000)A[1]
PIN(-5,125,0.000,0.000)A[2]
PIN(-5,115,0.000,0.000)A[3]
LIG(-15,110,-15,150)
LIG(-55,110,-15,110)
LIG(-55,110,-55,150)
LIG(-21,115,-21,118)
LIG(-55,130,-15,130)
LIG(-35,110,-35,150)
LIG(-45,150,-45,110)
LIG(-55,120,-15,120)
LIG(-25,110,-25,150)
LIG(-55,140,-15,140)
LIG(-15,145,-5,145)
LIG(-5,135,-15,135)
LIG(-15,125,-5,125)
LIG(-5,115,-15,115)
LIG(-51,148,-51,142)
LIG(-51,142,-49,142)
LIG(-49,142,-49,148)
LIG(-49,148,-51,148)
LIG(-39,148,-39,142)
LIG(-31,142,-29,142)
LIG(-29,142,-29,144)
LIG(-29,144,-31,144)
LIG(-31,144,-31,148)
LIG(-31,148,-29,148)
LIG(-21,148,-19,148)
LIG(-19,142,-21,142)
LIG(-19,142,-19,148)
LIG(-21,144,-19,144)
LIG(-51,132,-51,136)
LIG(-51,136,-49,136)
LIG(-49,132,-49,138)
LIG(-39,132,-41,132)
LIG(-41,132,-41,134)
LIG(-41,134,-39,134)
LIG(-39,134,-39,138)
LIG(-39,138,-41,138)
LIG(-31,132,-31,138)
LIG(-31,138,-29,138)
LIG(-29,138,-29,134)
LIG(-29,134,-31,134)
LIG(-21,132,-19,132)
LIG(-19,132,-19,138)
LIG(-51,122,-51,128)
LIG(-51,122,-49,122)
LIG(-49,122,-49,128)
LIG(-49,128,-51,128)
LIG(-51,124,-49,124)
LIG(-21,115,-19,115)
LIG(-55,150,-15,150)
LIG(-41,122,-39,122)
LIG(-21,112,-21,115)
LIG(-32,118,-32,115)
LIG(-32,112,-29,112)
LIG(-41,112,-41,118)
LIG(-52,118,-52,112)
LIG(-52,112,-49,112)
LIG(-22,122,-19,122)
LIG(-19,122,-18,123)
LIG(-18,123,-19,124)
LIG(-22,124,-19,124)
LIG(-22,128,-22,124)
LIG(-41,124,-39,124)
LIG(-52,118,-49,118)
LIG(-41,122,-41,124)
LIG(-39,124,-39,128)
LIG(-39,122,-39,124)
LIG(-39,128,-41,128)
LIG(-32,118,-29,118)
LIG(-32,128,-30,122)
LIG(-30,122,-28,128)
LIG(-22,124,-22,122)
LIG(-19,124,-18,125)
LIG(-21,112,-18,112)
LIG(-18,125,-18,127)
LIG(-32,126,-28,126)
LIG(-38,117,-39,118)
LIG(-18,127,-19,128)
LIG(-32,115,-32,112)
LIG(-32,115,-30,115)
LIG(-38,113,-38,117)
LIG(-39,112,-38,113)
LIG(-42,118,-41,118)
LIG(-42,112,-41,112)
LIG(-22,128,-19,128)
LIG(-41,112,-39,112)
LIG(-41,118,-39,118)
FSYM
SYM  #Arrow
BB(-15,102,-5,108)
TITLE -5 100  #RST
MODEL 935
PROP                                                                                                                                    
REC(-20,0,0,0, )
VIS 4
PIN(-5,105,0.000,0.000)in
LIG(-5,105,-15,105)
LIG(-13,103,-15,105)
LIG(-13,107,-15,105)
FSYM
SYM  #button
BB(-54,81,-45,89)
TITLE -50 85  #LatchA
MODEL 59
PROP                                                                                                                                    
REC(-53,82,6,6,r)
VIS 1
PIN(-45,85,0.000,0.000)LatchA
LIG(-46,85,-45,85)
LIG(-54,89,-54,81)
LIG(-46,89,-54,89)
LIG(-46,81,-46,89)
LIG(-54,81,-46,81)
LIG(-53,88,-53,82)
LIG(-47,88,-53,88)
LIG(-47,82,-47,88)
LIG(-53,82,-47,82)
FSYM
SYM  #button
BB(-54,91,-45,99)
TITLE -50 95  #EnableA
MODEL 59
PROP                                                                                                                                    
REC(-53,92,6,6,r)
VIS 1
PIN(-45,95,0.000,0.000)EnableA
LIG(-46,95,-45,95)
LIG(-54,99,-54,91)
LIG(-46,99,-54,99)
LIG(-46,91,-46,99)
LIG(-54,91,-46,91)
LIG(-53,98,-53,92)
LIG(-47,98,-53,98)
LIG(-47,92,-47,98)
LIG(-53,92,-47,92)
FSYM
SYM  #Arrow
BB(-15,-88,-5,-82)
TITLE -5 -90  #RST
MODEL 935
PROP                                                                                                                                    
REC(-20,-190,0,0, )
VIS 4
PIN(-5,-85,0.000,0.000)in
LIG(-5,-85,-15,-85)
LIG(-13,-87,-15,-85)
LIG(-13,-83,-15,-85)
FSYM
SYM  #Arrow
BB(-15,-108,-5,-102)
TITLE -5 -110  #CLK
MODEL 935
PROP                                                                                                                                    
REC(-20,-210,0,0, )
VIS 4
PIN(-5,-105,0.000,0.000)in
LIG(-5,-105,-15,-105)
LIG(-13,-107,-15,-105)
LIG(-13,-103,-15,-105)
FSYM
SYM  #button
BB(131,-69,140,-61)
TITLE 135 -65  #AddSub
MODEL 59
PROP                                                                                                                                    
REC(132,-68,6,6,r)
VIS 1
PIN(140,-65,0.000,0.000)AddSub
LIG(139,-65,140,-65)
LIG(131,-61,131,-69)
LIG(139,-61,131,-61)
LIG(139,-69,139,-61)
LIG(131,-69,139,-69)
LIG(132,-62,132,-68)
LIG(138,-62,132,-62)
LIG(138,-68,138,-62)
LIG(132,-68,138,-68)
FSYM
SYM  #button
BB(131,-119,140,-111)
TITLE 135 -115  #EnableAlu
MODEL 59
PROP                                                                                                                                    
REC(132,-118,6,6,r)
VIS 1
PIN(140,-115,0.000,0.000)EnableAlu
LIG(139,-115,140,-115)
LIG(131,-111,131,-119)
LIG(139,-111,131,-111)
LIG(139,-119,139,-111)
LIG(131,-119,139,-119)
LIG(132,-112,132,-118)
LIG(138,-112,132,-112)
LIG(138,-118,138,-112)
LIG(132,-118,138,-118)
FSYM
SYM  #VSMArithmeticUnit
BB(205,-125,245,-15)
TITLE 215 -132  #VSM-ArithmeticUnit
MODEL 6000
PROP                                                                                                                                    
REC(210,-120,30,100,r)
VIS 5
PIN(205,-25,0.000,0.000)A[0]
PIN(205,-35,0.000,0.000)A[1]
PIN(205,-45,0.000,0.000)A[2]
PIN(205,-55,0.000,0.000)A[3]
PIN(205,-75,0.000,0.000)B[0]
PIN(205,-85,0.000,0.000)B[1]
PIN(205,-95,0.000,0.000)B[2]
PIN(205,-105,0.000,0.000)B[3]
PIN(205,-115,0.000,0.000)EnableAlu
PIN(205,-65,0.000,0.000)AddSub
PIN(245,-75,0.006,0.002)Carry
PIN(245,-115,0.006,0.008)IB_Alu[3]
PIN(245,-105,0.006,0.008)IB_Alu[2]
PIN(245,-95,0.006,0.008)IB_Alu[1]
PIN(245,-85,0.003,0.008)IB_Alu[0]
LIG(205,-25,210,-25)
LIG(205,-35,210,-35)
LIG(205,-45,210,-45)
LIG(205,-55,210,-55)
LIG(205,-75,210,-75)
LIG(205,-85,210,-85)
LIG(205,-95,210,-95)
LIG(205,-105,210,-105)
LIG(205,-115,210,-115)
LIG(205,-65,210,-65)
LIG(240,-75,245,-75)
LIG(240,-115,245,-115)
LIG(240,-105,245,-105)
LIG(240,-95,245,-95)
LIG(240,-85,245,-85)
LIG(210,-120,210,-20)
LIG(210,-120,240,-120)
LIG(240,-120,240,-20)
LIG(240,-20,210,-20)
VLG module VSMArithmeticUnit( A[0],A[1],A[2],A[3],B[0],B[1],B[2],B[3],
VLG EnableAlu,AddSub,Carry,IB_Alu[3],IB_Alu[2],IB_Alu[1],IB_Alu[0]);
VLG input A[0],A[1],A[2],A[3],B[0],B[1],B[2],B[3];
VLG input EnableAlu,AddSub;
VLG output Carry,IB_Alu[3],IB_Alu[2],IB_Alu[1],IB_Alu[0];
VLG wire w2,w5,w7,w10,w12,w14,w21,w24;
VLG wire w25,w26,w27,w28,w29,w30,w31,w32;
VLG wire w33,w34,w35,w36;
VLG bufif1 #(1) bufif1_1(IB_Alu[0],w2,EnableAlu);
VLG bufif1 #(1) bufif1_2(IB_Alu[1],w5,EnableAlu);
VLG bufif1 #(1) bufif1_3(IB_Alu[2],w7,EnableAlu);
VLG not #(1) inv_4(w10,A[3]);
VLG mux #(2) mux_5(w12,A[3],w10,AddSub);
VLG not #(1) inv_6(w14,A[0]);
VLG bufif1 #(1) bufif1_7(IB_Alu[3],w21,EnableAlu);
VLG mux #(1) mux_8(w29,vss,vdd,AddSub);
VLG mux #(2) mux_9(w30,A[0],w14,AddSub);
VLG mux #(2) mux_10(w28,A[1],w31,AddSub);
VLG mux #(2) mux_11(w25,A[2],w32,AddSub);
VLG not #(1) inv_12(w32,A[2]);
VLG not #(1) inv_13(w31,A[1]);
VLG assign w26=(B[2]&w25)|(w24&(B[2]|w25))
VLG xor #(1) xor2_1_14(w33,B[2],w25);
VLG xor #(1) xor2_2_15(w7,w33,w24);
VLG assign w24=(B[1]&w28)|(w27&(B[1]|w28))
VLG xor #(1) xor2_1_16(w34,B[1],w28);
VLG xor #(1) xor2_2_17(w5,w34,w27);
VLG assign w27=(B[0]&w30)|(w29&(B[0]|w30))
VLG xor #(1) xor2_1_18(w35,B[0],w30);
VLG xor #(1) xor2_2_19(w2,w35,w29);
VLG assign Carry=(B[3]&w12)|(w26&(B[3]|w12))
VLG xor #(1) xor2_1_20(w36,B[3],w12);
VLG xor #(1) xor2_2_21(w21,w36,w26);
VLG endmodule
FSYM
SYM  #Arrow
BB(0,22,10,28)
TITLE 0 20  #RST
MODEL 935
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 4
PIN(0,25,0.000,0.000)in
LIG(0,25,10,25)
LIG(8,23,10,25)
LIG(8,27,10,25)
FSYM
SYM  #Arrow
BB(0,-3,10,3)
TITLE 0 -5  #CLK
MODEL 935
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 4
PIN(0,0,0.000,0.000)in
LIG(0,0,10,0)
LIG(8,-2,10,0)
LIG(8,2,10,0)
FSYM
SYM  #button
BB(-54,21,-45,29)
TITLE -50 25  #~MainReset
MODEL 59
PROP                                                                                                                                    
REC(-53,22,6,6,r)
VIS 1
PIN(-45,25,0.000,0.000)~MainReset
LIG(-46,25,-45,25)
LIG(-54,29,-54,21)
LIG(-46,29,-54,29)
LIG(-46,21,-46,29)
LIG(-54,21,-46,21)
LIG(-53,28,-53,22)
LIG(-47,28,-53,28)
LIG(-47,22,-47,28)
LIG(-53,22,-47,22)
FSYM
SYM  #clock
BB(-55,-3,-40,3)
TITLE -50 0  #clock1
MODEL 69
PROP   10 10 0                                                                                                                               
REC(-53,-2,6,4,r)
VIS 1
PIN(-40,0,0.150,0.011)MainClock
LIG(-45,0,-40,0)
LIG(-50,-2,-52,-2)
LIG(-46,-2,-48,-2)
LIG(-45,-3,-45,3)
LIG(-55,3,-55,-3)
LIG(-50,2,-50,-2)
LIG(-48,-2,-48,2)
LIG(-48,2,-50,2)
LIG(-52,2,-54,2)
LIG(-52,-2,-52,2)
LIG(-45,3,-55,3)
LIG(-45,-3,-55,-3)
FSYM
SYM  #digit
BB(410,-60,435,-25)
TITLE 410 -28  #digit2
MODEL 89
PROP                                                                                                                                    
REC(415,-55,15,21,r)
VIS 4
PIN(415,-25,0.000,0.000)digit2[1]
PIN(420,-25,0.000,0.000)digit2[2]
PIN(425,-25,0.000,0.000)digit2[3]
PIN(430,-25,0.000,0.000)digit2[4]
LIG(410,-60,410,-30)
LIG(435,-60,410,-60)
LIG(435,-30,435,-60)
LIG(410,-30,435,-30)
LIG(415,-30,415,-25)
LIG(420,-30,420,-25)
LIG(425,-30,425,-25)
LIG(430,-30,430,-25)
FSYM
SYM  #VSMInRegister
BB(205,150,245,210)
TITLE 215 143  #VSM-InRegister
MODEL 6000
PROP                                                                                                                                    
REC(210,155,30,50,r)
VIS 5
PIN(205,200,0.000,0.000)DataIn[0]
PIN(205,190,0.000,0.000)DataIn[1]
PIN(205,180,0.000,0.000)DataIn[2]
PIN(205,170,0.000,0.000)DataIn[3]
PIN(205,160,0.000,0.000)EnableIn
PIN(245,180,0.006,0.008)B1
PIN(245,160,0.006,0.008)B3
PIN(245,170,0.006,0.008)B2
PIN(245,190,0.006,0.008)B0
LIG(205,200,210,200)
LIG(205,190,210,190)
LIG(205,180,210,180)
LIG(205,170,210,170)
LIG(205,160,210,160)
LIG(240,180,245,180)
LIG(240,160,245,160)
LIG(240,170,245,170)
LIG(240,190,245,190)
LIG(210,155,210,205)
LIG(210,155,240,155)
LIG(240,155,240,205)
LIG(240,205,210,205)
VLG module VSMInRegister( DataIn[0],DataIn[1],DataIn[2],DataIn[3],EnableIn,B1,B3,B2,
VLG input DataIn[0],DataIn[1],DataIn[2],DataIn[3],EnableIn;
VLG output B1,B3,B2,B0;
VLG wire ;
VLG bufif1 #(1) bufif1_1(B0,DataIn[0],EnableIn);
VLG bufif1 #(1) bufif1_2(B1,DataIn[1],EnableIn);
VLG bufif1 #(1) bufif1_3(B2,DataIn[2],EnableIn);
VLG bufif1 #(1) bufif1_4(B3,DataIn[3],EnableIn);
VLG endmodule
FSYM
SYM  #button
BB(131,156,140,164)
TITLE 135 160  #EnableIn
MODEL 59
PROP                                                                                                                                    
REC(132,157,6,6,r)
VIS 1
PIN(140,160,0.000,0.000)EnableIn
LIG(139,160,140,160)
LIG(131,164,131,156)
LIG(139,164,131,164)
LIG(139,156,139,164)
LIG(131,156,139,156)
LIG(132,163,132,157)
LIG(138,163,132,163)
LIG(138,157,138,163)
LIG(132,157,138,157)
FSYM
SYM  #kbd
BB(130,165,180,205)
TITLE 130 207  #DataIn
MODEL 85
PROP                                                                                                                                    
REC(130,165,40,40,r)
VIS 4
PIN(180,200,0.000,0.000)DataIn[0]
PIN(180,190,0.000,0.000)DataIn[1]
PIN(180,180,0.000,0.000)DataIn[2]
PIN(180,170,0.000,0.000)DataIn[3]
LIG(170,165,170,205)
LIG(130,165,170,165)
LIG(130,165,130,205)
LIG(164,170,164,173)
LIG(130,185,170,185)
LIG(150,165,150,205)
LIG(140,205,140,165)
LIG(130,175,170,175)
LIG(160,165,160,205)
LIG(130,195,170,195)
LIG(170,200,180,200)
LIG(180,190,170,190)
LIG(170,180,180,180)
LIG(180,170,170,170)
LIG(134,203,134,197)
LIG(134,197,136,197)
LIG(136,197,136,203)
LIG(136,203,134,203)
LIG(146,203,146,197)
LIG(154,197,156,197)
LIG(156,197,156,199)
LIG(156,199,154,199)
LIG(154,199,154,203)
LIG(154,203,156,203)
LIG(164,203,166,203)
LIG(166,197,164,197)
LIG(166,197,166,203)
LIG(164,199,166,199)
LIG(134,187,134,191)
LIG(134,191,136,191)
LIG(136,187,136,193)
LIG(146,187,144,187)
LIG(144,187,144,189)
LIG(144,189,146,189)
LIG(146,189,146,193)
LIG(146,193,144,193)
LIG(154,187,154,193)
LIG(154,193,156,193)
LIG(156,193,156,189)
LIG(156,189,154,189)
LIG(164,187,166,187)
LIG(166,187,166,193)
LIG(134,177,134,183)
LIG(134,177,136,177)
LIG(136,177,136,183)
LIG(136,183,134,183)
LIG(134,179,136,179)
LIG(164,170,166,170)
LIG(130,205,170,205)
LIG(144,177,146,177)
LIG(164,167,164,170)
LIG(153,173,153,170)
LIG(153,167,156,167)
LIG(144,167,144,173)
LIG(133,173,133,167)
LIG(133,167,136,167)
LIG(163,177,166,177)
LIG(166,177,167,178)
LIG(167,178,166,179)
LIG(163,179,166,179)
LIG(163,183,163,179)
LIG(144,179,146,179)
LIG(133,173,136,173)
LIG(144,177,144,179)
LIG(146,179,146,183)
LIG(146,177,146,179)
LIG(146,183,144,183)
LIG(153,173,156,173)
LIG(153,183,155,177)
LIG(155,177,157,183)
LIG(163,179,163,177)
LIG(166,179,167,180)
LIG(164,167,167,167)
LIG(167,180,167,182)
LIG(153,181,157,181)
LIG(147,172,146,173)
LIG(167,182,166,183)
LIG(153,170,153,167)
LIG(153,170,155,170)
LIG(147,168,147,172)
LIG(146,167,147,168)
LIG(143,173,144,173)
LIG(143,167,144,167)
LIG(163,183,166,183)
LIG(144,167,146,167)
LIG(144,173,146,173)
FSYM
SYM  #digit
BB(275,-170,300,-135)
TITLE 275 -138  #digit1
MODEL 89
PROP                                                                                                                                    
REC(280,-165,15,21,r)
VIS 4
PIN(280,-135,0.000,0.000)digit1[1]
PIN(285,-135,0.000,0.000)digit1[2]
PIN(290,-135,0.000,0.000)digit1[3]
PIN(295,-135,0.000,0.000)digit1[4]
LIG(275,-170,275,-140)
LIG(300,-170,275,-170)
LIG(300,-140,300,-170)
LIG(275,-140,300,-140)
LIG(280,-140,280,-135)
LIG(285,-140,285,-135)
LIG(290,-140,290,-135)
LIG(295,-140,295,-135)
FSYM
SYM  #VSMOutRegister
BB(350,-25,390,55)
TITLE 360 -32  #VSM-OutRegister
MODEL 6000
PROP                                                                                                                                    
REC(355,-20,30,70,r)
VIS 5
PIN(350,45,0.000,0.000)IB[0]
PIN(350,35,0.000,0.000)IB[1]
PIN(350,25,0.000,0.000)IB[2]
PIN(350,15,0.000,0.000)IB[3]
PIN(350,-5,0.000,0.000)MainClock
PIN(350,-15,0.000,0.000)invMainReset
PIN(350,5,0.000,0.000)LoadOut
PIN(390,-15,0.006,0.003)Out4
PIN(390,-5,0.006,0.003)Out3
PIN(390,5,0.006,0.003)Out2
PIN(390,15,0.006,0.003)Out1
LIG(350,45,355,45)
LIG(350,35,355,35)
LIG(350,25,355,25)
LIG(350,15,355,15)
LIG(350,-5,355,-5)
LIG(350,-15,355,-15)
LIG(350,5,355,5)
LIG(385,-15,390,-15)
LIG(385,-5,390,-5)
LIG(385,5,390,5)
LIG(385,15,390,15)
LIG(355,-20,355,50)
LIG(355,-20,385,-20)
LIG(385,-20,385,50)
LIG(385,50,355,50)
VLG module VSMOutRegister( IB[0],IB[1],IB[2],IB[3],MainClock,invMainReset,LoadOut,Out4,
VLG Out3,Out2,Out1);
VLG input IB[0],IB[1],IB[2],IB[3],MainClock,invMainReset,LoadOut;
VLG output Out4,Out3,Out2,Out1;
VLG wire w10,w11,w12,w16,w17,w18;
VLG dreg #(2) dreg_1(Out4,w12,IB[3],w10,w11);
VLG not #(2) inv_2(w10,invMainReset);
VLG nand #(2) nand2_3(w11,MainClock,LoadOut);
VLG dreg #(2) dreg_4(Out3,w16,IB[2],w10,w11);
VLG dreg #(2) dreg_5(Out2,w17,IB[1],w10,w11);
VLG dreg #(2) dreg_6(Out1,w18,IB[0],w10,w11);
VLG endmodule
FSYM
SYM  #button
BB(306,1,315,9)
TITLE 310 5  #EnableOut
MODEL 59
PROP                                                                                                                                    
REC(307,2,6,6,r)
VIS 1
PIN(315,5,0.000,0.000)EnableOut
LIG(314,5,315,5)
LIG(306,9,306,1)
LIG(314,9,306,9)
LIG(314,1,314,9)
LIG(306,1,314,1)
LIG(307,8,307,2)
LIG(313,8,307,8)
LIG(313,2,313,8)
LIG(307,2,313,2)
FSYM
SYM  #Arrow
BB(305,-18,315,-12)
TITLE 305 -20  #RST
MODEL 935
PROP                                                                                                                                   
REC(-5,25,0,0, )
VIS 4
PIN(305,-15,0.000,0.000)in
LIG(305,-15,315,-15)
LIG(313,-17,315,-15)
LIG(313,-13,315,-15)
FSYM
SYM  #Arrow
BB(305,-8,315,-2)
TITLE 315 -10  #CLK
MODEL 935
PROP                                                                                                                                    
REC(620,10,0,0, )
VIS 4
PIN(315,-5,0.000,0.000)in
LIG(315,-5,305,-5)
LIG(307,-7,305,-5)
LIG(307,-3,305,-5)
FSYM
CNC(280 15)
CNC(295 -85)
CNC(290 -95)
CNC(285 -105)
CNC(280 -115)
CNC(295 105)
CNC(290 95)
CNC(285 85)
CNC(280 75)
CNC(295 45)
CNC(290 35)
CNC(285 25)
LIG(-45,85,15,85)
LIG(-45,95,15,95)
LIG(-5,115,15,115)
LIG(-5,125,15,125)
LIG(-5,135,15,135)
LIG(-5,145,15,145)
LIG(15,105,-5,105)
LIG(15,75,-5,75)
LIG(-5,-75,15,-75)
LIG(-5,-65,15,-65)
LIG(-5,-55,15,-55)
LIG(175,-45,205,-45)
LIG(-5,-45,15,-45)
LIG(175,125,175,-45)
LIG(-5,-105,15,-105)
LIG(-5,-85,15,-85)
LIG(-45,-95,15,-95)
LIG(-40,0,0,0)
LIG(-45,25,0,25)
LIG(165,-55,205,-55)
LIG(55,-105,205,-105)
LIG(55,-95,205,-95)
LIG(55,-85,205,-85)
LIG(55,-75,205,-75)
LIG(140,-115,205,-115)
LIG(140,-65,205,-65)
LIG(55,145,195,145)
LIG(195,145,195,-25)
LIG(195,-25,205,-25)
LIG(55,135,185,135)
LIG(165,115,165,-55)
LIG(55,115,165,115)
LIG(185,-35,185,135)
LIG(185,-35,205,-35)
LIG(55,125,175,125)
LIG(315,5,350,5)
LIG(280,15,280,75)
LIG(180,170,205,170)
LIG(180,180,205,180)
LIG(280,-115,280,15)
LIG(350,15,280,15)
LIG(180,190,205,190)
LIG(180,200,205,200)
LIG(140,160,205,160)
LIG(285,25,285,85)
LIG(295,190,245,190)
LIG(285,-105,285,25)
LIG(245,180,290,180)
LIG(350,25,285,25)
LIG(245,170,285,170)
LIG(290,35,290,95)
LIG(245,160,280,160)
LIG(245,-85,295,-85)
LIG(295,-135,295,-85)
LIG(290,-95,290,35)
LIG(245,-95,290,-95)
LIG(290,-135,290,-95)
LIG(350,35,290,35)
LIG(245,-105,285,-105)
LIG(285,-135,285,-105)
LIG(295,45,295,105)
LIG(245,-115,280,-115)
LIG(280,-135,280,-115)
LIG(295,-85,295,45)
LIG(55,105,295,105)
LIG(350,45,295,45)
LIG(295,105,295,190)
LIG(55,95,290,95)
LIG(280,75,280,160)
LIG(290,95,290,180)
LIG(55,85,285,85)
LIG(55,75,280,75)
LIG(285,85,285,170)
LIG(415,-15,390,-15)
LIG(415,-25,415,-15)
LIG(315,-5,350,-5)
LIG(305,-15,350,-15)
LIG(420,-5,390,-5)
LIG(390,15,430,15)
LIG(430,-25,430,15)
LIG(425,-25,425,5)
LIG(425,5,390,5)
LIG(420,-25,420,-5)
FFIG C:\Facultate\Anul 4\Semestrul II\VLSI\proiectVLSI\VSM-RegARegBAluInOut.sch
