

================================================================
== Vitis HLS Report for 'conv2D0'
================================================================
* Date:           Thu Apr 11 18:43:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       partition_cyclic_2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.203 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43|  0.430 us|  0.430 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%img_outT_0_load3_loc = alloca i64 1"   --->   Operation 10 'alloca' 'img_outT_0_load3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%img_outT_1_load7_loc = alloca i64 1"   --->   Operation 11 'alloca' 'img_outT_1_load7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%img_outT_0_1_load11_loc = alloca i64 1"   --->   Operation 12 'alloca' 'img_outT_0_1_load11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%img_outT_1_1_load15_loc = alloca i64 1"   --->   Operation 13 'alloca' 'img_outT_1_1_load15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%img_inT = alloca i64 1" [conv2D0.cpp:13]   --->   Operation 14 'alloca' 'img_inT' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_inT_1 = alloca i64 1" [conv2D0.cpp:13]   --->   Operation 15 'alloca' 'img_inT_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weightsT = alloca i64 1" [conv2D0.cpp:15]   --->   Operation 16 'alloca' 'weightsT' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weightsT_1 = alloca i64 1" [conv2D0.cpp:15]   --->   Operation 17 'alloca' 'weightsT_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_readImg, i8 %img_inT_1, i8 %img_inT, i8 %img_in_0, i8 %img_in_1"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_readweights, i8 %weightsT_1, i8 %weightsT, i8 %weights_0, i8 %weights_1"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_readImg, i8 %img_inT_1, i8 %img_inT, i8 %img_in_0, i8 %img_in_1"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_readweights, i8 %weightsT_1, i8 %weightsT, i8 %weights_0, i8 %weights_1"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%weightsT_addr = getelementptr i8 %weightsT, i64 0, i64 0" [conv2D0.cpp:33]   --->   Operation 22 'getelementptr' 'weightsT_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (2.32ns)   --->   "%weightsT_load = load i3 %weightsT_addr" [conv2D0.cpp:33]   --->   Operation 23 'load' 'weightsT_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 24 [1/2] (2.32ns)   --->   "%weightsT_load = load i3 %weightsT_addr" [conv2D0.cpp:33]   --->   Operation 24 'load' 'weightsT_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%weightsT_1_addr = getelementptr i8 %weightsT_1, i64 0, i64 0" [conv2D0.cpp:33]   --->   Operation 25 'getelementptr' 'weightsT_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (2.32ns)   --->   "%weightsT_1_load = load i3 %weightsT_1_addr" [conv2D0.cpp:33]   --->   Operation 26 'load' 'weightsT_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%weightsT_addr_1 = getelementptr i8 %weightsT, i64 0, i64 1" [conv2D0.cpp:33]   --->   Operation 27 'getelementptr' 'weightsT_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (2.32ns)   --->   "%weightsT_load_1 = load i3 %weightsT_addr_1" [conv2D0.cpp:33]   --->   Operation 28 'load' 'weightsT_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%weightsT_1_addr_1 = getelementptr i8 %weightsT_1, i64 0, i64 1" [conv2D0.cpp:33]   --->   Operation 29 'getelementptr' 'weightsT_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (2.32ns)   --->   "%weightsT_1_load_1 = load i3 %weightsT_1_addr_1" [conv2D0.cpp:33]   --->   Operation 30 'load' 'weightsT_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%weightsT_addr_2 = getelementptr i8 %weightsT, i64 0, i64 2" [conv2D0.cpp:33]   --->   Operation 31 'getelementptr' 'weightsT_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (2.32ns)   --->   "%weightsT_load_2 = load i3 %weightsT_addr_2" [conv2D0.cpp:33]   --->   Operation 32 'load' 'weightsT_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 33 [1/2] (2.32ns)   --->   "%weightsT_1_load = load i3 %weightsT_1_addr" [conv2D0.cpp:33]   --->   Operation 33 'load' 'weightsT_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_5 : Operation 34 [1/2] (2.32ns)   --->   "%weightsT_load_1 = load i3 %weightsT_addr_1" [conv2D0.cpp:33]   --->   Operation 34 'load' 'weightsT_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_5 : Operation 35 [1/2] (2.32ns)   --->   "%weightsT_1_load_1 = load i3 %weightsT_1_addr_1" [conv2D0.cpp:33]   --->   Operation 35 'load' 'weightsT_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_5 : Operation 36 [1/2] (2.32ns)   --->   "%weightsT_load_2 = load i3 %weightsT_addr_2" [conv2D0.cpp:33]   --->   Operation 36 'load' 'weightsT_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%weightsT_1_addr_2 = getelementptr i8 %weightsT_1, i64 0, i64 2" [conv2D0.cpp:33]   --->   Operation 37 'getelementptr' 'weightsT_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (2.32ns)   --->   "%weightsT_1_load_2 = load i3 %weightsT_1_addr_2" [conv2D0.cpp:33]   --->   Operation 38 'load' 'weightsT_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%weightsT_addr_3 = getelementptr i8 %weightsT, i64 0, i64 3" [conv2D0.cpp:33]   --->   Operation 39 'getelementptr' 'weightsT_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (2.32ns)   --->   "%weightsT_load_3 = load i3 %weightsT_addr_3" [conv2D0.cpp:33]   --->   Operation 40 'load' 'weightsT_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%weightsT_1_addr_3 = getelementptr i8 %weightsT_1, i64 0, i64 3" [conv2D0.cpp:33]   --->   Operation 41 'getelementptr' 'weightsT_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (2.32ns)   --->   "%weightsT_1_load_3 = load i3 %weightsT_1_addr_3" [conv2D0.cpp:33]   --->   Operation 42 'load' 'weightsT_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%weightsT_addr_4 = getelementptr i8 %weightsT, i64 0, i64 4" [conv2D0.cpp:33]   --->   Operation 43 'getelementptr' 'weightsT_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [2/2] (2.32ns)   --->   "%weightsT_load_4 = load i3 %weightsT_addr_4" [conv2D0.cpp:33]   --->   Operation 44 'load' 'weightsT_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 45 [1/2] (2.32ns)   --->   "%weightsT_1_load_2 = load i3 %weightsT_1_addr_2" [conv2D0.cpp:33]   --->   Operation 45 'load' 'weightsT_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_6 : Operation 46 [1/2] (2.32ns)   --->   "%weightsT_load_3 = load i3 %weightsT_addr_3" [conv2D0.cpp:33]   --->   Operation 46 'load' 'weightsT_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_6 : Operation 47 [1/2] (2.32ns)   --->   "%weightsT_1_load_3 = load i3 %weightsT_1_addr_3" [conv2D0.cpp:33]   --->   Operation 47 'load' 'weightsT_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_6 : Operation 48 [1/2] (2.32ns)   --->   "%weightsT_load_4 = load i3 %weightsT_addr_4" [conv2D0.cpp:33]   --->   Operation 48 'load' 'weightsT_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_6 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln33 = call void @conv2D0_Pipeline_loop_orow_loop_ocol, i8 %img_inT, i8 %img_inT_1, i8 %weightsT_load, i8 %weightsT_1_load, i8 %weightsT_load_1, i8 %weightsT_1_load_1, i8 %weightsT_load_2, i8 %weightsT_1_load_2, i8 %weightsT_load_3, i8 %weightsT_1_load_3, i8 %weightsT_load_4, i8 %img_outT_1_1_load15_loc, i8 %img_outT_0_1_load11_loc, i8 %img_outT_1_load7_loc, i8 %img_outT_0_load3_loc" [conv2D0.cpp:33]   --->   Operation 49 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln33 = call void @conv2D0_Pipeline_loop_orow_loop_ocol, i8 %img_inT, i8 %img_inT_1, i8 %weightsT_load, i8 %weightsT_1_load, i8 %weightsT_load_1, i8 %weightsT_1_load_1, i8 %weightsT_load_2, i8 %weightsT_1_load_2, i8 %weightsT_load_3, i8 %weightsT_1_load_3, i8 %weightsT_load_4, i8 %img_outT_1_1_load15_loc, i8 %img_outT_0_1_load11_loc, i8 %img_outT_1_load7_loc, i8 %img_outT_0_load3_loc" [conv2D0.cpp:33]   --->   Operation 50 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.81>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%img_outT_1_1_load = load i8 %img_outT_1_1_load15_loc"   --->   Operation 51 'load' 'img_outT_1_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%img_outT_0_1_load = load i8 %img_outT_0_1_load11_loc"   --->   Operation 52 'load' 'img_outT_0_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%img_outT_1_load = load i8 %img_outT_1_load7_loc"   --->   Operation 53 'load' 'img_outT_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%img_outT_0_load = load i8 %img_outT_0_load3_loc"   --->   Operation 54 'load' 'img_outT_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [2/2] (4.81ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_writeImg, i8 %img_out_0, i8 %img_out_1, i8 %img_outT_1_load, i8 %img_outT_0_load, i8 %img_outT_1_1_load, i8 %img_outT_0_1_load"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 4.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [conv2D0.cpp:7]   --->   Operation 56 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_0"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in_1"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_0"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out_1"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_0"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights_1"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2D0_Pipeline_writeImg, i8 %img_out_0, i8 %img_out_1, i8 %img_outT_1_load, i8 %img_outT_0_load, i8 %img_outT_1_1_load, i8 %img_outT_0_1_load"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [conv2D0.cpp:42]   --->   Operation 70 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('weightsT_addr', conv2D0.cpp:33) [30]  (0.000 ns)
	'load' operation 8 bit ('weightsT_load', conv2D0.cpp:33) on array 'weightsT', conv2D0.cpp:15 [31]  (2.322 ns)

 <State 4>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('weightsT_load', conv2D0.cpp:33) on array 'weightsT', conv2D0.cpp:15 [31]  (2.322 ns)

 <State 5>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('weightsT_1_load', conv2D0.cpp:33) on array 'weightsT', conv2D0.cpp:15 [33]  (2.322 ns)

 <State 6>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('weightsT_1_load_2', conv2D0.cpp:33) on array 'weightsT', conv2D0.cpp:15 [41]  (2.322 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 4.818ns
The critical path consists of the following:
	'load' operation 8 bit ('img_outT_1_1_load') on local variable 'img_outT_1_1_load15_loc' [49]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'conv2D0_Pipeline_writeImg' [53]  (4.818 ns)

 <State 9>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
