// Seed: 2056790841
module module_0 (
    input wor id_0,
    input supply1 id_1
);
  wire id_3;
  ;
  id_4 :
  assert property (@(~-1'b0 or negedge id_4) id_3)
  else;
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd24,
    parameter id_8 = 32'd15
) (
    input  tri1  _id_0,
    output tri   id_1,
    output tri0  id_2,
    output tri   id_3,
    output uwire id_4,
    input  uwire id_5,
    output wire  id_6
);
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
  wire id_9;
  wire [id_8 : id_0] id_10;
endmodule
