LSE_CPS_ID_1 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:6[24:27]"
LSE_CPS_ID_2 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:13[30:61]"
LSE_CPS_ID_3 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:13[30:61]"
LSE_CPS_ID_4 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:13[30:61]"
LSE_CPS_ID_5 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:12[30:50]"
LSE_CPS_ID_6 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:12[30:50]"
LSE_CPS_ID_7 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:12[30:50]"
LSE_CPS_ID_8 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:6[24:27]"
LSE_CPS_ID_9 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:6[24:27]"
LSE_CPS_ID_10 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:6[24:27]"
LSE_CPS_ID_11 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:7[24:28]"
LSE_CPS_ID_12 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:7[24:28]"
LSE_CPS_ID_13 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:7[24:28]"
LSE_CPS_ID_14 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:7[24:28]"
LSE_CPS_ID_15 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:3[24:25]"
LSE_CPS_ID_16 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:3[24:25]"
LSE_CPS_ID_17 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:3[24:25]"
LSE_CPS_ID_18 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:3[24:25]"
LSE_CPS_ID_19 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:4[24:25]"
LSE_CPS_ID_20 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:4[24:25]"
LSE_CPS_ID_21 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:4[24:25]"
LSE_CPS_ID_22 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:4[24:25]"
LSE_CPS_ID_23 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:5[24:27]"
LSE_CPS_ID_24 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:5[24:27]"
LSE_CPS_ID_25 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:5[24:27]"
LSE_CPS_ID_26 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:5[24:27]"
LSE_CPS_ID_27 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:13[30:61]"
LSE_CPS_ID_28 "d:/rtl_fpga/verilog/aula28_csa/csa_param.v:12[30:50]"
