QuestaSim qverilog 10.2a Compiler 2013.03 Mar 15 2013
qverilog -f 4-xxx_run.f 
-- Compiling package definitions
-- Compiling module instruction_register
-- Importing package definitions
-- Compiling module test
-- Compiling module top

Top level modules:
	top
+ C:\questa_sim_10.2a\win32/vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt
# vsim -appendlog -do {run -all; quit -f} -l qverilog.log -lib work -c -vopt top 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# //  Questa Sim
# //  Version 10.2a win32 Mar 15 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.definitions(fast)
# Loading work.top(fast)
# run -all 
# 
# Reseting the instruction register...
# 
# Writing values to register stack...
# Writing to register location 0: 
#   opcode = 0 (ADD)
#   op_type = 1 (SIGNED)
#   op_a.s_data = 3
#   op_b.s_data = -5
# 
# Writing to register location 1: 
#   opcode = 1 (SUB)
#   op_type = 0 (UNSIGNED)
#   op_a.s_data = 4
#   op_b.s_data = 4294967290
# 
# Writing to register location 2: 
#   opcode = 2 (MULT)
#   op_type = 1 (SIGNED)
#   op_a.s_data = 5
#   op_b.s_data = -7
# 
# 
# Reading back the same register locations written...
# Read from register location 0: 
#   iw.opcode = 0 (ADD)
#   iw.op_type = 1 (SIGNED)
#   iw.op_a.s_data = 3
#   iw.op_b.s_data = -5
# 
# Read from register location 1: 
#   iw.opcode = 1 (SUB)
#   iw.op_type = 0 (UNSIGNED)
#   iw.op_a.s_data = 4
#   iw.op_b.s_data = 4294967290
# 
# Read from register location 2: 
#   iw.opcode = 2 (MULT)
#   iw.op_type = 1 (SIGNED)
#   iw.op_a.s_data = 5
#   iw.op_b.s_data = -7
# 
# ** Note: $finish    : 4-xxx_testbench.sv(82)
#    Time: 86 ns  Iteration: 1  Instance: /top/test
