INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zheng/Documents/Tencent Files/1805024988/FileRecv/MobileFile/verilog_exp/verilog/adder1/adder1.srcs/sources_1/new/adder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-311] analyzing module adder16
INFO: [VRFC 10-311] analyzing module adder4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zheng/Documents/Tencent Files/1805024988/FileRecv/MobileFile/verilog_exp/verilog/adder1/adder1.srcs/sim_1/new/adder1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zheng/Documents/Tencent Files/1805024988/FileRecv/MobileFile/verilog_exp/verilog/adder1/adder1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
