<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: skx_unc_m3.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">skx_unc_m3.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">namespace </span>optkit::intel::skx_unc_m3{</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="keyword">enum</span> skx_unc_m3 : uint64_t {</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        UNC_M3_AG0_AD_CRD_ACQUIRED = 0x80, <span class="comment">// Number of CMS Agent 0 AD credits acquired in a given cycle</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        UNC_M3_AG0_AD_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR0 = 0x100, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 0</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        UNC_M3_AG0_AD_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR1 = 0x200, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 1</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        UNC_M3_AG0_AD_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR2 = 0x400, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 2</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        UNC_M3_AG0_AD_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR3 = 0x800, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 3</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        UNC_M3_AG0_AD_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR4 = 0x1000, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 4</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        UNC_M3_AG0_AD_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR5 = 0x2000, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 5</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        UNC_M3_AG0_AD_CRD_OCCUPANCY = 0x82, <span class="comment">// Number of CMS Agent 0 AD credits in use in a given cycle</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        UNC_M3_AG0_AD_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR0 = 0x100, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 0</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        UNC_M3_AG0_AD_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR1 = 0x200, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 1</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        UNC_M3_AG0_AD_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR2 = 0x400, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 2</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        UNC_M3_AG0_AD_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR3 = 0x800, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 3</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        UNC_M3_AG0_AD_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR4 = 0x1000, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 4</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        UNC_M3_AG0_AD_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR5 = 0x2000, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 5</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        UNC_M3_AG0_BL_CRD_ACQUIRED = 0x88, <span class="comment">// Number of CMS Agent 0 BL credits acquired in a given cycle</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        UNC_M3_AG0_BL_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR0 = 0x100, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 0</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        UNC_M3_AG0_BL_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR1 = 0x200, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 1</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        UNC_M3_AG0_BL_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR2 = 0x400, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 2</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        UNC_M3_AG0_BL_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR3 = 0x800, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 3</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        UNC_M3_AG0_BL_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR4 = 0x1000, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 4</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        UNC_M3_AG0_BL_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR5 = 0x2000, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 5</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        UNC_M3_AG0_BL_CRD_OCCUPANCY = 0x8a, <span class="comment">// Number of CMS Agent 0 BL credits in use in a given cycle</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        UNC_M3_AG0_BL_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR0 = 0x100, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 0</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        UNC_M3_AG0_BL_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR1 = 0x200, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 1</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        UNC_M3_AG0_BL_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR2 = 0x400, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 2</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        UNC_M3_AG0_BL_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR3 = 0x800, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 3</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        UNC_M3_AG0_BL_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR4 = 0x1000, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 4</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        UNC_M3_AG0_BL_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR5 = 0x2000, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 5</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        UNC_M3_AG1_AD_CRD_ACQUIRED = 0x84, <span class="comment">// Number of CMS Agent 1 AD credits acquired in a given cycle</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        UNC_M3_AG1_AD_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR0 = 0x100, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 0</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        UNC_M3_AG1_AD_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR1 = 0x200, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 1</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        UNC_M3_AG1_AD_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR2 = 0x400, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 2</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        UNC_M3_AG1_AD_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR3 = 0x800, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 3</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        UNC_M3_AG1_AD_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR4 = 0x1000, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 4</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        UNC_M3_AG1_AD_CRD_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR5 = 0x2000, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 5</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        UNC_M3_AG1_AD_CRD_OCCUPANCY = 0x86, <span class="comment">// Number of CMS Agent 1 AD credits in use in a given cycle</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        UNC_M3_AG1_AD_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR0 = 0x100, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 0</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        UNC_M3_AG1_AD_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR1 = 0x200, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 1</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        UNC_M3_AG1_AD_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR2 = 0x400, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 2</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        UNC_M3_AG1_AD_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR3 = 0x800, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 3</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        UNC_M3_AG1_AD_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR4 = 0x1000, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 4</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        UNC_M3_AG1_AD_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR5 = 0x2000, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 5</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        UNC_M3_AG1_BL_CRD_OCCUPANCY = 0x8e, <span class="comment">// Number of CMS Agent 1 BL credits in use in a given cycle</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        UNC_M3_AG1_BL_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR0 = 0x100, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 0</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        UNC_M3_AG1_BL_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR1 = 0x200, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 1</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        UNC_M3_AG1_BL_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR2 = 0x400, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 2</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        UNC_M3_AG1_BL_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR3 = 0x800, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 3</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        UNC_M3_AG1_BL_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR4 = 0x1000, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 4</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        UNC_M3_AG1_BL_CRD_OCCUPANCY__MASK__SKX_UNC_M3_AG0_AD_CRD_OCCUPANCY__TGR5 = 0x2000, <span class="comment">// CMS Agent0 Credits Occupancy -- For Transgress 5</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        UNC_M3_AG1_BL_CREDITS_ACQUIRED = 0x8c, <span class="comment">// Number of CMS Agent 1 BL credits acquired in a given cycle</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        UNC_M3_AG1_BL_CREDITS_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR0 = 0x100, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 0</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        UNC_M3_AG1_BL_CREDITS_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR1 = 0x200, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 1</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        UNC_M3_AG1_BL_CREDITS_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR2 = 0x400, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 2</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        UNC_M3_AG1_BL_CREDITS_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR3 = 0x800, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 3</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        UNC_M3_AG1_BL_CREDITS_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR4 = 0x1000, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 4</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        UNC_M3_AG1_BL_CREDITS_ACQUIRED__MASK__SKX_UNC_M3_AG0_AD_CRD_ACQUIRED__TGR5 = 0x2000, <span class="comment">// CMS Agent0 Credits Acquired -- For Transgress 5</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        UNC_M3_CHA_AD_CREDITS_EMPTY = 0x22, <span class="comment">// No credits available to send to Cbox on the AD Ring (covers higher CBoxes)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        UNC_M3_CHA_AD_CREDITS_EMPTY__MASK__SKX_UNC_M3_CHA_AD_CREDITS_EMPTY__REQ = 0x400, <span class="comment">// CBox AD Credits Empty -- Requests</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        UNC_M3_CHA_AD_CREDITS_EMPTY__MASK__SKX_UNC_M3_CHA_AD_CREDITS_EMPTY__SNP = 0x800, <span class="comment">// CBox AD Credits Empty -- Snoops</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        UNC_M3_CHA_AD_CREDITS_EMPTY__MASK__SKX_UNC_M3_CHA_AD_CREDITS_EMPTY__VNA = 0x100, <span class="comment">// CBox AD Credits Empty -- VNA Messages</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        UNC_M3_CHA_AD_CREDITS_EMPTY__MASK__SKX_UNC_M3_CHA_AD_CREDITS_EMPTY__WB = 0x200, <span class="comment">// CBox AD Credits Empty -- Writebacks</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        UNC_M3_CLOCKTICKS = 0x1, <span class="comment">// Counts the number of uclks in the M3 uclk domain.  This could be slightly different than the count in the Ubox because of enable/freeze delays.  However</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        UNC_M3_CMS_CLOCKTICKS = 0xc0, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        UNC_M3_D2C_SENT = 0x2b, <span class="comment">// Count cases BL sends direct to core</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        UNC_M3_D2U_SENT = 0x2a, <span class="comment">// Cases where SMI3 sends D2U command</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        UNC_M3_EGRESS_ORDERING = 0xae, <span class="comment">// Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        UNC_M3_EGRESS_ORDERING__MASK__SKX_UNC_M3_EGRESS_ORDERING__IV_SNOOPGO_DN = 0x400, <span class="comment">// Egress Blocking due to Ordering requirements -- Down</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        UNC_M3_EGRESS_ORDERING__MASK__SKX_UNC_M3_EGRESS_ORDERING__IV_SNOOPGO_UP = 0x100, <span class="comment">// Egress Blocking due to Ordering requirements -- Up</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        UNC_M3_FAST_ASSERTED = 0xa5, <span class="comment">// Counts the number of cycles either the local or incoming distress signals are asserted.  Incoming distress includes up</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        UNC_M3_FAST_ASSERTED__MASK__SKX_UNC_M3_FAST_ASSERTED__HORZ = 0x200, <span class="comment">// FaST wire asserted -- Horizontal</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        UNC_M3_FAST_ASSERTED__MASK__SKX_UNC_M3_FAST_ASSERTED__VERT = 0x100, <span class="comment">// FaST wire asserted -- Vertical</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        UNC_M3_HORZ_RING_AD_IN_USE = 0xa7, <span class="comment">// Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        UNC_M3_HORZ_RING_AD_IN_USE__MASK__SKX_UNC_M3_HORZ_RING_AD_IN_USE__LEFT_EVEN = 0x100, <span class="comment">// Horizontal AD Ring In Use -- Left and Even</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        UNC_M3_HORZ_RING_AD_IN_USE__MASK__SKX_UNC_M3_HORZ_RING_AD_IN_USE__LEFT_ODD = 0x200, <span class="comment">// Horizontal AD Ring In Use -- Left and Odd</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        UNC_M3_HORZ_RING_AD_IN_USE__MASK__SKX_UNC_M3_HORZ_RING_AD_IN_USE__RIGHT_EVEN = 0x400, <span class="comment">// Horizontal AD Ring In Use -- Right and Even</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        UNC_M3_HORZ_RING_AD_IN_USE__MASK__SKX_UNC_M3_HORZ_RING_AD_IN_USE__RIGHT_ODD = 0x800, <span class="comment">// Horizontal AD Ring In Use -- Right and Odd</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        UNC_M3_HORZ_RING_AK_IN_USE = 0xa9, <span class="comment">// Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        UNC_M3_HORZ_RING_AK_IN_USE__MASK__SKX_UNC_M3_HORZ_RING_AK_IN_USE__LEFT_EVEN = 0x100, <span class="comment">// Horizontal AK Ring In Use -- Left and Even</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        UNC_M3_HORZ_RING_AK_IN_USE__MASK__SKX_UNC_M3_HORZ_RING_AK_IN_USE__LEFT_ODD = 0x200, <span class="comment">// Horizontal AK Ring In Use -- Left and Odd</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        UNC_M3_HORZ_RING_AK_IN_USE__MASK__SKX_UNC_M3_HORZ_RING_AK_IN_USE__RIGHT_EVEN = 0x400, <span class="comment">// Horizontal AK Ring In Use -- Right and Even</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        UNC_M3_HORZ_RING_AK_IN_USE__MASK__SKX_UNC_M3_HORZ_RING_AK_IN_USE__RIGHT_ODD = 0x800, <span class="comment">// Horizontal AK Ring In Use -- Right and Odd</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        UNC_M3_HORZ_RING_BL_IN_USE = 0xab, <span class="comment">// Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        UNC_M3_HORZ_RING_BL_IN_USE__MASK__SKX_UNC_M3_HORZ_RING_BL_IN_USE__LEFT_EVEN = 0x100, <span class="comment">// Horizontal BL Ring in Use -- Left and Even</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        UNC_M3_HORZ_RING_BL_IN_USE__MASK__SKX_UNC_M3_HORZ_RING_BL_IN_USE__LEFT_ODD = 0x200, <span class="comment">// Horizontal BL Ring in Use -- Left and Odd</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        UNC_M3_HORZ_RING_BL_IN_USE__MASK__SKX_UNC_M3_HORZ_RING_BL_IN_USE__RIGHT_EVEN = 0x400, <span class="comment">// Horizontal BL Ring in Use -- Right and Even</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        UNC_M3_HORZ_RING_BL_IN_USE__MASK__SKX_UNC_M3_HORZ_RING_BL_IN_USE__RIGHT_ODD = 0x800, <span class="comment">// Horizontal BL Ring in Use -- Right and Odd</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        UNC_M3_HORZ_RING_IV_IN_USE = 0xad, <span class="comment">// Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        UNC_M3_HORZ_RING_IV_IN_USE__MASK__SKX_UNC_M3_HORZ_RING_IV_IN_USE__LEFT = 0x100, <span class="comment">// Horizontal IV Ring in Use -- Left</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        UNC_M3_HORZ_RING_IV_IN_USE__MASK__SKX_UNC_M3_HORZ_RING_IV_IN_USE__RIGHT = 0x400, <span class="comment">// Horizontal IV Ring in Use -- Right</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        UNC_M3_M2_BL_CREDITS_EMPTY = 0x23, <span class="comment">// No vn0 and vna credits available to send to M2</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        UNC_M3_M2_BL_CREDITS_EMPTY__MASK__SKX_UNC_M3_M2_BL_CREDITS_EMPTY__IIO0_IIO1_NCB = 0x100, <span class="comment">// M2 BL Credits Empty -- IIO0 and IIO1 share the same ring destination. (1 VN0 credit only)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        UNC_M3_M2_BL_CREDITS_EMPTY__MASK__SKX_UNC_M3_M2_BL_CREDITS_EMPTY__IIO2_NCB = 0x200, <span class="comment">// M2 BL Credits Empty -- IIO2</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        UNC_M3_M2_BL_CREDITS_EMPTY__MASK__SKX_UNC_M3_M2_BL_CREDITS_EMPTY__IIO3_NCB = 0x400, <span class="comment">// M2 BL Credits Empty -- IIO3</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        UNC_M3_M2_BL_CREDITS_EMPTY__MASK__SKX_UNC_M3_M2_BL_CREDITS_EMPTY__IIO4_NCB = 0x800, <span class="comment">// M2 BL Credits Empty -- IIO4</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        UNC_M3_M2_BL_CREDITS_EMPTY__MASK__SKX_UNC_M3_M2_BL_CREDITS_EMPTY__IIO5_NCB = 0x1000, <span class="comment">// M2 BL Credits Empty -- IIO5</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        UNC_M3_M2_BL_CREDITS_EMPTY__MASK__SKX_UNC_M3_M2_BL_CREDITS_EMPTY__NCS = 0x2000, <span class="comment">// M2 BL Credits Empty -- All IIO targets for NCS are in single mask. ORs them together</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        UNC_M3_M2_BL_CREDITS_EMPTY__MASK__SKX_UNC_M3_M2_BL_CREDITS_EMPTY__NCS_SEL = 0x4000, <span class="comment">// M2 BL Credits Empty -- Selected M2p BL NCS credits</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        UNC_M3_MULTI_SLOT_RCVD = 0x3e, <span class="comment">// Multi slot flit received - S0</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        UNC_M3_MULTI_SLOT_RCVD__MASK__SKX_UNC_M3_MULTI_SLOT_RCVD__AD_SLOT0 = 0x100, <span class="comment">// Multi Slot Flit Received -- AD - Slot 0</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        UNC_M3_MULTI_SLOT_RCVD__MASK__SKX_UNC_M3_MULTI_SLOT_RCVD__AD_SLOT1 = 0x200, <span class="comment">// Multi Slot Flit Received -- AD - Slot 1</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        UNC_M3_MULTI_SLOT_RCVD__MASK__SKX_UNC_M3_MULTI_SLOT_RCVD__AD_SLOT2 = 0x400, <span class="comment">// Multi Slot Flit Received -- AD - Slot 2</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        UNC_M3_MULTI_SLOT_RCVD__MASK__SKX_UNC_M3_MULTI_SLOT_RCVD__AK_SLOT0 = 0x1000, <span class="comment">// Multi Slot Flit Received -- AK - Slot 0</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        UNC_M3_MULTI_SLOT_RCVD__MASK__SKX_UNC_M3_MULTI_SLOT_RCVD__AK_SLOT2 = 0x2000, <span class="comment">// Multi Slot Flit Received -- AK - Slot 2</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        UNC_M3_MULTI_SLOT_RCVD__MASK__SKX_UNC_M3_MULTI_SLOT_RCVD__BL_SLOT0 = 0x800, <span class="comment">// Multi Slot Flit Received -- BL - Slot 0</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        UNC_M3_RING_BOUNCES_HORZ = 0xa1, <span class="comment">// Number of cycles incoming messages from the Horizontal ring that were bounced</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        UNC_M3_RING_BOUNCES_HORZ__MASK__SKX_UNC_M3_RING_BOUNCES_HORZ__AD = 0x100, <span class="comment">// Messages that bounced on the Horizontal Ring. -- AD</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        UNC_M3_RING_BOUNCES_HORZ__MASK__SKX_UNC_M3_RING_BOUNCES_HORZ__AK = 0x200, <span class="comment">// Messages that bounced on the Horizontal Ring. -- AK</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        UNC_M3_RING_BOUNCES_HORZ__MASK__SKX_UNC_M3_RING_BOUNCES_HORZ__BL = 0x400, <span class="comment">// Messages that bounced on the Horizontal Ring. -- BL</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        UNC_M3_RING_BOUNCES_HORZ__MASK__SKX_UNC_M3_RING_BOUNCES_HORZ__IV = 0x800, <span class="comment">// Messages that bounced on the Horizontal Ring. -- IV</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        UNC_M3_RING_BOUNCES_VERT = 0xa0, <span class="comment">// Number of cycles incoming messages from the Vertical ring that were bounced</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        UNC_M3_RING_BOUNCES_VERT__MASK__SKX_UNC_M3_RING_BOUNCES_VERT__AD = 0x100, <span class="comment">// Messages that bounced on the Vertical Ring. -- AD</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        UNC_M3_RING_BOUNCES_VERT__MASK__SKX_UNC_M3_RING_BOUNCES_VERT__AK = 0x200, <span class="comment">// Messages that bounced on the Vertical Ring. -- Acknowledgements to core</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        UNC_M3_RING_BOUNCES_VERT__MASK__SKX_UNC_M3_RING_BOUNCES_VERT__BL = 0x400, <span class="comment">// Messages that bounced on the Vertical Ring. -- Data Responses to core</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        UNC_M3_RING_BOUNCES_VERT__MASK__SKX_UNC_M3_RING_BOUNCES_VERT__IV = 0x800, <span class="comment">// Messages that bounced on the Vertical Ring. -- Snoops of processors cachee.</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        UNC_M3_RING_SINK_STARVED_HORZ = 0xa3, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        UNC_M3_RING_SINK_STARVED_HORZ__MASK__SKX_UNC_M3_RING_SINK_STARVED_HORZ__AD = 0x100, <span class="comment">// Sink Starvation on Horizontal Ring -- AD</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        UNC_M3_RING_SINK_STARVED_HORZ__MASK__SKX_UNC_M3_RING_SINK_STARVED_HORZ__AK = 0x200, <span class="comment">// Sink Starvation on Horizontal Ring -- AK</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        UNC_M3_RING_SINK_STARVED_HORZ__MASK__SKX_UNC_M3_RING_SINK_STARVED_HORZ__AK_AG1 = 0x2000, <span class="comment">// Sink Starvation on Horizontal Ring -- Acknowledgements to Agent 1</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        UNC_M3_RING_SINK_STARVED_HORZ__MASK__SKX_UNC_M3_RING_SINK_STARVED_HORZ__BL = 0x400, <span class="comment">// Sink Starvation on Horizontal Ring -- BL</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        UNC_M3_RING_SINK_STARVED_HORZ__MASK__SKX_UNC_M3_RING_SINK_STARVED_HORZ__IV = 0x800, <span class="comment">// Sink Starvation on Horizontal Ring -- IV</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        UNC_M3_RING_SINK_STARVED_VERT = 0xa2, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        UNC_M3_RING_SINK_STARVED_VERT__MASK__SKX_UNC_M3_RING_SINK_STARVED_VERT__AD = 0x100, <span class="comment">// Sink Starvation on Vertical Ring -- AD</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        UNC_M3_RING_SINK_STARVED_VERT__MASK__SKX_UNC_M3_RING_SINK_STARVED_VERT__AK = 0x200, <span class="comment">// Sink Starvation on Vertical Ring -- Acknowledgements to core</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        UNC_M3_RING_SINK_STARVED_VERT__MASK__SKX_UNC_M3_RING_SINK_STARVED_VERT__BL = 0x400, <span class="comment">// Sink Starvation on Vertical Ring -- Data Responses to core</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        UNC_M3_RING_SINK_STARVED_VERT__MASK__SKX_UNC_M3_RING_SINK_STARVED_VERT__IV = 0x800, <span class="comment">// Sink Starvation on Vertical Ring -- Snoops of processors cachee.</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        UNC_M3_RING_SRC_THRTL = 0xa4, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        UNC_M3_RXC_ARB_LOST_VN0 = 0x4b, <span class="comment">// VN0 message requested but lost arbitration</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        UNC_M3_RXC_ARB_LOST_VN0__MASK__SKX_UNC_M3_RXC_ARB_LOST_VN0__AD_REQ = 0x100, <span class="comment">// Lost Arb for VN0 -- REQ on AD</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        UNC_M3_RXC_ARB_LOST_VN0__MASK__SKX_UNC_M3_RXC_ARB_LOST_VN0__AD_RSP = 0x400, <span class="comment">// Lost Arb for VN0 -- RSP on AD</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        UNC_M3_RXC_ARB_LOST_VN0__MASK__SKX_UNC_M3_RXC_ARB_LOST_VN0__AD_SNP = 0x200, <span class="comment">// Lost Arb for VN0 -- SNP on AD</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        UNC_M3_RXC_ARB_LOST_VN0__MASK__SKX_UNC_M3_RXC_ARB_LOST_VN0__BL_NCB = 0x2000, <span class="comment">// Lost Arb for VN0 -- NCB on BL</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        UNC_M3_RXC_ARB_LOST_VN0__MASK__SKX_UNC_M3_RXC_ARB_LOST_VN0__BL_NCS = 0x4000, <span class="comment">// Lost Arb for VN0 -- NCS on BL</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        UNC_M3_RXC_ARB_LOST_VN0__MASK__SKX_UNC_M3_RXC_ARB_LOST_VN0__BL_RSP = 0x800, <span class="comment">// Lost Arb for VN0 -- RSP on BL</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        UNC_M3_RXC_ARB_LOST_VN0__MASK__SKX_UNC_M3_RXC_ARB_LOST_VN0__BL_WB = 0x1000, <span class="comment">// Lost Arb for VN0 -- WB on BL</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        UNC_M3_RXC_ARB_LOST_VN1 = 0x4c, <span class="comment">// VN1 message requested but lost arbitration</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        UNC_M3_RXC_ARB_LOST_VN1__MASK__SKX_UNC_M3_RXC_ARB_LOST_VN1__AD_REQ = 0x100, <span class="comment">// Lost Arb for VN1 -- REQ on AD</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        UNC_M3_RXC_ARB_LOST_VN1__MASK__SKX_UNC_M3_RXC_ARB_LOST_VN1__AD_RSP = 0x400, <span class="comment">// Lost Arb for VN1 -- RSP on AD</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        UNC_M3_RXC_ARB_LOST_VN1__MASK__SKX_UNC_M3_RXC_ARB_LOST_VN1__AD_SNP = 0x200, <span class="comment">// Lost Arb for VN1 -- SNP on AD</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        UNC_M3_RXC_ARB_LOST_VN1__MASK__SKX_UNC_M3_RXC_ARB_LOST_VN1__BL_NCB = 0x2000, <span class="comment">// Lost Arb for VN1 -- NCB on BL</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        UNC_M3_RXC_ARB_LOST_VN1__MASK__SKX_UNC_M3_RXC_ARB_LOST_VN1__BL_NCS = 0x4000, <span class="comment">// Lost Arb for VN1 -- NCS on BL</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        UNC_M3_RXC_ARB_LOST_VN1__MASK__SKX_UNC_M3_RXC_ARB_LOST_VN1__BL_RSP = 0x800, <span class="comment">// Lost Arb for VN1 -- RSP on BL</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        UNC_M3_RXC_ARB_LOST_VN1__MASK__SKX_UNC_M3_RXC_ARB_LOST_VN1__BL_WB = 0x1000, <span class="comment">// Lost Arb for VN1 -- WB on BL</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        UNC_M3_RXC_ARB_MISC = 0x4d, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        UNC_M3_RXC_ARB_MISC__MASK__SKX_UNC_M3_RXC_ARB_MISC__ADBL_PARALLEL_WIN = 0x4000, <span class="comment">// Arb Miscellaneous -- AD</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        UNC_M3_RXC_ARB_MISC__MASK__SKX_UNC_M3_RXC_ARB_MISC__NO_PROG_AD_VN0 = 0x400, <span class="comment">// Arb Miscellaneous -- No Progress on Pending AD VN0</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        UNC_M3_RXC_ARB_MISC__MASK__SKX_UNC_M3_RXC_ARB_MISC__NO_PROG_AD_VN1 = 0x800, <span class="comment">// Arb Miscellaneous -- No Progress on Pending AD VN1</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        UNC_M3_RXC_ARB_MISC__MASK__SKX_UNC_M3_RXC_ARB_MISC__NO_PROG_BL_VN0 = 0x1000, <span class="comment">// Arb Miscellaneous -- No Progress on Pending BL VN0</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        UNC_M3_RXC_ARB_MISC__MASK__SKX_UNC_M3_RXC_ARB_MISC__NO_PROG_BL_VN1 = 0x2000, <span class="comment">// Arb Miscellaneous -- No Progress on Pending BL VN1</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        UNC_M3_RXC_ARB_MISC__MASK__SKX_UNC_M3_RXC_ARB_MISC__PAR_BIAS_VN0 = 0x100, <span class="comment">// Arb Miscellaneous -- Parallel Bias to VN0</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        UNC_M3_RXC_ARB_MISC__MASK__SKX_UNC_M3_RXC_ARB_MISC__PAR_BIAS_VN1 = 0x200, <span class="comment">// Arb Miscellaneous -- Parallel Bias to VN1</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN0 = 0x49, <span class="comment">// VN0 message was not able to request arbitration while some other message won arbitration</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN0__MASK__SKX_UNC_M3_RXC_ARB_NOAD_REQ_VN0__AD_REQ = 0x100, <span class="comment">// Cant Arb for VN0 -- REQ on AAD</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN0__MASK__SKX_UNC_M3_RXC_ARB_NOAD_REQ_VN0__AD_RSP = 0x400, <span class="comment">// Cant Arb for VN0 -- RSP on AAD</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN0__MASK__SKX_UNC_M3_RXC_ARB_NOAD_REQ_VN0__AD_SNP = 0x200, <span class="comment">// Cant Arb for VN0 -- SNP on AAD</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN0__MASK__SKX_UNC_M3_RXC_ARB_NOAD_REQ_VN0__BL_NCB = 0x2000, <span class="comment">// Cant Arb for VN0 -- NCB on BBL</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN0__MASK__SKX_UNC_M3_RXC_ARB_NOAD_REQ_VN0__BL_NCS = 0x4000, <span class="comment">// Cant Arb for VN0 -- NCS on BBL</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN0__MASK__SKX_UNC_M3_RXC_ARB_NOAD_REQ_VN0__BL_RSP = 0x800, <span class="comment">// Cant Arb for VN0 -- RSP on BBL</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN0__MASK__SKX_UNC_M3_RXC_ARB_NOAD_REQ_VN0__BL_WB = 0x1000, <span class="comment">// Cant Arb for VN0 -- WB on BBL</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN1 = 0x4a, <span class="comment">// VN1 message was not able to request arbitration while some other message won arbitration</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN1__MASK__SKX_UNC_M3_RXC_ARB_NOAD_REQ_VN1__AD_REQ = 0x100, <span class="comment">// Cant Arb for VN1 -- REQ on AAD</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN1__MASK__SKX_UNC_M3_RXC_ARB_NOAD_REQ_VN1__AD_RSP = 0x400, <span class="comment">// Cant Arb for VN1 -- RSP on AAD</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN1__MASK__SKX_UNC_M3_RXC_ARB_NOAD_REQ_VN1__AD_SNP = 0x200, <span class="comment">// Cant Arb for VN1 -- SNP on AAD</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN1__MASK__SKX_UNC_M3_RXC_ARB_NOAD_REQ_VN1__BL_NCB = 0x2000, <span class="comment">// Cant Arb for VN1 -- NCB on BBL</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN1__MASK__SKX_UNC_M3_RXC_ARB_NOAD_REQ_VN1__BL_NCS = 0x4000, <span class="comment">// Cant Arb for VN1 -- NCS on BBL</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN1__MASK__SKX_UNC_M3_RXC_ARB_NOAD_REQ_VN1__BL_RSP = 0x800, <span class="comment">// Cant Arb for VN1 -- RSP on BBL</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        UNC_M3_RXC_ARB_NOAD_REQ_VN1__MASK__SKX_UNC_M3_RXC_ARB_NOAD_REQ_VN1__BL_WB = 0x1000, <span class="comment">// Cant Arb for VN1 -- WB on BBL</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN0 = 0x47, <span class="comment">// VN0 message is blocked from requesting arbitration due to lack of remote UPI credits</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN0__MASK__SKX_UNC_M3_RXC_ARB_NOCRED_VN0__AD_REQ = 0x100, <span class="comment">// No Credits to Arb for VN0 -- REQ on AD</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN0__MASK__SKX_UNC_M3_RXC_ARB_NOCRED_VN0__AD_RSP = 0x400, <span class="comment">// No Credits to Arb for VN0 -- RSP on AD</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN0__MASK__SKX_UNC_M3_RXC_ARB_NOCRED_VN0__AD_SNP = 0x200, <span class="comment">// No Credits to Arb for VN0 -- SNP on AD</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN0__MASK__SKX_UNC_M3_RXC_ARB_NOCRED_VN0__BL_NCB = 0x2000, <span class="comment">// No Credits to Arb for VN0 -- NCB on BL</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN0__MASK__SKX_UNC_M3_RXC_ARB_NOCRED_VN0__BL_NCS = 0x4000, <span class="comment">// No Credits to Arb for VN0 -- NCS on BL</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN0__MASK__SKX_UNC_M3_RXC_ARB_NOCRED_VN0__BL_RSP = 0x800, <span class="comment">// No Credits to Arb for VN0 -- RSP on BL</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN0__MASK__SKX_UNC_M3_RXC_ARB_NOCRED_VN0__BL_WB = 0x1000, <span class="comment">// No Credits to Arb for VN0 -- WB on BL</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN1 = 0x48, <span class="comment">// VN1 message is blocked from requesting arbitration due to lack of remote UPI credits</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN1__MASK__SKX_UNC_M3_RXC_ARB_NOCRED_VN1__AD_REQ = 0x100, <span class="comment">// No Credits to Arb for VN1 -- REQ on AD</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN1__MASK__SKX_UNC_M3_RXC_ARB_NOCRED_VN1__AD_RSP = 0x400, <span class="comment">// No Credits to Arb for VN1 -- RSP on AD</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN1__MASK__SKX_UNC_M3_RXC_ARB_NOCRED_VN1__AD_SNP = 0x200, <span class="comment">// No Credits to Arb for VN1 -- SNP on AD</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN1__MASK__SKX_UNC_M3_RXC_ARB_NOCRED_VN1__BL_NCB = 0x2000, <span class="comment">// No Credits to Arb for VN1 -- NCB on BL</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN1__MASK__SKX_UNC_M3_RXC_ARB_NOCRED_VN1__BL_NCS = 0x4000, <span class="comment">// No Credits to Arb for VN1 -- NCS on BL</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN1__MASK__SKX_UNC_M3_RXC_ARB_NOCRED_VN1__BL_RSP = 0x800, <span class="comment">// No Credits to Arb for VN1 -- RSP on BL</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        UNC_M3_RXC_ARB_NOCRED_VN1__MASK__SKX_UNC_M3_RXC_ARB_NOCRED_VN1__BL_WB = 0x1000, <span class="comment">// No Credits to Arb for VN1 -- WB on BL</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        UNC_M3_RXC_BYPASSED = 0x40, <span class="comment">// Number ot times message is bypassed around the Ingress Queue</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        UNC_M3_RXC_BYPASSED__MASK__SKX_UNC_M3_RXC_BYPASSED__AD_S0_BL_ARB = 0x200, <span class="comment">// Ingress Queue Bypasses -- AD to Slot 0 on BL Arb</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        UNC_M3_RXC_BYPASSED__MASK__SKX_UNC_M3_RXC_BYPASSED__AD_S0_IDLE = 0x100, <span class="comment">// Ingress Queue Bypasses -- AD to Slot 0 on Idle</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        UNC_M3_RXC_BYPASSED__MASK__SKX_UNC_M3_RXC_BYPASSED__AD_S1_BL_SLOT = 0x400, <span class="comment">// Ingress Queue Bypasses -- AD + BL to Slot 1</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        UNC_M3_RXC_BYPASSED__MASK__SKX_UNC_M3_RXC_BYPASSED__AD_S2_BL_SLOT = 0x800, <span class="comment">// Ingress Queue Bypasses -- AD + BL to Slot 2</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        UNC_M3_RXC_COLLISION_VN0 = 0x50, <span class="comment">// Count cases where Ingress VN0 packets lost the contest for Flit Slot 0.</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        UNC_M3_RXC_COLLISION_VN0__MASK__SKX_UNC_M3_RXC_COLLISION_VN0__AD_REQ = 0x100, <span class="comment">// VN0 message lost contest for flit -- REQ on AD</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        UNC_M3_RXC_COLLISION_VN0__MASK__SKX_UNC_M3_RXC_COLLISION_VN0__AD_RSP = 0x400, <span class="comment">// VN0 message lost contest for flit -- RSP on AD</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        UNC_M3_RXC_COLLISION_VN0__MASK__SKX_UNC_M3_RXC_COLLISION_VN0__AD_SNP = 0x200, <span class="comment">// VN0 message lost contest for flit -- SNP on AD</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        UNC_M3_RXC_COLLISION_VN0__MASK__SKX_UNC_M3_RXC_COLLISION_VN0__BL_NCB = 0x2000, <span class="comment">// VN0 message lost contest for flit -- NCB on BL</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        UNC_M3_RXC_COLLISION_VN0__MASK__SKX_UNC_M3_RXC_COLLISION_VN0__BL_NCS = 0x4000, <span class="comment">// VN0 message lost contest for flit -- NCS on BL</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        UNC_M3_RXC_COLLISION_VN0__MASK__SKX_UNC_M3_RXC_COLLISION_VN0__BL_RSP = 0x800, <span class="comment">// VN0 message lost contest for flit -- RSP on BL</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        UNC_M3_RXC_COLLISION_VN0__MASK__SKX_UNC_M3_RXC_COLLISION_VN0__BL_WB = 0x1000, <span class="comment">// VN0 message lost contest for flit -- WB on BL</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        UNC_M3_RXC_COLLISION_VN1 = 0x51, <span class="comment">// Count cases where Ingress VN1 packets lost the contest for Flit Slot 0.</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        UNC_M3_RXC_COLLISION_VN1__MASK__SKX_UNC_M3_RXC_COLLISION_VN1__AD_REQ = 0x100, <span class="comment">// VN1 message lost contest for flit -- REQ on AD</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        UNC_M3_RXC_COLLISION_VN1__MASK__SKX_UNC_M3_RXC_COLLISION_VN1__AD_RSP = 0x400, <span class="comment">// VN1 message lost contest for flit -- RSP on AD</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        UNC_M3_RXC_COLLISION_VN1__MASK__SKX_UNC_M3_RXC_COLLISION_VN1__AD_SNP = 0x200, <span class="comment">// VN1 message lost contest for flit -- SNP on AD</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        UNC_M3_RXC_COLLISION_VN1__MASK__SKX_UNC_M3_RXC_COLLISION_VN1__BL_NCB = 0x2000, <span class="comment">// VN1 message lost contest for flit -- NCB on BL</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        UNC_M3_RXC_COLLISION_VN1__MASK__SKX_UNC_M3_RXC_COLLISION_VN1__BL_NCS = 0x4000, <span class="comment">// VN1 message lost contest for flit -- NCS on BL</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        UNC_M3_RXC_COLLISION_VN1__MASK__SKX_UNC_M3_RXC_COLLISION_VN1__BL_RSP = 0x800, <span class="comment">// VN1 message lost contest for flit -- RSP on BL</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        UNC_M3_RXC_COLLISION_VN1__MASK__SKX_UNC_M3_RXC_COLLISION_VN1__BL_WB = 0x1000, <span class="comment">// VN1 message lost contest for flit -- WB on BL</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        UNC_M3_RXC_CRD_MISC = 0x60, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        UNC_M3_RXC_CRD_MISC__MASK__SKX_UNC_M3_RXC_CRD_MISC__ANY_BGF_FIFO = 0x100, <span class="comment">// Miscellaneous Credit Events -- Any In BGF FIFO</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        UNC_M3_RXC_CRD_MISC__MASK__SKX_UNC_M3_RXC_CRD_MISC__ANY_BGF_PATH = 0x200, <span class="comment">// Miscellaneous Credit Events -- Any in BGF Path</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        UNC_M3_RXC_CRD_MISC__MASK__SKX_UNC_M3_RXC_CRD_MISC__NO_D2K_FOR_ARB = 0x400, <span class="comment">// Miscellaneous Credit Events -- No D2K For Arb</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        UNC_M3_RXC_CRD_OCC = 0x61, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        UNC_M3_RXC_CRD_OCC__MASK__SKX_UNC_M3_RXC_CRD_OCC__D2K_CRD = 0x1000, <span class="comment">// Credit Occupancy -- D2K Credits</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        UNC_M3_RXC_CRD_OCC__MASK__SKX_UNC_M3_RXC_CRD_OCC__FLITS_IN_FIFO = 0x200, <span class="comment">// Credit Occupancy -- Packets in BGF FIFO</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        UNC_M3_RXC_CRD_OCC__MASK__SKX_UNC_M3_RXC_CRD_OCC__FLITS_IN_PATH = 0x400, <span class="comment">// Credit Occupancy -- Packets in BGF Path</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        UNC_M3_RXC_CRD_OCC__MASK__SKX_UNC_M3_RXC_CRD_OCC__P1P_FIFO = 0x4000, <span class="comment">// Credit Occupancy --</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        UNC_M3_RXC_CRD_OCC__MASK__SKX_UNC_M3_RXC_CRD_OCC__P1P_TOTAL = 0x2000, <span class="comment">// Credit Occupancy --</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        UNC_M3_RXC_CRD_OCC__MASK__SKX_UNC_M3_RXC_CRD_OCC__TxQ_CRD = 0x800, <span class="comment">// Credit Occupancy -- Transmit Credits</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        UNC_M3_RXC_CRD_OCC__MASK__SKX_UNC_M3_RXC_CRD_OCC__VNA_IN_USE = 0x100, <span class="comment">// Credit Occupancy -- VNA In Use</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN0 = 0x43, <span class="comment">// Counts the number of cycles when the UPI Ingress is not empty.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy.  Multiple ingress buffers can be tracked at a given time using multiple counters.</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN0__MASK__SKX_UNC_M3_RXC_CYCLES_NE_VN0__AD_REQ = 0x100, <span class="comment">// VN0 Ingress (from CMS) Queue - Cycles Not Empty -- REQ on AD</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN0__MASK__SKX_UNC_M3_RXC_CYCLES_NE_VN0__AD_RSP = 0x400, <span class="comment">// VN0 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on AD</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN0__MASK__SKX_UNC_M3_RXC_CYCLES_NE_VN0__AD_SNP = 0x200, <span class="comment">// VN0 Ingress (from CMS) Queue - Cycles Not Empty -- SNP on AD</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN0__MASK__SKX_UNC_M3_RXC_CYCLES_NE_VN0__BL_NCB = 0x2000, <span class="comment">// VN0 Ingress (from CMS) Queue - Cycles Not Empty -- NCB on BL</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN0__MASK__SKX_UNC_M3_RXC_CYCLES_NE_VN0__BL_NCS = 0x4000, <span class="comment">// VN0 Ingress (from CMS) Queue - Cycles Not Empty -- NCS on BL</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN0__MASK__SKX_UNC_M3_RXC_CYCLES_NE_VN0__BL_RSP = 0x800, <span class="comment">// VN0 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on BL</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN0__MASK__SKX_UNC_M3_RXC_CYCLES_NE_VN0__BL_WB = 0x1000, <span class="comment">// VN0 Ingress (from CMS) Queue - Cycles Not Empty -- WB on BL</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN1 = 0x44, <span class="comment">// Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN1__MASK__SKX_UNC_M3_RXC_CYCLES_NE_VN1__AD_REQ = 0x100, <span class="comment">// VN1 Ingress (from CMS) Queue - Cycles Not Empty -- REQ on AD</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN1__MASK__SKX_UNC_M3_RXC_CYCLES_NE_VN1__AD_RSP = 0x400, <span class="comment">// VN1 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on AD</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN1__MASK__SKX_UNC_M3_RXC_CYCLES_NE_VN1__AD_SNP = 0x200, <span class="comment">// VN1 Ingress (from CMS) Queue - Cycles Not Empty -- SNP on AD</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN1__MASK__SKX_UNC_M3_RXC_CYCLES_NE_VN1__BL_NCB = 0x2000, <span class="comment">// VN1 Ingress (from CMS) Queue - Cycles Not Empty -- NCB on BL</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN1__MASK__SKX_UNC_M3_RXC_CYCLES_NE_VN1__BL_NCS = 0x4000, <span class="comment">// VN1 Ingress (from CMS) Queue - Cycles Not Empty -- NCS on BL</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN1__MASK__SKX_UNC_M3_RXC_CYCLES_NE_VN1__BL_RSP = 0x800, <span class="comment">// VN1 Ingress (from CMS) Queue - Cycles Not Empty -- RSP on BL</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        UNC_M3_RXC_CYCLES_NE_VN1__MASK__SKX_UNC_M3_RXC_CYCLES_NE_VN1__BL_WB = 0x1000, <span class="comment">// VN1 Ingress (from CMS) Queue - Cycles Not Empty -- WB on BL</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        UNC_M3_RXC_FLITS_DATA_NOT_SENT = 0x57, <span class="comment">// Data flit is ready for transmission but could not be sent</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        UNC_M3_RXC_FLITS_DATA_NOT_SENT__MASK__SKX_UNC_M3_RXC_FLITS_DATA_NOT_SENT__ALL = 0x100, <span class="comment">// Data Flit Not Sent -- All</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        UNC_M3_RXC_FLITS_DATA_NOT_SENT__MASK__SKX_UNC_M3_RXC_FLITS_DATA_NOT_SENT__NO_BGF = 0x200, <span class="comment">// Data Flit Not Sent -- No BGF Credits</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        UNC_M3_RXC_FLITS_DATA_NOT_SENT__MASK__SKX_UNC_M3_RXC_FLITS_DATA_NOT_SENT__NO_TXQ = 0x400, <span class="comment">// Data Flit Not Sent -- No TxQ Credits</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        UNC_M3_RXC_FLITS_GEN_BL = 0x59, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        UNC_M3_RXC_FLITS_GEN_BL__MASK__SKX_UNC_M3_RXC_FLITS_GEN_BL__P0_WAIT = 0x100, <span class="comment">// Generating BL Data Flit Sequence -- Wait on Pump 0</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        UNC_M3_RXC_FLITS_GEN_BL__MASK__SKX_UNC_M3_RXC_FLITS_GEN_BL__P1P_AT_LIMIT = 0x1000, <span class="comment">// Generating BL Data Flit Sequence --</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        UNC_M3_RXC_FLITS_GEN_BL__MASK__SKX_UNC_M3_RXC_FLITS_GEN_BL__P1P_BUSY = 0x800, <span class="comment">// Generating BL Data Flit Sequence --</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        UNC_M3_RXC_FLITS_GEN_BL__MASK__SKX_UNC_M3_RXC_FLITS_GEN_BL__P1P_FIFO_FULL = 0x4000, <span class="comment">// Generating BL Data Flit Sequence --</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        UNC_M3_RXC_FLITS_GEN_BL__MASK__SKX_UNC_M3_RXC_FLITS_GEN_BL__P1P_HOLD_P0 = 0x2000, <span class="comment">// Generating BL Data Flit Sequence --</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        UNC_M3_RXC_FLITS_GEN_BL__MASK__SKX_UNC_M3_RXC_FLITS_GEN_BL__P1P_TO_LIMBO = 0x400, <span class="comment">// Generating BL Data Flit Sequence --</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        UNC_M3_RXC_FLITS_GEN_BL__MASK__SKX_UNC_M3_RXC_FLITS_GEN_BL__P1_WAIT = 0x200, <span class="comment">// Generating BL Data Flit Sequence -- Wait on Pump 1</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        UNC_M3_RXC_FLITS_MISC = 0x5a, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        UNC_M3_RXC_FLITS_SENT = 0x56, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        UNC_M3_RXC_FLITS_SENT__MASK__SKX_UNC_M3_RXC_FLITS_SENT__1_MSG = 0x100, <span class="comment">// Sent Header Flit -- One Message</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        UNC_M3_RXC_FLITS_SENT__MASK__SKX_UNC_M3_RXC_FLITS_SENT__1_MSG_VNX = 0x800, <span class="comment">// Sent Header Flit -- One Message in non-VNA</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        UNC_M3_RXC_FLITS_SENT__MASK__SKX_UNC_M3_RXC_FLITS_SENT__2_MSGS = 0x200, <span class="comment">// Sent Header Flit -- Two Messages</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        UNC_M3_RXC_FLITS_SENT__MASK__SKX_UNC_M3_RXC_FLITS_SENT__3_MSGS = 0x400, <span class="comment">// Sent Header Flit -- Three Messages</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        UNC_M3_RXC_FLITS_SENT__MASK__SKX_UNC_M3_RXC_FLITS_SENT__SLOTS_1 = 0x1000, <span class="comment">// Sent Header Flit --</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        UNC_M3_RXC_FLITS_SENT__MASK__SKX_UNC_M3_RXC_FLITS_SENT__SLOTS_2 = 0x2000, <span class="comment">// Sent Header Flit --</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        UNC_M3_RXC_FLITS_SENT__MASK__SKX_UNC_M3_RXC_FLITS_SENT__SLOTS_3 = 0x4000, <span class="comment">// Sent Header Flit --</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        UNC_M3_RXC_FLITS_SLOT_BL = 0x58, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        UNC_M3_RXC_FLITS_SLOT_BL__MASK__SKX_UNC_M3_RXC_FLITS_SLOT_BL__ALL = 0x100, <span class="comment">// Slotting BL Message Into Header Flit -- All</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        UNC_M3_RXC_FLITS_SLOT_BL__MASK__SKX_UNC_M3_RXC_FLITS_SLOT_BL__NEED_DATA = 0x200, <span class="comment">// Slotting BL Message Into Header Flit -- Needs Data Flit</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        UNC_M3_RXC_FLITS_SLOT_BL__MASK__SKX_UNC_M3_RXC_FLITS_SLOT_BL__P0_WAIT = 0x400, <span class="comment">// Slotting BL Message Into Header Flit -- Wait on Pump 0</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        UNC_M3_RXC_FLITS_SLOT_BL__MASK__SKX_UNC_M3_RXC_FLITS_SLOT_BL__P1_NOT_REQ = 0x1000, <span class="comment">// Slotting BL Message Into Header Flit -- Don&#39;t Need Pump 1</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        UNC_M3_RXC_FLITS_SLOT_BL__MASK__SKX_UNC_M3_RXC_FLITS_SLOT_BL__P1_NOT_REQ_BUT_BUBBLE = 0x2000, <span class="comment">// Slotting BL Message Into Header Flit -- Don&#39;t Need Pump 1 - Bubble</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        UNC_M3_RXC_FLITS_SLOT_BL__MASK__SKX_UNC_M3_RXC_FLITS_SLOT_BL__P1_NOT_REQ_NOT_AVAIL = 0x4000, <span class="comment">// Slotting BL Message Into Header Flit -- Don&#39;t Need Pump 1 - Not Avail</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        UNC_M3_RXC_FLITS_SLOT_BL__MASK__SKX_UNC_M3_RXC_FLITS_SLOT_BL__P1_WAIT = 0x800, <span class="comment">// Slotting BL Message Into Header Flit -- Wait on Pump 1</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        UNC_M3_RXC_FLIT_GEN_HDR1 = 0x53, <span class="comment">// Events related to Header Flit Generation - Set 1</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        UNC_M3_RXC_FLIT_GEN_HDR1__MASK__SKX_UNC_M3_RXC_FLIT_GEN_HDR1__ACCUM = 0x100, <span class="comment">// Flit Gen - Header 1 -- Accumulate</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        UNC_M3_RXC_FLIT_GEN_HDR1__MASK__SKX_UNC_M3_RXC_FLIT_GEN_HDR1__ACCUM_READ = 0x200, <span class="comment">// Flit Gen - Header 1 -- Accumulate Ready</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        UNC_M3_RXC_FLIT_GEN_HDR1__MASK__SKX_UNC_M3_RXC_FLIT_GEN_HDR1__ACCUM_WASTED = 0x400, <span class="comment">// Flit Gen - Header 1 -- Accumulate Wasted</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        UNC_M3_RXC_FLIT_GEN_HDR1__MASK__SKX_UNC_M3_RXC_FLIT_GEN_HDR1__AHEAD_BLOCKED = 0x800, <span class="comment">// Flit Gen - Header 1 -- Run-Ahead - Blocked</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        UNC_M3_RXC_FLIT_GEN_HDR1__MASK__SKX_UNC_M3_RXC_FLIT_GEN_HDR1__AHEAD_MSG = 0x1000, <span class="comment">// Flit Gen - Header 1 -- Run-Ahead - Message</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        UNC_M3_RXC_FLIT_GEN_HDR1__MASK__SKX_UNC_M3_RXC_FLIT_GEN_HDR1__PAR = 0x2000, <span class="comment">// Flit Gen - Header 1 -- Parallel Ok</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        UNC_M3_RXC_FLIT_GEN_HDR1__MASK__SKX_UNC_M3_RXC_FLIT_GEN_HDR1__PAR_FLIT = 0x8000, <span class="comment">// Flit Gen - Header 1 -- Parallel Flit Finished</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        UNC_M3_RXC_FLIT_GEN_HDR1__MASK__SKX_UNC_M3_RXC_FLIT_GEN_HDR1__PAR_MSG = 0x4000, <span class="comment">// Flit Gen - Header 1 -- Parallel Message</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        UNC_M3_RXC_FLIT_GEN_HDR2 = 0x54, <span class="comment">// Events related to Header Flit Generation - Set 2</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        UNC_M3_RXC_FLIT_GEN_HDR2__MASK__SKX_UNC_M3_RXC_FLIT_GEN_HDR2__RMSTALL = 0x100, <span class="comment">// Flit Gen - Header 2 -- Rate-matching Stall</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        UNC_M3_RXC_FLIT_GEN_HDR2__MASK__SKX_UNC_M3_RXC_FLIT_GEN_HDR2__RMSTALL_NOMSG = 0x200, <span class="comment">// Flit Gen - Header 2 -- Rate-matching Stall - No Message</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        UNC_M3_RXC_FLIT_NOT_SENT = 0x55, <span class="comment">// header flit is ready for transmission but could not be sent</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        UNC_M3_RXC_FLIT_NOT_SENT__MASK__SKX_UNC_M3_RXC_FLIT_NOT_SENT__ALL = 0x100, <span class="comment">// Header Not Sent -- All</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        UNC_M3_RXC_FLIT_NOT_SENT__MASK__SKX_UNC_M3_RXC_FLIT_NOT_SENT__NO_BGF_CRD = 0x200, <span class="comment">// Header Not Sent -- No BGF Credits</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        UNC_M3_RXC_FLIT_NOT_SENT__MASK__SKX_UNC_M3_RXC_FLIT_NOT_SENT__NO_BGF_NO_MSG = 0x800, <span class="comment">// Header Not Sent -- No BGF Credits + No Extra Message Slotted</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        UNC_M3_RXC_FLIT_NOT_SENT__MASK__SKX_UNC_M3_RXC_FLIT_NOT_SENT__NO_TXQ_CRD = 0x400, <span class="comment">// Header Not Sent -- No TxQ Credits</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        UNC_M3_RXC_FLIT_NOT_SENT__MASK__SKX_UNC_M3_RXC_FLIT_NOT_SENT__NO_TXQ_NO_MSG = 0x1000, <span class="comment">// Header Not Sent -- No TxQ Credits + No Extra Message Slotted</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        UNC_M3_RXC_FLIT_NOT_SENT__MASK__SKX_UNC_M3_RXC_FLIT_NOT_SENT__ONE_TAKEN = 0x2000, <span class="comment">// Header Not Sent -- Sent - One Slot Taken</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        UNC_M3_RXC_FLIT_NOT_SENT__MASK__SKX_UNC_M3_RXC_FLIT_NOT_SENT__THREE_TAKEN = 0x8000, <span class="comment">// Header Not Sent -- Sent - Three Slots Taken</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        UNC_M3_RXC_FLIT_NOT_SENT__MASK__SKX_UNC_M3_RXC_FLIT_NOT_SENT__TWO_TAKEN = 0x4000, <span class="comment">// Header Not Sent -- Sent - Two Slots Taken</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        UNC_M3_RXC_HELD = 0x52, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        UNC_M3_RXC_HELD__MASK__SKX_UNC_M3_RXC_HELD__CANT_SLOT_AD = 0x4000, <span class="comment">// Message Held -- Cant Slot AAD</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        UNC_M3_RXC_HELD__MASK__SKX_UNC_M3_RXC_HELD__CANT_SLOT_BL = 0x8000, <span class="comment">// Message Held -- Cant Slot BBL</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        UNC_M3_RXC_HELD__MASK__SKX_UNC_M3_RXC_HELD__PARALLEL_AD_LOST = 0x1000, <span class="comment">// Message Held -- Parallel AD Lost</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        UNC_M3_RXC_HELD__MASK__SKX_UNC_M3_RXC_HELD__PARALLEL_ATTEMPT = 0x400, <span class="comment">// Message Held -- Parallel Attempt</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        UNC_M3_RXC_HELD__MASK__SKX_UNC_M3_RXC_HELD__PARALLEL_BL_LOST = 0x2000, <span class="comment">// Message Held -- Parallel BL Lost</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        UNC_M3_RXC_HELD__MASK__SKX_UNC_M3_RXC_HELD__PARALLEL_SUCCESS = 0x800, <span class="comment">// Message Held -- Parallel Success</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        UNC_M3_RXC_HELD__MASK__SKX_UNC_M3_RXC_HELD__VN0 = 0x100, <span class="comment">// Message Held -- VN0</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        UNC_M3_RXC_HELD__MASK__SKX_UNC_M3_RXC_HELD__VN1 = 0x200, <span class="comment">// Message Held -- VN1</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        UNC_M3_RXC_INSERTS_VN0 = 0x41, <span class="comment">// Counts the number of allocations into the UPI Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        UNC_M3_RXC_INSERTS_VN0__MASK__SKX_UNC_M3_RXC_INSERTS_VN0__AD_REQ = 0x100, <span class="comment">// VN0 Ingress (from CMS) Queue - Inserts -- REQ on AD</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        UNC_M3_RXC_INSERTS_VN0__MASK__SKX_UNC_M3_RXC_INSERTS_VN0__AD_RSP = 0x400, <span class="comment">// VN0 Ingress (from CMS) Queue - Inserts -- RSP on AD</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        UNC_M3_RXC_INSERTS_VN0__MASK__SKX_UNC_M3_RXC_INSERTS_VN0__AD_SNP = 0x200, <span class="comment">// VN0 Ingress (from CMS) Queue - Inserts -- SNP on AD</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        UNC_M3_RXC_INSERTS_VN0__MASK__SKX_UNC_M3_RXC_INSERTS_VN0__BL_NCB = 0x2000, <span class="comment">// VN0 Ingress (from CMS) Queue - Inserts -- NCB on BL</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        UNC_M3_RXC_INSERTS_VN0__MASK__SKX_UNC_M3_RXC_INSERTS_VN0__BL_NCS = 0x4000, <span class="comment">// VN0 Ingress (from CMS) Queue - Inserts -- NCS on BL</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        UNC_M3_RXC_INSERTS_VN0__MASK__SKX_UNC_M3_RXC_INSERTS_VN0__BL_RSP = 0x800, <span class="comment">// VN0 Ingress (from CMS) Queue - Inserts -- RSP on BL</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        UNC_M3_RXC_INSERTS_VN0__MASK__SKX_UNC_M3_RXC_INSERTS_VN0__BL_WB = 0x1000, <span class="comment">// VN0 Ingress (from CMS) Queue - Inserts -- WB on BL</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        UNC_M3_RXC_INSERTS_VN1 = 0x42, <span class="comment">// Counts the number of allocations into the UPI VN1  Ingress.  This tracks one of the three rings that are used by the UPI agent.  This can be used in conjunction with the UPI VN1  Ingress Occupancy Accumulator event in order to calculate average queue latency.  Multiple ingress buffers can be tracked at a given time using multiple counters.</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        UNC_M3_RXC_INSERTS_VN1__MASK__SKX_UNC_M3_RXC_INSERTS_VN1__AD_REQ = 0x100, <span class="comment">// VN1 Ingress (from CMS) Queue - Inserts -- REQ on AD</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        UNC_M3_RXC_INSERTS_VN1__MASK__SKX_UNC_M3_RXC_INSERTS_VN1__AD_RSP = 0x400, <span class="comment">// VN1 Ingress (from CMS) Queue - Inserts -- RSP on AD</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        UNC_M3_RXC_INSERTS_VN1__MASK__SKX_UNC_M3_RXC_INSERTS_VN1__AD_SNP = 0x200, <span class="comment">// VN1 Ingress (from CMS) Queue - Inserts -- SNP on AD</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        UNC_M3_RXC_INSERTS_VN1__MASK__SKX_UNC_M3_RXC_INSERTS_VN1__BL_NCB = 0x2000, <span class="comment">// VN1 Ingress (from CMS) Queue - Inserts -- NCB on BL</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        UNC_M3_RXC_INSERTS_VN1__MASK__SKX_UNC_M3_RXC_INSERTS_VN1__BL_NCS = 0x4000, <span class="comment">// VN1 Ingress (from CMS) Queue - Inserts -- NCS on BL</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        UNC_M3_RXC_INSERTS_VN1__MASK__SKX_UNC_M3_RXC_INSERTS_VN1__BL_RSP = 0x800, <span class="comment">// VN1 Ingress (from CMS) Queue - Inserts -- RSP on BL</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        UNC_M3_RXC_INSERTS_VN1__MASK__SKX_UNC_M3_RXC_INSERTS_VN1__BL_WB = 0x1000, <span class="comment">// VN1 Ingress (from CMS) Queue - Inserts -- WB on BL</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN0 = 0x45, <span class="comment">// Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN0__MASK__SKX_UNC_M3_RXC_OCCUPANCY_VN0__AD_REQ = 0x100, <span class="comment">// VN0 Ingress (from CMS) Queue - Occupancy -- REQ on AD</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN0__MASK__SKX_UNC_M3_RXC_OCCUPANCY_VN0__AD_RSP = 0x400, <span class="comment">// VN0 Ingress (from CMS) Queue - Occupancy -- RSP on AD</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN0__MASK__SKX_UNC_M3_RXC_OCCUPANCY_VN0__AD_SNP = 0x200, <span class="comment">// VN0 Ingress (from CMS) Queue - Occupancy -- SNP on AD</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN0__MASK__SKX_UNC_M3_RXC_OCCUPANCY_VN0__BL_NCB = 0x2000, <span class="comment">// VN0 Ingress (from CMS) Queue - Occupancy -- NCB on BL</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN0__MASK__SKX_UNC_M3_RXC_OCCUPANCY_VN0__BL_NCS = 0x4000, <span class="comment">// VN0 Ingress (from CMS) Queue - Occupancy -- NCS on BL</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN0__MASK__SKX_UNC_M3_RXC_OCCUPANCY_VN0__BL_RSP = 0x800, <span class="comment">// VN0 Ingress (from CMS) Queue - Occupancy -- RSP on BL</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN0__MASK__SKX_UNC_M3_RXC_OCCUPANCY_VN0__BL_WB = 0x1000, <span class="comment">// VN0 Ingress (from CMS) Queue - Occupancy -- WB on BL</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN1 = 0x46, <span class="comment">// Accumulates the occupancy of a given UPI VN1  Ingress queue in each cycle.  This tracks one of the three ring Ingress buffers.  This can be used with the UPI VN1  Ingress Not Empty event to calculate average occupancy or the UPI VN1  Ingress Allocations event in order to calculate average queuing latency.</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN1__MASK__SKX_UNC_M3_RXC_OCCUPANCY_VN1__AD_REQ = 0x100, <span class="comment">// VN1 Ingress (from CMS) Queue - Occupancy -- REQ on AD</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN1__MASK__SKX_UNC_M3_RXC_OCCUPANCY_VN1__AD_RSP = 0x400, <span class="comment">// VN1 Ingress (from CMS) Queue - Occupancy -- RSP on AD</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN1__MASK__SKX_UNC_M3_RXC_OCCUPANCY_VN1__AD_SNP = 0x200, <span class="comment">// VN1 Ingress (from CMS) Queue - Occupancy -- SNP on AD</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN1__MASK__SKX_UNC_M3_RXC_OCCUPANCY_VN1__BL_NCB = 0x2000, <span class="comment">// VN1 Ingress (from CMS) Queue - Occupancy -- NCB on BL</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN1__MASK__SKX_UNC_M3_RXC_OCCUPANCY_VN1__BL_NCS = 0x4000, <span class="comment">// VN1 Ingress (from CMS) Queue - Occupancy -- NCS on BL</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN1__MASK__SKX_UNC_M3_RXC_OCCUPANCY_VN1__BL_RSP = 0x800, <span class="comment">// VN1 Ingress (from CMS) Queue - Occupancy -- RSP on BL</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        UNC_M3_RXC_OCCUPANCY_VN1__MASK__SKX_UNC_M3_RXC_OCCUPANCY_VN1__BL_WB = 0x1000, <span class="comment">// VN1 Ingress (from CMS) Queue - Occupancy -- WB on BL</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN0 = 0x4e, <span class="comment">// Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN0__MASK__SKX_UNC_M3_RXC_PACKING_MISS_VN0__AD_REQ = 0x100, <span class="comment">// VN0 message cant slot into flit -- REQ on AAD</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN0__MASK__SKX_UNC_M3_RXC_PACKING_MISS_VN0__AD_RSP = 0x400, <span class="comment">// VN0 message cant slot into flit -- RSP on AAD</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN0__MASK__SKX_UNC_M3_RXC_PACKING_MISS_VN0__AD_SNP = 0x200, <span class="comment">// VN0 message cant slot into flit -- SNP on AAD</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN0__MASK__SKX_UNC_M3_RXC_PACKING_MISS_VN0__BL_NCB = 0x2000, <span class="comment">// VN0 message cant slot into flit -- NCB on BBL</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN0__MASK__SKX_UNC_M3_RXC_PACKING_MISS_VN0__BL_NCS = 0x4000, <span class="comment">// VN0 message cant slot into flit -- NCS on BBL</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN0__MASK__SKX_UNC_M3_RXC_PACKING_MISS_VN0__BL_RSP = 0x800, <span class="comment">// VN0 message cant slot into flit -- RSP on BBL</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN0__MASK__SKX_UNC_M3_RXC_PACKING_MISS_VN0__BL_WB = 0x1000, <span class="comment">// VN0 message cant slot into flit -- WB on BBL</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN1 = 0x4f, <span class="comment">// Count cases where Ingress has packets to send but did not have time to pack into flit before sending to Agent so slot was left NULL which could have been used.</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN1__MASK__SKX_UNC_M3_RXC_PACKING_MISS_VN1__AD_REQ = 0x100, <span class="comment">// VN1 message cant slot into flit -- REQ on AAD</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN1__MASK__SKX_UNC_M3_RXC_PACKING_MISS_VN1__AD_RSP = 0x400, <span class="comment">// VN1 message cant slot into flit -- RSP on AAD</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN1__MASK__SKX_UNC_M3_RXC_PACKING_MISS_VN1__AD_SNP = 0x200, <span class="comment">// VN1 message cant slot into flit -- SNP on AAD</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN1__MASK__SKX_UNC_M3_RXC_PACKING_MISS_VN1__BL_NCB = 0x2000, <span class="comment">// VN1 message cant slot into flit -- NCB on BBL</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN1__MASK__SKX_UNC_M3_RXC_PACKING_MISS_VN1__BL_NCS = 0x4000, <span class="comment">// VN1 message cant slot into flit -- NCS on BBL</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN1__MASK__SKX_UNC_M3_RXC_PACKING_MISS_VN1__BL_RSP = 0x800, <span class="comment">// VN1 message cant slot into flit -- RSP on BBL</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        UNC_M3_RXC_PACKING_MISS_VN1__MASK__SKX_UNC_M3_RXC_PACKING_MISS_VN1__BL_WB = 0x1000, <span class="comment">// VN1 message cant slot into flit -- WB on BBL</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        UNC_M3_RXC_SMI3_PFTCH = 0x62, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        UNC_M3_RXC_SMI3_PFTCH__MASK__SKX_UNC_M3_RXC_SMI3_PFTCH__ARB_LOST = 0x200, <span class="comment">// SMI3 Prefetch Messages -- Lost Arbitration</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        UNC_M3_RXC_SMI3_PFTCH__MASK__SKX_UNC_M3_RXC_SMI3_PFTCH__ARRIVED = 0x100, <span class="comment">// SMI3 Prefetch Messages -- Arrived</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        UNC_M3_RXC_SMI3_PFTCH__MASK__SKX_UNC_M3_RXC_SMI3_PFTCH__DROP_OLD = 0x800, <span class="comment">// SMI3 Prefetch Messages -- Dropped - Old</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        UNC_M3_RXC_SMI3_PFTCH__MASK__SKX_UNC_M3_RXC_SMI3_PFTCH__DROP_WRAP = 0x1000, <span class="comment">// SMI3 Prefetch Messages -- Dropped - Wrap</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        UNC_M3_RXC_SMI3_PFTCH__MASK__SKX_UNC_M3_RXC_SMI3_PFTCH__SLOTTED = 0x400, <span class="comment">// SMI3 Prefetch Messages -- Slotted</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        UNC_M3_RXC_VNA_CRD = 0x5b, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        UNC_M3_RXC_VNA_CRD__MASK__SKX_UNC_M3_RXC_VNA_CRD__ANY_IN_USE = 0x2000, <span class="comment">// Remote VNA Credits -- Any In Use</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        UNC_M3_RXC_VNA_CRD__MASK__SKX_UNC_M3_RXC_VNA_CRD__CORRECTED = 0x200, <span class="comment">// Remote VNA Credits -- Corrected</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        UNC_M3_RXC_VNA_CRD__MASK__SKX_UNC_M3_RXC_VNA_CRD__LT1 = 0x400, <span class="comment">// Remote VNA Credits -- Level &lt; 1</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        UNC_M3_RXC_VNA_CRD__MASK__SKX_UNC_M3_RXC_VNA_CRD__LT4 = 0x800, <span class="comment">// Remote VNA Credits -- Level &lt; 4</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        UNC_M3_RXC_VNA_CRD__MASK__SKX_UNC_M3_RXC_VNA_CRD__LT5 = 0x1000, <span class="comment">// Remote VNA Credits -- Level &lt; 5</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        UNC_M3_RXC_VNA_CRD__MASK__SKX_UNC_M3_RXC_VNA_CRD__USED = 0x100, <span class="comment">// Remote VNA Credits -- Used</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        UNC_M3_RXR_BUSY_STARVED = 0xb4, <span class="comment">// Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        UNC_M3_RXR_BUSY_STARVED__MASK__SKX_UNC_M3_RXR_BUSY_STARVED__AD_BNC = 0x100, <span class="comment">// Transgress Injection Starvation -- AD - Bounce</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        UNC_M3_RXR_BUSY_STARVED__MASK__SKX_UNC_M3_RXR_BUSY_STARVED__AD_CRD = 0x1000, <span class="comment">// Transgress Injection Starvation -- AD - Credit</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        UNC_M3_RXR_BUSY_STARVED__MASK__SKX_UNC_M3_RXR_BUSY_STARVED__BL_BNC = 0x400, <span class="comment">// Transgress Injection Starvation -- BL - Bounce</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        UNC_M3_RXR_BUSY_STARVED__MASK__SKX_UNC_M3_RXR_BUSY_STARVED__BL_CRD = 0x4000, <span class="comment">// Transgress Injection Starvation -- BL - Credit</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        UNC_M3_RXR_BYPASS = 0xb2, <span class="comment">// Number of packets bypassing the CMS Ingress</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        UNC_M3_RXR_BYPASS__MASK__SKX_UNC_M3_RXR_BYPASS__AD_BNC = 0x100, <span class="comment">// Transgress Ingress Bypass -- AD - Bounce</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        UNC_M3_RXR_BYPASS__MASK__SKX_UNC_M3_RXR_BYPASS__AD_CRD = 0x1000, <span class="comment">// Transgress Ingress Bypass -- AD - Credit</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        UNC_M3_RXR_BYPASS__MASK__SKX_UNC_M3_RXR_BYPASS__AK_BNC = 0x200, <span class="comment">// Transgress Ingress Bypass -- AK - Bounce</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        UNC_M3_RXR_BYPASS__MASK__SKX_UNC_M3_RXR_BYPASS__BL_BNC = 0x400, <span class="comment">// Transgress Ingress Bypass -- BL - Bounce</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        UNC_M3_RXR_BYPASS__MASK__SKX_UNC_M3_RXR_BYPASS__BL_CRD = 0x4000, <span class="comment">// Transgress Ingress Bypass -- BL - Credit</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        UNC_M3_RXR_BYPASS__MASK__SKX_UNC_M3_RXR_BYPASS__IV_BNC = 0x800, <span class="comment">// Transgress Ingress Bypass -- IV - Bounce</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        UNC_M3_RXR_CRD_STARVED = 0xb3, <span class="comment">// Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        UNC_M3_RXR_CRD_STARVED__MASK__SKX_UNC_M3_RXR_CRD_STARVED__AD_BNC = 0x100, <span class="comment">// Transgress Injection Starvation -- AD - Bounce</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        UNC_M3_RXR_CRD_STARVED__MASK__SKX_UNC_M3_RXR_CRD_STARVED__AD_CRD = 0x1000, <span class="comment">// Transgress Injection Starvation -- AD - Credit</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        UNC_M3_RXR_CRD_STARVED__MASK__SKX_UNC_M3_RXR_CRD_STARVED__AK_BNC = 0x200, <span class="comment">// Transgress Injection Starvation -- AK - Bounce</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        UNC_M3_RXR_CRD_STARVED__MASK__SKX_UNC_M3_RXR_CRD_STARVED__BL_BNC = 0x400, <span class="comment">// Transgress Injection Starvation -- BL - Bounce</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        UNC_M3_RXR_CRD_STARVED__MASK__SKX_UNC_M3_RXR_CRD_STARVED__BL_CRD = 0x4000, <span class="comment">// Transgress Injection Starvation -- BL - Credit</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        UNC_M3_RXR_CRD_STARVED__MASK__SKX_UNC_M3_RXR_CRD_STARVED__IFV = 0x8000, <span class="comment">// Transgress Injection Starvation -- IFV - Credit</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        UNC_M3_RXR_CRD_STARVED__MASK__SKX_UNC_M3_RXR_CRD_STARVED__IV_BNC = 0x800, <span class="comment">// Transgress Injection Starvation -- IV - Bounce</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        UNC_M3_RXR_INSERTS = 0xb1, <span class="comment">// Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        UNC_M3_RXR_INSERTS__MASK__SKX_UNC_M3_RXR_INSERTS__AD_BNC = 0x100, <span class="comment">// Transgress Ingress Allocations -- AD - Bounce</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        UNC_M3_RXR_INSERTS__MASK__SKX_UNC_M3_RXR_INSERTS__AD_CRD = 0x1000, <span class="comment">// Transgress Ingress Allocations -- AD - Credit</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        UNC_M3_RXR_INSERTS__MASK__SKX_UNC_M3_RXR_INSERTS__AK_BNC = 0x200, <span class="comment">// Transgress Ingress Allocations -- AK - Bounce</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        UNC_M3_RXR_INSERTS__MASK__SKX_UNC_M3_RXR_INSERTS__BL_BNC = 0x400, <span class="comment">// Transgress Ingress Allocations -- BL - Bounce</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        UNC_M3_RXR_INSERTS__MASK__SKX_UNC_M3_RXR_INSERTS__BL_CRD = 0x4000, <span class="comment">// Transgress Ingress Allocations -- BL - Credit</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        UNC_M3_RXR_INSERTS__MASK__SKX_UNC_M3_RXR_INSERTS__IV_BNC = 0x800, <span class="comment">// Transgress Ingress Allocations -- IV - Bounce</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        UNC_M3_RXR_OCCUPANCY = 0xb0, <span class="comment">// Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        UNC_M3_RXR_OCCUPANCY__MASK__SKX_UNC_M3_RXR_OCCUPANCY__AD_BNC = 0x100, <span class="comment">// Transgress Ingress Occupancy -- AD - Bounce</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        UNC_M3_RXR_OCCUPANCY__MASK__SKX_UNC_M3_RXR_OCCUPANCY__AD_CRD = 0x1000, <span class="comment">// Transgress Ingress Occupancy -- AD - Credit</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        UNC_M3_RXR_OCCUPANCY__MASK__SKX_UNC_M3_RXR_OCCUPANCY__AK_BNC = 0x200, <span class="comment">// Transgress Ingress Occupancy -- AK - Bounce</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        UNC_M3_RXR_OCCUPANCY__MASK__SKX_UNC_M3_RXR_OCCUPANCY__BL_BNC = 0x400, <span class="comment">// Transgress Ingress Occupancy -- BL - Bounce</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        UNC_M3_RXR_OCCUPANCY__MASK__SKX_UNC_M3_RXR_OCCUPANCY__BL_CRD = 0x4000, <span class="comment">// Transgress Ingress Occupancy -- BL - Credit</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        UNC_M3_RXR_OCCUPANCY__MASK__SKX_UNC_M3_RXR_OCCUPANCY__IV_BNC = 0x800, <span class="comment">// Transgress Ingress Occupancy -- IV - Bounce</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0 = 0xd0, <span class="comment">// Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0__TGR0 = 0x100, <span class="comment">// Stall on No AD Agent0 Transgress Credits -- For Transgress 0</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0__TGR1 = 0x200, <span class="comment">// Stall on No AD Agent0 Transgress Credits -- For Transgress 1</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0__TGR2 = 0x400, <span class="comment">// Stall on No AD Agent0 Transgress Credits -- For Transgress 2</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0__TGR3 = 0x800, <span class="comment">// Stall on No AD Agent0 Transgress Credits -- For Transgress 3</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0__TGR4 = 0x1000, <span class="comment">// Stall on No AD Agent0 Transgress Credits -- For Transgress 4</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG0__TGR5 = 0x2000, <span class="comment">// Stall on No AD Agent0 Transgress Credits -- For Transgress 5</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1 = 0xd2, <span class="comment">// Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1__TGR0 = 0x100, <span class="comment">// Stall on No AD Agent1 Transgress Credits -- For Transgress 0</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1__TGR1 = 0x200, <span class="comment">// Stall on No AD Agent1 Transgress Credits -- For Transgress 1</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1__TGR2 = 0x400, <span class="comment">// Stall on No AD Agent1 Transgress Credits -- For Transgress 2</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1__TGR3 = 0x800, <span class="comment">// Stall on No AD Agent1 Transgress Credits -- For Transgress 3</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1__TGR4 = 0x1000, <span class="comment">// Stall on No AD Agent1 Transgress Credits -- For Transgress 4</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_AD_AG1__TGR5 = 0x2000, <span class="comment">// Stall on No AD Agent1 Transgress Credits -- For Transgress 5</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0 = 0xd4, <span class="comment">// Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0__TGR0 = 0x100, <span class="comment">// Stall on No BL Agent0 Transgress Credits -- For Transgress 0</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0__TGR1 = 0x200, <span class="comment">// Stall on No BL Agent0 Transgress Credits -- For Transgress 1</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0__TGR2 = 0x400, <span class="comment">// Stall on No BL Agent0 Transgress Credits -- For Transgress 2</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0__TGR3 = 0x800, <span class="comment">// Stall on No BL Agent0 Transgress Credits -- For Transgress 3</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0__TGR4 = 0x1000, <span class="comment">// Stall on No BL Agent0 Transgress Credits -- For Transgress 4</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG0__TGR5 = 0x2000, <span class="comment">// Stall on No BL Agent0 Transgress Credits -- For Transgress 5</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1 = 0xd6, <span class="comment">// Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1__TGR0 = 0x100, <span class="comment">// Stall on No BL Agent1 Transgress Credits -- For Transgress 0</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1__TGR1 = 0x200, <span class="comment">// Stall on No BL Agent1 Transgress Credits -- For Transgress 1</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1__TGR2 = 0x400, <span class="comment">// Stall on No BL Agent1 Transgress Credits -- For Transgress 2</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1__TGR3 = 0x800, <span class="comment">// Stall on No BL Agent1 Transgress Credits -- For Transgress 3</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1__TGR4 = 0x1000, <span class="comment">// Stall on No BL Agent1 Transgress Credits -- For Transgress 4</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1__MASK__SKX_UNC_M3_STALL_NO_TXR_HORZ_CRD_BL_AG1__TGR5 = 0x2000, <span class="comment">// Stall on No BL Agent1 Transgress Credits -- For Transgress 5</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        UNC_M3_TXC_AD_ARB_FAIL = 0x30, <span class="comment">// AD arb but no win; arb request asserted but not won</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        UNC_M3_TXC_AD_ARB_FAIL__MASK__SKX_UNC_M3_TXC_AD_ARB_FAIL__VN0_REQ = 0x100, <span class="comment">// Failed ARB for AD -- VN0 REQ Messages</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        UNC_M3_TXC_AD_ARB_FAIL__MASK__SKX_UNC_M3_TXC_AD_ARB_FAIL__VN0_RSP = 0x400, <span class="comment">// Failed ARB for AD -- VN0 RSP Messages</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        UNC_M3_TXC_AD_ARB_FAIL__MASK__SKX_UNC_M3_TXC_AD_ARB_FAIL__VN0_SNP = 0x200, <span class="comment">// Failed ARB for AD -- VN0 SNP Messages</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        UNC_M3_TXC_AD_ARB_FAIL__MASK__SKX_UNC_M3_TXC_AD_ARB_FAIL__VN0_WB = 0x800, <span class="comment">// Failed ARB for AD -- VN0 WB Messages</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        UNC_M3_TXC_AD_ARB_FAIL__MASK__SKX_UNC_M3_TXC_AD_ARB_FAIL__VN1_REQ = 0x1000, <span class="comment">// Failed ARB for AD -- VN1 REQ Messages</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        UNC_M3_TXC_AD_ARB_FAIL__MASK__SKX_UNC_M3_TXC_AD_ARB_FAIL__VN1_RSP = 0x4000, <span class="comment">// Failed ARB for AD -- VN1 RSP Messages</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        UNC_M3_TXC_AD_ARB_FAIL__MASK__SKX_UNC_M3_TXC_AD_ARB_FAIL__VN1_SNP = 0x2000, <span class="comment">// Failed ARB for AD -- VN1 SNP Messages</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        UNC_M3_TXC_AD_ARB_FAIL__MASK__SKX_UNC_M3_TXC_AD_ARB_FAIL__VN1_WB = 0x8000, <span class="comment">// Failed ARB for AD -- VN1 WB Messages</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        UNC_M3_TXC_AD_FLQ_BYPASS = 0x2c, <span class="comment">// Counts cases when the AD flowQ is bypassed (S0</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        UNC_M3_TXC_AD_FLQ_BYPASS__MASK__SKX_UNC_M3_TXC_AD_FLQ_BYPASS__AD_SLOT0 = 0x100, <span class="comment">// AD FlowQ Bypass --</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        UNC_M3_TXC_AD_FLQ_BYPASS__MASK__SKX_UNC_M3_TXC_AD_FLQ_BYPASS__AD_SLOT1 = 0x200, <span class="comment">// AD FlowQ Bypass --</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        UNC_M3_TXC_AD_FLQ_BYPASS__MASK__SKX_UNC_M3_TXC_AD_FLQ_BYPASS__AD_SLOT2 = 0x400, <span class="comment">// AD FlowQ Bypass --</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        UNC_M3_TXC_AD_FLQ_BYPASS__MASK__SKX_UNC_M3_TXC_AD_FLQ_BYPASS__BL_EARLY_RSP = 0x800, <span class="comment">// AD FlowQ Bypass --</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        UNC_M3_TXC_AD_FLQ_CYCLES_NE = 0x27, <span class="comment">// Number of cycles the AD Egress queue is Not Empty</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        UNC_M3_TXC_AD_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_AD_FLQ_CYCLES_NE__VN0_REQ = 0x100, <span class="comment">// AD Flow Q Not Empty -- VN0 REQ Messages</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        UNC_M3_TXC_AD_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_AD_FLQ_CYCLES_NE__VN0_RSP = 0x400, <span class="comment">// AD Flow Q Not Empty -- VN0 RSP Messages</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        UNC_M3_TXC_AD_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_AD_FLQ_CYCLES_NE__VN0_SNP = 0x200, <span class="comment">// AD Flow Q Not Empty -- VN0 SNP Messages</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        UNC_M3_TXC_AD_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_AD_FLQ_CYCLES_NE__VN0_WB = 0x800, <span class="comment">// AD Flow Q Not Empty -- VN0 WB Messages</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        UNC_M3_TXC_AD_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_AD_FLQ_CYCLES_NE__VN1_REQ = 0x1000, <span class="comment">// AD Flow Q Not Empty -- VN1 REQ Messages</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        UNC_M3_TXC_AD_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_AD_FLQ_CYCLES_NE__VN1_RSP = 0x4000, <span class="comment">// AD Flow Q Not Empty -- VN1 RSP Messages</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        UNC_M3_TXC_AD_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_AD_FLQ_CYCLES_NE__VN1_SNP = 0x2000, <span class="comment">// AD Flow Q Not Empty -- VN1 SNP Messages</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        UNC_M3_TXC_AD_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_AD_FLQ_CYCLES_NE__VN1_WB = 0x8000, <span class="comment">// AD Flow Q Not Empty -- VN1 WB Messages</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        UNC_M3_TXC_AD_FLQ_INSERTS = 0x2d, <span class="comment">// Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        UNC_M3_TXC_AD_FLQ_INSERTS__MASK__SKX_UNC_M3_TXC_AD_FLQ_INSERTS__VN0_REQ = 0x100, <span class="comment">// AD Flow Q Inserts -- VN0 REQ Messages</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        UNC_M3_TXC_AD_FLQ_INSERTS__MASK__SKX_UNC_M3_TXC_AD_FLQ_INSERTS__VN0_RSP = 0x400, <span class="comment">// AD Flow Q Inserts -- VN0 RSP Messages</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        UNC_M3_TXC_AD_FLQ_INSERTS__MASK__SKX_UNC_M3_TXC_AD_FLQ_INSERTS__VN0_SNP = 0x200, <span class="comment">// AD Flow Q Inserts -- VN0 SNP Messages</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        UNC_M3_TXC_AD_FLQ_INSERTS__MASK__SKX_UNC_M3_TXC_AD_FLQ_INSERTS__VN0_WB = 0x800, <span class="comment">// AD Flow Q Inserts -- VN0 WB Messages</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        UNC_M3_TXC_AD_FLQ_INSERTS__MASK__SKX_UNC_M3_TXC_AD_FLQ_INSERTS__VN1_REQ = 0x1000, <span class="comment">// AD Flow Q Inserts -- VN1 REQ Messages</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        UNC_M3_TXC_AD_FLQ_INSERTS__MASK__SKX_UNC_M3_TXC_AD_FLQ_INSERTS__VN1_RSP = 0x4000, <span class="comment">// AD Flow Q Inserts -- VN1 RSP Messages</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        UNC_M3_TXC_AD_FLQ_INSERTS__MASK__SKX_UNC_M3_TXC_AD_FLQ_INSERTS__VN1_SNP = 0x2000, <span class="comment">// AD Flow Q Inserts -- VN1 SNP Messages</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        UNC_M3_TXC_AD_FLQ_OCCUPANCY = 0x1c, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        UNC_M3_TXC_AD_FLQ_OCCUPANCY__MASK__SKX_UNC_M3_TXC_AD_FLQ_OCCUPANCY__VN0_REQ = 0x100, <span class="comment">// AD Flow Q Occupancy -- VN0 REQ Messages</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        UNC_M3_TXC_AD_FLQ_OCCUPANCY__MASK__SKX_UNC_M3_TXC_AD_FLQ_OCCUPANCY__VN0_RSP = 0x400, <span class="comment">// AD Flow Q Occupancy -- VN0 RSP Messages</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        UNC_M3_TXC_AD_FLQ_OCCUPANCY__MASK__SKX_UNC_M3_TXC_AD_FLQ_OCCUPANCY__VN0_SNP = 0x200, <span class="comment">// AD Flow Q Occupancy -- VN0 SNP Messages</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        UNC_M3_TXC_AD_FLQ_OCCUPANCY__MASK__SKX_UNC_M3_TXC_AD_FLQ_OCCUPANCY__VN0_WB = 0x800, <span class="comment">// AD Flow Q Occupancy -- VN0 WB Messages</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        UNC_M3_TXC_AD_FLQ_OCCUPANCY__MASK__SKX_UNC_M3_TXC_AD_FLQ_OCCUPANCY__VN1_REQ = 0x1000, <span class="comment">// AD Flow Q Occupancy -- VN1 REQ Messages</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        UNC_M3_TXC_AD_FLQ_OCCUPANCY__MASK__SKX_UNC_M3_TXC_AD_FLQ_OCCUPANCY__VN1_RSP = 0x4000, <span class="comment">// AD Flow Q Occupancy -- VN1 RSP Messages</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        UNC_M3_TXC_AD_FLQ_OCCUPANCY__MASK__SKX_UNC_M3_TXC_AD_FLQ_OCCUPANCY__VN1_SNP = 0x2000, <span class="comment">// AD Flow Q Occupancy -- VN1 SNP Messages</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        UNC_M3_TXC_AD_SNPF_GRP1_VN1 = 0x3c, <span class="comment">// Number of snpfanout targets and non-idle cycles can be used to calculate average snpfanout latency</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        UNC_M3_TXC_AD_SNPF_GRP1_VN1__MASK__SKX_UNC_M3_TXC_AD_SNPF_GRP1_VN1__VN0_CHA = 0x400, <span class="comment">// Number of Snoop Targets -- CHA on VN0</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        UNC_M3_TXC_AD_SNPF_GRP1_VN1__MASK__SKX_UNC_M3_TXC_AD_SNPF_GRP1_VN1__VN0_NON_IDLE = 0x4000, <span class="comment">// Number of Snoop Targets -- Non Idle cycles on VN0</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        UNC_M3_TXC_AD_SNPF_GRP1_VN1__MASK__SKX_UNC_M3_TXC_AD_SNPF_GRP1_VN1__VN0_PEER_UPI0 = 0x100, <span class="comment">// Number of Snoop Targets -- Peer UPI0 on VN0</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        UNC_M3_TXC_AD_SNPF_GRP1_VN1__MASK__SKX_UNC_M3_TXC_AD_SNPF_GRP1_VN1__VN0_PEER_UPI1 = 0x200, <span class="comment">// Number of Snoop Targets -- Peer UPI1 on VN0</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        UNC_M3_TXC_AD_SNPF_GRP1_VN1__MASK__SKX_UNC_M3_TXC_AD_SNPF_GRP1_VN1__VN1_CHA = 0x2000, <span class="comment">// Number of Snoop Targets -- CHA on VN1</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        UNC_M3_TXC_AD_SNPF_GRP1_VN1__MASK__SKX_UNC_M3_TXC_AD_SNPF_GRP1_VN1__VN1_NON_IDLE = 0x8000, <span class="comment">// Number of Snoop Targets -- Non Idle cycles on VN1</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        UNC_M3_TXC_AD_SNPF_GRP1_VN1__MASK__SKX_UNC_M3_TXC_AD_SNPF_GRP1_VN1__VN1_PEER_UPI0 = 0x800, <span class="comment">// Number of Snoop Targets -- Peer UPI0 on VN1</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        UNC_M3_TXC_AD_SNPF_GRP1_VN1__MASK__SKX_UNC_M3_TXC_AD_SNPF_GRP1_VN1__VN1_PEER_UPI1 = 0x1000, <span class="comment">// Number of Snoop Targets -- Peer UPI1 on VN1</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        UNC_M3_TXC_AD_SNPF_GRP2_VN1 = 0x3d, <span class="comment">// Outcome of SnpF pending arbitration</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        UNC_M3_TXC_AD_SNPF_GRP2_VN1__MASK__SKX_UNC_M3_TXC_AD_SNPF_GRP2_VN1__VN0_SNPFP_NONSNP = 0x100, <span class="comment">// Snoop Arbitration -- FlowQ Won</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        UNC_M3_TXC_AD_SNPF_GRP2_VN1__MASK__SKX_UNC_M3_TXC_AD_SNPF_GRP2_VN1__VN0_SNPFP_VN2SNP = 0x400, <span class="comment">// Snoop Arbitration -- FlowQ SnpF Won</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        UNC_M3_TXC_AD_SNPF_GRP2_VN1__MASK__SKX_UNC_M3_TXC_AD_SNPF_GRP2_VN1__VN1_SNPFP_NONSNP = 0x200, <span class="comment">// Snoop Arbitration -- FlowQ Won</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        UNC_M3_TXC_AD_SNPF_GRP2_VN1__MASK__SKX_UNC_M3_TXC_AD_SNPF_GRP2_VN1__VN1_SNPFP_VN0SNP = 0x800, <span class="comment">// Snoop Arbitration -- FlowQ SnpF Won</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL = 0x34, <span class="comment">// AD speculative arb request with prior cycle credit check complete and credit avail</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL__VN0_REQ = 0x100, <span class="comment">// Speculative ARB for AD  -  Credit Available -- VN0 REQ Messages</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL__VN0_SNP = 0x200, <span class="comment">// Speculative ARB for AD  -  Credit Available -- VN0 SNP Messages</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL__VN0_WB = 0x800, <span class="comment">// Speculative ARB for AD  -  Credit Available -- VN0 WB Messages</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL__VN1_REQ = 0x1000, <span class="comment">// Speculative ARB for AD  -  Credit Available -- VN1 REQ Messages</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL__VN1_SNP = 0x2000, <span class="comment">// Speculative ARB for AD  -  Credit Available -- VN1 SNP Messages</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_CRD_AVAIL__VN1_WB = 0x8000, <span class="comment">// Speculative ARB for AD  -  Credit Available -- VN1 WB Messages</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG = 0x33, <span class="comment">// AD speculative arb request due to new message arriving on a specific channel (MC/VN)</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG__VN0_REQ = 0x100, <span class="comment">// Speculative ARB for AD  - New Message -- VN0 REQ Messages</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG__VN0_SNP = 0x200, <span class="comment">// Speculative ARB for AD  - New Message -- VN0 SNP Messages</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG__VN0_WB = 0x800, <span class="comment">// Speculative ARB for AD  - New Message -- VN0 WB Messages</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG__VN1_REQ = 0x1000, <span class="comment">// Speculative ARB for AD  - New Message -- VN1 REQ Messages</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG__VN1_SNP = 0x2000, <span class="comment">// Speculative ARB for AD  - New Message -- VN1 SNP Messages</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_NEW_MSG__VN1_WB = 0x8000, <span class="comment">// Speculative ARB for AD  - New Message -- VN1 WB Messages</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND = 0x32, <span class="comment">// AD speculative arb request asserted due to no other channel being active (have a valid entry but don&#39;t have credits to send)</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__VN0_REQ = 0x100, <span class="comment">// Speculative ARB for AD  - No Credit -- VN0 REQ Messages</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__VN0_RSP = 0x400, <span class="comment">// Speculative ARB for AD  - No Credit -- VN0 RSP Messages</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__VN0_SNP = 0x200, <span class="comment">// Speculative ARB for AD  - No Credit -- VN0 SNP Messages</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__VN0_WB = 0x800, <span class="comment">// Speculative ARB for AD  - No Credit -- VN0 WB Messages</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__VN1_REQ = 0x1000, <span class="comment">// Speculative ARB for AD  - No Credit -- VN1 REQ Messages</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__VN1_RSP = 0x4000, <span class="comment">// Speculative ARB for AD  - No Credit -- VN1 RSP Messages</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__VN1_SNP = 0x2000, <span class="comment">// Speculative ARB for AD  - No Credit -- VN1 SNP Messages</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_AD_SPEC_ARB_NO_OTHER_PEND__VN1_WB = 0x8000, <span class="comment">// Speculative ARB for AD  - No Credit -- VN1 WB Messages</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        UNC_M3_TXC_AK_FLQ_INSERTS = 0x2f, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        UNC_M3_TXC_AK_FLQ_OCCUPANCY = 0x1e, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        UNC_M3_TXC_BL_ARB_FAIL = 0x35, <span class="comment">// BL arb but no win; arb request asserted but not won</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        UNC_M3_TXC_BL_ARB_FAIL__MASK__SKX_UNC_M3_TXC_BL_ARB_FAIL__VN0_NCB = 0x400, <span class="comment">// Failed ARB for BL -- VN0 NCB Messages</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        UNC_M3_TXC_BL_ARB_FAIL__MASK__SKX_UNC_M3_TXC_BL_ARB_FAIL__VN0_NCS = 0x800, <span class="comment">// Failed ARB for BL -- VN0 NCS Messages</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        UNC_M3_TXC_BL_ARB_FAIL__MASK__SKX_UNC_M3_TXC_BL_ARB_FAIL__VN0_RSP = 0x100, <span class="comment">// Failed ARB for BL -- VN0 RSP Messages</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        UNC_M3_TXC_BL_ARB_FAIL__MASK__SKX_UNC_M3_TXC_BL_ARB_FAIL__VN0_WB = 0x200, <span class="comment">// Failed ARB for BL -- VN0 WB Messages</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        UNC_M3_TXC_BL_ARB_FAIL__MASK__SKX_UNC_M3_TXC_BL_ARB_FAIL__VN1_NCB = 0x4000, <span class="comment">// Failed ARB for BL -- VN1 NCS Messages</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        UNC_M3_TXC_BL_ARB_FAIL__MASK__SKX_UNC_M3_TXC_BL_ARB_FAIL__VN1_NCS = 0x8000, <span class="comment">// Failed ARB for BL -- VN1 NCB Messages</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        UNC_M3_TXC_BL_ARB_FAIL__MASK__SKX_UNC_M3_TXC_BL_ARB_FAIL__VN1_RSP = 0x1000, <span class="comment">// Failed ARB for BL -- VN1 RSP Messages</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        UNC_M3_TXC_BL_ARB_FAIL__MASK__SKX_UNC_M3_TXC_BL_ARB_FAIL__VN1_WB = 0x2000, <span class="comment">// Failed ARB for BL -- VN1 WB Messages</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        UNC_M3_TXC_BL_FLQ_CYCLES_NE = 0x28, <span class="comment">// Number of cycles the BL Egress queue is Not Empty</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        UNC_M3_TXC_BL_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_BL_FLQ_CYCLES_NE__VN0_REQ = 0x100, <span class="comment">// BL Flow Q Not Empty -- VN0 REQ Messages</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        UNC_M3_TXC_BL_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_BL_FLQ_CYCLES_NE__VN0_RSP = 0x400, <span class="comment">// BL Flow Q Not Empty -- VN0 RSP Messages</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        UNC_M3_TXC_BL_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_BL_FLQ_CYCLES_NE__VN0_SNP = 0x200, <span class="comment">// BL Flow Q Not Empty -- VN0 SNP Messages</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        UNC_M3_TXC_BL_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_BL_FLQ_CYCLES_NE__VN0_WB = 0x800, <span class="comment">// BL Flow Q Not Empty -- VN0 WB Messages</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        UNC_M3_TXC_BL_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_BL_FLQ_CYCLES_NE__VN1_REQ = 0x1000, <span class="comment">// BL Flow Q Not Empty -- VN1 REQ Messages</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        UNC_M3_TXC_BL_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_BL_FLQ_CYCLES_NE__VN1_RSP = 0x4000, <span class="comment">// BL Flow Q Not Empty -- VN1 RSP Messages</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        UNC_M3_TXC_BL_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_BL_FLQ_CYCLES_NE__VN1_SNP = 0x2000, <span class="comment">// BL Flow Q Not Empty -- VN1 SNP Messages</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        UNC_M3_TXC_BL_FLQ_CYCLES_NE__MASK__SKX_UNC_M3_TXC_BL_FLQ_CYCLES_NE__VN1_WB = 0x8000, <span class="comment">// BL Flow Q Not Empty -- VN1 WB Messages</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        UNC_M3_TXC_BL_FLQ_INSERTS = 0x2e, <span class="comment">// Counts the number of allocations into the QPI FlowQ. This can be used in conjunction with the QPI FlowQ Occupancy Accumulator event in order to calculate average queue latency.  Only a single FlowQ queue can be tracked at any given time.  It is not possible to filter based on direction or polarity.</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        UNC_M3_TXC_BL_FLQ_INSERTS__MASK__SKX_UNC_M3_TXC_BL_FLQ_INSERTS__VN0_NCB = 0x100, <span class="comment">// BL Flow Q Inserts -- VN0 RSP Messages</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        UNC_M3_TXC_BL_FLQ_INSERTS__MASK__SKX_UNC_M3_TXC_BL_FLQ_INSERTS__VN0_NCS = 0x200, <span class="comment">// BL Flow Q Inserts -- VN0 WB Messages</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        UNC_M3_TXC_BL_FLQ_INSERTS__MASK__SKX_UNC_M3_TXC_BL_FLQ_INSERTS__VN0_RSP = 0x800, <span class="comment">// BL Flow Q Inserts -- VN0 NCS Messages</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        UNC_M3_TXC_BL_FLQ_INSERTS__MASK__SKX_UNC_M3_TXC_BL_FLQ_INSERTS__VN0_WB = 0x400, <span class="comment">// BL Flow Q Inserts -- VN0 NCB Messages</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        UNC_M3_TXC_BL_FLQ_INSERTS__MASK__SKX_UNC_M3_TXC_BL_FLQ_INSERTS__VN1_NCB = 0x1000, <span class="comment">// BL Flow Q Inserts -- VN1 RSP Messages</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        UNC_M3_TXC_BL_FLQ_INSERTS__MASK__SKX_UNC_M3_TXC_BL_FLQ_INSERTS__VN1_NCS = 0x2000, <span class="comment">// BL Flow Q Inserts -- VN1 WB Messages</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        UNC_M3_TXC_BL_FLQ_INSERTS__MASK__SKX_UNC_M3_TXC_BL_FLQ_INSERTS__VN1_RSP = 0x8000, <span class="comment">// BL Flow Q Inserts -- VN1_NCB Messages</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        UNC_M3_TXC_BL_FLQ_INSERTS__MASK__SKX_UNC_M3_TXC_BL_FLQ_INSERTS__VN1_WB = 0x4000, <span class="comment">// BL Flow Q Inserts -- VN1_NCS Messages</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        UNC_M3_TXC_BL_FLQ_OCCUPANCY = 0x1d, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        UNC_M3_TXC_BL_FLQ_OCCUPANCY__MASK__SKX_UNC_M3_TXC_BL_FLQ_OCCUPANCY__VN0_NCB = 0x400, <span class="comment">// BL Flow Q Occupancy -- VN0 NCB Messages</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        UNC_M3_TXC_BL_FLQ_OCCUPANCY__MASK__SKX_UNC_M3_TXC_BL_FLQ_OCCUPANCY__VN0_NCS = 0x800, <span class="comment">// BL Flow Q Occupancy -- VN0 NCS Messages</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        UNC_M3_TXC_BL_FLQ_OCCUPANCY__MASK__SKX_UNC_M3_TXC_BL_FLQ_OCCUPANCY__VN0_RSP = 0x100, <span class="comment">// BL Flow Q Occupancy -- VN0 RSP Messages</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        UNC_M3_TXC_BL_FLQ_OCCUPANCY__MASK__SKX_UNC_M3_TXC_BL_FLQ_OCCUPANCY__VN0_WB = 0x200, <span class="comment">// BL Flow Q Occupancy -- VN0 WB Messages</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        UNC_M3_TXC_BL_FLQ_OCCUPANCY__MASK__SKX_UNC_M3_TXC_BL_FLQ_OCCUPANCY__VN1_NCB = 0x4000, <span class="comment">// BL Flow Q Occupancy -- VN1_NCS Messages</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        UNC_M3_TXC_BL_FLQ_OCCUPANCY__MASK__SKX_UNC_M3_TXC_BL_FLQ_OCCUPANCY__VN1_NCS = 0x8000, <span class="comment">// BL Flow Q Occupancy -- VN1_NCB Messages</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        UNC_M3_TXC_BL_FLQ_OCCUPANCY__MASK__SKX_UNC_M3_TXC_BL_FLQ_OCCUPANCY__VN1_RSP = 0x1000, <span class="comment">// BL Flow Q Occupancy -- VN1 RSP Messages</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        UNC_M3_TXC_BL_FLQ_OCCUPANCY__MASK__SKX_UNC_M3_TXC_BL_FLQ_OCCUPANCY__VN1_WB = 0x2000, <span class="comment">// BL Flow Q Occupancy -- VN1 WB Messages</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG = 0x38, <span class="comment">// BL speculative arb request due to new message arriving on a specific channel (MC/VN)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG__MASK__SKX_UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG__VN0_NCB = 0x200, <span class="comment">// Speculative ARB for BL  - New Message -- VN0 WB Messages</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG__MASK__SKX_UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG__VN0_NCS = 0x800, <span class="comment">// Speculative ARB for BL  - New Message -- VN0 NCS Messages</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG__MASK__SKX_UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG__VN0_WB = 0x100, <span class="comment">// Speculative ARB for BL  - New Message -- VN0 WB Messages</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG__MASK__SKX_UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG__VN1_NCB = 0x2000, <span class="comment">// Speculative ARB for BL  - New Message -- VN1 WB Messages</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG__MASK__SKX_UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG__VN1_NCS = 0x8000, <span class="comment">// Speculative ARB for BL  - New Message -- VN1 NCB Messages</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG__MASK__SKX_UNC_M3_TXC_BL_SPEC_ARB_NEW_MSG__VN1_WB = 0x1000, <span class="comment">// Speculative ARB for BL  - New Message -- VN1 RSP Messages</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND = 0x37, <span class="comment">// BL speculative arb request asserted due to no other channel being active (have a valid entry but don&#39;t have credits to send)</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__VN0_NCB = 0x400, <span class="comment">// Speculative ARB for AD Failed - No Credit -- VN0 NCB Messages</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__VN0_NCS = 0x800, <span class="comment">// Speculative ARB for AD Failed - No Credit -- VN0 NCS Messages</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__VN0_RSP = 0x100, <span class="comment">// Speculative ARB for AD Failed - No Credit -- VN0 RSP Messages</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__VN0_WB = 0x200, <span class="comment">// Speculative ARB for AD Failed - No Credit -- VN0 WB Messages</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__VN1_NCB = 0x4000, <span class="comment">// Speculative ARB for AD Failed - No Credit -- VN1 NCS Messages</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__VN1_NCS = 0x8000, <span class="comment">// Speculative ARB for AD Failed - No Credit -- VN1 NCB Messages</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__VN1_RSP = 0x1000, <span class="comment">// Speculative ARB for AD Failed - No Credit -- VN1 RSP Messages</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__MASK__SKX_UNC_M3_TXC_BL_SPEC_ARB_NO_OTHER_PEND__VN1_WB = 0x2000, <span class="comment">// Speculative ARB for AD Failed - No Credit -- VN1 WB Messages</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        UNC_M3_TXR_HORZ_ADS_USED = 0x9d, <span class="comment">// Number of packets using the Horizontal Anti-Deadlock Slot</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        UNC_M3_TXR_HORZ_ADS_USED__MASK__SKX_UNC_M3_TXR_HORZ_ADS_USED__AD_BNC = 0x100, <span class="comment">// CMS Horizontal ADS Used -- AD - Bounce</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        UNC_M3_TXR_HORZ_ADS_USED__MASK__SKX_UNC_M3_TXR_HORZ_ADS_USED__AD_CRD = 0x1000, <span class="comment">// CMS Horizontal ADS Used -- AD - Credit</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        UNC_M3_TXR_HORZ_ADS_USED__MASK__SKX_UNC_M3_TXR_HORZ_ADS_USED__AK_BNC = 0x200, <span class="comment">// CMS Horizontal ADS Used -- AK - Bounce</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        UNC_M3_TXR_HORZ_ADS_USED__MASK__SKX_UNC_M3_TXR_HORZ_ADS_USED__BL_BNC = 0x400, <span class="comment">// CMS Horizontal ADS Used -- BL - Bounce</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        UNC_M3_TXR_HORZ_ADS_USED__MASK__SKX_UNC_M3_TXR_HORZ_ADS_USED__BL_CRD = 0x4000, <span class="comment">// CMS Horizontal ADS Used -- BL - Credit</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        UNC_M3_TXR_HORZ_BYPASS = 0x9f, <span class="comment">// Number of packets bypassing the Horizontal Egress</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        UNC_M3_TXR_HORZ_BYPASS__MASK__SKX_UNC_M3_TXR_HORZ_BYPASS__AD_BNC = 0x100, <span class="comment">// CMS Horizontal Bypass Used -- AD - Bounce</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        UNC_M3_TXR_HORZ_BYPASS__MASK__SKX_UNC_M3_TXR_HORZ_BYPASS__AD_CRD = 0x1000, <span class="comment">// CMS Horizontal Bypass Used -- AD - Credit</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        UNC_M3_TXR_HORZ_BYPASS__MASK__SKX_UNC_M3_TXR_HORZ_BYPASS__AK_BNC = 0x200, <span class="comment">// CMS Horizontal Bypass Used -- AK - Bounce</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        UNC_M3_TXR_HORZ_BYPASS__MASK__SKX_UNC_M3_TXR_HORZ_BYPASS__BL_BNC = 0x400, <span class="comment">// CMS Horizontal Bypass Used -- BL - Bounce</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        UNC_M3_TXR_HORZ_BYPASS__MASK__SKX_UNC_M3_TXR_HORZ_BYPASS__BL_CRD = 0x4000, <span class="comment">// CMS Horizontal Bypass Used -- BL - Credit</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        UNC_M3_TXR_HORZ_BYPASS__MASK__SKX_UNC_M3_TXR_HORZ_BYPASS__IV_BNC = 0x800, <span class="comment">// CMS Horizontal Bypass Used -- IV - Bounce</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        UNC_M3_TXR_HORZ_CYCLES_FULL = 0x96, <span class="comment">// Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        UNC_M3_TXR_HORZ_CYCLES_FULL__MASK__SKX_UNC_M3_TXR_HORZ_CYCLES_FULL__AD_BNC = 0x100, <span class="comment">// Cycles CMS Horizontal Egress Queue is Full -- AD - Bounce</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        UNC_M3_TXR_HORZ_CYCLES_FULL__MASK__SKX_UNC_M3_TXR_HORZ_CYCLES_FULL__AD_CRD = 0x1000, <span class="comment">// Cycles CMS Horizontal Egress Queue is Full -- AD - Credit</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        UNC_M3_TXR_HORZ_CYCLES_FULL__MASK__SKX_UNC_M3_TXR_HORZ_CYCLES_FULL__AK_BNC = 0x200, <span class="comment">// Cycles CMS Horizontal Egress Queue is Full -- AK - Bounce</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        UNC_M3_TXR_HORZ_CYCLES_FULL__MASK__SKX_UNC_M3_TXR_HORZ_CYCLES_FULL__BL_BNC = 0x400, <span class="comment">// Cycles CMS Horizontal Egress Queue is Full -- BL - Bounce</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        UNC_M3_TXR_HORZ_CYCLES_FULL__MASK__SKX_UNC_M3_TXR_HORZ_CYCLES_FULL__BL_CRD = 0x4000, <span class="comment">// Cycles CMS Horizontal Egress Queue is Full -- BL - Credit</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        UNC_M3_TXR_HORZ_CYCLES_FULL__MASK__SKX_UNC_M3_TXR_HORZ_CYCLES_FULL__IV_BNC = 0x800, <span class="comment">// Cycles CMS Horizontal Egress Queue is Full -- IV - Bounce</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        UNC_M3_TXR_HORZ_CYCLES_NE = 0x97, <span class="comment">// Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        UNC_M3_TXR_HORZ_CYCLES_NE__MASK__SKX_UNC_M3_TXR_HORZ_CYCLES_NE__AD_BNC = 0x100, <span class="comment">// Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Bounce</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        UNC_M3_TXR_HORZ_CYCLES_NE__MASK__SKX_UNC_M3_TXR_HORZ_CYCLES_NE__AD_CRD = 0x1000, <span class="comment">// Cycles CMS Horizontal Egress Queue is Not Empty -- AD - Credit</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        UNC_M3_TXR_HORZ_CYCLES_NE__MASK__SKX_UNC_M3_TXR_HORZ_CYCLES_NE__AK_BNC = 0x200, <span class="comment">// Cycles CMS Horizontal Egress Queue is Not Empty -- AK - Bounce</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        UNC_M3_TXR_HORZ_CYCLES_NE__MASK__SKX_UNC_M3_TXR_HORZ_CYCLES_NE__BL_BNC = 0x400, <span class="comment">// Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Bounce</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        UNC_M3_TXR_HORZ_CYCLES_NE__MASK__SKX_UNC_M3_TXR_HORZ_CYCLES_NE__BL_CRD = 0x4000, <span class="comment">// Cycles CMS Horizontal Egress Queue is Not Empty -- BL - Credit</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        UNC_M3_TXR_HORZ_CYCLES_NE__MASK__SKX_UNC_M3_TXR_HORZ_CYCLES_NE__IV_BNC = 0x800, <span class="comment">// Cycles CMS Horizontal Egress Queue is Not Empty -- IV - Bounce</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        UNC_M3_TXR_HORZ_INSERTS = 0x95, <span class="comment">// Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        UNC_M3_TXR_HORZ_INSERTS__MASK__SKX_UNC_M3_TXR_HORZ_INSERTS__AD_BNC = 0x100, <span class="comment">// CMS Horizontal Egress Inserts -- AD - Bounce</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        UNC_M3_TXR_HORZ_INSERTS__MASK__SKX_UNC_M3_TXR_HORZ_INSERTS__AD_CRD = 0x1000, <span class="comment">// CMS Horizontal Egress Inserts -- AD - Credit</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        UNC_M3_TXR_HORZ_INSERTS__MASK__SKX_UNC_M3_TXR_HORZ_INSERTS__AK_BNC = 0x200, <span class="comment">// CMS Horizontal Egress Inserts -- AK - Bounce</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        UNC_M3_TXR_HORZ_INSERTS__MASK__SKX_UNC_M3_TXR_HORZ_INSERTS__BL_BNC = 0x400, <span class="comment">// CMS Horizontal Egress Inserts -- BL - Bounce</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;        UNC_M3_TXR_HORZ_INSERTS__MASK__SKX_UNC_M3_TXR_HORZ_INSERTS__BL_CRD = 0x4000, <span class="comment">// CMS Horizontal Egress Inserts -- BL - Credit</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        UNC_M3_TXR_HORZ_INSERTS__MASK__SKX_UNC_M3_TXR_HORZ_INSERTS__IV_BNC = 0x800, <span class="comment">// CMS Horizontal Egress Inserts -- IV - Bounce</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        UNC_M3_TXR_HORZ_NACK = 0x99, <span class="comment">// Counts number of Egress packets NACKed on to the Horizontal Rinng</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        UNC_M3_TXR_HORZ_NACK__MASK__SKX_UNC_M3_TXR_HORZ_NACK__AD_BNC = 0x100, <span class="comment">// CMS Horizontal Egress NACKs -- AD - Bounce</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        UNC_M3_TXR_HORZ_NACK__MASK__SKX_UNC_M3_TXR_HORZ_NACK__AD_CRD = 0x2000, <span class="comment">// CMS Horizontal Egress NACKs -- AD - Credit</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;        UNC_M3_TXR_HORZ_NACK__MASK__SKX_UNC_M3_TXR_HORZ_NACK__AK_BNC = 0x200, <span class="comment">// CMS Horizontal Egress NACKs -- AK - Bounce</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        UNC_M3_TXR_HORZ_NACK__MASK__SKX_UNC_M3_TXR_HORZ_NACK__BL_BNC = 0x400, <span class="comment">// CMS Horizontal Egress NACKs -- BL - Bounce</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;        UNC_M3_TXR_HORZ_NACK__MASK__SKX_UNC_M3_TXR_HORZ_NACK__BL_CRD = 0x4000, <span class="comment">// CMS Horizontal Egress NACKs -- BL - Credit</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        UNC_M3_TXR_HORZ_NACK__MASK__SKX_UNC_M3_TXR_HORZ_NACK__IV_BNC = 0x800, <span class="comment">// CMS Horizontal Egress NACKs -- IV - Bounce</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        UNC_M3_TXR_HORZ_OCCUPANCY = 0x94, <span class="comment">// Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        UNC_M3_TXR_HORZ_OCCUPANCY__MASK__SKX_UNC_M3_TXR_HORZ_OCCUPANCY__AD_BNC = 0x100, <span class="comment">// CMS Horizontal Egress Occupancy -- AD - Bounce</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;        UNC_M3_TXR_HORZ_OCCUPANCY__MASK__SKX_UNC_M3_TXR_HORZ_OCCUPANCY__AD_CRD = 0x1000, <span class="comment">// CMS Horizontal Egress Occupancy -- AD - Credit</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        UNC_M3_TXR_HORZ_OCCUPANCY__MASK__SKX_UNC_M3_TXR_HORZ_OCCUPANCY__AK_BNC = 0x200, <span class="comment">// CMS Horizontal Egress Occupancy -- AK - Bounce</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        UNC_M3_TXR_HORZ_OCCUPANCY__MASK__SKX_UNC_M3_TXR_HORZ_OCCUPANCY__BL_BNC = 0x400, <span class="comment">// CMS Horizontal Egress Occupancy -- BL - Bounce</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        UNC_M3_TXR_HORZ_OCCUPANCY__MASK__SKX_UNC_M3_TXR_HORZ_OCCUPANCY__BL_CRD = 0x4000, <span class="comment">// CMS Horizontal Egress Occupancy -- BL - Credit</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        UNC_M3_TXR_HORZ_OCCUPANCY__MASK__SKX_UNC_M3_TXR_HORZ_OCCUPANCY__IV_BNC = 0x800, <span class="comment">// CMS Horizontal Egress Occupancy -- IV - Bounce</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        UNC_M3_TXR_HORZ_STARVED = 0x9b, <span class="comment">// Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        UNC_M3_TXR_HORZ_STARVED__MASK__SKX_UNC_M3_TXR_HORZ_STARVED__AD_BNC = 0x100, <span class="comment">// CMS Horizontal Egress Injection Starvation -- AD - Bounce</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        UNC_M3_TXR_HORZ_STARVED__MASK__SKX_UNC_M3_TXR_HORZ_STARVED__AK_BNC = 0x200, <span class="comment">// CMS Horizontal Egress Injection Starvation -- AK - Bounce</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        UNC_M3_TXR_HORZ_STARVED__MASK__SKX_UNC_M3_TXR_HORZ_STARVED__BL_BNC = 0x400, <span class="comment">// CMS Horizontal Egress Injection Starvation -- BL - Bounce</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        UNC_M3_TXR_HORZ_STARVED__MASK__SKX_UNC_M3_TXR_HORZ_STARVED__IV_BNC = 0x800, <span class="comment">// CMS Horizontal Egress Injection Starvation -- IV - Bounce</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        UNC_M3_TXR_VERT_ADS_USED = 0x9c, <span class="comment">// Number of packets using the Vertical Anti-Deadlock Slot</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        UNC_M3_TXR_VERT_ADS_USED__MASK__SKX_UNC_M3_TXR_VERT_ADS_USED__AD_AG0 = 0x100, <span class="comment">// CMS Vertical ADS Used -- AD - Agent 0</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        UNC_M3_TXR_VERT_ADS_USED__MASK__SKX_UNC_M3_TXR_VERT_ADS_USED__AD_AG1 = 0x1000, <span class="comment">// CMS Vertical ADS Used -- AD - Agent 1</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        UNC_M3_TXR_VERT_ADS_USED__MASK__SKX_UNC_M3_TXR_VERT_ADS_USED__AK_AG0 = 0x200, <span class="comment">// CMS Vertical ADS Used -- AK - Agent 0</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        UNC_M3_TXR_VERT_ADS_USED__MASK__SKX_UNC_M3_TXR_VERT_ADS_USED__AK_AG1 = 0x2000, <span class="comment">// CMS Vertical ADS Used -- AK - Agent 1</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        UNC_M3_TXR_VERT_ADS_USED__MASK__SKX_UNC_M3_TXR_VERT_ADS_USED__BL_AG0 = 0x400, <span class="comment">// CMS Vertical ADS Used -- BL - Agent 0</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        UNC_M3_TXR_VERT_ADS_USED__MASK__SKX_UNC_M3_TXR_VERT_ADS_USED__BL_AG1 = 0x4000, <span class="comment">// CMS Vertical ADS Used -- BL - Agent 1</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        UNC_M3_TXR_VERT_BYPASS = 0x9e, <span class="comment">// Number of packets bypassing the Vertical Egress</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;        UNC_M3_TXR_VERT_BYPASS__MASK__SKX_UNC_M3_TXR_VERT_BYPASS__AD_AG0 = 0x100, <span class="comment">// CMS Vertical ADS Used -- AD - Agent 0</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        UNC_M3_TXR_VERT_BYPASS__MASK__SKX_UNC_M3_TXR_VERT_BYPASS__AD_AG1 = 0x1000, <span class="comment">// CMS Vertical ADS Used -- AD - Agent 1</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;        UNC_M3_TXR_VERT_BYPASS__MASK__SKX_UNC_M3_TXR_VERT_BYPASS__AK_AG0 = 0x200, <span class="comment">// CMS Vertical ADS Used -- AK - Agent 0</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        UNC_M3_TXR_VERT_BYPASS__MASK__SKX_UNC_M3_TXR_VERT_BYPASS__AK_AG1 = 0x2000, <span class="comment">// CMS Vertical ADS Used -- AK - Agent 1</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        UNC_M3_TXR_VERT_BYPASS__MASK__SKX_UNC_M3_TXR_VERT_BYPASS__BL_AG0 = 0x400, <span class="comment">// CMS Vertical ADS Used -- BL - Agent 0</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;        UNC_M3_TXR_VERT_BYPASS__MASK__SKX_UNC_M3_TXR_VERT_BYPASS__BL_AG1 = 0x4000, <span class="comment">// CMS Vertical ADS Used -- BL - Agent 1</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;        UNC_M3_TXR_VERT_BYPASS__MASK__SKX_UNC_M3_TXR_VERT_BYPASS__IV = 0x800, <span class="comment">// CMS Vertical ADS Used -- IV</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        UNC_M3_TXR_VERT_CYCLES_FULL = 0x92, <span class="comment">// Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        UNC_M3_TXR_VERT_CYCLES_FULL__MASK__SKX_UNC_M3_TXR_VERT_CYCLES_FULL__AD_AG0 = 0x100, <span class="comment">// Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 0</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        UNC_M3_TXR_VERT_CYCLES_FULL__MASK__SKX_UNC_M3_TXR_VERT_CYCLES_FULL__AD_AG1 = 0x1000, <span class="comment">// Cycles CMS Vertical Egress Queue Is Full -- AD - Agent 1</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;        UNC_M3_TXR_VERT_CYCLES_FULL__MASK__SKX_UNC_M3_TXR_VERT_CYCLES_FULL__AK_AG0 = 0x200, <span class="comment">// Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 0</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        UNC_M3_TXR_VERT_CYCLES_FULL__MASK__SKX_UNC_M3_TXR_VERT_CYCLES_FULL__AK_AG1 = 0x2000, <span class="comment">// Cycles CMS Vertical Egress Queue Is Full -- AK - Agent 1</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        UNC_M3_TXR_VERT_CYCLES_FULL__MASK__SKX_UNC_M3_TXR_VERT_CYCLES_FULL__BL_AG0 = 0x400, <span class="comment">// Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 0</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        UNC_M3_TXR_VERT_CYCLES_FULL__MASK__SKX_UNC_M3_TXR_VERT_CYCLES_FULL__BL_AG1 = 0x4000, <span class="comment">// Cycles CMS Vertical Egress Queue Is Full -- BL - Agent 1</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        UNC_M3_TXR_VERT_CYCLES_FULL__MASK__SKX_UNC_M3_TXR_VERT_CYCLES_FULL__IV = 0x800, <span class="comment">// Cycles CMS Vertical Egress Queue Is Full -- IV</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;        UNC_M3_TXR_VERT_CYCLES_NE = 0x93, <span class="comment">// Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        UNC_M3_TXR_VERT_CYCLES_NE__MASK__SKX_UNC_M3_TXR_VERT_CYCLES_NE__AD_AG0 = 0x100, <span class="comment">// Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 0</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        UNC_M3_TXR_VERT_CYCLES_NE__MASK__SKX_UNC_M3_TXR_VERT_CYCLES_NE__AD_AG1 = 0x1000, <span class="comment">// Cycles CMS Vertical Egress Queue Is Not Empty -- AD - Agent 1</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        UNC_M3_TXR_VERT_CYCLES_NE__MASK__SKX_UNC_M3_TXR_VERT_CYCLES_NE__AK_AG0 = 0x200, <span class="comment">// Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 0</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        UNC_M3_TXR_VERT_CYCLES_NE__MASK__SKX_UNC_M3_TXR_VERT_CYCLES_NE__AK_AG1 = 0x2000, <span class="comment">// Cycles CMS Vertical Egress Queue Is Not Empty -- AK - Agent 1</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        UNC_M3_TXR_VERT_CYCLES_NE__MASK__SKX_UNC_M3_TXR_VERT_CYCLES_NE__BL_AG0 = 0x400, <span class="comment">// Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 0</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        UNC_M3_TXR_VERT_CYCLES_NE__MASK__SKX_UNC_M3_TXR_VERT_CYCLES_NE__BL_AG1 = 0x4000, <span class="comment">// Cycles CMS Vertical Egress Queue Is Not Empty -- BL - Agent 1</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        UNC_M3_TXR_VERT_CYCLES_NE__MASK__SKX_UNC_M3_TXR_VERT_CYCLES_NE__IV = 0x800, <span class="comment">// Cycles CMS Vertical Egress Queue Is Not Empty -- IV</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        UNC_M3_TXR_VERT_INSERTS = 0x91, <span class="comment">// Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh.</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        UNC_M3_TXR_VERT_INSERTS__MASK__SKX_UNC_M3_TXR_VERT_INSERTS__AD_AG0 = 0x100, <span class="comment">// CMS Vert Egress Allocations -- AD - Agent 0</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        UNC_M3_TXR_VERT_INSERTS__MASK__SKX_UNC_M3_TXR_VERT_INSERTS__AD_AG1 = 0x1000, <span class="comment">// CMS Vert Egress Allocations -- AD - Agent 1</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        UNC_M3_TXR_VERT_INSERTS__MASK__SKX_UNC_M3_TXR_VERT_INSERTS__AK_AG0 = 0x200, <span class="comment">// CMS Vert Egress Allocations -- AK - Agent 0</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        UNC_M3_TXR_VERT_INSERTS__MASK__SKX_UNC_M3_TXR_VERT_INSERTS__AK_AG1 = 0x2000, <span class="comment">// CMS Vert Egress Allocations -- AK - Agent 1</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;        UNC_M3_TXR_VERT_INSERTS__MASK__SKX_UNC_M3_TXR_VERT_INSERTS__BL_AG0 = 0x400, <span class="comment">// CMS Vert Egress Allocations -- BL - Agent 0</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        UNC_M3_TXR_VERT_INSERTS__MASK__SKX_UNC_M3_TXR_VERT_INSERTS__BL_AG1 = 0x4000, <span class="comment">// CMS Vert Egress Allocations -- BL - Agent 1</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        UNC_M3_TXR_VERT_INSERTS__MASK__SKX_UNC_M3_TXR_VERT_INSERTS__IV = 0x800, <span class="comment">// CMS Vert Egress Allocations -- IV</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        UNC_M3_TXR_VERT_NACK = 0x98, <span class="comment">// Counts number of Egress packets NACKed on to the Vertical Rinng</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        UNC_M3_TXR_VERT_NACK__MASK__SKX_UNC_M3_TXR_VERT_NACK__AD_AG0 = 0x100, <span class="comment">// CMS Vertical Egress NACKs -- AD - Agent 0</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        UNC_M3_TXR_VERT_NACK__MASK__SKX_UNC_M3_TXR_VERT_NACK__AD_AG1 = 0x1000, <span class="comment">// CMS Vertical Egress NACKs -- AD - Agent 1</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;        UNC_M3_TXR_VERT_NACK__MASK__SKX_UNC_M3_TXR_VERT_NACK__AK_AG0 = 0x200, <span class="comment">// CMS Vertical Egress NACKs -- AK - Agent 0</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        UNC_M3_TXR_VERT_NACK__MASK__SKX_UNC_M3_TXR_VERT_NACK__AK_AG1 = 0x2000, <span class="comment">// CMS Vertical Egress NACKs -- AK - Agent 1</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        UNC_M3_TXR_VERT_NACK__MASK__SKX_UNC_M3_TXR_VERT_NACK__BL_AG0 = 0x400, <span class="comment">// CMS Vertical Egress NACKs -- BL - Agent 0</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        UNC_M3_TXR_VERT_NACK__MASK__SKX_UNC_M3_TXR_VERT_NACK__BL_AG1 = 0x4000, <span class="comment">// CMS Vertical Egress NACKs -- BL - Agent 1</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        UNC_M3_TXR_VERT_NACK__MASK__SKX_UNC_M3_TXR_VERT_NACK__IV = 0x800, <span class="comment">// CMS Vertical Egress NACKs -- IV</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        UNC_M3_TXR_VERT_OCCUPANCY = 0x90, <span class="comment">// Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh.</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        UNC_M3_TXR_VERT_OCCUPANCY__MASK__SKX_UNC_M3_TXR_VERT_OCCUPANCY__AD_AG0 = 0x100, <span class="comment">// CMS Vert Egress Occupancy -- AD - Agent 0</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        UNC_M3_TXR_VERT_OCCUPANCY__MASK__SKX_UNC_M3_TXR_VERT_OCCUPANCY__AD_AG1 = 0x1000, <span class="comment">// CMS Vert Egress Occupancy -- AD - Agent 1</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        UNC_M3_TXR_VERT_OCCUPANCY__MASK__SKX_UNC_M3_TXR_VERT_OCCUPANCY__AK_AG0 = 0x200, <span class="comment">// CMS Vert Egress Occupancy -- AK - Agent 0</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        UNC_M3_TXR_VERT_OCCUPANCY__MASK__SKX_UNC_M3_TXR_VERT_OCCUPANCY__AK_AG1 = 0x2000, <span class="comment">// CMS Vert Egress Occupancy -- AK - Agent 1</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        UNC_M3_TXR_VERT_OCCUPANCY__MASK__SKX_UNC_M3_TXR_VERT_OCCUPANCY__BL_AG0 = 0x400, <span class="comment">// CMS Vert Egress Occupancy -- BL - Agent 0</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        UNC_M3_TXR_VERT_OCCUPANCY__MASK__SKX_UNC_M3_TXR_VERT_OCCUPANCY__BL_AG1 = 0x4000, <span class="comment">// CMS Vert Egress Occupancy -- BL - Agent 1</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        UNC_M3_TXR_VERT_OCCUPANCY__MASK__SKX_UNC_M3_TXR_VERT_OCCUPANCY__IV = 0x800, <span class="comment">// CMS Vert Egress Occupancy -- IV</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        UNC_M3_TXR_VERT_STARVED = 0x9a, <span class="comment">// Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        UNC_M3_TXR_VERT_STARVED__MASK__SKX_UNC_M3_TXR_VERT_STARVED__AD_AG0 = 0x100, <span class="comment">// CMS Vertical Egress Injection Starvation -- AD - Agent 0</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        UNC_M3_TXR_VERT_STARVED__MASK__SKX_UNC_M3_TXR_VERT_STARVED__AD_AG1 = 0x1000, <span class="comment">// CMS Vertical Egress Injection Starvation -- AD - Agent 1</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;        UNC_M3_TXR_VERT_STARVED__MASK__SKX_UNC_M3_TXR_VERT_STARVED__AK_AG0 = 0x200, <span class="comment">// CMS Vertical Egress Injection Starvation -- AK - Agent 0</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        UNC_M3_TXR_VERT_STARVED__MASK__SKX_UNC_M3_TXR_VERT_STARVED__AK_AG1 = 0x2000, <span class="comment">// CMS Vertical Egress Injection Starvation -- AK - Agent 1</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        UNC_M3_TXR_VERT_STARVED__MASK__SKX_UNC_M3_TXR_VERT_STARVED__BL_AG0 = 0x400, <span class="comment">// CMS Vertical Egress Injection Starvation -- BL - Agent 0</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        UNC_M3_TXR_VERT_STARVED__MASK__SKX_UNC_M3_TXR_VERT_STARVED__BL_AG1 = 0x4000, <span class="comment">// CMS Vertical Egress Injection Starvation -- BL - Agent 1</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        UNC_M3_TXR_VERT_STARVED__MASK__SKX_UNC_M3_TXR_VERT_STARVED__IV = 0x800, <span class="comment">// CMS Vertical Egress Injection Starvation -- IV</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        UNC_M3_UPI_PEER_AD_CREDITS_EMPTY = 0x20, <span class="comment">// No credits available to send to UPIs on the AD Ring</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        UNC_M3_UPI_PEER_AD_CREDITS_EMPTY__MASK__SKX_UNC_M3_UPI_PEER_AD_CREDITS_EMPTY__VN0_REQ = 0x200, <span class="comment">// UPI0 AD Credits Empty -- VN0 REQ Messages</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        UNC_M3_UPI_PEER_AD_CREDITS_EMPTY__MASK__SKX_UNC_M3_UPI_PEER_AD_CREDITS_EMPTY__VN0_RSP = 0x800, <span class="comment">// UPI0 AD Credits Empty -- VN0 RSP Messages</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        UNC_M3_UPI_PEER_AD_CREDITS_EMPTY__MASK__SKX_UNC_M3_UPI_PEER_AD_CREDITS_EMPTY__VN0_SNP = 0x400, <span class="comment">// UPI0 AD Credits Empty -- VN0 SNP Messages</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        UNC_M3_UPI_PEER_AD_CREDITS_EMPTY__MASK__SKX_UNC_M3_UPI_PEER_AD_CREDITS_EMPTY__VN1_REQ = 0x1000, <span class="comment">// UPI0 AD Credits Empty -- VN1 REQ Messages</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        UNC_M3_UPI_PEER_AD_CREDITS_EMPTY__MASK__SKX_UNC_M3_UPI_PEER_AD_CREDITS_EMPTY__VN1_RSP = 0x4000, <span class="comment">// UPI0 AD Credits Empty -- VN1 RSP Messages</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        UNC_M3_UPI_PEER_AD_CREDITS_EMPTY__MASK__SKX_UNC_M3_UPI_PEER_AD_CREDITS_EMPTY__VN1_SNP = 0x2000, <span class="comment">// UPI0 AD Credits Empty -- VN1 SNP Messages</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        UNC_M3_UPI_PEER_AD_CREDITS_EMPTY__MASK__SKX_UNC_M3_UPI_PEER_AD_CREDITS_EMPTY__VNA = 0x100, <span class="comment">// UPI0 AD Credits Empty -- VNA</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        UNC_M3_UPI_PEER_BL_CREDITS_EMPTY = 0x21, <span class="comment">// No credits available to send to UPI on the BL Ring (diff between non-SMI and SMI mode)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        UNC_M3_UPI_PEER_BL_CREDITS_EMPTY__MASK__SKX_UNC_M3_UPI_PEER_BL_CREDITS_EMPTY__VN0_NCS_NCB = 0x400, <span class="comment">// UPI0 BL Credits Empty -- VN0 RSP Messages</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        UNC_M3_UPI_PEER_BL_CREDITS_EMPTY__MASK__SKX_UNC_M3_UPI_PEER_BL_CREDITS_EMPTY__VN0_RSP = 0x200, <span class="comment">// UPI0 BL Credits Empty -- VN0 REQ Messages</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        UNC_M3_UPI_PEER_BL_CREDITS_EMPTY__MASK__SKX_UNC_M3_UPI_PEER_BL_CREDITS_EMPTY__VN0_WB = 0x800, <span class="comment">// UPI0 BL Credits Empty -- VN0 SNP Messages</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        UNC_M3_UPI_PEER_BL_CREDITS_EMPTY__MASK__SKX_UNC_M3_UPI_PEER_BL_CREDITS_EMPTY__VN1_NCS_NCB = 0x2000, <span class="comment">// UPI0 BL Credits Empty -- VN1 RSP Messages</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;        UNC_M3_UPI_PEER_BL_CREDITS_EMPTY__MASK__SKX_UNC_M3_UPI_PEER_BL_CREDITS_EMPTY__VN1_RSP = 0x1000, <span class="comment">// UPI0 BL Credits Empty -- VN1 REQ Messages</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;        UNC_M3_UPI_PEER_BL_CREDITS_EMPTY__MASK__SKX_UNC_M3_UPI_PEER_BL_CREDITS_EMPTY__VN1_WB = 0x4000, <span class="comment">// UPI0 BL Credits Empty -- VN1 SNP Messages</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;        UNC_M3_UPI_PEER_BL_CREDITS_EMPTY__MASK__SKX_UNC_M3_UPI_PEER_BL_CREDITS_EMPTY__VNA = 0x100, <span class="comment">// UPI0 BL Credits Empty -- VNA</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;        UNC_M3_UPI_PREFETCH_SPAWN = 0x29, <span class="comment">// Count cases where FlowQ causes spawn of Prefetch to iMC/SMI3 target</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        UNC_M3_VERT_RING_AD_IN_USE = 0xa6, <span class="comment">// Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        UNC_M3_VERT_RING_AD_IN_USE__MASK__SKX_UNC_M3_VERT_RING_AD_IN_USE__DN_EVEN = 0x400, <span class="comment">// Vertical AD Ring In Use -- Down and Even</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;        UNC_M3_VERT_RING_AD_IN_USE__MASK__SKX_UNC_M3_VERT_RING_AD_IN_USE__DN_ODD = 0x800, <span class="comment">// Vertical AD Ring In Use -- Down and Odd</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        UNC_M3_VERT_RING_AD_IN_USE__MASK__SKX_UNC_M3_VERT_RING_AD_IN_USE__UP_EVEN = 0x100, <span class="comment">// Vertical AD Ring In Use -- Up and Even</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        UNC_M3_VERT_RING_AD_IN_USE__MASK__SKX_UNC_M3_VERT_RING_AD_IN_USE__UP_ODD = 0x200, <span class="comment">// Vertical AD Ring In Use -- Up and Odd</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;        UNC_M3_VERT_RING_AK_IN_USE = 0xa8, <span class="comment">// Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        UNC_M3_VERT_RING_AK_IN_USE__MASK__SKX_UNC_M3_VERT_RING_AK_IN_USE__DN_EVEN = 0x400, <span class="comment">// Vertical AK Ring In Use -- Down and Even</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        UNC_M3_VERT_RING_AK_IN_USE__MASK__SKX_UNC_M3_VERT_RING_AK_IN_USE__DN_ODD = 0x800, <span class="comment">// Vertical AK Ring In Use -- Down and Odd</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        UNC_M3_VERT_RING_AK_IN_USE__MASK__SKX_UNC_M3_VERT_RING_AK_IN_USE__UP_EVEN = 0x100, <span class="comment">// Vertical AK Ring In Use -- Up and Even</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        UNC_M3_VERT_RING_AK_IN_USE__MASK__SKX_UNC_M3_VERT_RING_AK_IN_USE__UP_ODD = 0x200, <span class="comment">// Vertical AK Ring In Use -- Up and Odd</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        UNC_M3_VERT_RING_BL_IN_USE = 0xaa, <span class="comment">// Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;        UNC_M3_VERT_RING_BL_IN_USE__MASK__SKX_UNC_M3_VERT_RING_BL_IN_USE__DN_EVEN = 0x400, <span class="comment">// Vertical BL Ring in Use -- Down and Even</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        UNC_M3_VERT_RING_BL_IN_USE__MASK__SKX_UNC_M3_VERT_RING_BL_IN_USE__DN_ODD = 0x800, <span class="comment">// Vertical BL Ring in Use -- Down and Odd</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;        UNC_M3_VERT_RING_BL_IN_USE__MASK__SKX_UNC_M3_VERT_RING_BL_IN_USE__UP_EVEN = 0x100, <span class="comment">// Vertical BL Ring in Use -- Up and Even</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        UNC_M3_VERT_RING_BL_IN_USE__MASK__SKX_UNC_M3_VERT_RING_BL_IN_USE__UP_ODD = 0x200, <span class="comment">// Vertical BL Ring in Use -- Up and Odd</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        UNC_M3_VERT_RING_IV_IN_USE = 0xac, <span class="comment">// Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        UNC_M3_VERT_RING_IV_IN_USE__MASK__SKX_UNC_M3_VERT_RING_IV_IN_USE__DN = 0x400, <span class="comment">// Vertical IV Ring in Use -- Down</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        UNC_M3_VERT_RING_IV_IN_USE__MASK__SKX_UNC_M3_VERT_RING_IV_IN_USE__UP = 0x100, <span class="comment">// Vertical IV Ring in Use -- Up</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;        UNC_M3_VN0_CREDITS_USED = 0x5c, <span class="comment">// Number of times a VN0 credit was used on the DRS message channel.  In order for a request to be transferred across UPI</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        UNC_M3_VN0_CREDITS_USED__MASK__SKX_UNC_M3_VN0_CREDITS_USED__NCB = 0x1000, <span class="comment">// VN0 Credit Used -- WB on BL</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;        UNC_M3_VN0_CREDITS_USED__MASK__SKX_UNC_M3_VN0_CREDITS_USED__NCS = 0x2000, <span class="comment">// VN0 Credit Used -- NCB on BL</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;        UNC_M3_VN0_CREDITS_USED__MASK__SKX_UNC_M3_VN0_CREDITS_USED__REQ = 0x100, <span class="comment">// VN0 Credit Used -- REQ on AD</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;        UNC_M3_VN0_CREDITS_USED__MASK__SKX_UNC_M3_VN0_CREDITS_USED__RSP = 0x400, <span class="comment">// VN0 Credit Used -- RSP on AD</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;        UNC_M3_VN0_CREDITS_USED__MASK__SKX_UNC_M3_VN0_CREDITS_USED__SNP = 0x200, <span class="comment">// VN0 Credit Used -- SNP on AD</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        UNC_M3_VN0_CREDITS_USED__MASK__SKX_UNC_M3_VN0_CREDITS_USED__WB = 0x800, <span class="comment">// VN0 Credit Used -- RSP on BL</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;        UNC_M3_VN0_NO_CREDITS = 0x5e, <span class="comment">// Number of Cycles there were no VN0 Credits</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        UNC_M3_VN0_NO_CREDITS__MASK__SKX_UNC_M3_VN0_NO_CREDITS__NCB = 0x1000, <span class="comment">// VN0 No Credits -- WB on BL</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;        UNC_M3_VN0_NO_CREDITS__MASK__SKX_UNC_M3_VN0_NO_CREDITS__NCS = 0x2000, <span class="comment">// VN0 No Credits -- NCB on BL</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        UNC_M3_VN0_NO_CREDITS__MASK__SKX_UNC_M3_VN0_NO_CREDITS__REQ = 0x100, <span class="comment">// VN0 No Credits -- REQ on AD</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        UNC_M3_VN0_NO_CREDITS__MASK__SKX_UNC_M3_VN0_NO_CREDITS__RSP = 0x400, <span class="comment">// VN0 No Credits -- RSP on AD</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;        UNC_M3_VN0_NO_CREDITS__MASK__SKX_UNC_M3_VN0_NO_CREDITS__SNP = 0x200, <span class="comment">// VN0 No Credits -- SNP on AD</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        UNC_M3_VN0_NO_CREDITS__MASK__SKX_UNC_M3_VN0_NO_CREDITS__WB = 0x800, <span class="comment">// VN0 No Credits -- RSP on BL</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        UNC_M3_VN1_CREDITS_USED = 0x5d, <span class="comment">// Number of times a VN1 credit was used on the WB message channel.  In order for a request to be transferred across QPI</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        UNC_M3_VN1_CREDITS_USED__MASK__SKX_UNC_M3_VN1_CREDITS_USED__NCB = 0x1000, <span class="comment">// VN1 Credit Used -- WB on BL</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        UNC_M3_VN1_CREDITS_USED__MASK__SKX_UNC_M3_VN1_CREDITS_USED__NCS = 0x2000, <span class="comment">// VN1 Credit Used -- NCB on BL</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        UNC_M3_VN1_CREDITS_USED__MASK__SKX_UNC_M3_VN1_CREDITS_USED__REQ = 0x100, <span class="comment">// VN1 Credit Used -- REQ on AD</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        UNC_M3_VN1_CREDITS_USED__MASK__SKX_UNC_M3_VN1_CREDITS_USED__RSP = 0x400, <span class="comment">// VN1 Credit Used -- RSP on AD</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        UNC_M3_VN1_CREDITS_USED__MASK__SKX_UNC_M3_VN1_CREDITS_USED__SNP = 0x200, <span class="comment">// VN1 Credit Used -- SNP on AD</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        UNC_M3_VN1_CREDITS_USED__MASK__SKX_UNC_M3_VN1_CREDITS_USED__WB = 0x800, <span class="comment">// VN1 Credit Used -- RSP on BL</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        UNC_M3_VN1_NO_CREDITS = 0x5f, <span class="comment">// Number of Cycles there were no VN1 Credits</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        UNC_M3_VN1_NO_CREDITS__MASK__SKX_UNC_M3_VN1_NO_CREDITS__NCB = 0x1000, <span class="comment">// VN1 No Credits -- WB on BL</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        UNC_M3_VN1_NO_CREDITS__MASK__SKX_UNC_M3_VN1_NO_CREDITS__NCS = 0x2000, <span class="comment">// VN1 No Credits -- NCB on BL</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        UNC_M3_VN1_NO_CREDITS__MASK__SKX_UNC_M3_VN1_NO_CREDITS__REQ = 0x100, <span class="comment">// VN1 No Credits -- REQ on AD</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        UNC_M3_VN1_NO_CREDITS__MASK__SKX_UNC_M3_VN1_NO_CREDITS__RSP = 0x400, <span class="comment">// VN1 No Credits -- RSP on AD</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        UNC_M3_VN1_NO_CREDITS__MASK__SKX_UNC_M3_VN1_NO_CREDITS__SNP = 0x200, <span class="comment">// VN1 No Credits -- SNP on AD</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;        UNC_M3_VN1_NO_CREDITS__MASK__SKX_UNC_M3_VN1_NO_CREDITS__WB = 0x800, <span class="comment">// VN1 No Credits -- RSP on BL</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        </div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    };</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;};</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160; </div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="keyword">namespace </span>skx_unc_m3 = optkit::intel::skx_unc_m3;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
