Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 12 10:15:11 2023
| Host         : DESKTOP-H9O19A2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_wrapper_control_sets_placed.rpt
| Design       : fpga_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    59 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|      8 |            5 |
|     12 |            3 |
|    16+ |           49 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             246 |           38 |
| No           | No                    | Yes                    |              38 |            5 |
| No           | Yes                   | No                     |             172 |           29 |
| Yes          | No                    | No                     |             638 |           76 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             504 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |                                                                        Enable Signal                                                                       |                                                            Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                        |                1 |              4 |
|  fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/exec |                                                                                                                                                            | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/rom_addr0                                                                   |                2 |              6 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              8 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              8 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                            | fpga_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              8 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                            | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                            | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/ram_addr14_out                                                                                  | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/last                                                                        |                2 |             12 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | fpga_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/index[5]_i_1_n_0                                                                                |                                                                                                                                        |                2 |             12 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                        |                3 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                        |                5 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                4 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                   | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                    | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                   | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                    | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                   | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                    | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                   | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                3 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                   | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                   | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                    | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                3 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                   | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                    | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                   | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                   | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/valid_in                                                                                               |                                                                                                                                        |                2 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                   | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                   | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                   | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                   | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                   | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                   | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/p_1_in[7]                                                                                              | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                             | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                             | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                2 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                             | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                1 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                        |                3 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                        |                2 |             16 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                            | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |                4 |             22 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                        |                4 |             26 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                        |                3 |             28 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                        |                3 |             28 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                        |                3 |             32 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                        |                8 |             32 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                        |                7 |             32 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                            | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/mac_init                                                                    |                5 |             38 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/fir/cu/E[0]                                                                                            |                                                                                                                                        |                3 |             38 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                        |                5 |             56 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                        |                5 |             56 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                        |                6 |             56 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                        |                6 |             56 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/slv_reg_rden                                                                                           | fpga_i/fir_sup_ip_0/U0/fir_sup_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                |               15 |             64 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                        |                9 |             64 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                        |                8 |             90 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                        |                7 |             90 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                            | fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               15 |            120 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                                                                            |                                                                                                                                        |               39 |            248 |
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


