0.7
2020.2
Oct 14 2022
05:20:55
D:/DSD_lab/RippleCarryAdder/RippleCarryAdder.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/DSD_lab/RippleCarryAdder/RippleCarryAdder.srcs/sim_1/new/rca_4bit_tb.v,1727579009,verilog,,,,rca_4bit_tb,,,,,,,,
D:/DSD_lab/RippleCarryAdder/RippleCarryAdder.srcs/sources_1/new/FullAdder.v,1725879736,verilog,,D:/DSD_lab/RippleCarryAdder/RippleCarryAdder.srcs/sources_1/new/rca_4bit.v,,FullAdder,,,,,,,,
D:/DSD_lab/RippleCarryAdder/RippleCarryAdder.srcs/sources_1/new/rca_4bit.v,1725879703,verilog,,D:/DSD_lab/RippleCarryAdder/RippleCarryAdder.srcs/sim_1/new/rca_4bit_tb.v,,rca_4bit,,,,,,,,
