{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423157794919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423157794920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 12:36:34 2015 " "Processing started: Thu Feb 05 12:36:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423157794920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423157794920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423157794921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1423157795747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5-rtl " "Found design unit 1: lab5-rtl" {  } { { "lab5/synthesis/lab5.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796320 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5/synthesis/lab5.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: lab5_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796323 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_instruction_master_translator " "Found entity 1: lab5_nios2_qsys_0_instruction_master_translator" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: lab5_nios2_qsys_0_data_master_translator-rtl" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796325 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_data_master_translator " "Found entity 1: lab5_nios2_qsys_0_data_master_translator" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: lab5_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796328 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: lab5_nios2_qsys_0_jtag_debug_module_translator" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: lab5_onchip_memory2_0_s1_translator-rtl" {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796330 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_onchip_memory2_0_s1_translator " "Found entity 1: lab5_onchip_memory2_0_s1_translator" {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_sliders_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_sliders_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_sliders_s1_translator-rtl " "Found design unit 1: lab5_sliders_s1_translator-rtl" {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796333 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_sliders_s1_translator " "Found entity 1: lab5_sliders_s1_translator" {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_green_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_green_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_green_leds_s1_translator-rtl " "Found design unit 1: lab5_green_leds_s1_translator-rtl" {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796335 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_green_leds_s1_translator " "Found entity 1: lab5_green_leds_s1_translator" {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_rst_controller-rtl " "Found design unit 1: lab5_rst_controller-rtl" {  } { { "lab5/synthesis/lab5_rst_controller.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796337 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_rst_controller " "Found entity 1: lab5_rst_controller" {  } { { "lab5/synthesis/lab5_rst_controller.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5/synthesis/lab5_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_rst_controller_001-rtl " "Found design unit 1: lab5_rst_controller_001-rtl" {  } { { "lab5/synthesis/lab5_rst_controller_001.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796339 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_rst_controller_001 " "Found entity 1: lab5_rst_controller_001" {  } { { "lab5/synthesis/lab5_rst_controller_001.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_irq_mapper " "Found entity 1: lab5_irq_mapper" {  } { { "lab5/synthesis/submodules/lab5_irq_mapper.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796344 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_rsp_xbar_mux_001 " "Found entity 1: lab5_rsp_xbar_mux_001" {  } { { "lab5/synthesis/submodules/lab5_rsp_xbar_mux_001.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_rsp_xbar_mux " "Found entity 1: lab5_rsp_xbar_mux" {  } { { "lab5/synthesis/submodules/lab5_rsp_xbar_mux.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_rsp_xbar_demux_002 " "Found entity 1: lab5_rsp_xbar_demux_002" {  } { { "lab5/synthesis/submodules/lab5_rsp_xbar_demux_002.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_rsp_xbar_demux " "Found entity 1: lab5_rsp_xbar_demux" {  } { { "lab5/synthesis/submodules/lab5_rsp_xbar_demux.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_cmd_xbar_mux " "Found entity 1: lab5_cmd_xbar_mux" {  } { { "lab5/synthesis/submodules/lab5_cmd_xbar_mux.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_cmd_xbar_demux_001 " "Found entity 1: lab5_cmd_xbar_demux_001" {  } { { "lab5/synthesis/submodules/lab5_cmd_xbar_demux_001.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_cmd_xbar_demux " "Found entity 1: lab5_cmd_xbar_demux" {  } { { "lab5/synthesis/submodules/lab5_cmd_xbar_demux.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab5/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab5/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "lab5/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab5/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_id_router_002.sv(48) " "Verilog HDL Declaration information at lab5_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_id_router_002.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423157796370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_id_router_002.sv(49) " "Verilog HDL Declaration information at lab5_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_id_router_002.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423157796370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_id_router_002_default_decode " "Found entity 1: lab5_id_router_002_default_decode" {  } { { "lab5/synthesis/submodules/lab5_id_router_002.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796370 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_id_router_002 " "Found entity 2: lab5_id_router_002" {  } { { "lab5/synthesis/submodules/lab5_id_router_002.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_id_router.sv(48) " "Verilog HDL Declaration information at lab5_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_id_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423157796372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_id_router.sv(49) " "Verilog HDL Declaration information at lab5_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_id_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423157796372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_id_router_default_decode " "Found entity 1: lab5_id_router_default_decode" {  } { { "lab5/synthesis/submodules/lab5_id_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796373 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_id_router " "Found entity 2: lab5_id_router" {  } { { "lab5/synthesis/submodules/lab5_id_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_addr_router_001.sv(48) " "Verilog HDL Declaration information at lab5_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_addr_router_001.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423157796375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_addr_router_001.sv(49) " "Verilog HDL Declaration information at lab5_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_addr_router_001.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423157796375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_addr_router_001_default_decode " "Found entity 1: lab5_addr_router_001_default_decode" {  } { { "lab5/synthesis/submodules/lab5_addr_router_001.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796375 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_addr_router_001 " "Found entity 2: lab5_addr_router_001" {  } { { "lab5/synthesis/submodules/lab5_addr_router_001.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab5_addr_router.sv(48) " "Verilog HDL Declaration information at lab5_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_addr_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423157796377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab5_addr_router.sv(49) " "Verilog HDL Declaration information at lab5_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab5/synthesis/submodules/lab5_addr_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423157796377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_addr_router_default_decode " "Found entity 1: lab5_addr_router_default_decode" {  } { { "lab5/synthesis/submodules/lab5_addr_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796378 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_addr_router " "Found entity 2: lab5_addr_router" {  } { { "lab5/synthesis/submodules/lab5_addr_router.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab5/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab5/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab5/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab5/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab5/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_pushbutton.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_pushbutton.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_pushbutton " "Found entity 1: lab5_pushbutton" {  } { { "lab5/synthesis/submodules/lab5_pushbutton.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_pushbutton.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_HEX " "Found entity 1: lab5_HEX" {  } { { "lab5/synthesis/submodules/lab5_HEX.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_HEX.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_red_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_red_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_red_LEDs " "Found entity 1: lab5_red_LEDs" {  } { { "lab5/synthesis/submodules/lab5_red_LEDs.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_red_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_green_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_green_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_green_LEDs " "Found entity 1: lab5_green_LEDs" {  } { { "lab5/synthesis/submodules/lab5_green_LEDs.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_green_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_sliders.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_sliders.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_sliders " "Found entity 1: lab5_sliders" {  } { { "lab5/synthesis/submodules/lab5_sliders.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_sliders.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157796404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157796404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_nios2_qsys_0.v 26 26 " "Found 26 design units, including 26 entities, in source file lab5/synthesis/submodules/lab5_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_ic_data_module " "Found entity 1: lab5_nios2_qsys_0_ic_data_module" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_nios2_qsys_0_ic_tag_module " "Found entity 2: lab5_nios2_qsys_0_ic_tag_module" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab5_nios2_qsys_0_register_bank_a_module " "Found entity 3: lab5_nios2_qsys_0_register_bank_a_module" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab5_nios2_qsys_0_register_bank_b_module " "Found entity 4: lab5_nios2_qsys_0_register_bank_b_module" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab5_nios2_qsys_0_nios2_oci_debug " "Found entity 5: lab5_nios2_qsys_0_nios2_oci_debug" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab5_nios2_qsys_0_ociram_sp_ram_module " "Found entity 6: lab5_nios2_qsys_0_ociram_sp_ram_module" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab5_nios2_qsys_0_nios2_ocimem " "Found entity 7: lab5_nios2_qsys_0_nios2_ocimem" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab5_nios2_qsys_0_nios2_avalon_reg " "Found entity 8: lab5_nios2_qsys_0_nios2_avalon_reg" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab5_nios2_qsys_0_nios2_oci_break " "Found entity 9: lab5_nios2_qsys_0_nios2_oci_break" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab5_nios2_qsys_0_nios2_oci_xbrk " "Found entity 10: lab5_nios2_qsys_0_nios2_oci_xbrk" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab5_nios2_qsys_0_nios2_oci_match_single " "Found entity 11: lab5_nios2_qsys_0_nios2_oci_match_single" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab5_nios2_qsys_0_nios2_oci_match_paired " "Found entity 12: lab5_nios2_qsys_0_nios2_oci_match_paired" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab5_nios2_qsys_0_nios2_oci_dbrk " "Found entity 13: lab5_nios2_qsys_0_nios2_oci_dbrk" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab5_nios2_qsys_0_nios2_oci_itrace " "Found entity 14: lab5_nios2_qsys_0_nios2_oci_itrace" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab5_nios2_qsys_0_nios2_oci_td_mode " "Found entity 15: lab5_nios2_qsys_0_nios2_oci_td_mode" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2069 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab5_nios2_qsys_0_nios2_oci_dtrace " "Found entity 16: lab5_nios2_qsys_0_nios2_oci_dtrace" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab5_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 17: lab5_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab5_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 18: lab5_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab5_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 19: lab5_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab5_nios2_qsys_0_nios2_oci_fifo " "Found entity 20: lab5_nios2_qsys_0_nios2_oci_fifo" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab5_nios2_qsys_0_nios2_oci_pib " "Found entity 21: lab5_nios2_qsys_0_nios2_oci_pib" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2894 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "22 lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module " "Found entity 22: lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2962 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "23 lab5_nios2_qsys_0_nios2_oci_im " "Found entity 23: lab5_nios2_qsys_0_nios2_oci_im" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3049 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "24 lab5_nios2_qsys_0_nios2_performance_monitors " "Found entity 24: lab5_nios2_qsys_0_nios2_performance_monitors" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "25 lab5_nios2_qsys_0_nios2_oci " "Found entity 25: lab5_nios2_qsys_0_nios2_oci" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""} { "Info" "ISGN_ENTITY_NAME" "26 lab5_nios2_qsys_0 " "Found entity 26: lab5_nios2_qsys_0" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157797982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: lab5_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157797986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: lab5_nios2_qsys_0_jtag_debug_module_tck" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157797989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: lab5_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157797991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_oci_test_bench " "Found entity 1: lab5_nios2_qsys_0_oci_test_bench" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157797993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_nios2_qsys_0_test_bench " "Found entity 1: lab5_nios2_qsys_0_test_bench" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157797996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_onchip_memory2_0 " "Found entity 1: lab5_onchip_memory2_0" {  } { { "lab5/synthesis/submodules/lab5_onchip_memory2_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157797999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157797999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_henry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5_henry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_henry-structure " "Found design unit 1: lab5_henry-structure" {  } { { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157798001 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_henry " "Found entity 1: lab5_henry" {  } { { "lab5_henry.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157798001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157798001 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(963) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(963): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 963 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423157798029 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(965) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(965): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 965 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423157798029 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(1009) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(1009): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1009 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423157798029 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(1011) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(1011): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1011 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423157798029 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(2037) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(2037): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2037 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423157798033 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(2039) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(2039): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2039 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423157798033 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(2195) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(2195): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2195 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423157798033 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab5_nios2_qsys_0.v(3112) " "Verilog HDL or VHDL warning at lab5_nios2_qsys_0.v(3112): conditional expression evaluates to a constant" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3112 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1423157798037 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_henry " "Elaborating entity \"lab5_henry\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423157798139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5 lab5:u0 " "Elaborating entity \"lab5\" for hierarchy \"lab5:u0\"" {  } { { "lab5_henry.vhd" "u0" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5_henry.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_onchip_memory2_0 lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab5_onchip_memory2_0\" for hierarchy \"lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab5/synthesis/lab5.vhd" "onchip_memory2_0" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_onchip_memory2_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423157798211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab5_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab5_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798212 ""}  } { { "lab5/synthesis/submodules/lab5_onchip_memory2_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423157798212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cic1 " "Found entity 1: altsyncram_cic1" {  } { { "db/altsyncram_cic1.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/altsyncram_cic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157798286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157798286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cic1 lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_cic1:auto_generated " "Elaborating entity \"altsyncram_cic1\" for hierarchy \"lab5:u0\|lab5_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_cic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0 lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"lab5_nios2_qsys_0\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_test_bench lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_test_bench:the_lab5_nios2_qsys_0_test_bench " "Elaborating entity \"lab5_nios2_qsys_0_test_bench\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_test_bench:the_lab5_nios2_qsys_0_test_bench\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_test_bench" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 5204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_ic_data_module lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data " "Elaborating entity \"lab5_nios2_qsys_0_ic_data_module\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_ic_data" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 6062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423157798381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798382 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423157798382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157798458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157798458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_data_module:lab5_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_ic_tag_module lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag " "Elaborating entity \"lab5_nios2_qsys_0_ic_tag_module\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_ic_tag" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 6128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423157798473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab5_nios2_qsys_0_ic_tag_ram.mif " "Parameter \"init_file\" = \"lab5_nios2_qsys_0_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 11 " "Parameter \"width_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798473 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423157798473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ah1 " "Found entity 1: altsyncram_0ah1" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/altsyncram_0ah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157798544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157798544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ah1 lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated " "Elaborating entity \"altsyncram_0ah1\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_ic_tag_module:lab5_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_register_bank_a_module lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a " "Elaborating entity \"lab5_nios2_qsys_0_register_bank_a_module\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_register_bank_a" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 6670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423157798573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab5_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"lab5_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798574 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423157798574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_70h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_70h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_70h1 " "Found entity 1: altsyncram_70h1" {  } { { "db/altsyncram_70h1.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/altsyncram_70h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157798648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157798648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_70h1 lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_70h1:auto_generated " "Elaborating entity \"altsyncram_70h1\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_a_module:lab5_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_70h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_register_bank_b_module lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b " "Elaborating entity \"lab5_nios2_qsys_0_register_bank_b_module\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_register_bank_b" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 6692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423157798695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab5_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"lab5_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798695 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423157798695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_80h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_80h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_80h1 " "Found entity 1: altsyncram_80h1" {  } { { "db/altsyncram_80h1.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/altsyncram_80h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157798767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157798767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_80h1 lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_80h1:auto_generated " "Elaborating entity \"altsyncram_80h1\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_register_bank_b_module:lab5_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_80h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 7185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_debug lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 350 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423157798818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_debug:the_lab5_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798818 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 350 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423157798818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_ocimem lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"lab5_nios2_qsys_0_nios2_ocimem\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_ociram_sp_ram_module lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"lab5_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 459 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423157798832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab5_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"lab5_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798833 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 459 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423157798833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_os71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_os71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_os71 " "Found entity 1: altsyncram_os71" {  } { { "db/altsyncram_os71.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/altsyncram_os71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157798904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157798904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_os71 lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_os71:auto_generated " "Elaborating entity \"altsyncram_os71\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_ocimem:the_lab5_nios2_qsys_0_nios2_ocimem\|lab5_nios2_qsys_0_ociram_sp_ram_module:lab5_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_os71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_avalon_reg lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_avalon_reg:the_lab5_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"lab5_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_avalon_reg:the_lab5_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_break lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_break:the_lab5_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_break\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_break:the_lab5_nios2_qsys_0_nios2_oci_break\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_xbrk lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_xbrk:the_lab5_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_xbrk:the_lab5_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_dbrk lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dbrk:the_lab5_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dbrk:the_lab5_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_match_single lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dbrk:the_lab5_nios2_qsys_0_nios2_oci_dbrk\|lab5_nios2_qsys_0_nios2_oci_match_single:lab5_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_match_single\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dbrk:the_lab5_nios2_qsys_0_nios2_oci_dbrk\|lab5_nios2_qsys_0_nios2_oci_match_single:lab5_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_match_paired lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dbrk:the_lab5_nios2_qsys_0_nios2_oci_dbrk\|lab5_nios2_qsys_0_nios2_oci_match_paired:lab5_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_match_paired\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dbrk:the_lab5_nios2_qsys_0_nios2_oci_dbrk\|lab5_nios2_qsys_0_nios2_oci_match_paired:lab5_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_itrace lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_itrace:the_lab5_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_itrace:the_lab5_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_dtrace lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dtrace:the_lab5_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dtrace:the_lab5_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_td_mode lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dtrace:the_lab5_nios2_qsys_0_nios2_oci_dtrace\|lab5_nios2_qsys_0_nios2_oci_td_mode:lab5_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_dtrace:the_lab5_nios2_qsys_0_nios2_oci_dtrace\|lab5_nios2_qsys_0_nios2_oci_td_mode:lab5_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_fifo lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_compute_tm_count lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_nios2_oci_compute_tm_count:lab5_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_nios2_oci_compute_tm_count:lab5_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_fifowp_inc lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_nios2_oci_fifowp_inc:lab5_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_nios2_oci_fifowp_inc:lab5_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_fifocount_inc lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_nios2_oci_fifocount_inc:lab5_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_nios2_oci_fifocount_inc:lab5_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_oci_test_bench lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_oci_test_bench:the_lab5_nios2_qsys_0_oci_test_bench " "Elaborating entity \"lab5_nios2_qsys_0_oci_test_bench\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_fifo:the_lab5_nios2_qsys_0_nios2_oci_fifo\|lab5_nios2_qsys_0_oci_test_bench:the_lab5_nios2_qsys_0_oci_test_bench\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_oci_test_bench" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_pib lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_pib:the_lab5_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_pib:the_lab5_nios2_qsys_0_nios2_oci_pib\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_nios2_oci_im lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"lab5_nios2_qsys_0_nios2_oci_im\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component " "Elaborating entity \"lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3011 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423157798992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157798993 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3011 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423157798993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157799070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157799070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Elaborating entity \"altsyncram_e502\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im\|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_jtag_debug_module_wrapper lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"lab5_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_jtag_debug_module_tck lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|lab5_nios2_qsys_0_jtag_debug_module_tck:the_lab5_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"lab5_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|lab5_nios2_qsys_0_jtag_debug_module_tck:the_lab5_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_lab5_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_jtag_debug_module_sysclk lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|lab5_nios2_qsys_0_jtag_debug_module_sysclk:the_lab5_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"lab5_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|lab5_nios2_qsys_0_jtag_debug_module_sysclk:the_lab5_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_lab5_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" "lab5_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423157799113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799113 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423157799113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799116 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci\|lab5_nios2_qsys_0_jtag_debug_module_wrapper:the_lab5_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab5_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_sliders lab5:u0\|lab5_sliders:sliders " "Elaborating entity \"lab5_sliders\" for hierarchy \"lab5:u0\|lab5_sliders:sliders\"" {  } { { "lab5/synthesis/lab5.vhd" "sliders" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_green_LEDs lab5:u0\|lab5_green_LEDs:green_leds " "Elaborating entity \"lab5_green_LEDs\" for hierarchy \"lab5:u0\|lab5_green_LEDs:green_leds\"" {  } { { "lab5/synthesis/lab5.vhd" "green_leds" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_red_LEDs lab5:u0\|lab5_red_LEDs:red_leds " "Elaborating entity \"lab5_red_LEDs\" for hierarchy \"lab5:u0\|lab5_red_LEDs:red_leds\"" {  } { { "lab5/synthesis/lab5.vhd" "red_leds" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_HEX lab5:u0\|lab5_HEX:hex " "Elaborating entity \"lab5_HEX\" for hierarchy \"lab5:u0\|lab5_HEX:hex\"" {  } { { "lab5/synthesis/lab5.vhd" "hex" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_pushbutton lab5:u0\|lab5_pushbutton:pushbutton " "Elaborating entity \"lab5_pushbutton\" for hierarchy \"lab5:u0\|lab5_pushbutton:pushbutton\"" {  } { { "lab5/synthesis/lab5.vhd" "pushbutton" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_instruction_master_translator lab5:u0\|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"lab5_nios2_qsys_0_instruction_master_translator\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799134 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response lab5_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799135 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid lab5_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799135 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken lab5_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799136 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest lab5_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799136 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab5:u0\|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_data_master_translator lab5:u0\|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"lab5_nios2_qsys_0_data_master_translator\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799142 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid lab5_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799144 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response lab5_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799144 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid lab5_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799144 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken lab5_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799144 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest lab5_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799144 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab5:u0\|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_nios2_qsys_0_jtag_debug_module_translator lab5:u0\|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"lab5_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799151 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799152 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799152 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799152 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799153 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799153 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799153 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799153 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799153 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799153 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799154 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at lab5_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799154 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_onchip_memory2_0_s1_translator lab5:u0\|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"lab5_onchip_memory2_0_s1_translator\" for hierarchy \"lab5:u0\|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab5/synthesis/lab5.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 1963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799161 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lab5_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799162 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lab5_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799162 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lab5_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799162 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess lab5_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799163 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lab5_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799163 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lab5_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799163 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read lab5_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799163 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lab5_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799163 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lab5_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799163 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lab5_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799164 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lab5_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at lab5_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799164 "|lab5_henry|lab5:u0|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_sliders_s1_translator lab5:u0\|lab5_sliders_s1_translator:sliders_s1_translator " "Elaborating entity \"lab5_sliders_s1_translator\" for hierarchy \"lab5:u0\|lab5_sliders_s1_translator:sliders_s1_translator\"" {  } { { "lab5/synthesis/lab5.vhd" "sliders_s1_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 2031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799170 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lab5_sliders_s1_translator.vhd(53) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799172 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lab5_sliders_s1_translator.vhd(54) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799172 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lab5_sliders_s1_translator.vhd(55) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799172 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable lab5_sliders_s1_translator.vhd(56) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799172 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect lab5_sliders_s1_translator.vhd(57) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799172 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken lab5_sliders_s1_translator.vhd(58) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799172 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess lab5_sliders_s1_translator.vhd(59) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799173 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lab5_sliders_s1_translator.vhd(60) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799173 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lab5_sliders_s1_translator.vhd(61) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799173 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read lab5_sliders_s1_translator.vhd(62) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799173 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write lab5_sliders_s1_translator.vhd(66) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799173 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lab5_sliders_s1_translator.vhd(67) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799173 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata lab5_sliders_s1_translator.vhd(68) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799173 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lab5_sliders_s1_translator.vhd(69) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799173 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lab5_sliders_s1_translator.vhd(72) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799173 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lab5_sliders_s1_translator.vhd(74) " "VHDL Signal Declaration warning at lab5_sliders_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799173 "|lab5_henry|lab5:u0|lab5_sliders_s1_translator:sliders_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab5:u0\|lab5_sliders_s1_translator:sliders_s1_translator\|altera_merlin_slave_translator:sliders_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab5:u0\|lab5_sliders_s1_translator:sliders_s1_translator\|altera_merlin_slave_translator:sliders_s1_translator\"" {  } { { "lab5/synthesis/lab5_sliders_s1_translator.vhd" "sliders_s1_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_sliders_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_green_leds_s1_translator lab5:u0\|lab5_green_leds_s1_translator:green_leds_s1_translator " "Elaborating entity \"lab5_green_leds_s1_translator\" for hierarchy \"lab5:u0\|lab5_green_leds_s1_translator:green_leds_s1_translator\"" {  } { { "lab5/synthesis/lab5.vhd" "green_leds_s1_translator" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799180 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer lab5_green_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799181 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer lab5_green_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799181 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount lab5_green_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799182 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable lab5_green_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799182 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken lab5_green_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799182 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess lab5_green_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799182 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock lab5_green_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799182 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable lab5_green_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799182 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read lab5_green_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799182 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable lab5_green_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799182 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest lab5_green_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799183 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response lab5_green_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799183 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid lab5_green_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at lab5_green_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_green_leds_s1_translator.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_green_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799183 "|lab5_henry|lab5:u0|lab5_green_leds_s1_translator:green_leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab5:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab5:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 2371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab5:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab5:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab5:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab5:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 2535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab5:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab5:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab5/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab5:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab5:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "lab5/synthesis/lab5.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_addr_router lab5:u0\|lab5_addr_router:addr_router " "Elaborating entity \"lab5_addr_router\" for hierarchy \"lab5:u0\|lab5_addr_router:addr_router\"" {  } { { "lab5/synthesis/lab5.vhd" "addr_router" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_addr_router_default_decode lab5:u0\|lab5_addr_router:addr_router\|lab5_addr_router_default_decode:the_default_decode " "Elaborating entity \"lab5_addr_router_default_decode\" for hierarchy \"lab5:u0\|lab5_addr_router:addr_router\|lab5_addr_router_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_addr_router.sv" "the_default_decode" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_addr_router_001 lab5:u0\|lab5_addr_router_001:addr_router_001 " "Elaborating entity \"lab5_addr_router_001\" for hierarchy \"lab5:u0\|lab5_addr_router_001:addr_router_001\"" {  } { { "lab5/synthesis/lab5.vhd" "addr_router_001" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_addr_router_001_default_decode lab5:u0\|lab5_addr_router_001:addr_router_001\|lab5_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"lab5_addr_router_001_default_decode\" for hierarchy \"lab5:u0\|lab5_addr_router_001:addr_router_001\|lab5_addr_router_001_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_addr_router_001.sv" "the_default_decode" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_addr_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_id_router lab5:u0\|lab5_id_router:id_router " "Elaborating entity \"lab5_id_router\" for hierarchy \"lab5:u0\|lab5_id_router:id_router\"" {  } { { "lab5/synthesis/lab5.vhd" "id_router" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_id_router_default_decode lab5:u0\|lab5_id_router:id_router\|lab5_id_router_default_decode:the_default_decode " "Elaborating entity \"lab5_id_router_default_decode\" for hierarchy \"lab5:u0\|lab5_id_router:id_router\|lab5_id_router_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_id_router.sv" "the_default_decode" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_id_router_002 lab5:u0\|lab5_id_router_002:id_router_002 " "Elaborating entity \"lab5_id_router_002\" for hierarchy \"lab5:u0\|lab5_id_router_002:id_router_002\"" {  } { { "lab5/synthesis/lab5.vhd" "id_router_002" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_id_router_002_default_decode lab5:u0\|lab5_id_router_002:id_router_002\|lab5_id_router_002_default_decode:the_default_decode " "Elaborating entity \"lab5_id_router_002_default_decode\" for hierarchy \"lab5:u0\|lab5_id_router_002:id_router_002\|lab5_id_router_002_default_decode:the_default_decode\"" {  } { { "lab5/synthesis/submodules/lab5_id_router_002.sv" "the_default_decode" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter lab5:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"lab5:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "lab5/synthesis/lab5.vhd" "limiter" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_rst_controller lab5:u0\|lab5_rst_controller:rst_controller " "Elaborating entity \"lab5_rst_controller\" for hierarchy \"lab5:u0\|lab5_rst_controller:rst_controller\"" {  } { { "lab5/synthesis/lab5.vhd" "rst_controller" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "lab5/synthesis/lab5_rst_controller.vhd" "rst_controller" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab5:u0\|lab5_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab5/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_rst_controller_001 lab5:u0\|lab5_rst_controller_001:rst_controller_001 " "Elaborating entity \"lab5_rst_controller_001\" for hierarchy \"lab5:u0\|lab5_rst_controller_001:rst_controller_001\"" {  } { { "lab5/synthesis/lab5.vhd" "rst_controller_001" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799307 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req lab5_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at lab5_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab5/synthesis/lab5_rst_controller_001.vhd" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1423157799308 "|lab5_henry|lab5:u0|lab5_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab5:u0\|lab5_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab5:u0\|lab5_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "lab5/synthesis/lab5_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_cmd_xbar_demux lab5:u0\|lab5_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"lab5_cmd_xbar_demux\" for hierarchy \"lab5:u0\|lab5_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "lab5/synthesis/lab5.vhd" "cmd_xbar_demux" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_cmd_xbar_demux_001 lab5:u0\|lab5_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"lab5_cmd_xbar_demux_001\" for hierarchy \"lab5:u0\|lab5_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "lab5/synthesis/lab5.vhd" "cmd_xbar_demux_001" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_cmd_xbar_mux lab5:u0\|lab5_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"lab5_cmd_xbar_mux\" for hierarchy \"lab5:u0\|lab5_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "lab5/synthesis/lab5.vhd" "cmd_xbar_mux" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab5:u0\|lab5_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab5:u0\|lab5_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab5/synthesis/submodules/lab5_cmd_xbar_mux.sv" "arb" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab5:u0\|lab5_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab5:u0\|lab5_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_rsp_xbar_demux lab5:u0\|lab5_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"lab5_rsp_xbar_demux\" for hierarchy \"lab5:u0\|lab5_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "lab5/synthesis/lab5.vhd" "rsp_xbar_demux" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_rsp_xbar_demux_002 lab5:u0\|lab5_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"lab5_rsp_xbar_demux_002\" for hierarchy \"lab5:u0\|lab5_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "lab5/synthesis/lab5.vhd" "rsp_xbar_demux_002" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_rsp_xbar_mux lab5:u0\|lab5_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"lab5_rsp_xbar_mux\" for hierarchy \"lab5:u0\|lab5_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "lab5/synthesis/lab5.vhd" "rsp_xbar_mux" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab5:u0\|lab5_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab5:u0\|lab5_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab5/synthesis/submodules/lab5_rsp_xbar_mux.sv" "arb" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_rsp_xbar_mux_001 lab5:u0\|lab5_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"lab5_rsp_xbar_mux_001\" for hierarchy \"lab5:u0\|lab5_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "lab5/synthesis/lab5.vhd" "rsp_xbar_mux_001" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab5:u0\|lab5_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab5:u0\|lab5_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab5/synthesis/submodules/lab5_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_rsp_xbar_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab5:u0\|lab5_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab5:u0\|lab5_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5_irq_mapper lab5:u0\|lab5_irq_mapper:irq_mapper " "Elaborating entity \"lab5_irq_mapper\" for hierarchy \"lab5:u0\|lab5_irq_mapper:irq_mapper\"" {  } { { "lab5/synthesis/lab5.vhd" "irq_mapper" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/lab5.vhd" 4017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157799365 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3169 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1423157800216 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0:nios2_qsys_0|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci|lab5_nios2_qsys_0_nios2_oci_im:the_lab5_nios2_qsys_0_nios2_oci_im|lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component_module:lab5_nios2_qsys_0_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_lab5_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_lab5_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "the_lab5_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 3593 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1423157800221 "|lab5_henry|lab5:u0|lab5_nios2_qsys_0:nios2_qsys_0|lab5_nios2_qsys_0_nios2_oci:the_lab5_nios2_qsys_0_nios2_oci|lab5_nios2_qsys_0_nios2_oci_itrace:the_lab5_nios2_qsys_0_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|Add8\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "Add8" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 6818 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423157803609 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1423157803609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add8\"" {  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 6818 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423157803646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add8 " "Instantiated megafunction \"lab5:u0\|lab5_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157803646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157803646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157803646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423157803646 ""}  } { { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 6818 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423157803646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423157803714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423157803714 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab5/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 5116 -1 0 } } { "lab5/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "lab5/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 4829 -1 0 } } { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 4856 -1 0 } } { "lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 736 -1 0 } } { "lab5/synthesis/submodules/lab5_nios2_qsys_0.v" "" { Text "C:/Users/godd9170/Desktop/lab5TWO/lab5/synthesis/submodules/lab5_nios2_qsys_0.v" 5148 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1423157804624 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1423157804624 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1423157807985 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1423157808125 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1423157808125 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423157808183 "|lab5_henry|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1423157808183 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/godd9170/Desktop/lab5TWO/output_files/lab5.map.smsg " "Generated suppressed messages file C:/Users/godd9170/Desktop/lab5TWO/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1423157808546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423157809309 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423157809309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3256 " "Implemented 3256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423157809730 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423157809730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2977 " "Implemented 2977 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423157809730 ""} { "Info" "ICUT_CUT_TM_RAMS" "207 " "Implemented 207 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1423157809730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423157809730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "587 " "Peak virtual memory: 587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423157809793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 05 12:36:49 2015 " "Processing ended: Thu Feb 05 12:36:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423157809793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423157809793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423157809793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423157809793 ""}
