$date
	Sat Oct 22 21:49:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#914725
b100 !
1"
#914726
b100 &
b100 %
1$
#914727
0"
#914730
b10 &
b10 %
#914734
b1 &
1#
b1 %
#914738
b0 &
b0 %
0#
0$
#1885353
b1110 !
1"
#1885354
b1110 &
b1110 %
1$
#1885355
0"
#1885358
b111 &
b111 %
#1885362
b10110 &
b10110 %
#1885366
b1011 &
b1011 %
#1885370
b100010 &
b100010 %
#1885374
b10001 &
b10001 %
#1885378
b110100 &
b110100 %
#1885382
b11010 &
b11010 %
#1885386
b1101 &
b1101 %
#1885390
b101000 &
b101000 %
#1885394
b10100 &
b10100 %
#1885398
b1010 &
b1010 %
#1885402
b101 &
b101 %
#1885406
b10000 &
b10000 %
#1885410
b1000 &
b1000 %
#1885414
b100 &
b100 %
#1885418
b10 &
b10 %
#1885422
b1 &
1#
b1 %
#1885426
b0 &
b0 %
0#
0$
#2930017
b10101 !
1"
#2930018
b10101 &
b10101 %
1$
#2930019
0"
#2930022
b1000000 &
b1000000 %
#2930026
b100000 &
b100000 %
#2930030
b10000 &
b10000 %
#2930034
b1000 &
b1000 %
#2930038
b100 &
b100 %
#2930042
b10 &
b10 %
#2930046
b1 &
1#
b1 %
#2930050
b0 &
b0 %
0#
0$
#4500012
