v 20130925 2
C 49300 47500 1 180 0 vdc-1.sym
{
T 48600 46850 5 10 1 1 180 0 1
refdes=VDD
T 48600 46650 5 10 0 0 180 0 1
device=VOLTAGE_SOURCE
T 48600 46450 5 10 0 0 180 0 1
footprint=none
T 47900 47000 5 10 1 1 0 0 1
value=DC 3.3V
}
C 42400 44000 1 0 0 EMBEDDEDmyfet.sym
[
L 42750 44750 42750 44250 3 0 0 0 -1 -1
T 43800 44800 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
L 42700 44650 42700 44350 3 0 0 0 -1 -1
L 42750 44700 43000 44700 3 0 0 0 -1 -1
L 42750 44300 43000 44300 3 0 0 0 -1 -1
L 42750 44500 43000 44500 3 0 0 0 -1 -1
L 42850 44550 42750 44500 3 0 0 0 -1 -1
L 42850 44450 42750 44500 3 0 0 0 -1 -1
P 43000 44700 43000 45000 1 0 1
{
T 42900 44900 5 6 0 1 0 0 1
pinnumber=D
T 43100 44900 5 8 0 0 0 0 1
pinseq=1
T 42900 44900 5 6 1 1 0 0 1
pinlabel=D
T 42900 44900 5 6 0 1 0 0 1
pintype=pas
}
P 43000 44500 43100 44500 1 0 1
{
T 43100 44600 5 6 0 1 0 0 1
pinnumber=B
T 43100 44400 5 8 0 0 0 0 1
pinseq=4
T 43100 44600 5 6 1 1 0 0 1
pinlabel=B
T 43100 44600 5 6 0 1 0 0 1
pintype=pas
}
P 43000 44300 43000 44000 1 0 1
{
T 42900 44100 5 6 0 1 0 0 1
pinnumber=S
T 43100 44100 5 8 0 0 0 0 1
pinseq=3
T 42900 44100 5 6 1 1 0 0 1
pinlabel=S
T 42900 44100 5 6 0 1 0 0 1
pintype=pas
}
P 42700 44500 42400 44500 1 0 1
{
T 42400 44600 5 6 0 1 0 0 1
pinnumber=G
T 42400 44400 5 8 0 1 0 0 1
pinseq=2
T 42400 44600 5 6 1 1 0 0 1
pinlabel=G
T 42400 44600 5 6 0 1 0 0 1
pintype=pas
}
T 43200 44800 5 10 0 1 0 0 1
refdes=M?
T 43200 44600 5 8 0 1 0 0 1
model-name=nmos4
T 43200 44300 5 8 0 0 0 0 1
w=1u
T 43200 44100 5 8 0 0 0 0 1
l=3u
T 43800 44600 5 8 0 0 0 0 1
description=low voltage NMOS
]
{
T 43800 44800 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 43200 44800 5 10 1 1 0 0 1
refdes=M2
T 43200 44600 5 8 0 1 0 0 1
model-name=nmos4
T 42400 44000 5 10 0 0 270 0 1
model=L=1u W=3u
}
C 51500 46200 1 0 0 spice-include-1.sym
{
T 51600 46500 5 10 0 1 0 0 1
device=include
T 51600 46600 5 10 1 1 0 0 1
refdes=A1
T 52000 46300 5 10 1 1 0 0 1
file=spice.inc
}
C 42500 45300 1 0 0 EMBEDDEDmypmos.sym
[
L 42750 45950 42750 45450 3 0 0 0 -1 -1
L 42700 45850 42700 45550 3 0 0 0 -1 -1
L 42750 45900 43000 45900 3 0 0 0 -1 -1
L 42750 45500 43000 45500 3 0 0 0 -1 -1
L 42750 45700 43000 45700 3 0 0 0 -1 -1
L 43000 45700 42900 45650 3 0 0 0 -1 -1
L 43000 45700 42900 45750 3 0 0 0 -1 -1
P 43000 45900 43000 46100 1 0 1
{
T 42800 46000 5 10 0 1 0 0 1
pinnumber=D
T 42800 46000 5 10 0 0 0 0 1
pinseq=1
T 42800 46000 5 10 1 1 0 0 1
pinlabel=D
T 42800 46000 5 10 0 1 0 0 1
pintype=pas
}
P 43000 45700 43200 45700 1 0 1
{
T 43100 45800 5 10 0 1 0 0 1
pinnumber=B
T 43100 45800 5 10 0 0 0 0 1
pinseq=4
T 43000 45700 5 10 1 1 0 0 1
pinlabel=B
T 43100 45800 5 10 0 1 0 0 1
pintype=pas
}
P 43000 45500 43000 45300 1 0 1
{
T 42800 45300 5 10 0 1 0 0 1
pinnumber=S
T 42800 45300 5 10 0 0 0 0 1
pinseq=3
T 42800 45300 5 10 1 1 0 0 1
pinlabel=S
T 42800 45300 5 10 0 1 0 0 1
pintype=pas
}
P 42700 45700 42500 45700 1 0 1
{
T 42500 45800 5 10 0 1 0 0 1
pinnumber=G
T 42500 45800 5 10 0 0 0 0 1
pinseq=2
T 42500 45800 5 10 1 1 0 0 1
pinlabel=G
T 42500 45800 5 10 0 1 0 0 1
pintype=pas
}
T 43200 45500 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
T 43200 45900 8 10 0 1 0 0 1
refdes=M?
]
{
T 43200 45500 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
T 43200 45900 5 10 1 1 0 0 1
refdes=M1
T 42500 45300 5 10 0 0 0 0 1
model=L=1u  W=3u
T 42500 45300 5 10 0 0 0 0 1
model-name=pmos4
}
N 43100 43900 43100 44500 4
N 43100 44000 43000 44000 4
N 43000 46100 43200 46100 4
N 43200 46100 43200 45700 4
N 43000 45300 43000 45000 4
N 42500 45700 42100 45700 4
N 42100 45700 42100 44500 4
N 42100 44500 42400 44500 4
C 42400 40500 1 0 0 EMBEDDEDmyfet.sym
[
L 42750 41250 42750 40750 3 0 0 0 -1 -1
L 42700 41150 42700 40850 3 0 0 0 -1 -1
L 42750 41200 43000 41200 3 0 0 0 -1 -1
L 42750 40800 43000 40800 3 0 0 0 -1 -1
L 42750 41000 43000 41000 3 0 0 0 -1 -1
L 42850 41050 42750 41000 3 0 0 0 -1 -1
L 42850 40950 42750 41000 3 0 0 0 -1 -1
P 43000 41200 43000 41500 1 0 1
{
T 42900 41400 5 6 0 1 0 0 1
pinnumber=D
T 43100 41400 5 8 0 0 0 0 1
pinseq=1
T 42900 41400 5 6 1 1 0 0 1
pinlabel=D
T 42900 41400 5 6 0 1 0 0 1
pintype=pas
}
P 43000 41000 43100 41000 1 0 1
{
T 43100 41100 5 6 0 1 0 0 1
pinnumber=B
T 43100 40900 5 8 0 0 0 0 1
pinseq=4
T 43100 41100 5 6 1 1 0 0 1
pinlabel=B
T 43100 41100 5 6 0 1 0 0 1
pintype=pas
}
P 43000 40800 43000 40500 1 0 1
{
T 42900 40600 5 6 0 1 0 0 1
pinnumber=S
T 43100 40600 5 8 0 0 0 0 1
pinseq=3
T 42900 40600 5 6 1 1 0 0 1
pinlabel=S
T 42900 40600 5 6 0 1 0 0 1
pintype=pas
}
P 42700 41000 42400 41000 1 0 1
{
T 42400 41100 5 6 0 1 0 0 1
pinnumber=G
T 42400 40900 5 8 0 1 0 0 1
pinseq=2
T 42400 41100 5 6 1 1 0 0 1
pinlabel=G
T 42400 41100 5 6 0 1 0 0 1
pintype=pas
}
T 43800 41300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 43200 41300 5 10 0 1 0 0 1
refdes=M?
T 43200 41100 5 8 0 1 0 0 1
model-name=nmos4
T 43200 40800 5 8 0 0 0 0 1
w=1u
T 43200 40600 5 8 0 0 0 0 1
l=3u
T 43800 41100 5 8 0 0 0 0 1
description=low voltage NMOS
]
{
T 43800 41300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 43200 41100 5 8 0 1 0 0 1
model-name=nmos4
T 42400 40500 5 10 0 0 270 0 1
model=L=1u W=3u
T 43200 41300 5 10 1 1 0 0 1
refdes=M3
}
C 42500 41800 1 0 0 EMBEDDEDmypmos.sym
[
L 42750 42450 42750 41950 3 0 0 0 -1 -1
L 42700 42350 42700 42050 3 0 0 0 -1 -1
L 42750 42400 43000 42400 3 0 0 0 -1 -1
L 42750 42000 43000 42000 3 0 0 0 -1 -1
L 42750 42200 43000 42200 3 0 0 0 -1 -1
L 43000 42200 42900 42150 3 0 0 0 -1 -1
L 43000 42200 42900 42250 3 0 0 0 -1 -1
P 43000 42400 43000 42600 1 0 1
{
T 42800 42500 5 10 0 1 0 0 1
pinnumber=D
T 42800 42500 5 10 0 0 0 0 1
pinseq=1
T 42800 42500 5 10 1 1 0 0 1
pinlabel=D
T 42800 42500 5 10 0 1 0 0 1
pintype=pas
}
P 43000 42200 43200 42200 1 0 1
{
T 43100 42300 5 10 0 1 0 0 1
pinnumber=B
T 43100 42300 5 10 0 0 0 0 1
pinseq=4
T 43000 42200 5 10 1 1 0 0 1
pinlabel=B
T 43100 42300 5 10 0 1 0 0 1
pintype=pas
}
P 43000 42000 43000 41800 1 0 1
{
T 42800 41800 5 10 0 1 0 0 1
pinnumber=S
T 42800 41800 5 10 0 0 0 0 1
pinseq=3
T 42800 41800 5 10 1 1 0 0 1
pinlabel=S
T 42800 41800 5 10 0 1 0 0 1
pintype=pas
}
P 42700 42200 42500 42200 1 0 1
{
T 42500 42300 5 10 0 1 0 0 1
pinnumber=G
T 42500 42300 5 10 0 0 0 0 1
pinseq=2
T 42500 42300 5 10 1 1 0 0 1
pinlabel=G
T 42500 42300 5 10 0 1 0 0 1
pintype=pas
}
T 43200 42000 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
T 43200 42400 8 10 0 1 0 0 1
refdes=M?
]
{
T 43200 42000 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
T 42500 41800 5 10 0 0 0 0 1
model=L=1u  W=3u
T 43200 42400 5 10 1 1 0 0 1
refdes=M4
T 42500 41800 5 10 0 0 0 0 1
model-name=pmos4
}
N 43100 41000 43100 40500 4
{
T 43050 40900 5 10 0 0 90 6 1
netname=0
}
N 43000 40500 51100 40500 4
N 43000 42600 43200 42600 4
N 43200 42600 43200 42200 4
N 43000 41800 43000 41500 4
N 42500 42200 42100 42200 4
N 42100 42200 42100 41000 4
N 42100 41000 42400 41000 4
C 44300 45000 1 180 1 EMBEDDEDmyfet.sym
[
L 44650 44250 44650 44750 3 0 0 0 -1 -1
L 44600 44350 44600 44650 3 0 0 0 -1 -1
L 44650 44300 44900 44300 3 0 0 0 -1 -1
L 44650 44700 44900 44700 3 0 0 0 -1 -1
L 44650 44500 44900 44500 3 0 0 0 -1 -1
L 44750 44450 44650 44500 3 0 0 0 -1 -1
L 44750 44550 44650 44500 3 0 0 0 -1 -1
P 44900 44300 44900 44000 1 0 1
{
T 44800 44100 5 6 0 1 180 6 1
pinnumber=D
T 45000 44100 5 8 0 0 180 6 1
pinseq=1
T 44800 44100 5 6 1 1 180 6 1
pinlabel=D
T 44800 44100 5 6 0 1 180 6 1
pintype=pas
}
P 44900 44500 45000 44500 1 0 1
{
T 45000 44400 5 6 0 1 180 6 1
pinnumber=B
T 45000 44600 5 8 0 0 180 6 1
pinseq=4
T 45000 44400 5 6 1 1 180 6 1
pinlabel=B
T 45000 44400 5 6 0 1 180 6 1
pintype=pas
}
P 44900 44700 44900 45000 1 0 1
{
T 44800 44900 5 6 0 1 180 6 1
pinnumber=S
T 45000 44900 5 8 0 0 180 6 1
pinseq=3
T 44800 44900 5 6 1 1 180 6 1
pinlabel=S
T 44800 44900 5 6 0 1 180 6 1
pintype=pas
}
P 44600 44500 44300 44500 1 0 1
{
T 44300 44400 5 6 0 1 180 6 1
pinnumber=G
T 44300 44600 5 8 0 1 180 6 1
pinseq=2
T 44300 44400 5 6 1 1 180 6 1
pinlabel=G
T 44300 44400 5 6 0 1 180 6 1
pintype=pas
}
T 45700 44200 5 8 0 0 180 6 1
device=NMOS_TRANSISTOR
T 45100 44200 5 10 0 1 180 6 1
refdes=M?
T 45100 44400 5 8 0 1 180 6 1
model-name=nmos4
T 45100 44700 5 8 0 0 180 6 1
w=1u
T 45100 44900 5 8 0 0 180 6 1
l=3u
T 45700 44400 5 8 0 0 180 6 1
description=low voltage NMOS
]
{
T 45700 44200 5 8 0 0 180 6 1
device=NMOS_TRANSISTOR
T 45100 44200 5 10 1 1 180 6 1
refdes=M5
T 45100 44400 5 8 0 1 180 6 1
model-name=nmos4
T 44300 45000 5 10 0 0 90 2 1
model=L=1u W=3u
}
C 46800 44900 1 180 0 EMBEDDEDmypmos.sym
[
L 46550 44250 46550 44750 3 0 0 0 -1 -1
L 46600 44350 46600 44650 3 0 0 0 -1 -1
L 46550 44300 46300 44300 3 0 0 0 -1 -1
L 46550 44700 46300 44700 3 0 0 0 -1 -1
L 46550 44500 46300 44500 3 0 0 0 -1 -1
L 46300 44500 46400 44550 3 0 0 0 -1 -1
L 46300 44500 46400 44450 3 0 0 0 -1 -1
P 46300 44300 46300 44100 1 0 1
{
T 46500 44200 5 10 0 1 180 0 1
pinnumber=D
T 46500 44200 5 10 0 0 180 0 1
pinseq=1
T 46500 44200 5 10 1 1 180 0 1
pinlabel=D
T 46500 44200 5 10 0 1 180 0 1
pintype=pas
}
P 46300 44500 46100 44500 1 0 1
{
T 46200 44400 5 10 0 1 180 0 1
pinnumber=B
T 46200 44400 5 10 0 0 180 0 1
pinseq=4
T 46300 44500 5 10 1 1 180 0 1
pinlabel=B
T 46200 44400 5 10 0 1 180 0 1
pintype=pas
}
P 46300 44700 46300 44900 1 0 1
{
T 46500 44900 5 10 0 1 180 0 1
pinnumber=S
T 46500 44900 5 10 0 0 180 0 1
pinseq=3
T 46500 44900 5 10 1 1 180 0 1
pinlabel=S
T 46500 44900 5 10 0 1 180 0 1
pintype=pas
}
P 46600 44500 46800 44500 1 0 1
{
T 46800 44400 5 10 0 1 180 0 1
pinnumber=G
T 46800 44400 5 10 0 0 180 0 1
pinseq=2
T 46800 44400 5 10 1 1 180 0 1
pinlabel=G
T 46800 44400 5 10 0 1 180 0 1
pintype=pas
}
T 46100 44700 5 10 0 0 180 0 1
device=PMOS_TRANSISTOR
T 46100 44300 8 10 0 1 180 0 1
refdes=M?
]
{
T 46100 44700 5 10 0 0 180 0 1
device=PMOS_TRANSISTOR
T 46100 44300 5 10 1 1 180 0 1
refdes=M6
T 46800 44900 5 10 0 0 180 0 1
model=L=1u  W=3u
T 46800 44900 5 10 0 0 0 0 1
model-name=pmos4
}
N 44300 44500 44200 44500 4
N 43000 41600 49000 41600 4
N 44200 44500 44200 41600 4
N 43000 45200 47900 45200 4
N 44900 44000 46300 44000 4
N 46300 44000 46300 44100 4
N 45000 40500 45000 44500 4
{
T 44950 40600 5 10 0 0 90 0 1
netname=0
}
N 46100 44500 46100 45700 4
N 46100 45700 43200 45700 4
C 48500 45200 1 0 0 EMBEDDEDmypmos.sym
[
L 48750 45850 48750 45350 3 0 0 0 -1 -1
L 48700 45750 48700 45450 3 0 0 0 -1 -1
L 48750 45800 49000 45800 3 0 0 0 -1 -1
L 48750 45400 49000 45400 3 0 0 0 -1 -1
L 48750 45600 49000 45600 3 0 0 0 -1 -1
L 49000 45600 48900 45550 3 0 0 0 -1 -1
L 49000 45600 48900 45650 3 0 0 0 -1 -1
P 49000 45800 49000 46000 1 0 1
{
T 48800 45900 5 10 0 1 0 0 1
pinnumber=D
T 48800 45900 5 10 0 0 0 0 1
pinseq=1
T 48800 45900 5 10 1 1 0 0 1
pinlabel=D
T 48800 45900 5 10 0 1 0 0 1
pintype=pas
}
P 49000 45600 49200 45600 1 0 1
{
T 49100 45700 5 10 0 1 0 0 1
pinnumber=B
T 49100 45700 5 10 0 0 0 0 1
pinseq=4
T 49000 45600 5 10 1 1 0 0 1
pinlabel=B
T 49100 45700 5 10 0 1 0 0 1
pintype=pas
}
P 49000 45400 49000 45200 1 0 1
{
T 48800 45200 5 10 0 1 0 0 1
pinnumber=S
T 48800 45200 5 10 0 0 0 0 1
pinseq=3
T 48800 45200 5 10 1 1 0 0 1
pinlabel=S
T 48800 45200 5 10 0 1 0 0 1
pintype=pas
}
P 48700 45600 48500 45600 1 0 1
{
T 48500 45700 5 10 0 1 0 0 1
pinnumber=G
T 48500 45700 5 10 0 0 0 0 1
pinseq=2
T 48500 45700 5 10 1 1 0 0 1
pinlabel=G
T 48500 45700 5 10 0 1 0 0 1
pintype=pas
}
T 49200 45400 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
T 49200 45800 8 10 0 1 0 0 1
refdes=M?
]
{
T 49200 45400 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
T 49200 45800 5 10 1 1 0 0 1
refdes=M7
T 48500 45200 5 10 0 0 0 0 1
model=L=1u  W=3u
T 48500 45200 5 10 0 0 0 0 1
model-name=pmos4
}
C 48500 43700 1 0 0 EMBEDDEDmypmos.sym
[
L 48750 44350 48750 43850 3 0 0 0 -1 -1
L 48700 44250 48700 43950 3 0 0 0 -1 -1
L 48750 44300 49000 44300 3 0 0 0 -1 -1
L 48750 43900 49000 43900 3 0 0 0 -1 -1
L 48750 44100 49000 44100 3 0 0 0 -1 -1
L 49000 44100 48900 44050 3 0 0 0 -1 -1
L 49000 44100 48900 44150 3 0 0 0 -1 -1
P 49000 44300 49000 44500 1 0 1
{
T 48800 44400 5 10 0 1 0 0 1
pinnumber=D
T 48800 44400 5 10 0 0 0 0 1
pinseq=1
T 48800 44400 5 10 1 1 0 0 1
pinlabel=D
T 48800 44400 5 10 0 1 0 0 1
pintype=pas
}
P 49000 44100 49200 44100 1 0 1
{
T 49100 44200 5 10 0 1 0 0 1
pinnumber=B
T 49100 44200 5 10 0 0 0 0 1
pinseq=4
T 49000 44100 5 10 1 1 0 0 1
pinlabel=B
T 49100 44200 5 10 0 1 0 0 1
pintype=pas
}
P 49000 43900 49000 43700 1 0 1
{
T 48800 43700 5 10 0 1 0 0 1
pinnumber=S
T 48800 43700 5 10 0 0 0 0 1
pinseq=3
T 48800 43700 5 10 1 1 0 0 1
pinlabel=S
T 48800 43700 5 10 0 1 0 0 1
pintype=pas
}
P 48700 44100 48500 44100 1 0 1
{
T 48500 44200 5 10 0 1 0 0 1
pinnumber=G
T 48500 44200 5 10 0 0 0 0 1
pinseq=2
T 48500 44200 5 10 1 1 0 0 1
pinlabel=G
T 48500 44200 5 10 0 1 0 0 1
pintype=pas
}
T 49200 43900 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
T 49200 44300 8 10 0 1 0 0 1
refdes=M?
]
{
T 49200 43900 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
T 49200 44300 5 10 1 1 0 0 1
refdes=M8
T 48500 43700 5 10 0 0 0 0 1
model=L=1u  W=3u
T 48500 43700 5 10 0 0 0 0 1
model-name=pmos4
}
C 48400 42300 1 0 0 EMBEDDEDmyfet.sym
[
L 48750 43050 48750 42550 3 0 0 0 -1 -1
L 48700 42950 48700 42650 3 0 0 0 -1 -1
L 48750 43000 49000 43000 3 0 0 0 -1 -1
L 48750 42600 49000 42600 3 0 0 0 -1 -1
L 48750 42800 49000 42800 3 0 0 0 -1 -1
L 48850 42850 48750 42800 3 0 0 0 -1 -1
L 48850 42750 48750 42800 3 0 0 0 -1 -1
P 49000 43000 49000 43300 1 0 1
{
T 48900 43200 5 6 0 1 0 0 1
pinnumber=D
T 49100 43200 5 8 0 0 0 0 1
pinseq=1
T 48900 43200 5 6 1 1 0 0 1
pinlabel=D
T 48900 43200 5 6 0 1 0 0 1
pintype=pas
}
P 49000 42800 49100 42800 1 0 1
{
T 49100 42900 5 6 0 1 0 0 1
pinnumber=B
T 49100 42700 5 8 0 0 0 0 1
pinseq=4
T 49100 42900 5 6 1 1 0 0 1
pinlabel=B
T 49100 42900 5 6 0 1 0 0 1
pintype=pas
}
P 49000 42600 49000 42300 1 0 1
{
T 48900 42400 5 6 0 1 0 0 1
pinnumber=S
T 49100 42400 5 8 0 0 0 0 1
pinseq=3
T 48900 42400 5 6 1 1 0 0 1
pinlabel=S
T 48900 42400 5 6 0 1 0 0 1
pintype=pas
}
P 48700 42800 48400 42800 1 0 1
{
T 48400 42900 5 6 0 1 0 0 1
pinnumber=G
T 48400 42700 5 8 0 1 0 0 1
pinseq=2
T 48400 42900 5 6 1 1 0 0 1
pinlabel=G
T 48400 42900 5 6 0 1 0 0 1
pintype=pas
}
T 49800 43100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 49200 43100 5 10 0 1 0 0 1
refdes=M?
T 49200 42900 5 8 0 1 0 0 1
model-name=nmos4
T 49200 42600 5 8 0 0 0 0 1
w=1u
T 49200 42400 5 8 0 0 0 0 1
l=3u
T 49800 42900 5 8 0 0 0 0 1
description=low voltage NMOS
]
{
T 49800 43100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 49200 43100 5 10 1 1 0 0 1
refdes=M9
T 49200 42900 5 8 0 1 0 0 1
model-name=nmos4
T 48400 42300 5 10 0 0 270 0 1
model=L=1u W=3u
}
N 49000 46000 49200 46000 4
N 49200 44100 49200 46000 4
N 49000 43700 49000 43300 4
N 48500 44100 48400 44100 4
N 48400 44100 48400 42800 4
N 47900 45200 47900 43500 4
N 47900 43500 48400 43500 4
N 44900 45000 46300 45000 4
N 46300 45000 46300 44900 4
N 45600 45000 45600 45200 4
N 46800 44500 47000 44500 4
N 47000 44500 47000 43200 4
N 47000 43200 41700 43200 4
N 41700 43200 41700 41600 4
N 41700 41600 42100 41600 4
N 49000 41600 49000 42300 4
N 48500 45600 47500 45600 4
N 47500 45600 47500 41600 4
N 49000 45200 49000 44500 4
C 50600 44400 1 0 0 EMBEDDEDmypmos.sym
[
L 50850 45050 50850 44550 3 0 0 0 -1 -1
L 50800 44950 50800 44650 3 0 0 0 -1 -1
L 50850 45000 51100 45000 3 0 0 0 -1 -1
L 50850 44600 51100 44600 3 0 0 0 -1 -1
L 50850 44800 51100 44800 3 0 0 0 -1 -1
L 51100 44800 51000 44750 3 0 0 0 -1 -1
L 51100 44800 51000 44850 3 0 0 0 -1 -1
P 51100 45000 51100 45200 1 0 1
{
T 50900 45100 5 10 0 1 0 0 1
pinnumber=D
T 50900 45100 5 10 0 0 0 0 1
pinseq=1
T 50900 45100 5 10 1 1 0 0 1
pinlabel=D
T 50900 45100 5 10 0 1 0 0 1
pintype=pas
}
P 51100 44800 51300 44800 1 0 1
{
T 51200 44900 5 10 0 1 0 0 1
pinnumber=B
T 51200 44900 5 10 0 0 0 0 1
pinseq=4
T 51100 44800 5 10 1 1 0 0 1
pinlabel=B
T 51200 44900 5 10 0 1 0 0 1
pintype=pas
}
P 51100 44600 51100 44400 1 0 1
{
T 50900 44400 5 10 0 1 0 0 1
pinnumber=S
T 50900 44400 5 10 0 0 0 0 1
pinseq=3
T 50900 44400 5 10 1 1 0 0 1
pinlabel=S
T 50900 44400 5 10 0 1 0 0 1
pintype=pas
}
P 50800 44800 50600 44800 1 0 1
{
T 50600 44900 5 10 0 1 0 0 1
pinnumber=G
T 50600 44900 5 10 0 0 0 0 1
pinseq=2
T 50600 44900 5 10 1 1 0 0 1
pinlabel=G
T 50600 44900 5 10 0 1 0 0 1
pintype=pas
}
T 51300 44600 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
T 51300 45000 8 10 0 1 0 0 1
refdes=M?
]
{
T 51300 44600 5 10 0 0 0 0 1
device=PMOS_TRANSISTOR
T 51300 45000 5 10 1 1 0 0 1
refdes=M10
T 50600 44400 5 10 0 0 0 0 1
model=L=1u  W=3u
T 50600 44400 5 10 0 0 0 0 1
model-name=pmos4
}
C 50500 42100 1 0 0 EMBEDDEDmyfet.sym
[
L 50850 42850 50850 42350 3 0 0 0 -1 -1
L 50800 42750 50800 42450 3 0 0 0 -1 -1
L 50850 42800 51100 42800 3 0 0 0 -1 -1
L 50850 42400 51100 42400 3 0 0 0 -1 -1
L 50850 42600 51100 42600 3 0 0 0 -1 -1
L 50950 42650 50850 42600 3 0 0 0 -1 -1
L 50950 42550 50850 42600 3 0 0 0 -1 -1
P 51100 42800 51100 43100 1 0 1
{
T 51000 43000 5 6 0 1 0 0 1
pinnumber=D
T 51200 43000 5 8 0 0 0 0 1
pinseq=1
T 51000 43000 5 6 1 1 0 0 1
pinlabel=D
T 51000 43000 5 6 0 1 0 0 1
pintype=pas
}
P 51100 42600 51200 42600 1 0 1
{
T 51200 42700 5 6 0 1 0 0 1
pinnumber=B
T 51200 42500 5 8 0 0 0 0 1
pinseq=4
T 51200 42700 5 6 1 1 0 0 1
pinlabel=B
T 51200 42700 5 6 0 1 0 0 1
pintype=pas
}
P 51100 42400 51100 42100 1 0 1
{
T 51000 42200 5 6 0 1 0 0 1
pinnumber=S
T 51200 42200 5 8 0 0 0 0 1
pinseq=3
T 51000 42200 5 6 1 1 0 0 1
pinlabel=S
T 51000 42200 5 6 0 1 0 0 1
pintype=pas
}
P 50800 42600 50500 42600 1 0 1
{
T 50500 42700 5 6 0 1 0 0 1
pinnumber=G
T 50500 42500 5 8 0 1 0 0 1
pinseq=2
T 50500 42700 5 6 1 1 0 0 1
pinlabel=G
T 50500 42700 5 6 0 1 0 0 1
pintype=pas
}
T 51900 42900 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51300 42900 5 10 0 1 0 0 1
refdes=M?
T 51300 42700 5 8 0 1 0 0 1
model-name=nmos4
T 51300 42400 5 8 0 0 0 0 1
w=1u
T 51300 42200 5 8 0 0 0 0 1
l=3u
T 51900 42700 5 8 0 0 0 0 1
description=low voltage NMOS
]
{
T 51900 42900 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51300 42900 5 10 1 1 0 0 1
refdes=M11
T 51300 42700 5 8 0 1 0 0 1
model-name=nmos4
T 50500 42100 5 10 0 0 270 0 1
model=L=1u W=3u
}
N 51100 44400 51100 43100 4
N 51100 45200 51300 45200 4
N 51300 45200 51300 44800 4
N 51200 42600 51200 42100 4
{
T 51150 42500 5 10 0 0 90 6 1
netname=0
}
N 51200 42100 51100 42100 4
{
T 51100 42150 5 10 0 0 0 6 1
netname=0
}
N 50600 44800 50500 44800 4
N 50500 44800 50500 42600 4
N 49100 42800 49700 42800 4
{
T 49200 42850 5 10 0 0 0 0 1
netname=0
}
N 49700 42800 49700 40500 4
{
T 49650 42700 5 10 0 0 90 6 1
netname=0
}
N 51100 40500 51100 42100 4
{
T 51050 40600 5 10 0 0 90 0 1
netname=0
}
N 49000 43500 50500 43500 4
N 45700 44000 45700 42000 4
N 45700 42000 50000 42000 4
N 50000 42000 50000 43500 4
N 51100 43800 52400 43800 4
{
T 51700 43900 5 10 1 1 0 0 1
netname=C
}
N 49000 46000 49000 46300 4
N 43000 46300 51100 46300 4
N 51100 46300 51100 45200 4
N 43000 46100 43000 46300 4
N 41300 45100 42100 45100 4
{
T 41200 45200 5 10 1 1 0 0 1
netname=A
}
N 40800 42500 41700 42500 4
{
T 41100 42600 5 10 1 1 0 0 1
netname=B
}
C 49300 47400 1 90 0 gnd-1.sym
C 49600 40200 1 0 0 gnd-1.sym
T 44800 46900 9 10 1 0 0 0 1
CD4030B - XOR Gate
C 41200 43500 1 0 0 gnd-1.sym
N 41300 43800 41300 43900 4
N 43100 43900 41300 43900 4
N 43000 42600 43000 43700 4
N 43000 43700 43900 43700 4
N 43900 43700 43900 46300 4
C 40500 41300 1 0 0 vpwl-1.sym
{
T 41200 41950 5 10 1 1 0 0 1
refdes=VB
T 41200 42150 5 10 0 0 0 0 1
device=vpwl
T 41200 42350 5 10 0 0 0 0 1
footprint=none
T 39800 40750 5 10 0 1 0 0 1
value=pwl (10ms 0  10ms 3.3 20ms 3.3 20ms 0 30ms 0 30ms 3.3 40ms 3.3 40ms 0 ) 
}
C 40700 41000 1 0 0 gnd-1.sym
C 41000 43900 1 0 0 vpwl-1.sym
{
T 41700 44550 5 10 1 1 0 0 1
refdes=VA
T 41700 44750 5 10 0 0 0 0 1
device=vpwl
T 41700 44950 5 10 0 0 0 0 1
footprint=none
T 40300 43350 5 10 0 1 0 0 1
value=pwl (10ms 0  10ms 3.3 30ms 3.3 30ms 0 40ms 0)
}
