(pcb N:\Projects\we816\Hardware\SBC.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer Component
      (type signal)
      (property
        (index 0)
      )
    )
    (layer Copper
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  384258 -69720.1  384612 -69780.2  384957 -69879.6  385288 -70016.9
            385603 -70190.5  385895 -70398.1  386163 -70637.3  386402 -70904.8
            386610 -71197.5  386783 -71511.6  386920 -71843.1  387020 -72187.9
            387080 -72541.7  387100 -72900  387000 -207900  386980 -208258
            386920 -208612  386820 -208957  386683 -209288  386510 -209603
            386302 -209895  386063 -210163  385795 -210402  385503 -210610
            385188 -210783  384857 -210920  384512 -211020  384158 -211080
            383800 -211100  30200 -211100  29841.7 -211080  29487.9 -211020
            29143.1 -210920  28811.6 -210783  28497.5 -210610  28204.8 -210402
            27937.3 -210163  27698.1 -209895  27490.5 -209603  27316.9 -209288
            27179.6 -208957  27080.2 -208612  27020.1 -208258  27000 -207900
            27100 -72900  27120.1 -72541.7  27180.2 -72187.9  27279.6 -71843.1
            27416.9 -71511.6  27590.5 -71197.5  27798.1 -70904.8  28037.3 -70637.3
            28304.8 -70398.1  28597.5 -70190.5  28911.6 -70016.9  29243.1 -69879.6
            29587.9 -69780.2  29941.7 -69720.1  30300 -69700  383900 -69700
            384258 -69720.1)
    )
    (keepout "" (polygon signal 0  54250 -70400  54250 -72100  56050 -72100  56050 -70400
            54250 -70400))
    (keepout "" (polygon signal 0  62750 -70400  62750 -72100  64550 -72100  64550 -70400
            62750 -70400))
    (keepout "" (polygon Component 0  27950 -211100  27050 -210900  27300 -69500  28000 -69500
            27950 -211100))
    (keepout "" (polygon Copper 0  27950 -211100  27050 -210900  27300 -69500  28000 -69500
            27950 -211100))
    (keepout "" (polygon Component 0  387200 -70900  27200 -71000  27200 -69400  27100 -69400
            387200 -69300  387200 -70900))
    (keepout "" (polygon Copper 0  387200 -70900  27200 -71000  27200 -69400  27100 -69400
            387200 -69300  387200 -70900))
    (keepout "" (polygon Component 0  387150 -211400  385850 -211400  385700 -69100  387200 -69100
            387150 -211400))
    (keepout "" (polygon Copper 0  387150 -211400  385850 -211400  385700 -69100  387200 -69100
            387150 -211400))
    (keepout "" (polygon Component 0  387200 -211400  27000 -211200  27000 -210400  387200 -210000
            387200 -211400))
    (keepout "" (polygon Copper 0  387200 -211400  27000 -211200  27000 -210400  387200 -210000
            387200 -211400))
    (via "Via[0-1]_889:584.2_um")
    (rule
      (width 203.2)
      (clearance 254.1)
      (clearance 254.1 (type default_smd))
      (clearance 63.5 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (place P5 156325 -77100 front 90 (PN SERIAL))
    )
    (component Capacitor_THT:C_Rect_L7.0mm_W2.0mm_P5.00mm
      (place C53 43975 -164900 front 0 (PN "0.1 uF"))
      (place C56 358000 -92475 front 180 (PN "0.1 uF"))
      (place C55 342925 -92350 front 180 (PN "0.1 uF"))
      (place C54 362300 -196500 front 180 (PN "0.1 uF"))
      (place C18 126400 -108500 front 0 (PN "0.1 uF"))
      (place C16 42900 -108200 front 0 (PN "0.1 uF"))
      (place C15 85000 -178600 front 180 (PN "0.1 uF"))
      (place C14 43700 -73900 front 0 (PN "0.1 uF"))
      (place C11 126400 -91500 front 0 (PN "0.1 uF"))
      (place C10 72500 -107600 front 0 (PN "0.1 uF"))
      (place C9 137000 -183325 front 180 (PN "0.1 uF"))
      (place C8 97700 -122700 front 0 (PN "0.1 uF"))
      (place C7 170100 -115400 front 180 (PN "0.1 uF"))
      (place C50 86700 -89700 front 180 (PN "270 pF"))
      (place C49 32000 -113800 front 270 (PN "270 pF"))
      (place C48 59500 -100400 front 180 (PN "0.1 uF"))
      (place C44 95600 -102000 front 0 (PN "33 pF"))
      (place C43 95600 -106400 front 0 (PN "33 pF"))
      (place C42 197600 -78000 front 180 (PN "0.1 uF"))
      (place C41 327300 -92550 front 180 (PN "0.1 uF"))
      (place C40 273140 -117100 front 180 (PN "0.1 uF"))
      (place C39 311375 -92725 front 180 (PN "0.1 uF"))
      (place C38 180400 -78100 front 180 (PN "0.1 uF"))
      (place C37 213600 -78000 front 180 (PN "0.1 uF"))
      (place C36 114675 -186200 front 0 (PN "0.1 uF"))
      (place C35 198700 -115100 front 180 (PN "0.1 uF"))
      (place C34 50625 -185600 front 180 (PN "0.1 uF"))
      (place C33 67875 -178850 front 180 (PN "0.1 uF"))
      (place C31 215510 -186040 front 180 (PN "0.1 uF"))
      (place C30 198810 -186140 front 180 (PN "0.1 uF"))
      (place C29 169010 -186440 front 180 (PN "0.1 uF"))
      (place C28 326175 -146525 front 180 (PN "0.1 uF"))
      (place C23 227490 -202390 front 270 (PN "0.1 uF"))
      (place C21 295275 -92675 front 180 (PN "0.1 uF"))
      (place C20 274000 -150900 front 180 (PN "0.1 uF"))
      (place C17 102025 -179100 front 180 (PN "0.1 uF"))
      (place C12 297075 -151625 front 180 (PN "0.1 uF"))
      (place C5 184810 -186740 front 180 (PN "0.1 uF"))
      (place C4 245100 -125500 front 180 (PN "0.1 uF"))
      (place C2 245300 -104100 front 180 (PN "0.1 uF"))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_2x20_P2.54mm_Horizontal
      (place J6 352450 -82350 front 270 (PN "expansion port"))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place U14 353240 -154310 front 0 (PN 27C512))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (place R19 270870 -188300 front 0 (PN 1K))
      (place R18 213300 -148100 front 270 (PN 1K))
      (place R17 217600 -157100 front 270 (PN 1K))
      (place R16 86300 -98600 front 180 (PN 10K))
      (place R15 86700 -94400 front 180 (PN 10K))
      (place R14 96500 -92100 front 180 (PN 10K))
      (place R13 32300 -129000 front 270 (PN 10K))
      (place R12 96000 -96700 front 180 (PN 1000))
      (place R11 32315 -136635 front 270 (PN 1000))
      (place R10 32500 -144900 front 270 (PN 1000))
      (place R9 76100 -94900 front 180 (PN 75))
      (place R8 76200 -89600 front 180 (PN 75))
      (place R7 68900 -75400 front 270 (PN 470))
      (place R6 72900 -75300 front 270 (PN 0))
      (place R5 213400 -157000 front 270 (PN 1k))
      (place R3 295300 -195000 front 180 (PN 100))
      (place R2 284800 -194900 front 180 (PN 10K))
      (place R1 275200 -194600 front 180 (PN 10))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U38 178600 -190160 front 0 (PN 7406))
      (place U32 162720 -190190 front 0 (PN 74LS393))
      (place U29 113058 -190320 front 0 (PN 74LS04))
      (place U3 44131.7 -190230 front 0 (PN 74LS32))
      (place U1 193040 -190000 front 0 (PN 74LS06N))
    )
    (component "TerminalBlock_RND:TerminalBlock_RND_205-00003_1x04_P5.00mm_Horizontal"
      (place P1 237190 -205560 front 0 (PN POWER))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place K3 158990 -103190 front 90 (PN "1&2 FOR SMALL ROM, 2&3 FOR LARGE ROM "))
      (place K2 292475 -145025 front 90 (PN "1&2 FOR 27C256, 2&3 FOR 29C256"))
      (place K1 321175 -141525 front 90 (PN "USE FOR 512K SRAM OR 128K SRAM"))
      (place J7 273700 -200300 front 0 (PN CASELEDS))
    )
    (component homecomputer2:PinHeader_2x08_P2.54mm_Vertical_FIXED
      (place J5 145600 -92900 front 90 (PN KEYBOARD))
    )
    (component MountingHole:MountingHole_3.2mm_M3
      (place H6 217200 -138700 front 0 (PN MountingHole))
      (place H5 378400 -75400 front 0 (PN MountingHole))
      (place H4 378400 -206100 front 0 (PN MountingHole))
      (place H2 32600 -206100 front 0 (PN MountingHole))
      (place H1 32600 -75400 front 0 (PN MountingHole))
    )
    (component "homecomputer2:Battery_Holder_Coin_2032_BS-7_FIXED"
      (place BT2 345725 -138075 front 0 (PN Battery_Cell))
    )
    (component "Connector_Audio:Jack_3.5mm_CUI_SJ1-3533NG_Horizontal_CircularHoles"
      (place J9 82700 -72600 front 0 (PN AudioJack3))
    )
    (component "homecomputer2:CUI_RCJ-041"
      (place J8 59400 -70400 front 90 (PN Conn_01x02_Male))
    )
    (component "Package_TO_SOT_THT:TO-92L_HandSolder"
      (place Q2 62200 -93000 front 0 (PN 2N3904))
    )
    (component "Crystal:Crystal_HC18-U_Vertical"
      (place X2 90600 -107000 front 90 (PN "10.7 MHz"))
    )
    (component Crystal:Crystal_Round_D1.5mm_Vertical
      (place X1 367100 -196700 front 0 (PN "CRYSTAL 32.768 KHz"))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U37 159610 -119630 front 0 (PN W65C22NxP))
      (place U36 188380 -119240 front 0 (PN W65C22NxP))
      (place U34 38310 -112630 front 0 (PN "AY-3-8910"))
      (place U4 235000 -128450 front 0 (PN "658C16-N8VEM"))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket"
      (place U30 92540 -126820 front 0 (PN RAM_32KO))
      (place U5 287115 -155795 front 0 (PN 27C256))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place U28 95826.7 -182730 front 0 (PN 74LS574))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket_LongPads"
      (place U27 78595 -182730 front 0 (PN 74LS574))
      (place U26 61363.3 -182730 front 0 (PN 74LS574))
      (place U23 288800 -96300 front 0 (PN 74LS245))
      (place U21 304594 -96400 front 0 (PN 74LS245))
      (place U20 320388 -96400 front 0 (PN 74LS245))
      (place U19 336181 -96400 front 0 (PN 74LS244))
      (place U18 351975 -96400 front 0 (PN 74LS245))
      (place U17 191500 -80960 front 0 (PN GAL16V8))
      (place U15 207400 -80960 front 0 (PN GAL16V8))
      (place U9 267890 -154420 front 0 (PN 74LS245))
      (place U8 267410 -120950 front 0 (PN 74LS373))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket_LongPads"
      (place U25 66690 -111660 front 0 (PN TMS9918))
      (place U10 121700 -113210 front 0 (PN 16550))
    )
    (component "Package_DIP:DIP-24_W7.62mm_Socket_LongPads"
      (place U16 174500 -80960 front 0 (PN GAL20V8))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket_LongPads"
      (place U13 130290 -187680 front 0 (PN MAX232))
    )
    (component "Package_DIP:DIP-8_W7.62mm_Socket_LongPads"
      (place U12 356000 -199800 front 0 (PN DS1302))
      (place P4 125200 -94500 front 0 (PN CLK_UART))
      (place P3 238800 -107000 front 0 (PN CLK_CPU))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket_LongPads"
      (place U7 209370 -189800 front 0 (PN 74LS14))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket"
      (place U2 316225 -150745 front 0 (PN SRAM_512KO))
    )
    (component "Potentiometer_THT:Potentiometer_ACP_CA9-V10_Vertical"
      (place RV2 37100 -106500 front 90 (PN 4700))
      (place RV1 36900 -91200 front 90 (PN 4700))
    )
    (component Resistor_THT:R_Array_SIP10
      (place RR4 371300 -123400 front 90 (PN 4700))
    )
    (component Resistor_THT:R_Array_SIP6
      (place RR3 380200 -100700 front 90 (PN 4700))
      (place RR2 267400 -89200 front 270 (PN 1000))
      (place RR1 259800 -89400 front 270 (PN 4700))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x02_P2.54mm_Vertical
      (place P9 45700 -97700 front 0 (PN CHAN_MIX))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place P2 284100 -202600 front 0 (PN RESET))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place L1 55400 -86000 front 0 (PN "INDUCTOR (BEAD)"))
    )
    (component Connector:din6
      (place J4 102500 -83600 front 180 (PN "IEC PORT"))
    )
    (component "Connector_Dsub:DSUB-9_Male_Horizontal_P2.77x2.84mm_EdgePinOffset9.90mm_Housed_MountingHolesOffset11.32mm"
      (place J3 379600 -174500 front 90 (PN DB9_Male))
      (place J2 379500 -137800 front 90 (PN DB9_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (place J1 246700 -86160 front 0 (PN "INTERRUPT SELECT"))
    )
    (component LED_THT:LED_D5.0mm
      (place D2 293600 -204800 front 0 (PN "BICOLOR LED"))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (place C52 110600 -94100 front 0 (PN "10 uF"))
      (place C51 106400 -103300 front 0 (PN "10 uF"))
      (place C47 103900 -94700 front 0 (PN "220 uF"))
      (place C46 55400 -92700 front 0 (PN "22 uF"))
      (place C32 144500 -207500 front 0 (PN "1.0 uF"))
      (place C26 144500 -194200 front 0 (PN "1.0 uF"))
      (place C25 144500 -201000 front 0 (PN "1.0 uF"))
      (place C22 144400 -186400 front 0 (PN "1.0 uF"))
      (place C13 144400 -178900 front 0 (PN "1.0 uF"))
      (place C3 262400 -195200 front 0 (PN "10 uF"))
      (place C1 262400 -204100 front 0 (PN "22 uF"))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_2x05_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -11950  4350 1800))
      (outline (path signal 50  -1800 -11950  4350 -11950))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  -1330 -11490  3870 -11490))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -11430  -1270 0))
      (outline (path signal 100  3810 -11430  -1270 -11430))
      (outline (path signal 100  3810 1270  3810 -11430))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_THT:C_Rect_L7.0mm_W2.0mm_P5.00mm
      (outline (path signal 50  6250 1250  -1250 1250))
      (outline (path signal 50  6250 -1250  6250 1250))
      (outline (path signal 50  -1250 -1250  6250 -1250))
      (outline (path signal 50  -1250 1250  -1250 -1250))
      (outline (path signal 120  6120 1120  6120 -1120))
      (outline (path signal 120  -1120 1120  -1120 -1120))
      (outline (path signal 120  -1120 -1120  6120 -1120))
      (outline (path signal 120  -1120 1120  6120 1120))
      (outline (path signal 100  6000 1000  -1000 1000))
      (outline (path signal 100  6000 -1000  6000 1000))
      (outline (path signal 100  -1000 -1000  6000 -1000))
      (outline (path signal 100  -1000 1000  -1000 -1000))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_2x20_P2.54mm_Horizontal
      (outline (path signal 50  1800 -50050  1800 1750))
      (outline (path signal 50  -13050 -50050  1800 -50050))
      (outline (path signal 50  -13050 1750  -13050 -50050))
      (outline (path signal 50  1800 1750  -13050 1750))
      (outline (path signal 120  0 1330  1110 1330))
      (outline (path signal 120  1110 1330  1110 0))
      (outline (path signal 120  -12630 1330  -12630 -49590))
      (outline (path signal 120  -12630 -49590  -4000 -49590))
      (outline (path signal 120  -4000 1330  -4000 -49590))
      (outline (path signal 120  -12630 1330  -4000 1330))
      (outline (path signal 120  -12630 -46990  -4000 -46990))
      (outline (path signal 120  -12630 -44450  -4000 -44450))
      (outline (path signal 120  -12630 -41910  -4000 -41910))
      (outline (path signal 120  -12630 -39370  -4000 -39370))
      (outline (path signal 120  -12630 -36830  -4000 -36830))
      (outline (path signal 120  -12630 -34290  -4000 -34290))
      (outline (path signal 120  -12630 -31750  -4000 -31750))
      (outline (path signal 120  -12630 -29210  -4000 -29210))
      (outline (path signal 120  -12630 -26670  -4000 -26670))
      (outline (path signal 120  -12630 -24130  -4000 -24130))
      (outline (path signal 120  -12630 -21590  -4000 -21590))
      (outline (path signal 120  -12630 -19050  -4000 -19050))
      (outline (path signal 120  -12630 -16510  -4000 -16510))
      (outline (path signal 120  -12630 -13970  -4000 -13970))
      (outline (path signal 120  -12630 -11430  -4000 -11430))
      (outline (path signal 120  -12630 -8890  -4000 -8890))
      (outline (path signal 120  -12630 -6350  -4000 -6350))
      (outline (path signal 120  -12630 -3810  -4000 -3810))
      (outline (path signal 120  -12630 -1270  -4000 -1270))
      (outline (path signal 120  -1490 -48620  -1050 -48620))
      (outline (path signal 120  -4000 -48620  -3590 -48620))
      (outline (path signal 120  -1490 -47900  -1050 -47900))
      (outline (path signal 120  -4000 -47900  -3590 -47900))
      (outline (path signal 120  -1490 -46080  -1050 -46080))
      (outline (path signal 120  -4000 -46080  -3590 -46080))
      (outline (path signal 120  -1490 -45360  -1050 -45360))
      (outline (path signal 120  -4000 -45360  -3590 -45360))
      (outline (path signal 120  -1490 -43540  -1050 -43540))
      (outline (path signal 120  -4000 -43540  -3590 -43540))
      (outline (path signal 120  -1490 -42820  -1050 -42820))
      (outline (path signal 120  -4000 -42820  -3590 -42820))
      (outline (path signal 120  -1490 -41000  -1050 -41000))
      (outline (path signal 120  -4000 -41000  -3590 -41000))
      (outline (path signal 120  -1490 -40280  -1050 -40280))
      (outline (path signal 120  -4000 -40280  -3590 -40280))
      (outline (path signal 120  -1490 -38460  -1050 -38460))
      (outline (path signal 120  -4000 -38460  -3590 -38460))
      (outline (path signal 120  -1490 -37740  -1050 -37740))
      (outline (path signal 120  -4000 -37740  -3590 -37740))
      (outline (path signal 120  -1490 -35920  -1050 -35920))
      (outline (path signal 120  -4000 -35920  -3590 -35920))
      (outline (path signal 120  -1490 -35200  -1050 -35200))
      (outline (path signal 120  -4000 -35200  -3590 -35200))
      (outline (path signal 120  -1490 -33380  -1050 -33380))
      (outline (path signal 120  -4000 -33380  -3590 -33380))
      (outline (path signal 120  -1490 -32660  -1050 -32660))
      (outline (path signal 120  -4000 -32660  -3590 -32660))
      (outline (path signal 120  -1490 -30840  -1050 -30840))
      (outline (path signal 120  -4000 -30840  -3590 -30840))
      (outline (path signal 120  -1490 -30120  -1050 -30120))
      (outline (path signal 120  -4000 -30120  -3590 -30120))
      (outline (path signal 120  -1490 -28300  -1050 -28300))
      (outline (path signal 120  -4000 -28300  -3590 -28300))
      (outline (path signal 120  -1490 -27580  -1050 -27580))
      (outline (path signal 120  -4000 -27580  -3590 -27580))
      (outline (path signal 120  -1490 -25760  -1050 -25760))
      (outline (path signal 120  -4000 -25760  -3590 -25760))
      (outline (path signal 120  -1490 -25040  -1050 -25040))
      (outline (path signal 120  -4000 -25040  -3590 -25040))
      (outline (path signal 120  -1490 -23220  -1050 -23220))
      (outline (path signal 120  -4000 -23220  -3590 -23220))
      (outline (path signal 120  -1490 -22500  -1050 -22500))
      (outline (path signal 120  -4000 -22500  -3590 -22500))
      (outline (path signal 120  -1490 -20680  -1050 -20680))
      (outline (path signal 120  -4000 -20680  -3590 -20680))
      (outline (path signal 120  -1490 -19960  -1050 -19960))
      (outline (path signal 120  -4000 -19960  -3590 -19960))
      (outline (path signal 120  -1490 -18140  -1050 -18140))
      (outline (path signal 120  -4000 -18140  -3590 -18140))
      (outline (path signal 120  -1490 -17420  -1050 -17420))
      (outline (path signal 120  -4000 -17420  -3590 -17420))
      (outline (path signal 120  -1490 -15600  -1050 -15600))
      (outline (path signal 120  -4000 -15600  -3590 -15600))
      (outline (path signal 120  -1490 -14880  -1050 -14880))
      (outline (path signal 120  -4000 -14880  -3590 -14880))
      (outline (path signal 120  -1490 -13060  -1050 -13060))
      (outline (path signal 120  -4000 -13060  -3590 -13060))
      (outline (path signal 120  -1490 -12340  -1050 -12340))
      (outline (path signal 120  -4000 -12340  -3590 -12340))
      (outline (path signal 120  -1490 -10520  -1050 -10520))
      (outline (path signal 120  -4000 -10520  -3590 -10520))
      (outline (path signal 120  -1490 -9800  -1050 -9800))
      (outline (path signal 120  -4000 -9800  -3590 -9800))
      (outline (path signal 120  -1490 -7980  -1050 -7980))
      (outline (path signal 120  -4000 -7980  -3590 -7980))
      (outline (path signal 120  -1490 -7260  -1050 -7260))
      (outline (path signal 120  -4000 -7260  -3590 -7260))
      (outline (path signal 120  -1490 -5440  -1050 -5440))
      (outline (path signal 120  -4000 -5440  -3590 -5440))
      (outline (path signal 120  -1490 -4720  -1050 -4720))
      (outline (path signal 120  -4000 -4720  -3590 -4720))
      (outline (path signal 120  -1490 -2900  -1050 -2900))
      (outline (path signal 120  -4000 -2900  -3590 -2900))
      (outline (path signal 120  -1490 -2180  -1050 -2180))
      (outline (path signal 120  -4000 -2180  -3590 -2180))
      (outline (path signal 120  -1490 -360  -1110 -360))
      (outline (path signal 120  -4000 -360  -3590 -360))
      (outline (path signal 120  -1490 360  -1110 360))
      (outline (path signal 120  -4000 360  -3590 360))
      (outline (path signal 120  -12630 -1151.9  -4000 -1151.9))
      (outline (path signal 120  -12630 -1033.81  -4000 -1033.81))
      (outline (path signal 120  -12630 -915.71  -4000 -915.71))
      (outline (path signal 120  -12630 -797.615  -4000 -797.615))
      (outline (path signal 120  -12630 -679.52  -4000 -679.52))
      (outline (path signal 120  -12630 -561.425  -4000 -561.425))
      (outline (path signal 120  -12630 -443.33  -4000 -443.33))
      (outline (path signal 120  -12630 -325.235  -4000 -325.235))
      (outline (path signal 120  -12630 -207.14  -4000 -207.14))
      (outline (path signal 120  -12630 -89.045  -4000 -89.045))
      (outline (path signal 120  -12630 29.05  -4000 29.05))
      (outline (path signal 120  -12630 147.145  -4000 147.145))
      (outline (path signal 120  -12630 265.24  -4000 265.24))
      (outline (path signal 120  -12630 383.335  -4000 383.335))
      (outline (path signal 120  -12630 501.43  -4000 501.43))
      (outline (path signal 120  -12630 619.525  -4000 619.525))
      (outline (path signal 120  -12630 737.62  -4000 737.62))
      (outline (path signal 120  -12630 855.715  -4000 855.715))
      (outline (path signal 120  -12630 973.81  -4000 973.81))
      (outline (path signal 120  -12630 1091.9  -4000 1091.9))
      (outline (path signal 120  -12630 1210  -4000 1210))
      (outline (path signal 100  0 -48560  0 -47960))
      (outline (path signal 100  -4060 -48560  0 -48560))
      (outline (path signal 100  0 -47960  -4060 -47960))
      (outline (path signal 100  0 -46020  0 -45420))
      (outline (path signal 100  -4060 -46020  0 -46020))
      (outline (path signal 100  0 -45420  -4060 -45420))
      (outline (path signal 100  0 -43480  0 -42880))
      (outline (path signal 100  -4060 -43480  0 -43480))
      (outline (path signal 100  0 -42880  -4060 -42880))
      (outline (path signal 100  0 -40940  0 -40340))
      (outline (path signal 100  -4060 -40940  0 -40940))
      (outline (path signal 100  0 -40340  -4060 -40340))
      (outline (path signal 100  0 -38400  0 -37800))
      (outline (path signal 100  -4060 -38400  0 -38400))
      (outline (path signal 100  0 -37800  -4060 -37800))
      (outline (path signal 100  0 -35860  0 -35260))
      (outline (path signal 100  -4060 -35860  0 -35860))
      (outline (path signal 100  0 -35260  -4060 -35260))
      (outline (path signal 100  0 -33320  0 -32720))
      (outline (path signal 100  -4060 -33320  0 -33320))
      (outline (path signal 100  0 -32720  -4060 -32720))
      (outline (path signal 100  0 -30780  0 -30180))
      (outline (path signal 100  -4060 -30780  0 -30780))
      (outline (path signal 100  0 -30180  -4060 -30180))
      (outline (path signal 100  0 -28240  0 -27640))
      (outline (path signal 100  -4060 -28240  0 -28240))
      (outline (path signal 100  0 -27640  -4060 -27640))
      (outline (path signal 100  0 -25700  0 -25100))
      (outline (path signal 100  -4060 -25700  0 -25700))
      (outline (path signal 100  0 -25100  -4060 -25100))
      (outline (path signal 100  0 -23160  0 -22560))
      (outline (path signal 100  -4060 -23160  0 -23160))
      (outline (path signal 100  0 -22560  -4060 -22560))
      (outline (path signal 100  0 -20620  0 -20020))
      (outline (path signal 100  -4060 -20620  0 -20620))
      (outline (path signal 100  0 -20020  -4060 -20020))
      (outline (path signal 100  0 -18080  0 -17480))
      (outline (path signal 100  -4060 -18080  0 -18080))
      (outline (path signal 100  0 -17480  -4060 -17480))
      (outline (path signal 100  0 -15540  0 -14940))
      (outline (path signal 100  -4060 -15540  0 -15540))
      (outline (path signal 100  0 -14940  -4060 -14940))
      (outline (path signal 100  0 -13000  0 -12400))
      (outline (path signal 100  -4060 -13000  0 -13000))
      (outline (path signal 100  0 -12400  -4060 -12400))
      (outline (path signal 100  0 -10460  0 -9860))
      (outline (path signal 100  -4060 -10460  0 -10460))
      (outline (path signal 100  0 -9860  -4060 -9860))
      (outline (path signal 100  0 -7920  0 -7320))
      (outline (path signal 100  -4060 -7920  0 -7920))
      (outline (path signal 100  0 -7320  -4060 -7320))
      (outline (path signal 100  0 -5380  0 -4780))
      (outline (path signal 100  -4060 -5380  0 -5380))
      (outline (path signal 100  0 -4780  -4060 -4780))
      (outline (path signal 100  0 -2840  0 -2240))
      (outline (path signal 100  -4060 -2840  0 -2840))
      (outline (path signal 100  0 -2240  -4060 -2240))
      (outline (path signal 100  0 -300  0 300))
      (outline (path signal 100  -4060 -300  0 -300))
      (outline (path signal 100  0 300  -4060 300))
      (outline (path signal 100  -12570 -49530  -12570 1270))
      (outline (path signal 100  -4060 -49530  -12570 -49530))
      (outline (path signal 100  -4060 300  -4060 -49530))
      (outline (path signal 100  -5030 1270  -4060 300))
      (outline (path signal 100  -12570 1270  -5030 1270))
      (pin Oval[A]Pad_1700x1700_um 40 -2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 38 -2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 36 -2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 34 -2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 32 -2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 -2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 -2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 -2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 -2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 -2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 -2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 -2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 -2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 -2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 -2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (outline (path signal 50  6030 1050  -950 1050))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  620 -920  4460 -920))
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  740 800  740 -800))
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "TerminalBlock_RND:TerminalBlock_RND_205-00003_1x04_P5.00mm_Horizontal"
      (outline (path signal 50  18000 5500  -3000 5500))
      (outline (path signal 50  18000 -4500  18000 5500))
      (outline (path signal 50  -3000 -4500  18000 -4500))
      (outline (path signal 50  -3000 5500  -3000 -4500))
      (outline (path signal 120  -2800 -4300  -1300 -4300))
      (outline (path signal 120  -2800 -2560  -2800 -4300))
      (outline (path signal 120  13820 -976  13726 -1069))
      (outline (path signal 120  16070 1275  16011 1216))
      (outline (path signal 120  13990 -1216  13931 -1274))
      (outline (path signal 120  16275 1069  16181 976))
      (outline (path signal 100  15955 1138  13863 -955))
      (outline (path signal 100  16138 955  14046 -1138))
      (outline (path signal 120  8820 -976  8726 -1069))
      (outline (path signal 120  11070 1275  11011 1216))
      (outline (path signal 120  8990 -1216  8931 -1274))
      (outline (path signal 120  11275 1069  11181 976))
      (outline (path signal 100  10955 1138  8863 -955))
      (outline (path signal 100  11138 955  9046 -1138))
      (outline (path signal 120  3820 -976  3726 -1069))
      (outline (path signal 120  6070 1275  6011 1216))
      (outline (path signal 120  3990 -1216  3931 -1274))
      (outline (path signal 120  6275 1069  6181 976))
      (outline (path signal 100  5955 1138  3863 -955))
      (outline (path signal 100  6138 955  4046 -1138))
      (outline (path signal 100  955 1138  -1138 -955))
      (outline (path signal 100  1138 955  -955 -1138))
      (outline (path signal 120  17561 5060  17561 -4060))
      (outline (path signal 120  -2560 5060  -2560 -4060))
      (outline (path signal 120  -2560 -4060  17561 -4060))
      (outline (path signal 120  -2560 5060  17561 5060))
      (outline (path signal 120  -2560 -2500  17561 -2500))
      (outline (path signal 100  -2500 -2500  17500 -2500))
      (outline (path signal 100  -2500 -2500  -2500 5000))
      (outline (path signal 100  -1000 -4000  -2500 -2500))
      (outline (path signal 100  17500 -4000  -1000 -4000))
      (outline (path signal 100  17500 5000  17500 -4000))
      (outline (path signal 100  -2500 5000  17500 5000))
      (outline (path signal 120  15900 3000  15822.2 2633.94  15602.2 2331.17  15278.1 2144.05
            14905.9 2104.93  14550 2220.58  14271.9 2470.99  14119.7 2812.88
            14119.7 3187.12  14271.9 3529.01  14550 3779.42  14905.9 3895.07
            15278.1 3855.95  15602.2 3668.83  15822.2 3366.06  15900 3000))
      (outline (path signal 100  15900 3000  15822.2 2633.94  15602.2 2331.17  15278.1 2144.05
            14905.9 2104.93  14550 2220.58  14271.9 2470.99  14119.7 2812.88
            14119.7 3187.12  14271.9 3529.01  14550 3779.42  14905.9 3895.07
            15278.1 3855.95  15602.2 3668.83  15822.2 3366.06  15900 3000))
      (outline (path signal 120  16680 0  16597.8 -519.149  16359.1 -987.479  15987.5 -1359.15
            15519.1 -1597.78  15000 -1680  14480.9 -1597.78  14012.5 -1359.15
            13640.9 -987.479  13402.2 -519.149  13320 0  13402.2 519.149
            13640.9 987.479  14012.5 1359.15  14480.9 1597.78  15000 1680
            15519.1 1597.78  15987.5 1359.15  16359.1 987.479  16597.8 519.149
            16680 0))
      (outline (path signal 100  16500 0  16418.7 -487.049  16183.7 -921.319  15820.4 -1255.75
            15368.2 -1454.1  14876.1 -1494.88  14397.5 -1373.66  13984.1 -1103.59
            13680.8 -713.921  13520.5 -246.892  13520.5 246.892  13680.8 713.921
            13984.1 1103.59  14397.5 1373.66  14876.1 1494.88  15368.2 1454.1
            15820.4 1255.75  16183.7 921.319  16418.7 487.049  16500 0))
      (outline (path signal 120  10900 3000  10822.2 2633.94  10602.2 2331.17  10278.1 2144.05
            9905.92 2104.93  9550 2220.58  9271.89 2470.99  9119.67 2812.88
            9119.67 3187.12  9271.89 3529.01  9550 3779.42  9905.92 3895.07
            10278.1 3855.95  10602.2 3668.83  10822.2 3366.06  10900 3000))
      (outline (path signal 100  10900 3000  10822.2 2633.94  10602.2 2331.17  10278.1 2144.05
            9905.92 2104.93  9550 2220.58  9271.89 2470.99  9119.67 2812.88
            9119.67 3187.12  9271.89 3529.01  9550 3779.42  9905.92 3895.07
            10278.1 3855.95  10602.2 3668.83  10822.2 3366.06  10900 3000))
      (outline (path signal 120  11680 0  11597.8 -519.149  11359.1 -987.479  10987.5 -1359.15
            10519.1 -1597.78  10000 -1680  9480.85 -1597.78  9012.52 -1359.15
            8640.85 -987.479  8402.23 -519.149  8320 0  8402.23 519.149
            8640.85 987.479  9012.52 1359.15  9480.85 1597.78  10000 1680
            10519.1 1597.78  10987.5 1359.15  11359.1 987.479  11597.8 519.149
            11680 0))
      (outline (path signal 100  11500 0  11418.7 -487.049  11183.7 -921.319  10820.4 -1255.75
            10368.2 -1454.1  9876.13 -1494.88  9397.46 -1373.66  8984.08 -1103.59
            8680.79 -713.921  8520.46 -246.892  8520.46 246.892  8680.79 713.921
            8984.08 1103.59  9397.46 1373.66  9876.13 1494.88  10368.2 1454.1
            10820.4 1255.75  11183.7 921.319  11418.7 487.049  11500 0))
      (outline (path signal 120  5900 3000  5822.19 2633.94  5602.22 2331.17  5278.11 2144.05
            4905.92 2104.93  4550 2220.58  4271.89 2470.99  4119.67 2812.88
            4119.67 3187.12  4271.89 3529.01  4550 3779.42  4905.92 3895.07
            5278.11 3855.95  5602.22 3668.83  5822.19 3366.06  5900 3000))
      (outline (path signal 100  5900 3000  5822.19 2633.94  5602.22 2331.17  5278.11 2144.05
            4905.92 2104.93  4550 2220.58  4271.89 2470.99  4119.67 2812.88
            4119.67 3187.12  4271.89 3529.01  4550 3779.42  4905.92 3895.07
            5278.11 3855.95  5602.22 3668.83  5822.19 3366.06  5900 3000))
      (outline (path signal 120  6680 0  6597.77 -519.149  6359.15 -987.479  5987.48 -1359.15
            5519.15 -1597.78  5000 -1680  4480.85 -1597.78  4012.52 -1359.15
            3640.85 -987.479  3402.22 -519.149  3320 0  3402.22 519.149
            3640.85 987.479  4012.52 1359.15  4480.85 1597.78  5000 1680
            5519.15 1597.78  5987.48 1359.15  6359.15 987.479  6597.77 519.149
            6680 0))
      (outline (path signal 100  6500 0  6418.73 -487.049  6183.71 -921.319  5820.42 -1255.75
            5368.23 -1454.1  4876.13 -1494.88  4397.46 -1373.66  3984.08 -1103.59
            3680.79 -713.921  3520.46 -246.892  3520.46 246.892  3680.79 713.921
            3984.08 1103.59  4397.46 1373.66  4876.13 1494.88  5368.23 1454.1
            5820.42 1255.75  6183.71 921.319  6418.73 487.049  6500 0))
      (outline (path signal 120  900 3000  822.191 2633.94  602.218 2331.17  278.115 2144.05
            -94.076 2104.93  -450 2220.58  -728.115 2470.99  -880.333 2812.88
            -880.333 3187.12  -728.115 3529.01  -450 3779.42  -94.076 3895.07
            278.115 3855.95  602.218 3668.83  822.191 3366.06  900 3000))
      (outline (path signal 100  900 3000  822.191 2633.94  602.218 2331.17  278.115 2144.05
            -94.076 2104.93  -450 2220.58  -728.115 2470.99  -880.333 2812.88
            -880.333 3187.12  -728.115 3529.01  -450 3779.42  -94.076 3895.07
            278.115 3855.95  602.218 3668.83  822.191 3366.06  900 3000))
      (outline (path signal 100  1500 0  1418.73 -487.049  1183.71 -921.319  820.422 -1255.75
            368.228 -1454.1  -123.869 -1494.88  -602.543 -1373.66  -1015.92 -1103.59
            -1319.21 -713.921  -1479.54 -246.892  -1479.54 246.892  -1319.21 713.921
            -1015.92 1103.59  -602.543 1373.66  -123.869 1494.88  368.228 1454.1
            820.422 1255.75  1183.71 921.319  1418.73 487.049  1500 0))
      (pin Round[A]Pad_2500_um 4 15000 0)
      (pin Round[A]Pad_2500_um 3 10000 0)
      (pin Round[A]Pad_2500_um 2 5000 0)
      (pin Rect[A]Pad_2500x2500_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image homecomputer2:PinHeader_2x08_P2.54mm_Vertical_FIXED
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -19550  4350 1800))
      (outline (path signal 50  -1800 -19550  4350 -19550))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -19110  3870 -19110))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -19050  -1270 0))
      (outline (path signal 100  3810 -19050  -1270 -19050))
      (outline (path signal 100  3810 1270  3810 -19050))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 9 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 11 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 13 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 15 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 16 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image MountingHole:MountingHole_3.2mm_M3
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (keepout "" (circle Component 3200))
      (keepout "" (circle Copper 3200))
    )
    (image "homecomputer2:Battery_Holder_Coin_2032_BS-7_FIXED"
      (outline (path signal 100  18643.6 0  18565.2 -1321.82  18330.9 -2625.09  17944.2 -3891.5
            17410.4 -5103.29  16737 -6243.44  15933.5 -7295.94  15011.2 -8246.02
            13983 -9080.35  12863.3 -9787.21  11667.8 -10356.7  10413.5 -10780.8
            9117.7 -11053.5  7798.78 -11171.1  6475.22 -11131.9  5165.58 -10936.3
            3888.26 -10587.3  2661.19 -10089.7  1501.59 -9450.38  425.738 -8678.43
            -551.261 -7784.65  -1415.69 -6781.6  -2155.42 -5683.34  -2760.07 -4505.31
            -3221.14 -3264.03  -3532.16 -1976.93  -3688.77 -662.073  -3688.77 662.073
            -3532.16 1976.93  -3221.14 3264.03  -2760.07 4505.31  -2155.42 5683.34
            -1415.69 6781.6  -551.261 7784.65  425.738 8678.43  1501.59 9450.38
            2661.19 10089.7  3888.26 10587.3  5165.58 10936.3  6475.22 11131.9
            7798.78 11171.1  9117.7 11053.5  10413.5 10780.8  11667.8 10356.7
            12863.3 9787.21  13983 9080.35  15011.2 8246.02  15933.5 7295.94
            16737 6243.44  17410.4 5103.29  17944.2 3891.5  18330.9 2625.09
            18565.2 1321.82  18643.6 0))
      (outline (path signal 100  18694.4 0  18615.6 -1327.83  18380.3 -2637.02  17991.8 -3909.19
            17455.6 -5126.48  16779.2 -6271.82  15972 -7329.1  15045.5 -8283.51
            14012.6 -9121.63  12887.8 -9831.7  11686.9 -10403.8  10426.8 -10829.8
            9125.2 -11103.8  7800.29 -11221.9  6470.71 -11182.5  5155.12 -10986.1
            3871.99 -10635.4  2639.34 -10135.5  1474.47 -9493.34  393.73 -8717.88
            -587.71 -7820.04  -1456.07 -6812.42  -2199.16 -5709.18  -2806.56 -4525.79
            -3269.72 -3278.86  -3582.16 -1985.91  -3739.48 -665.083  -3739.48 665.083
            -3582.16 1985.91  -3269.72 3278.86  -2806.56 4525.79  -2199.16 5709.18
            -1456.07 6812.42  -587.71 7820.04  393.73 8717.88  1474.47 9493.34
            2639.34 10135.5  3871.99 10635.4  5155.12 10986.1  6470.71 11182.5
            7800.29 11221.9  9125.2 11103.8  10426.8 10829.8  11686.9 10403.8
            12887.8 9831.7  14012.6 9121.63  15045.5 8283.51  15972 7329.1
            16779.2 6271.82  17455.6 5126.48  17991.8 3909.19  18380.3 2637.02
            18615.6 1327.83  18694.4 0))
      (outline (path signal 100  17983.2 3810  20675.6 3810))
      (outline (path signal 100  17983.2 -3810  20675.6 -3810))
      (outline (path signal 100  20675.6 3810  20675.6 -3810))
      (outline (path signal 100  18034 3911.6  20777.2 3911.6))
      (outline (path signal 100  18034 -3911.6  20777.2 -3911.6))
      (outline (path signal 100  20777.2 3911.6  20777.2 1066.8))
      (outline (path signal 100  20777.2 -3911.6  20777.2 -1066.8))
      (outline (path signal 50  -3962.4 11430  -3962.4 -11430))
      (outline (path signal 50  21513.8 11430  21513.8 -11430))
      (outline (path signal 50  -3962.4 11430  21513.8 11430))
      (outline (path signal 50  -3962.4 -11430  21513.8 -11430))
      (pin Round[A]Pad_2500_um 1 20000 0)
      (pin Rect[A]Pad_2170x2170_um 2 0 0)
    )
    (image "Connector_Audio:Jack_3.5mm_CUI_SJ1-3533NG_Horizontal_CircularHoles"
      (outline (path signal 50  4700 5700  -4500 5700))
      (outline (path signal 50  4700 -13300  4700 5700))
      (outline (path signal 50  -4500 -13300  4700 -13300))
      (outline (path signal 50  -4500 5700  -4500 -13300))
      (outline (path signal 120  -2220 1320  -2220 5320))
      (outline (path signal 120  -4120 1320  -2220 1320))
      (outline (path signal 120  -4120 -12920  -4120 1320))
      (outline (path signal 120  4320 -12920  -4120 -12920))
      (outline (path signal 120  4320 1320  4320 -12920))
      (outline (path signal 120  4020 1320  4320 1320))
      (outline (path signal 120  4020 5320  4020 1320))
      (outline (path signal 120  -2220 5320  4020 5320))
      (outline (path signal 100  -2100 1200  -2100 5200))
      (outline (path signal 100  -4000 1200  -2100 1200))
      (outline (path signal 100  -4000 -12800  -4000 1200))
      (outline (path signal 100  4200 -12800  -4000 -12800))
      (outline (path signal 100  4200 1200  4200 -12800))
      (outline (path signal 100  3900 1200  4200 1200))
      (outline (path signal 100  3900 5200  3900 1200))
      (outline (path signal 100  -2100 5200  3900 5200))
      (pin Round[A]Pad_2800_um R 2000 -7900)
      (pin Round[A]Pad_2800_um T 2000 -2400)
      (pin Round[A]Pad_2800_um S 0 0)
    )
    (image "homecomputer2:CUI_RCJ-041"
      (outline (path signal 127  -10000 5000  -1500 5000))
      (outline (path signal 127  -1500 5000  0 5000))
      (outline (path signal 127  0 5000  0 4150))
      (outline (path signal 127  0 4150  0 3500))
      (outline (path signal 127  0 3500  0 -3500))
      (outline (path signal 127  0 -3500  0 -4150))
      (outline (path signal 127  0 -4150  0 -5000))
      (outline (path signal 127  0 -5000  -1500 -5000))
      (outline (path signal 127  -1500 -5000  -10000 -5000))
      (outline (path signal 127  -10000 -5000  -10000 -2000))
      (outline (path signal 127  -10000 -2000  -9600 -2000))
      (outline (path signal 127  -9600 -2000  -9600 2000))
      (outline (path signal 127  -9600 2000  -10000 2000))
      (outline (path signal 127  -10000 2000  -10000 5000))
      (outline (path signal 127  -1500 5000  -1500 3525))
      (outline (path signal 127  -1500 3500  0 3500))
      (outline (path signal 127  -1500 -3500  0 -3500))
      (outline (path signal 127  -1500 -5000  -1500 -3500))
      (outline (path signal 1  -1700 5150  -1700 3350))
      (outline (path signal 1  -1700 3350  0 3350))
      (outline (path signal 1  0 3350  0 5150))
      (outline (path signal 1  0 5150  -1700 5150))
      (outline (path signal 1  -1700 -3350  -1700 -5150))
      (outline (path signal 1  -1700 -5150  0 -5150))
      (outline (path signal 1  0 -5150  0 -3350))
      (outline (path signal 1  0 -3350  -1700 -3350))
      (outline (path signal 127  -10000 -5000  -2000 -5000))
      (outline (path signal 127  0 -3000  0 3000))
      (outline (path signal 127  -10000 -5000  -10000 -2000))
      (outline (path signal 127  -10000 -2000  -9600 -2000))
      (outline (path signal 127  -9600 2000  -10000 2000))
      (outline (path signal 127  -10000 2000  -10000 5000))
      (outline (path signal 127  -10000 5000  -2000 5000))
      (outline (path signal 127  -9600 1000  -9600 2000))
      (outline (path signal 50  -10250 -5250  -1950 -5250))
      (outline (path signal 50  -1950 -5250  -1950 -5400))
      (outline (path signal 50  -1950 -5400  250 -5400))
      (outline (path signal 50  250 -5400  250 -4400))
      (outline (path signal 50  250 -4400  9750 -4400))
      (outline (path signal 50  9750 -4400  9750 4400))
      (outline (path signal 50  9750 4400  250 4400))
      (outline (path signal 50  250 4400  250 5400))
      (outline (path signal 50  250 5400  -1950 5400))
      (outline (path signal 50  -1950 5400  -1950 5250))
      (outline (path signal 50  -1950 5250  -10250 5250))
      (outline (path signal 50  -10250 5250  -10250 -5250))
      (outline (path signal 200  -3890 -5513  -3940 -5599.6  -4040 -5599.6  -4090 -5513
            -4040 -5426.4  -3940 -5426.4  -3890 -5513))
      (outline (path signal 200  -3890 -5513  -3940 -5599.6  -4040 -5599.6  -4090 -5513
            -4040 -5426.4  -3940 -5426.4  -3890 -5513))
      (outline (path signal 127  250 4150  8890 4150))
      (outline (path signal 127  9500 3540  9500 -3760))
      (outline (path signal 127  9110 -4150  250 -4150))
      (outline (path signal 127  0 4150  8910 4150))
      (outline (path signal 127  9500 3560  9500 -3760))
      (outline (path signal 127  9110 -4150  0 -4150))
      (outline (path signal 127  -9600 -2000  -9600 -1000))
      (pin Oval[A]Pad_2100x4200_um 1 -4000 0)
      (pin Oval[A]Pad_3100x1550_um 2 -8500 0)
    )
    (image "Package_TO_SOT_THT:TO-92L_HandSolder"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 3050))
      (outline (path signal 50  -1450 3050  -1460 -2010))
      (outline (path signal 50  -1460 3050  4000 3050))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin "Rect[A][0,-400]Pad_1100x1800_um" 1 0 0)
      (pin "RoundRect[A][0,-400]Pad_1100x1800_276.046_um" 3 2540 0)
      (pin RoundRect[A][0,400]Pad_1100x1800_276.046_um 2 1270 1270)
    )
    (image "Crystal:Crystal_HC18-U_Vertical"
      (outline (path signal 50  8400 2800  -3500 2800))
      (outline (path signal 50  8400 -2800  8400 2800))
      (outline (path signal 50  -3500 -2800  8400 -2800))
      (outline (path signal 50  -3500 2800  -3500 -2800))
      (outline (path signal 120  -675 -2525  5575 -2525))
      (outline (path signal 120  -675 2525  5575 2525))
      (outline (path signal 100  -550 -2000  5450 -2000))
      (outline (path signal 100  -550 2000  5450 2000))
      (outline (path signal 100  -675 -2325  5575 -2325))
      (outline (path signal 100  -675 2325  5575 2325))
      (pin Round[A]Pad_1500_um 2 4900 0)
      (pin Round[A]Pad_1500_um 1 0 0)
    )
    (image Crystal:Crystal_Round_D1.5mm_Vertical
      (outline (path signal 50  2450 0  2371.69 -494.427  2144.43 -940.456  1790.46 -1294.43
            1344.43 -1521.69  850 -1600  355.573 -1521.69  -90.456 -1294.43
            -444.427 -940.456  -671.69 -494.427  -750 0  -671.69 494.427
            -444.427 940.456  -90.456 1294.43  355.573 1521.69  850 1600
            1344.43 1521.69  1790.46 1294.43  2144.43 940.456  2371.69 494.427
            2450 0))
      (outline (path signal 100  1600 0  1525.73 -325.413  1317.62 -586.374  1016.89 -731.196
            683.109 -731.196  382.383 -586.374  174.273 -325.413  100 0
            174.273 325.413  382.383 586.374  683.109 731.196  1016.89 731.196
            1317.62 586.374  1525.73 325.413  1600 0))
      (pin Round[A]Pad_1000_um 2 1700 0)
      (pin Round[A]Pad_1000_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket_LongPads"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  9060 -24250  9060 1390))
      (outline (path signal 120  -1440 -24250  9060 -24250))
      (outline (path signal 120  -1440 1390  -1440 -24250))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -24190  6060 1330))
      (outline (path signal 120  1560 -24190  6060 -24190))
      (outline (path signal 120  1560 1330  1560 -24190))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 20 7620 0)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket_LongPads"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 120  16680 1390  -1440 1390))
      (outline (path signal 120  16680 -49650  16680 1390))
      (outline (path signal 120  -1440 -49650  16680 -49650))
      (outline (path signal 120  -1440 1390  -1440 -49650))
      (outline (path signal 120  13680 1330  8620 1330))
      (outline (path signal 120  13680 -49590  13680 1330))
      (outline (path signal 120  1560 -49590  13680 -49590))
      (outline (path signal 120  1560 1330  1560 -49590))
      (outline (path signal 120  6620 1330  1560 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_2400x1600_um 40 15240 0)
      (pin Oval[A]Pad_2400x1600_um 20 0 -48260)
      (pin Oval[A]Pad_2400x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_2400x1600_um 19 0 -45720)
      (pin Oval[A]Pad_2400x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_2400x1600_um 18 0 -43180)
      (pin Oval[A]Pad_2400x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_2400x1600_um 17 0 -40640)
      (pin Oval[A]Pad_2400x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_2400x1600_um 16 0 -38100)
      (pin Oval[A]Pad_2400x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_2400x1600_um 15 0 -35560)
      (pin Oval[A]Pad_2400x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 0 -33020)
      (pin Oval[A]Pad_2400x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_2400x1600_um 13 0 -30480)
      (pin Oval[A]Pad_2400x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-24_W7.62mm_Socket_LongPads"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  9060 -29330  9060 1390))
      (outline (path signal 120  -1440 -29330  9060 -29330))
      (outline (path signal 120  -1440 1390  -1440 -29330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -29270  6060 1330))
      (outline (path signal 120  1560 -29270  6060 -29270))
      (outline (path signal 120  1560 1330  1560 -29270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -29270  8890 1330))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 24 7620 0)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -27940)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket_LongPads"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  9060 -19170  9060 1390))
      (outline (path signal 120  -1440 -19170  9060 -19170))
      (outline (path signal 120  -1440 1390  -1440 -19170))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_Socket_LongPads"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  9060 -9010  9060 1390))
      (outline (path signal 120  -1440 -9010  9060 -9010))
      (outline (path signal 120  -1440 1390  -1440 -9010))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -8950  6060 1330))
      (outline (path signal 120  1560 -8950  6060 -8950))
      (outline (path signal 120  1560 1330  1560 -8950))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 8 7620 0)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket_LongPads"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  9060 -16630  9060 1390))
      (outline (path signal 120  -1440 -16630  9060 -16630))
      (outline (path signal 120  -1440 1390  -1440 -16630))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Potentiometer_THT:Potentiometer_ACP_CA9-V10_Vertical"
      (outline (path signal 50  11450 7650  -1450 7650))
      (outline (path signal 50  11450 -2700  11450 7650))
      (outline (path signal 50  -1450 -2700  11450 -2700))
      (outline (path signal 50  -1450 7650  -1450 -2700))
      (outline (path signal 120  10120 1075  10120 -2520))
      (outline (path signal 120  10120 7521  10120 3925))
      (outline (path signal 120  -120 -1425  -120 -2520))
      (outline (path signal 120  -120 3574  -120 1425))
      (outline (path signal 120  -120 7521  -120 6426))
      (outline (path signal 120  -120 -2520  10120 -2520))
      (outline (path signal 120  -120 7521  10120 7521))
      (outline (path signal 100  10000 7400  0 7400))
      (outline (path signal 100  10000 -2400  10000 7400))
      (outline (path signal 100  0 -2400  10000 -2400))
      (outline (path signal 100  0 7400  0 -2400))
      (outline (path signal 100  6050 2500  5970.07 2098.18  5742.46 1757.54  5401.82 1529.93
            5000 1450  4598.18 1529.93  4257.54 1757.54  4029.93 2098.18
            3950 2500  4029.93 2901.82  4257.54 3242.46  4598.18 3470.07
            5000 3550  5401.82 3470.07  5742.46 3242.46  5970.07 2901.82
            6050 2500))
      (pin Round[A]Pad_2340_um 1 0 0)
      (pin Round[A]Pad_2340_um 2 10000 2500)
      (pin Round[A]Pad_2340_um 3 0 5000)
    )
    (image Resistor_THT:R_Array_SIP10
      (outline (path signal 50  24550 1650  -1700 1650))
      (outline (path signal 50  24550 -1650  24550 1650))
      (outline (path signal 50  -1700 -1650  24550 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  24300 1400  -1440 1400))
      (outline (path signal 120  24300 -1400  24300 1400))
      (outline (path signal 120  -1440 -1400  24300 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  24150 1250  -1290 1250))
      (outline (path signal 100  24150 -1250  24150 1250))
      (outline (path signal 100  -1290 -1250  24150 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 10 22860 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP6
      (outline (path signal 50  14400 1650  -1700 1650))
      (outline (path signal 50  14400 -1650  14400 1650))
      (outline (path signal 50  -1700 -1650  14400 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  14140 1400  -1440 1400))
      (outline (path signal 120  14140 -1400  14140 1400))
      (outline (path signal 120  -1440 -1400  14140 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  13990 1250  -1290 1250))
      (outline (path signal 100  13990 -1250  13990 1250))
      (outline (path signal 100  -1290 -1250  13990 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x02_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -4350  4350 1800))
      (outline (path signal 50  -1800 -4350  4350 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  3870 -3870))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -3810  -1270 0))
      (outline (path signal 100  3810 -3810  -1270 -3810))
      (outline (path signal 100  3810 1270  3810 -3810))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector:din6
      (outline (path signal 127  -10000 700  -10000 -12500))
      (outline (path signal 127  -10000 -12500  10000 -12500))
      (outline (path signal 127  10000 -12500  10000 700))
      (outline (path signal 50  -10250 -12750  -10250 6250))
      (outline (path signal 50  -10250 6250  10250 6250))
      (outline (path signal 50  10250 6250  10250 -12750))
      (outline (path signal 50  10250 -12750  -10250 -12750))
      (outline (path signal 200  11000 400  10950 313.397  10850 313.397  10800 400  10850 486.603
            10950 486.603  11000 400))
      (outline (path signal 200  11000 400  10950 313.397  10850 313.397  10800 400  10850 486.603
            10950 486.603  11000 400))
      (outline (path signal 127  -10000 700  -10000 -12500))
      (outline (path signal 127  -10000 -12500  10000 -12500))
      (outline (path signal 127  10000 -12500  10000 700))
      (outline (path signal 127  10000 700  -10000 700))
      (outline (path signal 127  -10000 700  -8500 700))
      (outline (path signal 127  -6500 700  -1000 700))
      (outline (path signal 127  1000 700  6500 700))
      (outline (path signal 127  10000 700  8500 700))
      (pin Round[A]Pad_1950_um 3 0 0)
      (pin Round[A]Pad_1950_um 2 5000 2500)
      (pin Round[A]Pad_1950_um 1 7500 0)
      (pin Round[A]Pad_1950_um 4 -5000 2500)
      (pin Round[A]Pad_1950_um 5 -7500 0)
      (pin Round[A]Pad_1950_um S1 -2500 -10000)
      (pin Round[A]Pad_1950_um S2 2500 -10000)
      (pin Round[A]Pad_1950_um 6 0 5000)
      (keepout "" (circle Component 2400 -7500 -5000))
      (keepout "" (circle Copper 2400 -7500 -5000))
      (keepout "" (circle Component 2400 7500 -5000))
      (keepout "" (circle Copper 2400 7500 -5000))
    )
    (image "Connector_Dsub:DSUB-9_Male_Horizontal_P2.77x2.84mm_EdgePinOffset9.90mm_Housed_MountingHolesOffset11.32mm"
      (outline (path signal 50  21500 2350  -10400 2350))
      (outline (path signal 50  21500 -19650  21500 2350))
      (outline (path signal 50  -10400 -19650  21500 -19650))
      (outline (path signal 50  -10400 2350  -10400 -19650))
      (outline (path signal 120  0 2321.32  -250 2754.34))
      (outline (path signal 120  250 2754.34  0 2321.32))
      (outline (path signal 120  -250 2754.34  250 2754.34))
      (outline (path signal 120  21025 1860  21025 -12680))
      (outline (path signal 120  -9945 1860  21025 1860))
      (outline (path signal 120  -9945 -12680  -9945 1860))
      (outline (path signal 100  19640 -12740  19640 -1420))
      (outline (path signal 100  16440 -12740  16440 -1420))
      (outline (path signal 100  -5360 -12740  -5360 -1420))
      (outline (path signal 100  -8560 -12740  -8560 -1420))
      (outline (path signal 100  20540 -13140  15540 -13140))
      (outline (path signal 100  20540 -18140  20540 -13140))
      (outline (path signal 100  15540 -18140  20540 -18140))
      (outline (path signal 100  15540 -13140  15540 -18140))
      (outline (path signal 100  -4460 -13140  -9460 -13140))
      (outline (path signal 100  -4460 -18140  -4460 -13140))
      (outline (path signal 100  -9460 -18140  -4460 -18140))
      (outline (path signal 100  -9460 -13140  -9460 -18140))
      (outline (path signal 100  13690 -13140  -2610 -13140))
      (outline (path signal 100  13690 -19140  13690 -13140))
      (outline (path signal 100  -2610 -19140  13690 -19140))
      (outline (path signal 100  -2610 -13140  -2610 -19140))
      (outline (path signal 100  20965 -12740  -9885 -12740))
      (outline (path signal 100  20965 -13140  20965 -12740))
      (outline (path signal 100  -9885 -13140  20965 -13140))
      (outline (path signal 100  -9885 -12740  -9885 -13140))
      (outline (path signal 100  20965 1800  -9885 1800))
      (outline (path signal 100  20965 -12740  20965 1800))
      (outline (path signal 100  -9885 -12740  20965 -12740))
      (outline (path signal 100  -9885 1800  -9885 -12740))
      (pin Round[A]Pad_4000_um 0 18040 -1420)
      (pin Round[A]Pad_4000_um 0@1 -6960 -1420)
      (pin Round[A]Pad_1600_um 9 9695 -2840)
      (pin Round[A]Pad_1600_um 8 6925 -2840)
      (pin Round[A]Pad_1600_um 7 4155 -2840)
      (pin Round[A]Pad_1600_um 6 1385 -2840)
      (pin Round[A]Pad_1600_um 5 11080 0)
      (pin Round[A]Pad_1600_um 4 8310 0)
      (pin Round[A]Pad_1600_um 3 5540 0)
      (pin Round[A]Pad_1600_um 2 2770 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image LED_THT:LED_D5.0mm
      (outline (path signal 50  4500 3250  -1950 3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 120  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (outline (path signal 100  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P2.00mm
      (outline (path signal 120  -1069.8 1395  -1069.8 995))
      (outline (path signal 120  -1269.8 1195  -869.801 1195))
      (outline (path signal 120  3081 370  3081 -370))
      (outline (path signal 120  3041 537  3041 -537))
      (outline (path signal 120  3001 664  3001 -664))
      (outline (path signal 120  2961 768  2961 -768))
      (outline (path signal 120  2921 859  2921 -859))
      (outline (path signal 120  2881 940  2881 -940))
      (outline (path signal 120  2841 1013  2841 -1013))
      (outline (path signal 120  2801 -840  2801 -1080))
      (outline (path signal 120  2801 1080  2801 840))
      (outline (path signal 120  2761 -840  2761 -1142))
      (outline (path signal 120  2761 1142  2761 840))
      (outline (path signal 120  2721 -840  2721 -1200))
      (outline (path signal 120  2721 1200  2721 840))
      (outline (path signal 120  2681 -840  2681 -1254))
      (outline (path signal 120  2681 1254  2681 840))
      (outline (path signal 120  2641 -840  2641 -1304))
      (outline (path signal 120  2641 1304  2641 840))
      (outline (path signal 120  2601 -840  2601 -1351))
      (outline (path signal 120  2601 1351  2601 840))
      (outline (path signal 120  2561 -840  2561 -1396))
      (outline (path signal 120  2561 1396  2561 840))
      (outline (path signal 120  2521 -840  2521 -1438))
      (outline (path signal 120  2521 1438  2521 840))
      (outline (path signal 120  2481 -840  2481 -1478))
      (outline (path signal 120  2481 1478  2481 840))
      (outline (path signal 120  2441 -840  2441 -1516))
      (outline (path signal 120  2441 1516  2441 840))
      (outline (path signal 120  2401 -840  2401 -1552))
      (outline (path signal 120  2401 1552  2401 840))
      (outline (path signal 120  2361 -840  2361 -1587))
      (outline (path signal 120  2361 1587  2361 840))
      (outline (path signal 120  2321 -840  2321 -1619))
      (outline (path signal 120  2321 1619  2321 840))
      (outline (path signal 120  2281 -840  2281 -1650))
      (outline (path signal 120  2281 1650  2281 840))
      (outline (path signal 120  2241 -840  2241 -1680))
      (outline (path signal 120  2241 1680  2241 840))
      (outline (path signal 120  2201 -840  2201 -1708))
      (outline (path signal 120  2201 1708  2201 840))
      (outline (path signal 120  2161 -840  2161 -1735))
      (outline (path signal 120  2161 1735  2161 840))
      (outline (path signal 120  2121 -840  2121 -1760))
      (outline (path signal 120  2121 1760  2121 840))
      (outline (path signal 120  2081 -840  2081 -1785))
      (outline (path signal 120  2081 1785  2081 840))
      (outline (path signal 120  2041 -840  2041 -1808))
      (outline (path signal 120  2041 1808  2041 840))
      (outline (path signal 120  2001 -840  2001 -1830))
      (outline (path signal 120  2001 1830  2001 840))
      (outline (path signal 120  1961 -840  1961 -1851))
      (outline (path signal 120  1961 1851  1961 840))
      (outline (path signal 120  1921 -840  1921 -1870))
      (outline (path signal 120  1921 1870  1921 840))
      (outline (path signal 120  1881 -840  1881 -1889))
      (outline (path signal 120  1881 1889  1881 840))
      (outline (path signal 120  1841 -840  1841 -1907))
      (outline (path signal 120  1841 1907  1841 840))
      (outline (path signal 120  1801 -840  1801 -1924))
      (outline (path signal 120  1801 1924  1801 840))
      (outline (path signal 120  1761 -840  1761 -1940))
      (outline (path signal 120  1761 1940  1761 840))
      (outline (path signal 120  1721 -840  1721 -1954))
      (outline (path signal 120  1721 1954  1721 840))
      (outline (path signal 120  1680 -840  1680 -1968))
      (outline (path signal 120  1680 1968  1680 840))
      (outline (path signal 120  1640 -840  1640 -1982))
      (outline (path signal 120  1640 1982  1640 840))
      (outline (path signal 120  1600 -840  1600 -1994))
      (outline (path signal 120  1600 1994  1600 840))
      (outline (path signal 120  1560 -840  1560 -2005))
      (outline (path signal 120  1560 2005  1560 840))
      (outline (path signal 120  1520 -840  1520 -2016))
      (outline (path signal 120  1520 2016  1520 840))
      (outline (path signal 120  1480 -840  1480 -2025))
      (outline (path signal 120  1480 2025  1480 840))
      (outline (path signal 120  1440 -840  1440 -2034))
      (outline (path signal 120  1440 2034  1440 840))
      (outline (path signal 120  1400 -840  1400 -2042))
      (outline (path signal 120  1400 2042  1400 840))
      (outline (path signal 120  1360 -840  1360 -2050))
      (outline (path signal 120  1360 2050  1360 840))
      (outline (path signal 120  1320 -840  1320 -2056))
      (outline (path signal 120  1320 2056  1320 840))
      (outline (path signal 120  1280 -840  1280 -2062))
      (outline (path signal 120  1280 2062  1280 840))
      (outline (path signal 120  1240 -840  1240 -2067))
      (outline (path signal 120  1240 2067  1240 840))
      (outline (path signal 120  1200 -840  1200 -2071))
      (outline (path signal 120  1200 2071  1200 840))
      (outline (path signal 120  1160 2074  1160 -2074))
      (outline (path signal 120  1120 2077  1120 -2077))
      (outline (path signal 120  1080 2079  1080 -2079))
      (outline (path signal 120  1040 2080  1040 -2080))
      (outline (path signal 120  1000 2080  1000 -2080))
      (outline (path signal 100  -502.554 1067.5  -502.554 667.5))
      (outline (path signal 100  -702.554 867.5  -302.554 867.5))
      (outline (path signal 50  3250 0  3173.33 -582.343  2948.56 -1125  2590.99 -1590.99
            2125 -1948.56  1582.34 -2173.33  1000 -2250  417.657 -2173.33
            -125 -1948.56  -590.99 -1590.99  -948.557 -1125  -1173.33 -582.343
            -1250 0  -1173.33 582.343  -948.557 1125  -590.99 1590.99  -125 1948.56
            417.657 2173.33  1000 2250  1582.34 2173.33  2125 1948.56  2590.99 1590.99
            2948.56 1125  3173.33 582.343  3250 0))
      (outline (path signal 120  3120 0  3041.39 -571.969  2811.37 -1101.52  2447.01 -1549.37
            1975.34 -1882.32  1431.33 -2075.66  855.326 -2115.06  290.055 -1997.59
            -222.562 -1731.98  -644.508 -1337.91  -944.488 -844.61  -1100.25 -288.673
            -1100.25 288.673  -944.488 844.61  -644.508 1337.91  -222.562 1731.98
            290.055 1997.59  855.326 2115.06  1431.33 2075.66  1975.34 1882.32
            2447.01 1549.37  2811.37 1101.52  3041.39 571.969  3120 0))
      (outline (path signal 100  3000 0  2918.99 -563.465  2682.51 -1081.28  2309.72 -1511.5
            1830.83 -1819.26  1284.63 -1979.64  715.37 -1979.64  169.17 -1819.26
            -309.721 -1511.5  -682.507 -1081.28  -918.986 -563.465  -1000 0
            -918.986 563.465  -682.507 1081.28  -309.721 1511.5  169.17 1819.26
            715.37 1979.64  1284.63 1979.64  1830.83 1819.26  2309.72 1511.5
            2682.51 1081.28  2918.99 563.465  3000 0))
      (pin Round[A]Pad_1200_um 2 2000 0)
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
    )
    (padstack Round[A]Pad_1000_um
      (shape (circle Component 1000))
      (shape (circle Copper 1000))
      (attach off)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle Component 1200))
      (shape (circle Copper 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle Component 1400))
      (shape (circle Copper 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle Component 1500))
      (shape (circle Copper 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle Component 1600))
      (shape (circle Copper 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle Component 1800))
      (shape (circle Copper 1800))
      (attach off)
    )
    (padstack Round[A]Pad_1950_um
      (shape (circle Component 1950))
      (shape (circle Copper 1950))
      (attach off)
    )
    (padstack Round[A]Pad_2340_um
      (shape (circle Component 2340))
      (shape (circle Copper 2340))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle Component 2500))
      (shape (circle Copper 2500))
      (attach off)
    )
    (padstack Round[A]Pad_2800_um
      (shape (circle Component 2800))
      (shape (circle Copper 2800))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle Component 4000))
      (shape (circle Copper 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path Component 1400  0 0  0 0))
      (shape (path Copper 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3100x1550_um
      (shape (path Component 1550  -775 0  775 0))
      (shape (path Copper 1550  -775 0  775 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path Component 1600  -400 0  400 0))
      (shape (path Copper 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path Component 1600  0 0  0 0))
      (shape (path Copper 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path Component 1700  0 0  0 0))
      (shape (path Copper 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2100x4200_um
      (shape (path Component 2100  0 -1050  0 1050))
      (shape (path Copper 2100  0 -1050  0 1050))
      (attach off)
    )
    (padstack RoundRect[A][0,400]Pad_1100x1800_276.046_um
      (shape (polygon Component 0  322.935 1296.85  369.413 1284.4  413.023 1264.06  452.439 1236.46
            486.464 1202.44  514.063 1163.02  534.398 1119.41  546.852 1072.93
            551.046 1025  551.046 -225  546.852 -272.935  534.398 -319.413
            514.063 -363.023  486.464 -402.439  452.439 -436.464  413.023 -464.063
            369.413 -484.398  322.935 -496.852  275 -501.046  -275 -501.046
            -322.935 -496.852  -369.413 -484.398  -413.023 -464.063  -452.439 -436.464
            -486.464 -402.439  -514.063 -363.023  -534.398 -319.413  -546.852 -272.935
            -551.046 -225  -551.046 1025  -546.852 1072.93  -534.398 1119.41
            -514.063 1163.02  -486.464 1202.44  -452.439 1236.46  -413.023 1264.06
            -369.413 1284.4  -322.935 1296.85  -275 1301.05  275 1301.05
            322.935 1296.85))
      (shape (polygon Copper 0  322.935 1296.85  369.413 1284.4  413.023 1264.06  452.439 1236.46
            486.464 1202.44  514.063 1163.02  534.398 1119.41  546.852 1072.93
            551.046 1025  551.046 -225  546.852 -272.935  534.398 -319.413
            514.063 -363.023  486.464 -402.439  452.439 -436.464  413.023 -464.063
            369.413 -484.398  322.935 -496.852  275 -501.046  -275 -501.046
            -322.935 -496.852  -369.413 -484.398  -413.023 -464.063  -452.439 -436.464
            -486.464 -402.439  -514.063 -363.023  -534.398 -319.413  -546.852 -272.935
            -551.046 -225  -551.046 1025  -546.852 1072.93  -534.398 1119.41
            -514.063 1163.02  -486.464 1202.44  -452.439 1236.46  -413.023 1264.06
            -369.413 1284.4  -322.935 1296.85  -275 1301.05  275 1301.05
            322.935 1296.85))
      (attach off)
    )
    (padstack "RoundRect[A][0,-400]Pad_1100x1800_276.046_um"
      (shape (polygon Component 0  322.935 496.852  369.413 484.398  413.023 464.063
            452.439 436.464  486.464 402.439  514.063 363.023  534.398 319.413
            546.852 272.935  551.046 225  551.046 -1025  546.852 -1072.93
            534.398 -1119.41  514.063 -1163.02  486.464 -1202.44  452.439 -1236.46
            413.023 -1264.06  369.413 -1284.4  322.935 -1296.85  275 -1301.05
            -275 -1301.05  -322.935 -1296.85  -369.413 -1284.4  -413.023 -1264.06
            -452.439 -1236.46  -486.464 -1202.44  -514.063 -1163.02  -534.398 -1119.41
            -546.852 -1072.93  -551.046 -1025  -551.046 225  -546.852 272.935
            -534.398 319.413  -514.063 363.023  -486.464 402.439  -452.439 436.464
            -413.023 464.063  -369.413 484.398  -322.935 496.852  -275 501.046
            275 501.046  322.935 496.852))
      (shape (polygon Copper 0  322.935 496.852  369.413 484.398  413.023 464.063  452.439 436.464
            486.464 402.439  514.063 363.023  534.398 319.413  546.852 272.935
            551.046 225  551.046 -1025  546.852 -1072.93  534.398 -1119.41
            514.063 -1163.02  486.464 -1202.44  452.439 -1236.46  413.023 -1264.06
            369.413 -1284.4  322.935 -1296.85  275 -1301.05  -275 -1301.05
            -322.935 -1296.85  -369.413 -1284.4  -413.023 -1264.06  -452.439 -1236.46
            -486.464 -1202.44  -514.063 -1163.02  -534.398 -1119.41  -546.852 -1072.93
            -551.046 -1025  -551.046 225  -546.852 272.935  -534.398 319.413
            -514.063 363.023  -486.464 402.439  -452.439 436.464  -413.023 464.063
            -369.413 484.398  -322.935 496.852  -275 501.046  275 501.046
            322.935 496.852))
      (attach off)
    )
    (padstack Rect[A]Pad_2170x2170_um
      (shape (rect Component -1085 -1085 1085 1085))
      (shape (rect Copper -1085 -1085 1085 1085))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect Component -1200 -800 1200 800))
      (shape (rect Copper -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_2500x2500_um
      (shape (rect Component -1250 -1250 1250 1250))
      (shape (rect Copper -1250 -1250 1250 1250))
      (attach off)
    )
    (padstack "Rect[A][0,-400]Pad_1100x1800_um"
      (shape (rect Component -550 -1300 550 500))
      (shape (rect Copper -550 -1300 550 500))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect Component -600 -600 600 600))
      (shape (rect Copper -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect Component -800 -800 800 800))
      (shape (rect Copper -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect Component -850 -850 850 850))
      (shape (rect Copper -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect Component -900 -900 900 900))
      (shape (rect Copper -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_889:584.2_um"
      (shape (circle Component 889))
      (shape (circle Copper 889))
      (attach off)
    )
  )
  (network
    (net GND
      (pins P5-9 C53-2 J6-39 U14-14 U38-7 U32-7 U32-2 U29-7 P1-3 P1-2 K3-1 J5-9 BT2-2
        J9-T J8-1 C56-2 C55-2 C54-2 C18-2 C16-2 C15-2 C14-2 C11-2 C10-2 C9-2 C8-2
        C7-2 U37-1 U36-1 U34-24 U34-1 U3-7 U30-14 U28-10 U27-10 U27-1 U26-10 U26-1
        U25-12 U23-10 U23-19 U21-10 U21-19 U20-10 U20-19 U19-10 U19-19 U19-1 U18-10
        U18-19 U17-10 U16-12 U15-10 U13-15 U12-4 U10-20 U10-19 U10-25 U10-22 U9-10
        U8-10 U8-1 U7-7 U5-14 U4-21 U2-16 U1-7 RV2-1 RV2-2 RV1-1 RV1-2 R12-2 R11-2
        R10-2 R8-2 R7-2 P4-4 P3-4 P2-1 K2-1 J7-2 J4-2 J3-8 J2-8 C50-2 C49-1 C48-2
        C46-2 C44-2 C43-2 C42-2 C41-2 C40-2 C39-2 C38-2 C37-2 C36-2 C35-2 C34-2 C33-2
        C32-2 C31-2 C30-2 C29-2 C28-2 C26-2 C23-2 C21-2 C20-2 C17-2 C12-2 C5-2 C4-2
        C3-2 C2-2 C1-2)
    )
    (net VCC
      (pins C53-1 J6-1 U14-28 R19-1 U38-14 U32-14 U29-14 P1-4 K3-3 J5-16 C56-1 C55-1
        C54-1 C18-1 C16-1 C15-1 C14-1 C11-1 C10-1 C9-1 C8-1 C7-1 U37-20 U37-24 U36-20
        U36-24 U34-40 U34-25 U3-14 U30-28 U28-20 U27-20 U26-20 U25-33 U23-20 U21-20
        U20-20 U19-20 U18-20 U17-20 U16-24 U15-20 U13-16 U12-1 U10-40 U10-13 U10-12
        U9-20 U8-20 U7-14 U5-28 U4-8 U2-32 U1-14 RR4-1 RR3-1 RR2-1 RR1-1 R18-1 R17-1
        R5-1 R2-1 P4-8 P4-1 P3-8 P3-1 L1-1 K2-3 K1-3 J3-7 J2-7 C42-1 C41-1 C40-1 C39-1
        C38-1 C37-1 C36-1 C35-1 C34-1 C33-1 C31-1 C30-1 C29-1 C28-1 C26-1 C25-2 C23-1
        C21-1 C20-1 C17-1 C12-1 C5-1 C4-1 C2-1 C1-1)
    )
    (net "Net-(C3-Pad1)"
      (pins U7-3 R2-2 R1-1 C3-1)
    )
    (net "Net-(C13-Pad1)"
      (pins U13-1 C13-1)
    )
    (net "Net-(C13-Pad2)"
      (pins U13-3 C13-2)
    )
    (net "Net-(C22-Pad1)"
      (pins U13-4 C22-1)
    )
    (net "Net-(D2-Pad2)"
      (pins R3-1 D2-2)
    )
    (net "Net-(K1-Pad2)"
      (pins U2-30 K1-2)
    )
    (net "Net-(K2-Pad2)"
      (pins U5-1 K2-2)
    )
    (net "Net-(U1-Pad9)"
      (pins U7-8 U1-9)
    )
    (net "Net-(U1-Pad13)"
      (pins U7-12 U1-13)
    )
    (net "Net-(U10-Pad15)"
      (pins U10-15 U10-9)
    )
    (net "Net-(C22-Pad2)"
      (pins U13-5 C22-2)
    )
    (net "Net-(C25-Pad1)"
      (pins U13-2 C25-1)
    )
    (net "Net-(C32-Pad1)"
      (pins U13-6 C32-1)
    )
    (net "Net-(C43-Pad1)"
      (pins X2-1 U25-40 C43-1)
    )
    (net "Net-(C44-Pad1)"
      (pins X2-2 U25-39 C44-1)
    )
    (net "Net-(C46-Pad1)"
      (pins Q2-3 L1-2 C48-1 C46-1)
    )
    (net /Video/COMVID
      (pins J8-2 C47-2)
    )
    (net "Net-(C47-Pad1)"
      (pins R9-2 C47-1)
    )
    (net "Net-(C49-Pad2)"
      (pins RV1-3 R15-2 R13-1 C51-1 C49-2)
    )
    (net "Net-(C50-Pad1)"
      (pins RV2-3 R16-2 R14-1 C52-1 C50-1)
    )
    (net B_INT
      (pins J6-10 U7-9 RR2-4 J1-8 J1-7 J1-6 J1-5)
    )
    (net V_INT
      (pins U25-16 J1-4)
    )
    (net VIA2_INT
      (pins U37-21 J1-3)
    )
    (net VIA1_INT
      (pins U36-21 J1-2)
    )
    (net "Net-(J1-Pad1)"
      (pins U1-6 J1-1)
    )
    (net P1_B
      (pins U34-16 RR3-3 J2-9)
    )
    (net P1_A
      (pins U34-17 RR3-2 J2-6)
    )
    (net P1_R
      (pins U34-18 RR4-5 J2-4)
    )
    (net P1_L
      (pins U34-19 RR4-4 J2-3)
    )
    (net P1_D
      (pins U34-20 RR4-3 J2-2)
    )
    (net P1_U
      (pins U34-21 RR4-2 J2-1)
    )
    (net P2_B
      (pins U34-8 RR3-5 J3-9)
    )
    (net P2_A
      (pins U34-9 RR3-4 J3-6)
    )
    (net P2_R
      (pins U34-10 RR4-10 J3-4)
    )
    (net P2_L
      (pins U34-11 RR4-9 J3-3)
    )
    (net P2_D
      (pins U34-12 RR4-8 J3-2)
    )
    (net P2_U
      (pins U34-13 RR4-7 J3-1)
    )
    (net "Net-(J4-Pad3)"
      (pins U38-6 R17-2 J4-3)
    )
    (net SERSRQ
      (pins U37-18 J4-1)
    )
    (net SERCLKIN
      (pins U38-4 U36-2 R5-2 J4-4)
    )
    (net SERDATAIN
      (pins U38-2 U36-3 R18-2 J4-5)
    )
    (net COLUMN1
      (pins J5-2 U37-3)
    )
    (net COLUMN0
      (pins J5-1 U37-2)
    )
    (net USERA_2
      (pins U36-4 U34-27)
    )
    (net USERA_3
      (pins U36-5 U34-29)
    )
    (net USERA_4
      (pins U36-6 U34-28)
    )
    (net USERA_5
      (pins U36-7 U12-6)
    )
    (net USERA_6
      (pins U36-8 U12-5)
    )
    (net USERCA_2
      (pins U36-39 U12-7)
    )
    (net USERB_7
      (pins U36-17 U34-30)
    )
    (net USERB_6
      (pins U36-16 U34-31)
    )
    (net USERB_5
      (pins U36-15 U34-32)
    )
    (net USERB_4
      (pins U36-14 U34-33)
    )
    (net USERB_3
      (pins U36-13 U34-34)
    )
    (net USERB_2
      (pins U36-12 U34-35)
    )
    (net USERB_1
      (pins U36-11 U34-36)
    )
    (net USERB_0
      (pins U36-10 U34-37)
    )
    (net LED_1
      (pins U37-16 J7-3)
    )
    (net LED_2
      (pins U37-17 J7-1)
    )
    (net "Net-(P2-Pad2)"
      (pins R1-2 P2-2)
    )
    (net CLK_CPU
      (pins U37-25 U36-25 U19-6 U17-1 U7-5 U4-37 P3-5)
    )
    (net CLK_UART
      (pins U10-16 P4-5)
    )
    (net CTS
      (pins P5-6 U13-13)
    )
    (net TX
      (pins P5-5 U13-7)
    )
    (net RTS
      (pins P5-4 U13-14)
    )
    (net RX
      (pins P5-3 U13-8)
    )
    (net "Net-(P9-Pad2)"
      (pins U34-3 R16-1 R15-1 R10-1 P9-4 P9-2)
    )
    (net "Net-(P9-Pad3)"
      (pins U34-4 R13-2 R12-1 P9-3)
    )
    (net "Net-(P9-Pad1)"
      (pins U34-38 R14-2 R11-1 P9-1)
    )
    (net "Net-(Q2-Pad1)"
      (pins Q2-1 R9-1 R8-1)
    )
    (net "Net-(Q2-Pad2)"
      (pins Q2-2 R7-1 R6-1)
    )
    (net EMU
      (pins U7-1 U4-35 R3-2)
    )
    (net COMP_VID
      (pins U25-36 R6-2)
    )
    (net ABORT
      (pins U4-3 RR1-4)
    )
    (net NMI
      (pins U4-6 U1-12 RR1-3)
    )
    (net INT
      (pins U4-4 U1-8 RR1-2)
    )
    (net B_BUSRQ
      (pins U19-17 RR2-6)
    )
    (net B_NMI
      (pins J6-6 U7-13 RR2-5)
    )
    (net B_WAIT
      (pins J6-8 U19-15 RR2-3)
    )
    (net VRAM_BANK
      (pins U37-40 U30-1 RR3-6)
    )
    (net UART_INT
      (pins U10-30 U1-5)
    )
    (net RW
      (pins U37-22 U36-22 U19-2 U17-2 U9-1 U4-34)
    )
    (net D2
      (pins U14-13 U37-31 U36-31 U25-19 U23-16 U10-3 U9-4 U5-13 U2-15)
    )
    (net D1
      (pins U14-12 U37-32 U36-32 U25-18 U23-17 U10-2 U9-3 U5-12 U2-14)
    )
    (net WR
      (pins U3-1 U17-15 U10-18 U2-29)
    )
    (net D0
      (pins U14-11 U37-33 U36-33 U25-17 U23-18 U10-1 U9-2 U5-11 U2-13)
    )
    (net A13
      (pins U14-26 U21-7 U16-5 U5-26 U4-23 U2-28)
    )
    (net A0
      (pins U14-10 U37-38 U36-38 U25-13 U20-2 U15-2 U10-28 U5-10 U4-9 U2-12)
    )
    (net A8
      (pins U14-25 U21-2 U16-21 U5-25 U4-17 U2-27)
    )
    (net A1
      (pins U14-9 U37-37 U36-37 U20-3 U15-3 U10-27 U5-9 U4-10 U2-11)
    )
    (net A9
      (pins U14-24 U21-3 U16-22 U5-24 U4-18 U2-26)
    )
    (net A2
      (pins U14-8 U37-36 U36-36 U20-4 U15-4 U10-26 U5-8 U4-11 U2-10)
    )
    (net A11
      (pins U14-23 U21-5 U16-3 U5-23 U4-20 U2-25)
    )
    (net A3
      (pins U14-7 U37-35 U36-35 U20-5 U15-5 U5-7 U4-12 U2-9)
    )
    (net RD
      (pins U14-22 U3-10 U17-16 U10-21 U5-22 U2-24)
    )
    (net A4
      (pins U14-6 U20-6 U15-6 U5-6 U4-13 U2-8)
    )
    (net A10
      (pins U14-21 U21-4 U16-2 U5-21 U4-19 U2-23)
    )
    (net A5
      (pins U14-5 U20-7 U15-7 U5-5 U4-14 U2-7)
    )
    (net CS_RAM
      (pins U16-16 U2-22)
    )
    (net A6
      (pins U14-4 U20-8 U15-8 U5-4 U4-15 U2-6)
    )
    (net D7
      (pins U14-19 U37-26 U36-26 U25-24 U23-11 U10-8 U9-9 U5-19 U2-21)
    )
    (net A7
      (pins U14-3 U20-9 U15-9 U5-3 U4-16 U2-5)
    )
    (net D6
      (pins U14-18 U37-27 U36-27 U25-23 U23-12 U10-7 U9-8 U5-18 U2-20)
    )
    (net A12
      (pins U14-2 U21-6 U16-4 U5-2 U4-22 U2-4)
    )
    (net D5
      (pins U14-17 U37-28 U36-28 U25-22 U23-13 U10-6 U9-7 U5-17 U2-19)
    )
    (net A14
      (pins U14-27 U21-8 U16-6 U5-27 U4-24 U2-3)
    )
    (net D4
      (pins U14-16 U37-29 U36-29 U25-21 U23-14 U10-5 U9-6 U5-16 U2-18)
    )
    (net D3
      (pins U14-15 U37-30 U36-30 U25-20 U23-15 U10-4 U9-5 U5-15 U2-17)
    )
    (net RESET
      (pins J6-2 R19-2 U37-34 U36-34 U34-23 U25-34 U4-40 U1-4)
    )
    (net VDA
      (pins U17-3 U4-39)
    )
    (net BUSRQ
      (pins U19-3 U4-36)
    )
    (net AD0
      (pins U9-18 U8-3 U4-33)
    )
    (net AD1
      (pins U9-17 U8-4 U4-32)
    )
    (net AD2
      (pins U9-16 U8-7 U4-31)
    )
    (net AD3
      (pins U9-15 U8-8 U4-30)
    )
    (net AD4
      (pins U9-14 U8-13 U4-29)
    )
    (net AD5
      (pins U9-13 U8-14 U4-28)
    )
    (net AD6
      (pins U9-12 U8-17 U4-27)
    )
    (net VPA
      (pins U17-4 U4-7)
    )
    (net AD7
      (pins U9-11 U8-18 U4-26)
    )
    (net A15
      (pins U14-1 U21-9 U16-7 U4-25 U2-31)
    )
    (net ML
      (pins U17-5 U4-5)
    )
    (net WAIT
      (pins U19-5 U4-2)
    )
    (net VP
      (pins U17-8 U4-1)
    )
    (net CS_ROM
      (pins U16-15 U5-20)
    )
    (net A23
      (pins U18-9 U16-23 U8-19)
    )
    (net A19
      (pins U18-5 U16-11 U8-9)
    )
    (net A22
      (pins U18-8 U16-13 U8-16)
    )
    (net A18
      (pins U18-4 U16-10 U8-6 U2-1)
    )
    (net A21
      (pins U18-7 U16-1 U8-15)
    )
    (net A17
      (pins U18-3 U16-9 U8-5 K1-1)
    )
    (net A20
      (pins U18-6 U16-14 U8-12)
    )
    (net A16
      (pins U18-2 U16-8 U8-2 U2-2)
    )
    (net CTS_TTL
      (pins U13-12 U10-36)
    )
    (net CS_UART
      (pins U15-19 U10-14)
    )
    (net RTS_TTL
      (pins U13-11 U10-32)
    )
    (net SOUT_TTL
      (pins U13-10 U10-11)
    )
    (net SIN_TTL
      (pins U13-9 U10-10)
    )
    (net "Net-(U12-Pad3)"
      (pins X1-1 U12-3)
    )
    (net "Net-(U12-Pad2)"
      (pins X1-2 U12-2)
    )
    (net CS_VDP
      (pins U3-9 U3-2 U15-17)
    )
    (net CS_VIA1
      (pins U36-23 U15-15)
    )
    (net CS_VIA2
      (pins U37-23 U15-14)
    )
    (net IO
      (pins U17-6 U16-17 U15-1)
    )
    (net BUS
      (pins U17-7 U16-18)
    )
    (net BUSAK
      (pins U21-1 U20-1 U18-1 U17-17)
    )
    (net DATA_DIR
      (pins U23-1 U17-14)
    )
    (net CLK_AUDIO
      (pins U32-1 U25-38)
    )
    (net VDPRD
      (pins U3-8 U25-15)
    )
    (net VDPWR
      (pins U3-3 U25-14)
    )
    (net VD0
      (pins U30-11 U28-19 U25-32)
    )
    (net VD1
      (pins U30-12 U28-18 U25-31)
    )
    (net VRW
      (pins U29-3 U30-27 U28-1 U25-11)
    )
    (net VD2
      (pins U30-13 U28-17 U25-30)
    )
    (net VAD0
      (pins U28-2 U25-10)
    )
    (net VD3
      (pins U30-15 U28-16 U25-29)
    )
    (net VAD1
      (pins U28-3 U27-2 U26-2 U25-9)
    )
    (net VD4
      (pins U30-16 U28-15 U25-28)
    )
    (net VAD2
      (pins U28-4 U27-3 U26-3 U25-8)
    )
    (net VD5
      (pins U30-17 U28-14 U25-27)
    )
    (net VAD3
      (pins U28-5 U27-4 U26-4 U25-7)
    )
    (net VD6
      (pins U30-18 U28-13 U25-26)
    )
    (net VAD4
      (pins U28-6 U27-5 U26-5 U25-6)
    )
    (net VD7
      (pins U30-19 U28-12 U25-25)
    )
    (net VAD5
      (pins U28-7 U27-6 U26-6 U25-5)
    )
    (net VAD6
      (pins U28-8 U27-7 U26-7 U25-4)
    )
    (net VAD7
      (pins U28-9 U27-9 U27-8 U26-9 U26-8 U25-3)
    )
    (net VCAS
      (pins U29-9 U30-20 U25-2)
    )
    (net VRAS
      (pins U29-5 U25-1)
    )
    (net "Net-(U26-Pad19)"
      (pins U30-10 U26-19)
    )
    (net "Net-(U26-Pad18)"
      (pins U30-9 U26-18)
    )
    (net "Net-(U26-Pad17)"
      (pins U30-8 U26-17)
    )
    (net "Net-(U26-Pad16)"
      (pins U30-7 U26-16)
    )
    (net "Net-(U26-Pad15)"
      (pins U30-6 U26-15)
    )
    (net "Net-(U26-Pad14)"
      (pins U30-5 U26-14)
    )
    (net "Net-(U26-Pad13)"
      (pins U30-4 U26-13)
    )
    (net VROW
      (pins U29-6 U26-11)
    )
    (net "Net-(U27-Pad19)"
      (pins U30-3 U27-19)
    )
    (net "Net-(U27-Pad18)"
      (pins U30-25 U27-18)
    )
    (net "Net-(U27-Pad17)"
      (pins U30-24 U27-17)
    )
    (net "Net-(U27-Pad16)"
      (pins U30-21 U27-16)
    )
    (net "Net-(U27-Pad15)"
      (pins U30-23 U27-15)
    )
    (net "Net-(U27-Pad14)"
      (pins U30-2 U27-14)
    )
    (net "Net-(U27-Pad13)"
      (pins U30-26 U27-13)
    )
    (net VCOL
      (pins U29-12 U27-11)
    )
    (net VRD
      (pins U29-4 U30-22 U28-11)
    )
    (net "Net-(U29-Pad10)"
      (pins U29-13 U29-10)
    )
    (net "Net-(U29-Pad11)"
      (pins U29-11 U29-8)
    )
    (net "Net-(U32-Pad3)"
      (pins U32-3 U34-22)
    )
    (net SERATNOUT
      (pins U38-5 U36-9)
    )
    (net SERCLKOUT
      (pins U38-3 U37-39)
    )
    (net SERDATAOUT
      (pins U38-1 U37-19)
    )
    (net KB_GRAPH_LED
      (pins J5-10 U37-15)
    )
    (net KB_CAPS_LED
      (pins J5-11 U37-14)
    )
    (net ROWD
      (pins J5-12 U37-13)
    )
    (net ROWC
      (pins J5-13 U37-12)
    )
    (net ROWB
      (pins J5-14 U37-11)
    )
    (net ROWA
      (pins J5-15 U37-10)
    )
    (net COLUMN7
      (pins J5-8 U37-9)
    )
    (net COLUMN6
      (pins J5-7 U37-8)
    )
    (net COLUMN5
      (pins J5-6 U37-7)
    )
    (net COLUMN4
      (pins J5-5 U37-6)
    )
    (net COLUMN3
      (pins J5-4 U37-5)
    )
    (net COLUMN2
      (pins J5-3 U37-4)
    )
    (net "Net-(C51-Pad2)"
      (pins J9-S C51-2)
    )
    (net "Net-(C52-Pad2)"
      (pins J9-R C52-2)
    )
    (net B_A16
      (pins J6-35 U18-18)
    )
    (net B_A17
      (pins J6-37 U18-17)
    )
    (net B_A18
      (pins J6-38 U18-16)
    )
    (net B_A19
      (pins J6-36 U18-15)
    )
    (net B_A20
      (pins J6-34 U18-14)
    )
    (net B_A21
      (pins J6-32 U18-13)
    )
    (net B_A22
      (pins J6-30 U18-12)
    )
    (net B_A23
      (pins J6-28 U18-11)
    )
    (net B_CLK_CPU
      (pins J6-4 U19-14)
    )
    (net B_A0
      (pins J6-3 U20-18)
    )
    (net B_A1
      (pins J6-5 U20-17)
    )
    (net B_A2
      (pins J6-7 U20-16)
    )
    (net B_A3
      (pins J6-9 U20-15)
    )
    (net B_A4
      (pins J6-11 U20-14)
    )
    (net B_A5
      (pins J6-13 U20-13)
    )
    (net B_A6
      (pins J6-15 U20-12)
    )
    (net B_A7
      (pins J6-17 U20-11)
    )
    (net B_A8
      (pins J6-19 U21-18)
    )
    (net B_A9
      (pins J6-21 U21-17)
    )
    (net B_A10
      (pins J6-23 U21-16)
    )
    (net B_A11
      (pins J6-25 U21-15)
    )
    (net B_A12
      (pins J6-27 U21-14)
    )
    (net B_A13
      (pins J6-29 U21-13)
    )
    (net B_A14
      (pins J6-31 U21-12)
    )
    (net B_A15
      (pins J6-33 U21-11)
    )
    (net B_D7
      (pins J6-12 U23-9)
    )
    (net B_D6
      (pins J6-14 U23-8)
    )
    (net B_D5
      (pins J6-16 U23-7)
    )
    (net B_D4
      (pins J6-18 U23-6)
    )
    (net B_D3
      (pins J6-20 U23-5)
    )
    (net B_D2
      (pins J6-22 U23-4)
    )
    (net B_D1
      (pins J6-24 U23-3)
    )
    (net B_D0
      (pins J6-26 U23-2)
    )
    (net "Net-(BT2-Pad1)"
      (pins BT2-1 U12-8)
    )
    (net LED_ANODE
      (pins U19-7 D2-1)
    )
    (net "Net-(K3-Pad2)"
      (pins K3-2 U16-20)
    )
    (net URESET
      (pins U10-35 U7-4 U1-3)
    )
    (net "Net-(U7-Pad6)"
      (pins U9-19 U8-11 U7-6)
    )
    (net N_EMU
      (pins U19-13 U7-2)
    )
    (net B_RW
      (pins J6-40 U19-18)
    )
    (net O1_ROM
      (pins U14-20 U16-19)
    )
    (class kicad_default "" /Sound/IOA6 /Sound/IOA7 /Sound/IOB6 /Sound/IOB7
      /Video/COMVID A0 A1 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A2 A20 A21
      A22 A23 A3 A4 A5 A6 A7 A8 A9 ABORT AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 BUS
      BUSAK BUSRQ B_A0 B_A1 B_A10 B_A11 B_A12 B_A13 B_A14 B_A15 B_A16 B_A17
      B_A18 B_A19 B_A2 B_A20 B_A21 B_A22 B_A23 B_A3 B_A4 B_A5 B_A6 B_A7 B_A8
      B_A9 B_BUSRQ B_CLK_CPU B_D0 B_D1 B_D2 B_D3 B_D4 B_D5 B_D6 B_D7 B_INT
      B_NMI B_RW B_WAIT CLK_AUDIO CLK_CPU CLK_UART COLUMN0 COLUMN1 COLUMN2
      COLUMN3 COLUMN4 COLUMN5 COLUMN6 COLUMN7 COMP_VID CS_RAM CS_ROM CS_UART
      CS_VDP CS_VIA1 CS_VIA2 CTS CTS_TTL D0 D1 D2 D3 D4 D5 D6 D7 DATA_DIR
      EMU INT IO KB_CAPS_LED KB_GRAPH_LED LED_1 LED_2 LED_ANODE ML NMI N_EMU
      "Net-(BT2-Pad1)" "Net-(C13-Pad1)" "Net-(C13-Pad2)" "Net-(C22-Pad1)"
      "Net-(C22-Pad2)" "Net-(C25-Pad1)" "Net-(C3-Pad1)" "Net-(C32-Pad1)" "Net-(C43-Pad1)"
      "Net-(C44-Pad1)" "Net-(C46-Pad1)" "Net-(C47-Pad1)" "Net-(C49-Pad2)"
      "Net-(C50-Pad1)" "Net-(C51-Pad2)" "Net-(C52-Pad2)" "Net-(D2-Pad2)" "Net-(J1-Pad1)"
      "Net-(J2-Pad5)" "Net-(J3-Pad5)" "Net-(J4-Pad3)" "Net-(K1-Pad2)" "Net-(K2-Pad2)"
      "Net-(K3-Pad2)" "Net-(P1-Pad1)" "Net-(P2-Pad2)" "Net-(P3-Pad2)" "Net-(P3-Pad3)"
      "Net-(P3-Pad6)" "Net-(P3-Pad7)" "Net-(P4-Pad2)" "Net-(P4-Pad3)" "Net-(P4-Pad6)"
      "Net-(P4-Pad7)" "Net-(P5-Pad1)" "Net-(P5-Pad10)" "Net-(P5-Pad2)" "Net-(P5-Pad7)"
      "Net-(P5-Pad8)" "Net-(P9-Pad1)" "Net-(P9-Pad2)" "Net-(P9-Pad3)" "Net-(Q2-Pad1)"
      "Net-(Q2-Pad2)" "Net-(RR1-Pad5)" "Net-(RR1-Pad6)" "Net-(RR2-Pad2)" "Net-(RR4-Pad6)"
      "Net-(U1-Pad1)" "Net-(U1-Pad10)" "Net-(U1-Pad11)" "Net-(U1-Pad13)" "Net-(U1-Pad2)"
      "Net-(U1-Pad9)" "Net-(U10-Pad15)" "Net-(U10-Pad17)" "Net-(U10-Pad23)"
      "Net-(U10-Pad24)" "Net-(U10-Pad31)" "Net-(U10-Pad33)" "Net-(U10-Pad34)"
      "Net-(U10-Pad37)" "Net-(U10-Pad38)" "Net-(U10-Pad39)" "Net-(U12-Pad2)"
      "Net-(U12-Pad3)" "Net-(U15-Pad11)" "Net-(U15-Pad12)" "Net-(U15-Pad13)"
      "Net-(U15-Pad16)" "Net-(U15-Pad18)" "Net-(U17-Pad11)" "Net-(U17-Pad12)"
      "Net-(U17-Pad13)" "Net-(U17-Pad18)" "Net-(U17-Pad19)" "Net-(U17-Pad9)"
      "Net-(U19-Pad11)" "Net-(U19-Pad12)" "Net-(U19-Pad16)" "Net-(U19-Pad4)"
      "Net-(U19-Pad8)" "Net-(U19-Pad9)" "Net-(U25-Pad35)" "Net-(U25-Pad37)"
      "Net-(U26-Pad12)" "Net-(U26-Pad13)" "Net-(U26-Pad14)" "Net-(U26-Pad15)"
      "Net-(U26-Pad16)" "Net-(U26-Pad17)" "Net-(U26-Pad18)" "Net-(U26-Pad19)"
      "Net-(U27-Pad12)" "Net-(U27-Pad13)" "Net-(U27-Pad14)" "Net-(U27-Pad15)"
      "Net-(U27-Pad16)" "Net-(U27-Pad17)" "Net-(U27-Pad18)" "Net-(U27-Pad19)"
      "Net-(U29-Pad1)" "Net-(U29-Pad10)" "Net-(U29-Pad11)" "Net-(U29-Pad2)"
      "Net-(U32-Pad10)" "Net-(U32-Pad11)" "Net-(U32-Pad12)" "Net-(U32-Pad13)"
      "Net-(U32-Pad3)" "Net-(U32-Pad4)" "Net-(U32-Pad5)" "Net-(U32-Pad6)"
      "Net-(U32-Pad8)" "Net-(U32-Pad9)" "Net-(U34-Pad2)" "Net-(U34-Pad26)"
      "Net-(U34-Pad39)" "Net-(U34-Pad5)" "Net-(U36-Pad18)" "Net-(U36-Pad19)"
      "Net-(U36-Pad40)" "Net-(U38-Pad10)" "Net-(U38-Pad11)" "Net-(U38-Pad12)"
      "Net-(U38-Pad13)" "Net-(U38-Pad8)" "Net-(U38-Pad9)" "Net-(U4-Pad38)"
      "Net-(U7-Pad10)" "Net-(U7-Pad11)" "Net-(U7-Pad6)" O1_ROM P1_A P1_B P1_D
      P1_L P1_R P1_U P2_A P2_B P2_D P2_L P2_R P2_U RD RESET ROWA ROWB ROWC
      ROWD RTS RTS_TTL RW RX SERATNOUT SERCLKIN SERCLKOUT SERDATAIN SERDATAOUT
      SERSRQ SIN_TTL SOUT_TTL TX UART_INT URESET USERA_2 USERA_3 USERA_4 USERA_5
      USERA_6 USERB_0 USERB_1 USERB_2 USERB_3 USERB_4 USERB_5 USERB_6 USERB_7
      USERCA_1 USERCA_2 USERCB_1 USERCB_2 VAD0 VAD1 VAD2 VAD3 VAD4 VAD5 VAD6
      VAD7 VCAS VCOL VD0 VD1 VD2 VD3 VD4 VD5 VD6 VD7 VDA VDPRD VDPWR VIA1_INT
      VIA2_INT VP VPA VRAM_BANK VRAS VRD VROW VRW V_INT WAIT WR
      (circuit
        (use_via Via[0-1]_889:584.2_um)
      )
      (rule
        (width 203.2)
        (clearance 254.1)
      )
    )
    (class Power GND VCC
      (circuit
        (use_via Via[0-1]_889:584.2_um)
      )
      (rule
        (width 609.6)
        (clearance 254.1)
      )
    )
  )
  (wiring
  )
)
