#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 20:50:04 2025
# Process ID: 3762178
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N9
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N9/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N9/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N9/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N9/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N9/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N9/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3762273
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.043 ; gain = 241.801 ; free physical = 126350 ; free virtual = 229535
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.521; parent = 2372.419; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.125; parent = 3039.047; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N9/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N9/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3128.012 ; gain = 330.770 ; free physical = 126396 ; free virtual = 229582
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.521; parent = 2372.419; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4101.094; parent = 3128.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3145.824 ; gain = 348.582 ; free physical = 126396 ; free virtual = 229582
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.521; parent = 2372.419; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4118.906; parent = 3145.828; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3145.824 ; gain = 348.582 ; free physical = 126396 ; free virtual = 229582
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.521; parent = 2372.419; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4118.906; parent = 3145.828; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3145.824 ; gain = 0.000 ; free physical = 126396 ; free virtual = 229582
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N9/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3310.543 ; gain = 0.000 ; free physical = 126434 ; free virtual = 229620
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3310.543 ; gain = 0.000 ; free physical = 126441 ; free virtual = 229627
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3310.543 ; gain = 513.301 ; free physical = 126499 ; free virtual = 229685
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.607; parent = 2390.505; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.609; parent = 3278.531; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3310.543 ; gain = 513.301 ; free physical = 126499 ; free virtual = 229685
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.607; parent = 2390.505; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.609; parent = 3278.531; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3310.543 ; gain = 513.301 ; free physical = 126499 ; free virtual = 229685
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.607; parent = 2390.505; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.609; parent = 3278.531; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3310.543 ; gain = 513.301 ; free physical = 126519 ; free virtual = 229706
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.607; parent = 2390.505; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.609; parent = 3278.531; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 174   
+---Registers : 
	               24 Bit    Registers := 176   
	               16 Bit    Registers := 176   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:49 . Memory (MB): peak = 3507.840 ; gain = 710.598 ; free physical = 126680 ; free virtual = 229883
Synthesis current peak Physical Memory [PSS] (MB): peak = 3063.811; parent = 2809.739; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4480.922; parent = 3507.844; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:02:01 . Memory (MB): peak = 3762.387 ; gain = 965.145 ; free physical = 126177 ; free virtual = 229380
Synthesis current peak Physical Memory [PSS] (MB): peak = 3300.572; parent = 3046.501; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4735.469; parent = 3762.391; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:03 . Memory (MB): peak = 3803.957 ; gain = 1006.715 ; free physical = 126134 ; free virtual = 229336
Synthesis current peak Physical Memory [PSS] (MB): peak = 3333.287; parent = 3079.216; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4777.039; parent = 3803.961; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:11 . Memory (MB): peak = 4337.652 ; gain = 1540.410 ; free physical = 125746 ; free virtual = 228946
Synthesis current peak Physical Memory [PSS] (MB): peak = 3354.084; parent = 3100.013; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.734; parent = 4337.656; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:02 ; elapsed = 00:02:15 . Memory (MB): peak = 4337.652 ; gain = 1540.410 ; free physical = 125774 ; free virtual = 228977
Synthesis current peak Physical Memory [PSS] (MB): peak = 3354.564; parent = 3100.493; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.734; parent = 4337.656; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:02 ; elapsed = 00:02:15 . Memory (MB): peak = 4337.652 ; gain = 1540.410 ; free physical = 125795 ; free virtual = 228997
Synthesis current peak Physical Memory [PSS] (MB): peak = 3354.580; parent = 3100.509; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.734; parent = 4337.656; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:16 . Memory (MB): peak = 4337.652 ; gain = 1540.410 ; free physical = 125804 ; free virtual = 229006
Synthesis current peak Physical Memory [PSS] (MB): peak = 3355.373; parent = 3101.302; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.734; parent = 4337.656; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:02:16 . Memory (MB): peak = 4337.652 ; gain = 1540.410 ; free physical = 125805 ; free virtual = 229007
Synthesis current peak Physical Memory [PSS] (MB): peak = 3355.428; parent = 3101.356; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.734; parent = 4337.656; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:16 . Memory (MB): peak = 4337.652 ; gain = 1540.410 ; free physical = 125806 ; free virtual = 229008
Synthesis current peak Physical Memory [PSS] (MB): peak = 3356.021; parent = 3101.950; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.734; parent = 4337.656; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:17 . Memory (MB): peak = 4337.652 ; gain = 1540.410 ; free physical = 125806 ; free virtual = 229009
Synthesis current peak Physical Memory [PSS] (MB): peak = 3356.021; parent = 3101.950; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.734; parent = 4337.656; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2272|
|3     |LUT2   | 11175|
|4     |LUT3   |   700|
|5     |LUT4   |  4200|
|6     |LUT5   |  5250|
|7     |LUT6   |  8750|
|8     |FDRE   |  5994|
|9     |IBUF   |  5253|
|10    |OBUF   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:17 . Memory (MB): peak = 4337.652 ; gain = 1540.410 ; free physical = 125806 ; free virtual = 229009
Synthesis current peak Physical Memory [PSS] (MB): peak = 3356.021; parent = 3101.950; children = 254.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5310.734; parent = 4337.656; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:59 ; elapsed = 00:02:12 . Memory (MB): peak = 4337.652 ; gain = 1375.691 ; free physical = 125842 ; free virtual = 229045
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:02:17 . Memory (MB): peak = 4337.660 ; gain = 1540.410 ; free physical = 125842 ; free virtual = 229045
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4337.660 ; gain = 0.000 ; free physical = 125970 ; free virtual = 229172
INFO: [Netlist 29-17] Analyzing 7526 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N9/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4361.664 ; gain = 0.000 ; free physical = 126008 ; free virtual = 229210
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5254 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 5253 instances

Synth Design complete, checksum: b7df20c6
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 4361.664 ; gain = 2657.211 ; free physical = 126254 ; free virtual = 229456
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N9/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W6_N9/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4691.395 ; gain = 329.730 ; free physical = 125699 ; free virtual = 228902
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 20:53:01 2025...
