{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476895242856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476895242857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 12:40:42 2016 " "Processing started: Wed Oct 19 12:40:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476895242857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476895242857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lcd -c Lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lcd -c Lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476895242857 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1476895243031 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Lcd.v(40) " "Verilog HDL warning at Lcd.v(40): extended using \"x\" or \"z\"" {  } { { "Lcd.v" "" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1476895253222 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Lcd.v(47) " "Verilog HDL warning at Lcd.v(47): extended using \"x\" or \"z\"" {  } { { "Lcd.v" "" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1476895253222 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Lcd.v(70) " "Verilog HDL warning at Lcd.v(70): extended using \"x\" or \"z\"" {  } { { "Lcd.v" "" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1476895253222 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Lcd.v(83) " "Verilog HDL warning at Lcd.v(83): extended using \"x\" or \"z\"" {  } { { "Lcd.v" "" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1476895253222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file Lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lcd " "Found entity 1: Lcd" {  } { { "Lcd.v" "" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476895253224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476895253224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lcd " "Elaborating entity \"Lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476895253281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lcd.v(68) " "Verilog HDL assignment warning at Lcd.v(68): truncated value with size 32 to match size of target (1)" {  } { { "Lcd.v" "" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476895253283 "|Lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lcd.v(69) " "Verilog HDL assignment warning at Lcd.v(69): truncated value with size 32 to match size of target (1)" {  } { { "Lcd.v" "" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476895253283 "|Lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lcd.v(81) " "Verilog HDL assignment warning at Lcd.v(81): truncated value with size 32 to match size of target (1)" {  } { { "Lcd.v" "" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476895253283 "|Lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lcd.v(82) " "Verilog HDL assignment warning at Lcd.v(82): truncated value with size 32 to match size of target (1)" {  } { { "Lcd.v" "" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1476895253283 "|Lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "commands.data_a 0 Lcd.v(35) " "Net \"commands.data_a\" at Lcd.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "Lcd.v" "" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1476895253284 "|Lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "commands.waddr_a 0 Lcd.v(35) " "Net \"commands.waddr_a\" at Lcd.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "Lcd.v" "" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1476895253284 "|Lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "commands.we_a 0 Lcd.v(35) " "Net \"commands.we_a\" at Lcd.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "Lcd.v" "" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1476895253285 "|Lcd"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "commands " "RAM logic \"commands\" is uninferred due to inappropriate RAM size" {  } { { "Lcd.v" "commands" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 35 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1476895253449 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1476895253449 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/kyle/dev/verilog/ece287/lcd/db/Lcd.ram0_Lcd_133a8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/kyle/dev/verilog/ece287/lcd/db/Lcd.ram0_Lcd_133a8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1476895253450 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rs_pin GND " "Pin \"rs_pin\" is stuck at GND" {  } { { "Lcd.v" "" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476895253589 "|Lcd|rs_pin"} { "Warning" "WMLS_MLS_STUCK_PIN" "power_pin VCC " "Pin \"power_pin\" is stuck at VCC" {  } { { "Lcd.v" "" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476895253589 "|Lcd|power_pin"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable_pin VCC " "Pin \"enable_pin\" is stuck at VCC" {  } { { "Lcd.v" "" { Text "/home/kyle/dev/verilog/ece287/lcd/Lcd.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476895253589 "|Lcd|enable_pin"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1476895253589 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1476895253648 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1476895253878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1476895253948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476895253948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1476895253987 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1476895253987 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1476895253987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1476895253987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1476895253987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1003 " "Peak virtual memory: 1003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476895253993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 12:40:53 2016 " "Processing ended: Wed Oct 19 12:40:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476895253993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476895253993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476895253993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476895253993 ""}
