INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_projects/Exam/Task3/Task3.srcs/sources_1/new/adder_8bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-311] analyzing module eight_bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_projects/Exam/Task3/Task3.srcs/sim_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_eight_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/it/Vivado_projects/Exam/Task3/Task3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
