Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  6 22:39:56 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0 (Rev. 10)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  6 20:21:32 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  6 19:47:50 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  6 17:46:40 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0) from (Rev. 7) to (Rev. 8)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_StreamCopIPCore_0_0'. These changes may impact your design.


-Upgraded port 'm00_axis_tdata' width 128 differs from original width 512

-Upgraded port 'm00_axis_tstrb' width 16 differs from original width 64

-Upgraded port 's00_axis_tdata' width 512 differs from original width 128

-Upgraded port 's00_axis_tstrb' width 64 differs from original width 16


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXIS_TDATA_WIDTH' from '512' to '128' has been ignored for IP 'design_1_StreamCopIPCore_0_0'

An attempt to modify the value of disabled parameter 'C_M00_AXIS_TDATA_WIDTH' from '128' to '512' has been ignored for IP 'design_1_StreamCopIPCore_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:StreamCopIPCore:1.0 -user_name design_1_StreamCopIPCore_0_0
set_property -dict "\
  CONFIG.C_M00_AXIS_START_COUNT {32} \
  CONFIG.C_M00_AXIS_TDATA_WIDTH {512} \
  CONFIG.C_S00_AXIS_TDATA_WIDTH {128} \
  CONFIG.Component_Name {design_1_StreamCopIPCore_0_0} \
  CONFIG.M00_AXIS.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.M00_AXIS.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {1} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.0} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {64} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_BUSIF {M00_AXIS} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_RESET {m00_axis_aresetn} \
  CONFIG.M00_AXIS_CLK.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.M00_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS_CLK.PHASE {0.0} \
  CONFIG.M00_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S00_AXIS.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.S00_AXIS.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {1} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.0} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {16} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_BUSIF {S00_AXIS} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_RESET {s00_axis_aresetn} \
  CONFIG.S00_AXIS_CLK.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.S00_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS_CLK.PHASE {0.0} \
  CONFIG.S00_AXIS_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_StreamCopIPCore_0_0]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  6 17:37:51 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_StreamCopIPCore_0_0'. These changes may impact your design.


-Upgraded port 'm00_axis_tdata' width 512 differs from original width 32

-Upgraded port 'm00_axis_tstrb' width 64 differs from original width 4

-Upgraded port 's00_axis_tdata' width 128 differs from original width 32

-Upgraded port 's00_axis_tstrb' width 16 differs from original width 4


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXIS_TDATA_WIDTH' from '128' to '32' has been ignored for IP 'design_1_StreamCopIPCore_0_0'

An attempt to modify the value of disabled parameter 'C_M00_AXIS_TDATA_WIDTH' from '512' to '32' has been ignored for IP 'design_1_StreamCopIPCore_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:StreamCopIPCore:1.0 -user_name design_1_StreamCopIPCore_0_0
set_property -dict "\
  CONFIG.C_M00_AXIS_START_COUNT {32} \
  CONFIG.C_M00_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_S00_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {design_1_StreamCopIPCore_0_0} \
  CONFIG.M00_AXIS.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.M00_AXIS.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {1} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.0} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_BUSIF {M00_AXIS} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_RESET {m00_axis_aresetn} \
  CONFIG.M00_AXIS_CLK.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.M00_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS_CLK.PHASE {0.0} \
  CONFIG.M00_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S00_AXIS.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.S00_AXIS.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {1} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.0} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_BUSIF {S00_AXIS} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_RESET {s00_axis_aresetn} \
  CONFIG.S00_AXIS_CLK.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.S00_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS_CLK.PHASE {0.0} \
  CONFIG.S00_AXIS_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_StreamCopIPCore_0_0]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  6 14:44:09 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun  5 19:10:12 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun  5 17:19:52 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun  4 16:18:35 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun  4 16:12:52 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun  4 14:23:06 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun  4 11:56:58 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jun  2 19:04:13 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jun  2 18:53:11 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jun  2 18:42:57 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jun  2 18:33:18 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jun  2 17:52:31 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 10 12:16:54 2018
| Host         : hp-laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 10 11:40:35 2018
| Host         : hp-laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StreamCopIPCore_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_StreamCopIPCore_0_0 (xilinx.com:user:StreamCopIPCore:1.0) from (Rev. 1) to (Rev. 2)

