# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:12 on Oct 07,2025
# vlog -reportprogress 300 tb_gray_counter.v 
# -- Compiling module gray
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:00:12 on Oct 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 21:00:12 on Oct 07,2025
# Loading work.top
# Loading work.gray
# --> 4 Bit Gray Counter <--
# 	--> xxxx 
# 	--> 0000 
# 	--> 0000 
# 	--> 0000 
# 	--> 0001 
# 	--> 0011 
# 	--> 0010 
# 	--> 0110 
# 	--> 0111 
# 	--> 0101 
# 	--> 0100 
# 	--> 1100 
# 	--> 1101 
# 	--> 1111 
# 	--> 1110 
# 	--> 1010 
# 	--> 1011 
# 	--> 1001 
# 	--> 1000 
# 	--> 0000 
# 	--> 0001 
# 	--> 0011 
# 	--> 0010 
# 	--> 0110 
# 	--> 0111 
# 	--> 0101 
# 	--> 0100 
# 	--> 1100 
# 	--> 1101 
# 	--> 1111 
# 	--> 1110 
# 	--> 1010 
# 	--> 1011 
# 	--> 1001 
# 	--> 1000 
# 	--> 0000 
# 	--> 0001 
# 	--> 0011 
# 	--> 0010 
# 	--> 0110 
# 	--> 0111 
# ** Note: $finish    : tb_gray_counter.v(19)
#    Time: 415 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_gray_counter.v line 19
# End time: 21:09:39 on Oct 07,2025, Elapsed time: 0:09:27
# Errors: 0, Warnings: 0
