
---------- Begin Simulation Statistics ----------
final_tick                                  333964000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202002                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656440                       # Number of bytes of host memory used
host_op_rate                                   241490                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.01                       # Real time elapsed on the host
host_tick_rate                              166306268                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      405615                       # Number of instructions simulated
sim_ops                                        484928                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000334                       # Number of seconds simulated
sim_ticks                                   333964000                       # Number of ticks simulated
system.cpu.committedInsts                      405615                       # Number of instructions committed
system.cpu.committedOps                        484928                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.646704                       # CPI: cycles per instruction
system.cpu.discardedOps                         13059                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                          125419                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.607274                       # IPC: instructions per cycle
system.cpu.numCycles                           667928                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  327375     67.51%     67.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3438      0.71%     68.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                  81992     16.91%     85.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 72102     14.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   484928                       # Class of committed instruction
system.cpu.tickCycles                          542509                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   511                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2119                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4689                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                   95893                       # Number of BP lookups
system.cpu.branchPred.condPredicted             62184                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              5124                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                41004                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   37051                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             90.359477                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   10805                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            6675                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               4527                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2148                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          577                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data       147986                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           147986                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       148007                       # number of overall hits
system.cpu.dcache.overall_hits::total          148007                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          215                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            215                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          226                       # number of overall misses
system.cpu.dcache.overall_misses::total           226                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13451000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13451000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13451000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13451000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       148201                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       148201                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       148233                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       148233                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001451                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001451                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001525                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001525                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62562.790698                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62562.790698                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59517.699115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59517.699115                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           50                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          174                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10118000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10118000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10661000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10661000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001113                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001113                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001174                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001174                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61321.212121                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61321.212121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61270.114943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61270.114943                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        79096                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           79096                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6421000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6421000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        79200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        79200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001313                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001313                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61740.384615                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61740.384615                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           98                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           98                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5939000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5939000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60602.040816                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60602.040816                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        68890                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          68890                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7030000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7030000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        69001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        69001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001609                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001609                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63333.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63333.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4179000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4179000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62373.134328                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62373.134328                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.343750                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.343750                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       543000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       543000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.281250                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.281250                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 60333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 60333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1018                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1018                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1018                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1018                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    333964000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           153.955813                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              150217                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               174                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            863.316092                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   153.955813                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.150347                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.150347                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.169922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            300712                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           300712                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    333964000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    333964000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    333964000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions              253069                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions              57297                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions             28870                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst       145180                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           145180                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       145180                       # number of overall hits
system.cpu.icache.overall_hits::total          145180                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2420                       # number of overall misses
system.cpu.icache.overall_misses::total          2420                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68309500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68309500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68309500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68309500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       147600                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       147600                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       147600                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       147600                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016396                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016396                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016396                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016396                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28227.066116                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28227.066116                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28227.066116                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28227.066116                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2095                       # number of writebacks
system.cpu.icache.writebacks::total              2095                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2420                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65889500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65889500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65889500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65889500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016396                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016396                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016396                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016396                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27227.066116                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27227.066116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27227.066116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27227.066116                       # average overall mshr miss latency
system.cpu.icache.replacements                   2095                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       145180                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          145180                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2420                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68309500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68309500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       147600                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       147600                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016396                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016396                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28227.066116                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28227.066116                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65889500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65889500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016396                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016396                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27227.066116                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27227.066116                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    333964000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           284.686577                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              147600                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             60.991736                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   284.686577                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.556028                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.556028                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          325                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.634766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            297620                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           297620                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    333964000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    333964000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    333964000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    333964000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                   405615                       # Number of Instructions committed
system.cpu.thread_0.numOps                     484928                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples        99.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000616399250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3325                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 75                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2594                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2091                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2594                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2091                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2011                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1992                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2594                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2091                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     115.600000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.079723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    146.160186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             3     60.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  128704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  166016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               133824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    497.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    400.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     333955500                       # Total gap between requests
system.mem_ctrls.avgGap                      71281.86                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        26176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        11136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         5120                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 78379705.597010448575                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 33344911.427579019219                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 15330993.759806444868                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2420                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          174                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2091                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     10348000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      5125500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   3968657750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst      4276.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29456.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1897971.19                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       154880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        11136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        166016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       154880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       154880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2420                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          174                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2594                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    463762561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     33344911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        497107473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    463762561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    463762561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    463762561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     33344911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       497107473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  583                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  80                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           49                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           47                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           49                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           78                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 4542250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2915000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           15473500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7791.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26541.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 468                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 67                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.75                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          120                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   336.533333                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   223.064611                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   315.122037                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           25     20.83%     20.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           37     30.83%     51.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           22     18.33%     70.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            8      6.67%     76.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            7      5.83%     82.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            1      0.83%     83.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            4      3.33%     86.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      1.67%     88.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           14     11.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          120                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 37312                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               5120                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              111.724617                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               15.330994                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.99                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    333964000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          193545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        2027760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        234900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 25814880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     22310940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    109454400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     160421985                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   480.357119                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    284360250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     10920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     38683750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          528360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          261855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2134860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        182700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 25814880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     23036550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    108843360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     160802565                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   481.496703                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    282785250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     10920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     40258750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    333964000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2527                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2095                       # Transaction distribution
system.membus.trans_dist::ReadExReq                67                       # Transaction distribution
system.membus.trans_dist::ReadExResp               67                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           107                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         6935                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          348                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   7283                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       288960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        11136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  300096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2594                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.010794                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.103353                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2566     98.92%     98.92% # Request fanout histogram
system.membus.snoop_fanout::1                      28      1.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2594                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    333964000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            13434500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12227000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy             933000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
