INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shiki/repos/590cse-project1/CPU16/CPU16.srcs/sim_1/new/TestControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestControl
