The second project in the computer architicture course (ENCS4370) at Birzeit University.
A simple single-cycle RISC processor, with complete datapath, control unit and implementation using verilog. 
