# RISC-V Simulator
add the status register.

