//----------------------------------------------------------------------------
// <auto-generated>
// This is autogenerated code by CppSharp.
// Do not edit this file or all your changes will be lost after re-generation.
// </auto-generated>
//----------------------------------------------------------------------------
using System;
using System.Runtime.InteropServices;
using System.Security;

namespace Std
{
}

namespace Std
{
    namespace __1
    {
    }
}

namespace Std
{
}

namespace Std
{
}

namespace Std
{
    namespace __1
    {
    }
}

namespace Std
{
    public unsafe partial class ExceptionPtr
    {
        [StructLayout(LayoutKind.Explicit, Size = 8)]
        public partial struct __Internal
        {
            [FieldOffset(0)]
            public global::System.IntPtr __ptr_;
        }
    }
}

namespace Std
{
}

public unsafe partial class Sbuf
{
    [StructLayout(LayoutKind.Explicit, Size = 16)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public global::System.IntPtr _base;

        [FieldOffset(8)]
        public int _size;
    }
}

public unsafe partial class DarwinSigaltstack
{
    [StructLayout(LayoutKind.Explicit, Size = 24)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public global::System.IntPtr ss_sp;

        [FieldOffset(8)]
        public ulong ss_size;

        [FieldOffset(16)]
        public int ss_flags;
    }
}

public unsafe partial class Timeval
{
    [StructLayout(LayoutKind.Explicit, Size = 16)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public long tv_sec;

        [FieldOffset(8)]
        public int tv_usec;
    }
}

public unsafe partial class RuneRange
{
    [StructLayout(LayoutKind.Explicit, Size = 16)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public int __nranges;

        [FieldOffset(8)]
        public global::System.IntPtr __ranges;
    }
}

namespace Std
{
    namespace __1
    {
    }
}

namespace Std
{
}

namespace Std
{
}

namespace Std
{
    namespace __1
    {
        namespace Tuple
        {
            [StructLayout(LayoutKind.Explicit, Size = 0)]
            public unsafe partial struct __Internal
            {
            }
        }
    }
}

namespace Std
{
    namespace __1
    {
        public unsafe partial class Allocator : IDisposable
        {
            [StructLayout(LayoutKind.Explicit, Size = 0)]
            public unsafe partial struct __Internal
            {
                [SuppressUnmanagedCodeSecurity]
                [DllImport("Std-templates", CallingConvention = global::System.Runtime.InteropServices.CallingConvention.Cdecl,
                    EntryPoint="_ZNSt3__19allocatorIcEC2Ev")]
                internal static extern void ctor_0(global::System.IntPtr instance);
            }

            public global::System.IntPtr __Instance { get; protected set; }

            protected int __PointerAdjustment;
            public static readonly System.Collections.Concurrent.ConcurrentDictionary<IntPtr, Allocator> NativeToManagedMap = new System.Collections.Concurrent.ConcurrentDictionary<IntPtr, Allocator>();
            protected void*[] __OriginalVTables;

            protected bool __ownsNativeInstance;

            public static Allocator __CreateInstance(global::System.IntPtr native, bool skipVTables = false)
            {
                return new Allocator(native.ToPointer(), skipVTables);
            }

            public static Allocator __CreateInstance(Allocator.__Internal native, bool skipVTables = false)
            {
                return new Allocator(native, skipVTables);
            }

            private static void* __CopyValue(Allocator.__Internal native)
            {
                var ret = Marshal.AllocHGlobal(0);
                *(Allocator.__Internal*) ret = native;
                return ret.ToPointer();
            }

            private Allocator(Allocator.__Internal native, bool skipVTables = false)
                : this(__CopyValue(native), skipVTables)
            {
                __ownsNativeInstance = true;
                NativeToManagedMap[__Instance] = this;
            }

            protected Allocator(void* native, bool skipVTables = false)
            {
                if (native == null)
                    return;
                __Instance = new global::System.IntPtr(native);
            }

            public Allocator()
            {
                __Instance = Marshal.AllocHGlobal(0);
                __ownsNativeInstance = true;
                NativeToManagedMap[__Instance] = this;
                __Internal.ctor_0((__Instance + __PointerAdjustment));
            }

            public void Dispose()
            {
                Dispose(disposing: true);
            }

            public virtual void Dispose(bool disposing)
            {
                global::Std.__1.Allocator __dummy;
                NativeToManagedMap.TryRemove(__Instance, out __dummy);
                if (__ownsNativeInstance)
                    Marshal.FreeHGlobal(__Instance);
            }
        }


        public unsafe partial class Rebind
        {
            [StructLayout(LayoutKind.Explicit, Size = 0)]
            public partial struct __Internal
            {
            }

        }
        namespace CompressedPair
        {
            [StructLayout(LayoutKind.Explicit, Size = 24)]
            public unsafe partial struct __Internal
            {
                [FieldOffset(0)]
                internal global::Std.__1.BasicString.Rep.__Internal __first_;
            }
        }

        public unsafe partial class PointerSafety
        {
            [StructLayout(LayoutKind.Explicit, Size = 4)]
            public partial struct __Internal
            {
                [FieldOffset(0)]
                internal global::Std.__1.PointerSafety.Lx __v_;
            }

            public enum Lx : uint
            {
                relaxed = 0,
                preferred = 1,
                strict = 2
            }
        }
    }
}

public unsafe partial struct Sigval
{
    [StructLayout(LayoutKind.Explicit, Size = 8)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public int sival_int;

        [FieldOffset(0)]
        public global::System.IntPtr sival_ptr;
    }
}

public unsafe partial struct SigactionU
{
    [StructLayout(LayoutKind.Explicit, Size = 8)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public global::System.IntPtr __sa_handler;

        [FieldOffset(0)]
        public global::System.IntPtr __sa_sigaction;
    }
}

public unsafe partial class DarwinI386ThreadState
{
    [StructLayout(LayoutKind.Explicit, Size = 64)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public uint __eax;

        [FieldOffset(4)]
        public uint __ebx;

        [FieldOffset(8)]
        public uint __ecx;

        [FieldOffset(12)]
        public uint __edx;

        [FieldOffset(16)]
        public uint __edi;

        [FieldOffset(20)]
        public uint __esi;

        [FieldOffset(24)]
        public uint __ebp;

        [FieldOffset(28)]
        public uint __esp;

        [FieldOffset(32)]
        public uint __ss;

        [FieldOffset(36)]
        public uint __eflags;

        [FieldOffset(40)]
        public uint __eip;

        [FieldOffset(44)]
        public uint __cs;

        [FieldOffset(48)]
        public uint __ds;

        [FieldOffset(52)]
        public uint __es;

        [FieldOffset(56)]
        public uint __fs;

        [FieldOffset(60)]
        public uint __gs;
    }
}

public unsafe partial class DarwinFpControl
{
    [StructLayout(LayoutKind.Explicit, Size = 2)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public ushort __invalid;

        [FieldOffset(0)]
        public ushort __denorm;

        [FieldOffset(0)]
        public ushort __zdiv;

        [FieldOffset(0)]
        public ushort __ovrfl;

        [FieldOffset(0)]
        public ushort __undfl;

        [FieldOffset(0)]
        public ushort __precis;

        [FieldOffset(0)]
        public ushort _;

        [FieldOffset(1)]
        public ushort __pc;

        [FieldOffset(1)]
        public ushort __rc;

        [FieldOffset(1)]
        public ushort _1;

        [FieldOffset(1)]
        public ushort _2;
    }
}

public unsafe partial class DarwinFpStatus
{
    [StructLayout(LayoutKind.Explicit, Size = 2)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public ushort __invalid;

        [FieldOffset(0)]
        public ushort __denorm;

        [FieldOffset(0)]
        public ushort __zdiv;

        [FieldOffset(0)]
        public ushort __ovrfl;

        [FieldOffset(0)]
        public ushort __undfl;

        [FieldOffset(0)]
        public ushort __precis;

        [FieldOffset(0)]
        public ushort __stkflt;

        [FieldOffset(0)]
        public ushort __errsumm;

        [FieldOffset(1)]
        public ushort __c0;

        [FieldOffset(1)]
        public ushort __c1;

        [FieldOffset(1)]
        public ushort __c2;

        [FieldOffset(1)]
        public ushort __tos;

        [FieldOffset(1)]
        public ushort __c3;

        [FieldOffset(1)]
        public ushort __busy;
    }
}

public unsafe partial class DarwinMmstReg
{
    [StructLayout(LayoutKind.Explicit, Size = 16)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public fixed sbyte __mmst_reg[10];

        [FieldOffset(1)]
        public sbyte __dummy___mmst_reg_1;

        [FieldOffset(2)]
        public sbyte __dummy___mmst_reg_2;

        [FieldOffset(3)]
        public sbyte __dummy___mmst_reg_3;

        [FieldOffset(4)]
        public sbyte __dummy___mmst_reg_4;

        [FieldOffset(5)]
        public sbyte __dummy___mmst_reg_5;

        [FieldOffset(6)]
        public sbyte __dummy___mmst_reg_6;

        [FieldOffset(7)]
        public sbyte __dummy___mmst_reg_7;

        [FieldOffset(8)]
        public sbyte __dummy___mmst_reg_8;

        [FieldOffset(9)]
        public sbyte __dummy___mmst_reg_9;

        [FieldOffset(10)]
        public fixed sbyte __mmst_rsrv[6];

        [FieldOffset(11)]
        public sbyte __dummy___mmst_rsrv_1;

        [FieldOffset(12)]
        public sbyte __dummy___mmst_rsrv_2;

        [FieldOffset(13)]
        public sbyte __dummy___mmst_rsrv_3;

        [FieldOffset(14)]
        public sbyte __dummy___mmst_rsrv_4;

        [FieldOffset(15)]
        public sbyte __dummy___mmst_rsrv_5;
    }
}

public unsafe partial class DarwinXmmReg
{
    [StructLayout(LayoutKind.Explicit, Size = 16)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public fixed sbyte __xmm_reg[16];

        [FieldOffset(1)]
        public sbyte __dummy___xmm_reg_1;

        [FieldOffset(2)]
        public sbyte __dummy___xmm_reg_2;

        [FieldOffset(3)]
        public sbyte __dummy___xmm_reg_3;

        [FieldOffset(4)]
        public sbyte __dummy___xmm_reg_4;

        [FieldOffset(5)]
        public sbyte __dummy___xmm_reg_5;

        [FieldOffset(6)]
        public sbyte __dummy___xmm_reg_6;

        [FieldOffset(7)]
        public sbyte __dummy___xmm_reg_7;

        [FieldOffset(8)]
        public sbyte __dummy___xmm_reg_8;

        [FieldOffset(9)]
        public sbyte __dummy___xmm_reg_9;

        [FieldOffset(10)]
        public sbyte __dummy___xmm_reg_10;

        [FieldOffset(11)]
        public sbyte __dummy___xmm_reg_11;

        [FieldOffset(12)]
        public sbyte __dummy___xmm_reg_12;

        [FieldOffset(13)]
        public sbyte __dummy___xmm_reg_13;

        [FieldOffset(14)]
        public sbyte __dummy___xmm_reg_14;

        [FieldOffset(15)]
        public sbyte __dummy___xmm_reg_15;
    }
}

public unsafe partial class DarwinI386FloatState
{
    [StructLayout(LayoutKind.Explicit, Size = 524)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public fixed int __fpu_reserved[2];

        [FieldOffset(4)]
        public int __dummy___fpu_reserved_1;

        [FieldOffset(8)]
        internal global::DarwinFpControl.__Internal __fpu_fcw;

        [FieldOffset(10)]
        internal global::DarwinFpStatus.__Internal __fpu_fsw;

        [FieldOffset(12)]
        public byte __fpu_ftw;

        [FieldOffset(13)]
        public byte __fpu_rsrv1;

        [FieldOffset(14)]
        public ushort __fpu_fop;

        [FieldOffset(16)]
        public uint __fpu_ip;

        [FieldOffset(20)]
        public ushort __fpu_cs;

        [FieldOffset(22)]
        public ushort __fpu_rsrv2;

        [FieldOffset(24)]
        public uint __fpu_dp;

        [FieldOffset(28)]
        public ushort __fpu_ds;

        [FieldOffset(30)]
        public ushort __fpu_rsrv3;

        [FieldOffset(32)]
        public uint __fpu_mxcsr;

        [FieldOffset(36)]
        public uint __fpu_mxcsrmask;

        [FieldOffset(40)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm0;

        [FieldOffset(56)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm1;

        [FieldOffset(72)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm2;

        [FieldOffset(88)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm3;

        [FieldOffset(104)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm4;

        [FieldOffset(120)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm5;

        [FieldOffset(136)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm6;

        [FieldOffset(152)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm7;

        [FieldOffset(168)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm0;

        [FieldOffset(184)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm1;

        [FieldOffset(200)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm2;

        [FieldOffset(216)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm3;

        [FieldOffset(232)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm4;

        [FieldOffset(248)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm5;

        [FieldOffset(264)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm6;

        [FieldOffset(280)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm7;

        [FieldOffset(296)]
        public fixed sbyte __fpu_rsrv4[224];

        [FieldOffset(297)]
        public sbyte __dummy___fpu_rsrv4_1;

        [FieldOffset(298)]
        public sbyte __dummy___fpu_rsrv4_2;

        [FieldOffset(299)]
        public sbyte __dummy___fpu_rsrv4_3;

        [FieldOffset(300)]
        public sbyte __dummy___fpu_rsrv4_4;

        [FieldOffset(301)]
        public sbyte __dummy___fpu_rsrv4_5;

        [FieldOffset(302)]
        public sbyte __dummy___fpu_rsrv4_6;

        [FieldOffset(303)]
        public sbyte __dummy___fpu_rsrv4_7;

        [FieldOffset(304)]
        public sbyte __dummy___fpu_rsrv4_8;

        [FieldOffset(305)]
        public sbyte __dummy___fpu_rsrv4_9;

        [FieldOffset(306)]
        public sbyte __dummy___fpu_rsrv4_10;

        [FieldOffset(307)]
        public sbyte __dummy___fpu_rsrv4_11;

        [FieldOffset(308)]
        public sbyte __dummy___fpu_rsrv4_12;

        [FieldOffset(309)]
        public sbyte __dummy___fpu_rsrv4_13;

        [FieldOffset(310)]
        public sbyte __dummy___fpu_rsrv4_14;

        [FieldOffset(311)]
        public sbyte __dummy___fpu_rsrv4_15;

        [FieldOffset(312)]
        public sbyte __dummy___fpu_rsrv4_16;

        [FieldOffset(313)]
        public sbyte __dummy___fpu_rsrv4_17;

        [FieldOffset(314)]
        public sbyte __dummy___fpu_rsrv4_18;

        [FieldOffset(315)]
        public sbyte __dummy___fpu_rsrv4_19;

        [FieldOffset(316)]
        public sbyte __dummy___fpu_rsrv4_20;

        [FieldOffset(317)]
        public sbyte __dummy___fpu_rsrv4_21;

        [FieldOffset(318)]
        public sbyte __dummy___fpu_rsrv4_22;

        [FieldOffset(319)]
        public sbyte __dummy___fpu_rsrv4_23;

        [FieldOffset(320)]
        public sbyte __dummy___fpu_rsrv4_24;

        [FieldOffset(321)]
        public sbyte __dummy___fpu_rsrv4_25;

        [FieldOffset(322)]
        public sbyte __dummy___fpu_rsrv4_26;

        [FieldOffset(323)]
        public sbyte __dummy___fpu_rsrv4_27;

        [FieldOffset(324)]
        public sbyte __dummy___fpu_rsrv4_28;

        [FieldOffset(325)]
        public sbyte __dummy___fpu_rsrv4_29;

        [FieldOffset(326)]
        public sbyte __dummy___fpu_rsrv4_30;

        [FieldOffset(327)]
        public sbyte __dummy___fpu_rsrv4_31;

        [FieldOffset(328)]
        public sbyte __dummy___fpu_rsrv4_32;

        [FieldOffset(329)]
        public sbyte __dummy___fpu_rsrv4_33;

        [FieldOffset(330)]
        public sbyte __dummy___fpu_rsrv4_34;

        [FieldOffset(331)]
        public sbyte __dummy___fpu_rsrv4_35;

        [FieldOffset(332)]
        public sbyte __dummy___fpu_rsrv4_36;

        [FieldOffset(333)]
        public sbyte __dummy___fpu_rsrv4_37;

        [FieldOffset(334)]
        public sbyte __dummy___fpu_rsrv4_38;

        [FieldOffset(335)]
        public sbyte __dummy___fpu_rsrv4_39;

        [FieldOffset(336)]
        public sbyte __dummy___fpu_rsrv4_40;

        [FieldOffset(337)]
        public sbyte __dummy___fpu_rsrv4_41;

        [FieldOffset(338)]
        public sbyte __dummy___fpu_rsrv4_42;

        [FieldOffset(339)]
        public sbyte __dummy___fpu_rsrv4_43;

        [FieldOffset(340)]
        public sbyte __dummy___fpu_rsrv4_44;

        [FieldOffset(341)]
        public sbyte __dummy___fpu_rsrv4_45;

        [FieldOffset(342)]
        public sbyte __dummy___fpu_rsrv4_46;

        [FieldOffset(343)]
        public sbyte __dummy___fpu_rsrv4_47;

        [FieldOffset(344)]
        public sbyte __dummy___fpu_rsrv4_48;

        [FieldOffset(345)]
        public sbyte __dummy___fpu_rsrv4_49;

        [FieldOffset(346)]
        public sbyte __dummy___fpu_rsrv4_50;

        [FieldOffset(347)]
        public sbyte __dummy___fpu_rsrv4_51;

        [FieldOffset(348)]
        public sbyte __dummy___fpu_rsrv4_52;

        [FieldOffset(349)]
        public sbyte __dummy___fpu_rsrv4_53;

        [FieldOffset(350)]
        public sbyte __dummy___fpu_rsrv4_54;

        [FieldOffset(351)]
        public sbyte __dummy___fpu_rsrv4_55;

        [FieldOffset(352)]
        public sbyte __dummy___fpu_rsrv4_56;

        [FieldOffset(353)]
        public sbyte __dummy___fpu_rsrv4_57;

        [FieldOffset(354)]
        public sbyte __dummy___fpu_rsrv4_58;

        [FieldOffset(355)]
        public sbyte __dummy___fpu_rsrv4_59;

        [FieldOffset(356)]
        public sbyte __dummy___fpu_rsrv4_60;

        [FieldOffset(357)]
        public sbyte __dummy___fpu_rsrv4_61;

        [FieldOffset(358)]
        public sbyte __dummy___fpu_rsrv4_62;

        [FieldOffset(359)]
        public sbyte __dummy___fpu_rsrv4_63;

        [FieldOffset(360)]
        public sbyte __dummy___fpu_rsrv4_64;

        [FieldOffset(361)]
        public sbyte __dummy___fpu_rsrv4_65;

        [FieldOffset(362)]
        public sbyte __dummy___fpu_rsrv4_66;

        [FieldOffset(363)]
        public sbyte __dummy___fpu_rsrv4_67;

        [FieldOffset(364)]
        public sbyte __dummy___fpu_rsrv4_68;

        [FieldOffset(365)]
        public sbyte __dummy___fpu_rsrv4_69;

        [FieldOffset(366)]
        public sbyte __dummy___fpu_rsrv4_70;

        [FieldOffset(367)]
        public sbyte __dummy___fpu_rsrv4_71;

        [FieldOffset(368)]
        public sbyte __dummy___fpu_rsrv4_72;

        [FieldOffset(369)]
        public sbyte __dummy___fpu_rsrv4_73;

        [FieldOffset(370)]
        public sbyte __dummy___fpu_rsrv4_74;

        [FieldOffset(371)]
        public sbyte __dummy___fpu_rsrv4_75;

        [FieldOffset(372)]
        public sbyte __dummy___fpu_rsrv4_76;

        [FieldOffset(373)]
        public sbyte __dummy___fpu_rsrv4_77;

        [FieldOffset(374)]
        public sbyte __dummy___fpu_rsrv4_78;

        [FieldOffset(375)]
        public sbyte __dummy___fpu_rsrv4_79;

        [FieldOffset(376)]
        public sbyte __dummy___fpu_rsrv4_80;

        [FieldOffset(377)]
        public sbyte __dummy___fpu_rsrv4_81;

        [FieldOffset(378)]
        public sbyte __dummy___fpu_rsrv4_82;

        [FieldOffset(379)]
        public sbyte __dummy___fpu_rsrv4_83;

        [FieldOffset(380)]
        public sbyte __dummy___fpu_rsrv4_84;

        [FieldOffset(381)]
        public sbyte __dummy___fpu_rsrv4_85;

        [FieldOffset(382)]
        public sbyte __dummy___fpu_rsrv4_86;

        [FieldOffset(383)]
        public sbyte __dummy___fpu_rsrv4_87;

        [FieldOffset(384)]
        public sbyte __dummy___fpu_rsrv4_88;

        [FieldOffset(385)]
        public sbyte __dummy___fpu_rsrv4_89;

        [FieldOffset(386)]
        public sbyte __dummy___fpu_rsrv4_90;

        [FieldOffset(387)]
        public sbyte __dummy___fpu_rsrv4_91;

        [FieldOffset(388)]
        public sbyte __dummy___fpu_rsrv4_92;

        [FieldOffset(389)]
        public sbyte __dummy___fpu_rsrv4_93;

        [FieldOffset(390)]
        public sbyte __dummy___fpu_rsrv4_94;

        [FieldOffset(391)]
        public sbyte __dummy___fpu_rsrv4_95;

        [FieldOffset(392)]
        public sbyte __dummy___fpu_rsrv4_96;

        [FieldOffset(393)]
        public sbyte __dummy___fpu_rsrv4_97;

        [FieldOffset(394)]
        public sbyte __dummy___fpu_rsrv4_98;

        [FieldOffset(395)]
        public sbyte __dummy___fpu_rsrv4_99;

        [FieldOffset(396)]
        public sbyte __dummy___fpu_rsrv4_100;

        [FieldOffset(397)]
        public sbyte __dummy___fpu_rsrv4_101;

        [FieldOffset(398)]
        public sbyte __dummy___fpu_rsrv4_102;

        [FieldOffset(399)]
        public sbyte __dummy___fpu_rsrv4_103;

        [FieldOffset(400)]
        public sbyte __dummy___fpu_rsrv4_104;

        [FieldOffset(401)]
        public sbyte __dummy___fpu_rsrv4_105;

        [FieldOffset(402)]
        public sbyte __dummy___fpu_rsrv4_106;

        [FieldOffset(403)]
        public sbyte __dummy___fpu_rsrv4_107;

        [FieldOffset(404)]
        public sbyte __dummy___fpu_rsrv4_108;

        [FieldOffset(405)]
        public sbyte __dummy___fpu_rsrv4_109;

        [FieldOffset(406)]
        public sbyte __dummy___fpu_rsrv4_110;

        [FieldOffset(407)]
        public sbyte __dummy___fpu_rsrv4_111;

        [FieldOffset(408)]
        public sbyte __dummy___fpu_rsrv4_112;

        [FieldOffset(409)]
        public sbyte __dummy___fpu_rsrv4_113;

        [FieldOffset(410)]
        public sbyte __dummy___fpu_rsrv4_114;

        [FieldOffset(411)]
        public sbyte __dummy___fpu_rsrv4_115;

        [FieldOffset(412)]
        public sbyte __dummy___fpu_rsrv4_116;

        [FieldOffset(413)]
        public sbyte __dummy___fpu_rsrv4_117;

        [FieldOffset(414)]
        public sbyte __dummy___fpu_rsrv4_118;

        [FieldOffset(415)]
        public sbyte __dummy___fpu_rsrv4_119;

        [FieldOffset(416)]
        public sbyte __dummy___fpu_rsrv4_120;

        [FieldOffset(417)]
        public sbyte __dummy___fpu_rsrv4_121;

        [FieldOffset(418)]
        public sbyte __dummy___fpu_rsrv4_122;

        [FieldOffset(419)]
        public sbyte __dummy___fpu_rsrv4_123;

        [FieldOffset(420)]
        public sbyte __dummy___fpu_rsrv4_124;

        [FieldOffset(421)]
        public sbyte __dummy___fpu_rsrv4_125;

        [FieldOffset(422)]
        public sbyte __dummy___fpu_rsrv4_126;

        [FieldOffset(423)]
        public sbyte __dummy___fpu_rsrv4_127;

        [FieldOffset(424)]
        public sbyte __dummy___fpu_rsrv4_128;

        [FieldOffset(425)]
        public sbyte __dummy___fpu_rsrv4_129;

        [FieldOffset(426)]
        public sbyte __dummy___fpu_rsrv4_130;

        [FieldOffset(427)]
        public sbyte __dummy___fpu_rsrv4_131;

        [FieldOffset(428)]
        public sbyte __dummy___fpu_rsrv4_132;

        [FieldOffset(429)]
        public sbyte __dummy___fpu_rsrv4_133;

        [FieldOffset(430)]
        public sbyte __dummy___fpu_rsrv4_134;

        [FieldOffset(431)]
        public sbyte __dummy___fpu_rsrv4_135;

        [FieldOffset(432)]
        public sbyte __dummy___fpu_rsrv4_136;

        [FieldOffset(433)]
        public sbyte __dummy___fpu_rsrv4_137;

        [FieldOffset(434)]
        public sbyte __dummy___fpu_rsrv4_138;

        [FieldOffset(435)]
        public sbyte __dummy___fpu_rsrv4_139;

        [FieldOffset(436)]
        public sbyte __dummy___fpu_rsrv4_140;

        [FieldOffset(437)]
        public sbyte __dummy___fpu_rsrv4_141;

        [FieldOffset(438)]
        public sbyte __dummy___fpu_rsrv4_142;

        [FieldOffset(439)]
        public sbyte __dummy___fpu_rsrv4_143;

        [FieldOffset(440)]
        public sbyte __dummy___fpu_rsrv4_144;

        [FieldOffset(441)]
        public sbyte __dummy___fpu_rsrv4_145;

        [FieldOffset(442)]
        public sbyte __dummy___fpu_rsrv4_146;

        [FieldOffset(443)]
        public sbyte __dummy___fpu_rsrv4_147;

        [FieldOffset(444)]
        public sbyte __dummy___fpu_rsrv4_148;

        [FieldOffset(445)]
        public sbyte __dummy___fpu_rsrv4_149;

        [FieldOffset(446)]
        public sbyte __dummy___fpu_rsrv4_150;

        [FieldOffset(447)]
        public sbyte __dummy___fpu_rsrv4_151;

        [FieldOffset(448)]
        public sbyte __dummy___fpu_rsrv4_152;

        [FieldOffset(449)]
        public sbyte __dummy___fpu_rsrv4_153;

        [FieldOffset(450)]
        public sbyte __dummy___fpu_rsrv4_154;

        [FieldOffset(451)]
        public sbyte __dummy___fpu_rsrv4_155;

        [FieldOffset(452)]
        public sbyte __dummy___fpu_rsrv4_156;

        [FieldOffset(453)]
        public sbyte __dummy___fpu_rsrv4_157;

        [FieldOffset(454)]
        public sbyte __dummy___fpu_rsrv4_158;

        [FieldOffset(455)]
        public sbyte __dummy___fpu_rsrv4_159;

        [FieldOffset(456)]
        public sbyte __dummy___fpu_rsrv4_160;

        [FieldOffset(457)]
        public sbyte __dummy___fpu_rsrv4_161;

        [FieldOffset(458)]
        public sbyte __dummy___fpu_rsrv4_162;

        [FieldOffset(459)]
        public sbyte __dummy___fpu_rsrv4_163;

        [FieldOffset(460)]
        public sbyte __dummy___fpu_rsrv4_164;

        [FieldOffset(461)]
        public sbyte __dummy___fpu_rsrv4_165;

        [FieldOffset(462)]
        public sbyte __dummy___fpu_rsrv4_166;

        [FieldOffset(463)]
        public sbyte __dummy___fpu_rsrv4_167;

        [FieldOffset(464)]
        public sbyte __dummy___fpu_rsrv4_168;

        [FieldOffset(465)]
        public sbyte __dummy___fpu_rsrv4_169;

        [FieldOffset(466)]
        public sbyte __dummy___fpu_rsrv4_170;

        [FieldOffset(467)]
        public sbyte __dummy___fpu_rsrv4_171;

        [FieldOffset(468)]
        public sbyte __dummy___fpu_rsrv4_172;

        [FieldOffset(469)]
        public sbyte __dummy___fpu_rsrv4_173;

        [FieldOffset(470)]
        public sbyte __dummy___fpu_rsrv4_174;

        [FieldOffset(471)]
        public sbyte __dummy___fpu_rsrv4_175;

        [FieldOffset(472)]
        public sbyte __dummy___fpu_rsrv4_176;

        [FieldOffset(473)]
        public sbyte __dummy___fpu_rsrv4_177;

        [FieldOffset(474)]
        public sbyte __dummy___fpu_rsrv4_178;

        [FieldOffset(475)]
        public sbyte __dummy___fpu_rsrv4_179;

        [FieldOffset(476)]
        public sbyte __dummy___fpu_rsrv4_180;

        [FieldOffset(477)]
        public sbyte __dummy___fpu_rsrv4_181;

        [FieldOffset(478)]
        public sbyte __dummy___fpu_rsrv4_182;

        [FieldOffset(479)]
        public sbyte __dummy___fpu_rsrv4_183;

        [FieldOffset(480)]
        public sbyte __dummy___fpu_rsrv4_184;

        [FieldOffset(481)]
        public sbyte __dummy___fpu_rsrv4_185;

        [FieldOffset(482)]
        public sbyte __dummy___fpu_rsrv4_186;

        [FieldOffset(483)]
        public sbyte __dummy___fpu_rsrv4_187;

        [FieldOffset(484)]
        public sbyte __dummy___fpu_rsrv4_188;

        [FieldOffset(485)]
        public sbyte __dummy___fpu_rsrv4_189;

        [FieldOffset(486)]
        public sbyte __dummy___fpu_rsrv4_190;

        [FieldOffset(487)]
        public sbyte __dummy___fpu_rsrv4_191;

        [FieldOffset(488)]
        public sbyte __dummy___fpu_rsrv4_192;

        [FieldOffset(489)]
        public sbyte __dummy___fpu_rsrv4_193;

        [FieldOffset(490)]
        public sbyte __dummy___fpu_rsrv4_194;

        [FieldOffset(491)]
        public sbyte __dummy___fpu_rsrv4_195;

        [FieldOffset(492)]
        public sbyte __dummy___fpu_rsrv4_196;

        [FieldOffset(493)]
        public sbyte __dummy___fpu_rsrv4_197;

        [FieldOffset(494)]
        public sbyte __dummy___fpu_rsrv4_198;

        [FieldOffset(495)]
        public sbyte __dummy___fpu_rsrv4_199;

        [FieldOffset(496)]
        public sbyte __dummy___fpu_rsrv4_200;

        [FieldOffset(497)]
        public sbyte __dummy___fpu_rsrv4_201;

        [FieldOffset(498)]
        public sbyte __dummy___fpu_rsrv4_202;

        [FieldOffset(499)]
        public sbyte __dummy___fpu_rsrv4_203;

        [FieldOffset(500)]
        public sbyte __dummy___fpu_rsrv4_204;

        [FieldOffset(501)]
        public sbyte __dummy___fpu_rsrv4_205;

        [FieldOffset(502)]
        public sbyte __dummy___fpu_rsrv4_206;

        [FieldOffset(503)]
        public sbyte __dummy___fpu_rsrv4_207;

        [FieldOffset(504)]
        public sbyte __dummy___fpu_rsrv4_208;

        [FieldOffset(505)]
        public sbyte __dummy___fpu_rsrv4_209;

        [FieldOffset(506)]
        public sbyte __dummy___fpu_rsrv4_210;

        [FieldOffset(507)]
        public sbyte __dummy___fpu_rsrv4_211;

        [FieldOffset(508)]
        public sbyte __dummy___fpu_rsrv4_212;

        [FieldOffset(509)]
        public sbyte __dummy___fpu_rsrv4_213;

        [FieldOffset(510)]
        public sbyte __dummy___fpu_rsrv4_214;

        [FieldOffset(511)]
        public sbyte __dummy___fpu_rsrv4_215;

        [FieldOffset(512)]
        public sbyte __dummy___fpu_rsrv4_216;

        [FieldOffset(513)]
        public sbyte __dummy___fpu_rsrv4_217;

        [FieldOffset(514)]
        public sbyte __dummy___fpu_rsrv4_218;

        [FieldOffset(515)]
        public sbyte __dummy___fpu_rsrv4_219;

        [FieldOffset(516)]
        public sbyte __dummy___fpu_rsrv4_220;

        [FieldOffset(517)]
        public sbyte __dummy___fpu_rsrv4_221;

        [FieldOffset(518)]
        public sbyte __dummy___fpu_rsrv4_222;

        [FieldOffset(519)]
        public sbyte __dummy___fpu_rsrv4_223;

        [FieldOffset(520)]
        public int __fpu_reserved1;
    }
}

public unsafe partial class DarwinI386AvxState
{
    [StructLayout(LayoutKind.Explicit, Size = 716)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public fixed int __fpu_reserved[2];

        [FieldOffset(4)]
        public int __dummy___fpu_reserved_1;

        [FieldOffset(8)]
        internal global::DarwinFpControl.__Internal __fpu_fcw;

        [FieldOffset(10)]
        internal global::DarwinFpStatus.__Internal __fpu_fsw;

        [FieldOffset(12)]
        public byte __fpu_ftw;

        [FieldOffset(13)]
        public byte __fpu_rsrv1;

        [FieldOffset(14)]
        public ushort __fpu_fop;

        [FieldOffset(16)]
        public uint __fpu_ip;

        [FieldOffset(20)]
        public ushort __fpu_cs;

        [FieldOffset(22)]
        public ushort __fpu_rsrv2;

        [FieldOffset(24)]
        public uint __fpu_dp;

        [FieldOffset(28)]
        public ushort __fpu_ds;

        [FieldOffset(30)]
        public ushort __fpu_rsrv3;

        [FieldOffset(32)]
        public uint __fpu_mxcsr;

        [FieldOffset(36)]
        public uint __fpu_mxcsrmask;

        [FieldOffset(40)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm0;

        [FieldOffset(56)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm1;

        [FieldOffset(72)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm2;

        [FieldOffset(88)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm3;

        [FieldOffset(104)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm4;

        [FieldOffset(120)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm5;

        [FieldOffset(136)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm6;

        [FieldOffset(152)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm7;

        [FieldOffset(168)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm0;

        [FieldOffset(184)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm1;

        [FieldOffset(200)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm2;

        [FieldOffset(216)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm3;

        [FieldOffset(232)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm4;

        [FieldOffset(248)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm5;

        [FieldOffset(264)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm6;

        [FieldOffset(280)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm7;

        [FieldOffset(296)]
        public fixed sbyte __fpu_rsrv4[224];

        [FieldOffset(297)]
        public sbyte __dummy___fpu_rsrv4_1;

        [FieldOffset(298)]
        public sbyte __dummy___fpu_rsrv4_2;

        [FieldOffset(299)]
        public sbyte __dummy___fpu_rsrv4_3;

        [FieldOffset(300)]
        public sbyte __dummy___fpu_rsrv4_4;

        [FieldOffset(301)]
        public sbyte __dummy___fpu_rsrv4_5;

        [FieldOffset(302)]
        public sbyte __dummy___fpu_rsrv4_6;

        [FieldOffset(303)]
        public sbyte __dummy___fpu_rsrv4_7;

        [FieldOffset(304)]
        public sbyte __dummy___fpu_rsrv4_8;

        [FieldOffset(305)]
        public sbyte __dummy___fpu_rsrv4_9;

        [FieldOffset(306)]
        public sbyte __dummy___fpu_rsrv4_10;

        [FieldOffset(307)]
        public sbyte __dummy___fpu_rsrv4_11;

        [FieldOffset(308)]
        public sbyte __dummy___fpu_rsrv4_12;

        [FieldOffset(309)]
        public sbyte __dummy___fpu_rsrv4_13;

        [FieldOffset(310)]
        public sbyte __dummy___fpu_rsrv4_14;

        [FieldOffset(311)]
        public sbyte __dummy___fpu_rsrv4_15;

        [FieldOffset(312)]
        public sbyte __dummy___fpu_rsrv4_16;

        [FieldOffset(313)]
        public sbyte __dummy___fpu_rsrv4_17;

        [FieldOffset(314)]
        public sbyte __dummy___fpu_rsrv4_18;

        [FieldOffset(315)]
        public sbyte __dummy___fpu_rsrv4_19;

        [FieldOffset(316)]
        public sbyte __dummy___fpu_rsrv4_20;

        [FieldOffset(317)]
        public sbyte __dummy___fpu_rsrv4_21;

        [FieldOffset(318)]
        public sbyte __dummy___fpu_rsrv4_22;

        [FieldOffset(319)]
        public sbyte __dummy___fpu_rsrv4_23;

        [FieldOffset(320)]
        public sbyte __dummy___fpu_rsrv4_24;

        [FieldOffset(321)]
        public sbyte __dummy___fpu_rsrv4_25;

        [FieldOffset(322)]
        public sbyte __dummy___fpu_rsrv4_26;

        [FieldOffset(323)]
        public sbyte __dummy___fpu_rsrv4_27;

        [FieldOffset(324)]
        public sbyte __dummy___fpu_rsrv4_28;

        [FieldOffset(325)]
        public sbyte __dummy___fpu_rsrv4_29;

        [FieldOffset(326)]
        public sbyte __dummy___fpu_rsrv4_30;

        [FieldOffset(327)]
        public sbyte __dummy___fpu_rsrv4_31;

        [FieldOffset(328)]
        public sbyte __dummy___fpu_rsrv4_32;

        [FieldOffset(329)]
        public sbyte __dummy___fpu_rsrv4_33;

        [FieldOffset(330)]
        public sbyte __dummy___fpu_rsrv4_34;

        [FieldOffset(331)]
        public sbyte __dummy___fpu_rsrv4_35;

        [FieldOffset(332)]
        public sbyte __dummy___fpu_rsrv4_36;

        [FieldOffset(333)]
        public sbyte __dummy___fpu_rsrv4_37;

        [FieldOffset(334)]
        public sbyte __dummy___fpu_rsrv4_38;

        [FieldOffset(335)]
        public sbyte __dummy___fpu_rsrv4_39;

        [FieldOffset(336)]
        public sbyte __dummy___fpu_rsrv4_40;

        [FieldOffset(337)]
        public sbyte __dummy___fpu_rsrv4_41;

        [FieldOffset(338)]
        public sbyte __dummy___fpu_rsrv4_42;

        [FieldOffset(339)]
        public sbyte __dummy___fpu_rsrv4_43;

        [FieldOffset(340)]
        public sbyte __dummy___fpu_rsrv4_44;

        [FieldOffset(341)]
        public sbyte __dummy___fpu_rsrv4_45;

        [FieldOffset(342)]
        public sbyte __dummy___fpu_rsrv4_46;

        [FieldOffset(343)]
        public sbyte __dummy___fpu_rsrv4_47;

        [FieldOffset(344)]
        public sbyte __dummy___fpu_rsrv4_48;

        [FieldOffset(345)]
        public sbyte __dummy___fpu_rsrv4_49;

        [FieldOffset(346)]
        public sbyte __dummy___fpu_rsrv4_50;

        [FieldOffset(347)]
        public sbyte __dummy___fpu_rsrv4_51;

        [FieldOffset(348)]
        public sbyte __dummy___fpu_rsrv4_52;

        [FieldOffset(349)]
        public sbyte __dummy___fpu_rsrv4_53;

        [FieldOffset(350)]
        public sbyte __dummy___fpu_rsrv4_54;

        [FieldOffset(351)]
        public sbyte __dummy___fpu_rsrv4_55;

        [FieldOffset(352)]
        public sbyte __dummy___fpu_rsrv4_56;

        [FieldOffset(353)]
        public sbyte __dummy___fpu_rsrv4_57;

        [FieldOffset(354)]
        public sbyte __dummy___fpu_rsrv4_58;

        [FieldOffset(355)]
        public sbyte __dummy___fpu_rsrv4_59;

        [FieldOffset(356)]
        public sbyte __dummy___fpu_rsrv4_60;

        [FieldOffset(357)]
        public sbyte __dummy___fpu_rsrv4_61;

        [FieldOffset(358)]
        public sbyte __dummy___fpu_rsrv4_62;

        [FieldOffset(359)]
        public sbyte __dummy___fpu_rsrv4_63;

        [FieldOffset(360)]
        public sbyte __dummy___fpu_rsrv4_64;

        [FieldOffset(361)]
        public sbyte __dummy___fpu_rsrv4_65;

        [FieldOffset(362)]
        public sbyte __dummy___fpu_rsrv4_66;

        [FieldOffset(363)]
        public sbyte __dummy___fpu_rsrv4_67;

        [FieldOffset(364)]
        public sbyte __dummy___fpu_rsrv4_68;

        [FieldOffset(365)]
        public sbyte __dummy___fpu_rsrv4_69;

        [FieldOffset(366)]
        public sbyte __dummy___fpu_rsrv4_70;

        [FieldOffset(367)]
        public sbyte __dummy___fpu_rsrv4_71;

        [FieldOffset(368)]
        public sbyte __dummy___fpu_rsrv4_72;

        [FieldOffset(369)]
        public sbyte __dummy___fpu_rsrv4_73;

        [FieldOffset(370)]
        public sbyte __dummy___fpu_rsrv4_74;

        [FieldOffset(371)]
        public sbyte __dummy___fpu_rsrv4_75;

        [FieldOffset(372)]
        public sbyte __dummy___fpu_rsrv4_76;

        [FieldOffset(373)]
        public sbyte __dummy___fpu_rsrv4_77;

        [FieldOffset(374)]
        public sbyte __dummy___fpu_rsrv4_78;

        [FieldOffset(375)]
        public sbyte __dummy___fpu_rsrv4_79;

        [FieldOffset(376)]
        public sbyte __dummy___fpu_rsrv4_80;

        [FieldOffset(377)]
        public sbyte __dummy___fpu_rsrv4_81;

        [FieldOffset(378)]
        public sbyte __dummy___fpu_rsrv4_82;

        [FieldOffset(379)]
        public sbyte __dummy___fpu_rsrv4_83;

        [FieldOffset(380)]
        public sbyte __dummy___fpu_rsrv4_84;

        [FieldOffset(381)]
        public sbyte __dummy___fpu_rsrv4_85;

        [FieldOffset(382)]
        public sbyte __dummy___fpu_rsrv4_86;

        [FieldOffset(383)]
        public sbyte __dummy___fpu_rsrv4_87;

        [FieldOffset(384)]
        public sbyte __dummy___fpu_rsrv4_88;

        [FieldOffset(385)]
        public sbyte __dummy___fpu_rsrv4_89;

        [FieldOffset(386)]
        public sbyte __dummy___fpu_rsrv4_90;

        [FieldOffset(387)]
        public sbyte __dummy___fpu_rsrv4_91;

        [FieldOffset(388)]
        public sbyte __dummy___fpu_rsrv4_92;

        [FieldOffset(389)]
        public sbyte __dummy___fpu_rsrv4_93;

        [FieldOffset(390)]
        public sbyte __dummy___fpu_rsrv4_94;

        [FieldOffset(391)]
        public sbyte __dummy___fpu_rsrv4_95;

        [FieldOffset(392)]
        public sbyte __dummy___fpu_rsrv4_96;

        [FieldOffset(393)]
        public sbyte __dummy___fpu_rsrv4_97;

        [FieldOffset(394)]
        public sbyte __dummy___fpu_rsrv4_98;

        [FieldOffset(395)]
        public sbyte __dummy___fpu_rsrv4_99;

        [FieldOffset(396)]
        public sbyte __dummy___fpu_rsrv4_100;

        [FieldOffset(397)]
        public sbyte __dummy___fpu_rsrv4_101;

        [FieldOffset(398)]
        public sbyte __dummy___fpu_rsrv4_102;

        [FieldOffset(399)]
        public sbyte __dummy___fpu_rsrv4_103;

        [FieldOffset(400)]
        public sbyte __dummy___fpu_rsrv4_104;

        [FieldOffset(401)]
        public sbyte __dummy___fpu_rsrv4_105;

        [FieldOffset(402)]
        public sbyte __dummy___fpu_rsrv4_106;

        [FieldOffset(403)]
        public sbyte __dummy___fpu_rsrv4_107;

        [FieldOffset(404)]
        public sbyte __dummy___fpu_rsrv4_108;

        [FieldOffset(405)]
        public sbyte __dummy___fpu_rsrv4_109;

        [FieldOffset(406)]
        public sbyte __dummy___fpu_rsrv4_110;

        [FieldOffset(407)]
        public sbyte __dummy___fpu_rsrv4_111;

        [FieldOffset(408)]
        public sbyte __dummy___fpu_rsrv4_112;

        [FieldOffset(409)]
        public sbyte __dummy___fpu_rsrv4_113;

        [FieldOffset(410)]
        public sbyte __dummy___fpu_rsrv4_114;

        [FieldOffset(411)]
        public sbyte __dummy___fpu_rsrv4_115;

        [FieldOffset(412)]
        public sbyte __dummy___fpu_rsrv4_116;

        [FieldOffset(413)]
        public sbyte __dummy___fpu_rsrv4_117;

        [FieldOffset(414)]
        public sbyte __dummy___fpu_rsrv4_118;

        [FieldOffset(415)]
        public sbyte __dummy___fpu_rsrv4_119;

        [FieldOffset(416)]
        public sbyte __dummy___fpu_rsrv4_120;

        [FieldOffset(417)]
        public sbyte __dummy___fpu_rsrv4_121;

        [FieldOffset(418)]
        public sbyte __dummy___fpu_rsrv4_122;

        [FieldOffset(419)]
        public sbyte __dummy___fpu_rsrv4_123;

        [FieldOffset(420)]
        public sbyte __dummy___fpu_rsrv4_124;

        [FieldOffset(421)]
        public sbyte __dummy___fpu_rsrv4_125;

        [FieldOffset(422)]
        public sbyte __dummy___fpu_rsrv4_126;

        [FieldOffset(423)]
        public sbyte __dummy___fpu_rsrv4_127;

        [FieldOffset(424)]
        public sbyte __dummy___fpu_rsrv4_128;

        [FieldOffset(425)]
        public sbyte __dummy___fpu_rsrv4_129;

        [FieldOffset(426)]
        public sbyte __dummy___fpu_rsrv4_130;

        [FieldOffset(427)]
        public sbyte __dummy___fpu_rsrv4_131;

        [FieldOffset(428)]
        public sbyte __dummy___fpu_rsrv4_132;

        [FieldOffset(429)]
        public sbyte __dummy___fpu_rsrv4_133;

        [FieldOffset(430)]
        public sbyte __dummy___fpu_rsrv4_134;

        [FieldOffset(431)]
        public sbyte __dummy___fpu_rsrv4_135;

        [FieldOffset(432)]
        public sbyte __dummy___fpu_rsrv4_136;

        [FieldOffset(433)]
        public sbyte __dummy___fpu_rsrv4_137;

        [FieldOffset(434)]
        public sbyte __dummy___fpu_rsrv4_138;

        [FieldOffset(435)]
        public sbyte __dummy___fpu_rsrv4_139;

        [FieldOffset(436)]
        public sbyte __dummy___fpu_rsrv4_140;

        [FieldOffset(437)]
        public sbyte __dummy___fpu_rsrv4_141;

        [FieldOffset(438)]
        public sbyte __dummy___fpu_rsrv4_142;

        [FieldOffset(439)]
        public sbyte __dummy___fpu_rsrv4_143;

        [FieldOffset(440)]
        public sbyte __dummy___fpu_rsrv4_144;

        [FieldOffset(441)]
        public sbyte __dummy___fpu_rsrv4_145;

        [FieldOffset(442)]
        public sbyte __dummy___fpu_rsrv4_146;

        [FieldOffset(443)]
        public sbyte __dummy___fpu_rsrv4_147;

        [FieldOffset(444)]
        public sbyte __dummy___fpu_rsrv4_148;

        [FieldOffset(445)]
        public sbyte __dummy___fpu_rsrv4_149;

        [FieldOffset(446)]
        public sbyte __dummy___fpu_rsrv4_150;

        [FieldOffset(447)]
        public sbyte __dummy___fpu_rsrv4_151;

        [FieldOffset(448)]
        public sbyte __dummy___fpu_rsrv4_152;

        [FieldOffset(449)]
        public sbyte __dummy___fpu_rsrv4_153;

        [FieldOffset(450)]
        public sbyte __dummy___fpu_rsrv4_154;

        [FieldOffset(451)]
        public sbyte __dummy___fpu_rsrv4_155;

        [FieldOffset(452)]
        public sbyte __dummy___fpu_rsrv4_156;

        [FieldOffset(453)]
        public sbyte __dummy___fpu_rsrv4_157;

        [FieldOffset(454)]
        public sbyte __dummy___fpu_rsrv4_158;

        [FieldOffset(455)]
        public sbyte __dummy___fpu_rsrv4_159;

        [FieldOffset(456)]
        public sbyte __dummy___fpu_rsrv4_160;

        [FieldOffset(457)]
        public sbyte __dummy___fpu_rsrv4_161;

        [FieldOffset(458)]
        public sbyte __dummy___fpu_rsrv4_162;

        [FieldOffset(459)]
        public sbyte __dummy___fpu_rsrv4_163;

        [FieldOffset(460)]
        public sbyte __dummy___fpu_rsrv4_164;

        [FieldOffset(461)]
        public sbyte __dummy___fpu_rsrv4_165;

        [FieldOffset(462)]
        public sbyte __dummy___fpu_rsrv4_166;

        [FieldOffset(463)]
        public sbyte __dummy___fpu_rsrv4_167;

        [FieldOffset(464)]
        public sbyte __dummy___fpu_rsrv4_168;

        [FieldOffset(465)]
        public sbyte __dummy___fpu_rsrv4_169;

        [FieldOffset(466)]
        public sbyte __dummy___fpu_rsrv4_170;

        [FieldOffset(467)]
        public sbyte __dummy___fpu_rsrv4_171;

        [FieldOffset(468)]
        public sbyte __dummy___fpu_rsrv4_172;

        [FieldOffset(469)]
        public sbyte __dummy___fpu_rsrv4_173;

        [FieldOffset(470)]
        public sbyte __dummy___fpu_rsrv4_174;

        [FieldOffset(471)]
        public sbyte __dummy___fpu_rsrv4_175;

        [FieldOffset(472)]
        public sbyte __dummy___fpu_rsrv4_176;

        [FieldOffset(473)]
        public sbyte __dummy___fpu_rsrv4_177;

        [FieldOffset(474)]
        public sbyte __dummy___fpu_rsrv4_178;

        [FieldOffset(475)]
        public sbyte __dummy___fpu_rsrv4_179;

        [FieldOffset(476)]
        public sbyte __dummy___fpu_rsrv4_180;

        [FieldOffset(477)]
        public sbyte __dummy___fpu_rsrv4_181;

        [FieldOffset(478)]
        public sbyte __dummy___fpu_rsrv4_182;

        [FieldOffset(479)]
        public sbyte __dummy___fpu_rsrv4_183;

        [FieldOffset(480)]
        public sbyte __dummy___fpu_rsrv4_184;

        [FieldOffset(481)]
        public sbyte __dummy___fpu_rsrv4_185;

        [FieldOffset(482)]
        public sbyte __dummy___fpu_rsrv4_186;

        [FieldOffset(483)]
        public sbyte __dummy___fpu_rsrv4_187;

        [FieldOffset(484)]
        public sbyte __dummy___fpu_rsrv4_188;

        [FieldOffset(485)]
        public sbyte __dummy___fpu_rsrv4_189;

        [FieldOffset(486)]
        public sbyte __dummy___fpu_rsrv4_190;

        [FieldOffset(487)]
        public sbyte __dummy___fpu_rsrv4_191;

        [FieldOffset(488)]
        public sbyte __dummy___fpu_rsrv4_192;

        [FieldOffset(489)]
        public sbyte __dummy___fpu_rsrv4_193;

        [FieldOffset(490)]
        public sbyte __dummy___fpu_rsrv4_194;

        [FieldOffset(491)]
        public sbyte __dummy___fpu_rsrv4_195;

        [FieldOffset(492)]
        public sbyte __dummy___fpu_rsrv4_196;

        [FieldOffset(493)]
        public sbyte __dummy___fpu_rsrv4_197;

        [FieldOffset(494)]
        public sbyte __dummy___fpu_rsrv4_198;

        [FieldOffset(495)]
        public sbyte __dummy___fpu_rsrv4_199;

        [FieldOffset(496)]
        public sbyte __dummy___fpu_rsrv4_200;

        [FieldOffset(497)]
        public sbyte __dummy___fpu_rsrv4_201;

        [FieldOffset(498)]
        public sbyte __dummy___fpu_rsrv4_202;

        [FieldOffset(499)]
        public sbyte __dummy___fpu_rsrv4_203;

        [FieldOffset(500)]
        public sbyte __dummy___fpu_rsrv4_204;

        [FieldOffset(501)]
        public sbyte __dummy___fpu_rsrv4_205;

        [FieldOffset(502)]
        public sbyte __dummy___fpu_rsrv4_206;

        [FieldOffset(503)]
        public sbyte __dummy___fpu_rsrv4_207;

        [FieldOffset(504)]
        public sbyte __dummy___fpu_rsrv4_208;

        [FieldOffset(505)]
        public sbyte __dummy___fpu_rsrv4_209;

        [FieldOffset(506)]
        public sbyte __dummy___fpu_rsrv4_210;

        [FieldOffset(507)]
        public sbyte __dummy___fpu_rsrv4_211;

        [FieldOffset(508)]
        public sbyte __dummy___fpu_rsrv4_212;

        [FieldOffset(509)]
        public sbyte __dummy___fpu_rsrv4_213;

        [FieldOffset(510)]
        public sbyte __dummy___fpu_rsrv4_214;

        [FieldOffset(511)]
        public sbyte __dummy___fpu_rsrv4_215;

        [FieldOffset(512)]
        public sbyte __dummy___fpu_rsrv4_216;

        [FieldOffset(513)]
        public sbyte __dummy___fpu_rsrv4_217;

        [FieldOffset(514)]
        public sbyte __dummy___fpu_rsrv4_218;

        [FieldOffset(515)]
        public sbyte __dummy___fpu_rsrv4_219;

        [FieldOffset(516)]
        public sbyte __dummy___fpu_rsrv4_220;

        [FieldOffset(517)]
        public sbyte __dummy___fpu_rsrv4_221;

        [FieldOffset(518)]
        public sbyte __dummy___fpu_rsrv4_222;

        [FieldOffset(519)]
        public sbyte __dummy___fpu_rsrv4_223;

        [FieldOffset(520)]
        public int __fpu_reserved1;

        [FieldOffset(524)]
        public fixed sbyte __avx_reserved1[64];

        [FieldOffset(525)]
        public sbyte __dummy___avx_reserved1_1;

        [FieldOffset(526)]
        public sbyte __dummy___avx_reserved1_2;

        [FieldOffset(527)]
        public sbyte __dummy___avx_reserved1_3;

        [FieldOffset(528)]
        public sbyte __dummy___avx_reserved1_4;

        [FieldOffset(529)]
        public sbyte __dummy___avx_reserved1_5;

        [FieldOffset(530)]
        public sbyte __dummy___avx_reserved1_6;

        [FieldOffset(531)]
        public sbyte __dummy___avx_reserved1_7;

        [FieldOffset(532)]
        public sbyte __dummy___avx_reserved1_8;

        [FieldOffset(533)]
        public sbyte __dummy___avx_reserved1_9;

        [FieldOffset(534)]
        public sbyte __dummy___avx_reserved1_10;

        [FieldOffset(535)]
        public sbyte __dummy___avx_reserved1_11;

        [FieldOffset(536)]
        public sbyte __dummy___avx_reserved1_12;

        [FieldOffset(537)]
        public sbyte __dummy___avx_reserved1_13;

        [FieldOffset(538)]
        public sbyte __dummy___avx_reserved1_14;

        [FieldOffset(539)]
        public sbyte __dummy___avx_reserved1_15;

        [FieldOffset(540)]
        public sbyte __dummy___avx_reserved1_16;

        [FieldOffset(541)]
        public sbyte __dummy___avx_reserved1_17;

        [FieldOffset(542)]
        public sbyte __dummy___avx_reserved1_18;

        [FieldOffset(543)]
        public sbyte __dummy___avx_reserved1_19;

        [FieldOffset(544)]
        public sbyte __dummy___avx_reserved1_20;

        [FieldOffset(545)]
        public sbyte __dummy___avx_reserved1_21;

        [FieldOffset(546)]
        public sbyte __dummy___avx_reserved1_22;

        [FieldOffset(547)]
        public sbyte __dummy___avx_reserved1_23;

        [FieldOffset(548)]
        public sbyte __dummy___avx_reserved1_24;

        [FieldOffset(549)]
        public sbyte __dummy___avx_reserved1_25;

        [FieldOffset(550)]
        public sbyte __dummy___avx_reserved1_26;

        [FieldOffset(551)]
        public sbyte __dummy___avx_reserved1_27;

        [FieldOffset(552)]
        public sbyte __dummy___avx_reserved1_28;

        [FieldOffset(553)]
        public sbyte __dummy___avx_reserved1_29;

        [FieldOffset(554)]
        public sbyte __dummy___avx_reserved1_30;

        [FieldOffset(555)]
        public sbyte __dummy___avx_reserved1_31;

        [FieldOffset(556)]
        public sbyte __dummy___avx_reserved1_32;

        [FieldOffset(557)]
        public sbyte __dummy___avx_reserved1_33;

        [FieldOffset(558)]
        public sbyte __dummy___avx_reserved1_34;

        [FieldOffset(559)]
        public sbyte __dummy___avx_reserved1_35;

        [FieldOffset(560)]
        public sbyte __dummy___avx_reserved1_36;

        [FieldOffset(561)]
        public sbyte __dummy___avx_reserved1_37;

        [FieldOffset(562)]
        public sbyte __dummy___avx_reserved1_38;

        [FieldOffset(563)]
        public sbyte __dummy___avx_reserved1_39;

        [FieldOffset(564)]
        public sbyte __dummy___avx_reserved1_40;

        [FieldOffset(565)]
        public sbyte __dummy___avx_reserved1_41;

        [FieldOffset(566)]
        public sbyte __dummy___avx_reserved1_42;

        [FieldOffset(567)]
        public sbyte __dummy___avx_reserved1_43;

        [FieldOffset(568)]
        public sbyte __dummy___avx_reserved1_44;

        [FieldOffset(569)]
        public sbyte __dummy___avx_reserved1_45;

        [FieldOffset(570)]
        public sbyte __dummy___avx_reserved1_46;

        [FieldOffset(571)]
        public sbyte __dummy___avx_reserved1_47;

        [FieldOffset(572)]
        public sbyte __dummy___avx_reserved1_48;

        [FieldOffset(573)]
        public sbyte __dummy___avx_reserved1_49;

        [FieldOffset(574)]
        public sbyte __dummy___avx_reserved1_50;

        [FieldOffset(575)]
        public sbyte __dummy___avx_reserved1_51;

        [FieldOffset(576)]
        public sbyte __dummy___avx_reserved1_52;

        [FieldOffset(577)]
        public sbyte __dummy___avx_reserved1_53;

        [FieldOffset(578)]
        public sbyte __dummy___avx_reserved1_54;

        [FieldOffset(579)]
        public sbyte __dummy___avx_reserved1_55;

        [FieldOffset(580)]
        public sbyte __dummy___avx_reserved1_56;

        [FieldOffset(581)]
        public sbyte __dummy___avx_reserved1_57;

        [FieldOffset(582)]
        public sbyte __dummy___avx_reserved1_58;

        [FieldOffset(583)]
        public sbyte __dummy___avx_reserved1_59;

        [FieldOffset(584)]
        public sbyte __dummy___avx_reserved1_60;

        [FieldOffset(585)]
        public sbyte __dummy___avx_reserved1_61;

        [FieldOffset(586)]
        public sbyte __dummy___avx_reserved1_62;

        [FieldOffset(587)]
        public sbyte __dummy___avx_reserved1_63;

        [FieldOffset(588)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh0;

        [FieldOffset(604)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh1;

        [FieldOffset(620)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh2;

        [FieldOffset(636)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh3;

        [FieldOffset(652)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh4;

        [FieldOffset(668)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh5;

        [FieldOffset(684)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh6;

        [FieldOffset(700)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh7;
    }
}

public unsafe partial class DarwinI386ExceptionState
{
    [StructLayout(LayoutKind.Explicit, Size = 12)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public ushort __trapno;

        [FieldOffset(2)]
        public ushort __cpu;

        [FieldOffset(4)]
        public uint __err;

        [FieldOffset(8)]
        public uint __faultvaddr;
    }
}

public unsafe partial class DarwinX86ThreadState64
{
    [StructLayout(LayoutKind.Explicit, Size = 168)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public ulong __rax;

        [FieldOffset(8)]
        public ulong __rbx;

        [FieldOffset(16)]
        public ulong __rcx;

        [FieldOffset(24)]
        public ulong __rdx;

        [FieldOffset(32)]
        public ulong __rdi;

        [FieldOffset(40)]
        public ulong __rsi;

        [FieldOffset(48)]
        public ulong __rbp;

        [FieldOffset(56)]
        public ulong __rsp;

        [FieldOffset(64)]
        public ulong __r8;

        [FieldOffset(72)]
        public ulong __r9;

        [FieldOffset(80)]
        public ulong __r10;

        [FieldOffset(88)]
        public ulong __r11;

        [FieldOffset(96)]
        public ulong __r12;

        [FieldOffset(104)]
        public ulong __r13;

        [FieldOffset(112)]
        public ulong __r14;

        [FieldOffset(120)]
        public ulong __r15;

        [FieldOffset(128)]
        public ulong __rip;

        [FieldOffset(136)]
        public ulong __rflags;

        [FieldOffset(144)]
        public ulong __cs;

        [FieldOffset(152)]
        public ulong __fs;

        [FieldOffset(160)]
        public ulong __gs;
    }
}

public unsafe partial class DarwinX86FloatState64
{
    [StructLayout(LayoutKind.Explicit, Size = 524)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public fixed int __fpu_reserved[2];

        [FieldOffset(4)]
        public int __dummy___fpu_reserved_1;

        [FieldOffset(8)]
        internal global::DarwinFpControl.__Internal __fpu_fcw;

        [FieldOffset(10)]
        internal global::DarwinFpStatus.__Internal __fpu_fsw;

        [FieldOffset(12)]
        public byte __fpu_ftw;

        [FieldOffset(13)]
        public byte __fpu_rsrv1;

        [FieldOffset(14)]
        public ushort __fpu_fop;

        [FieldOffset(16)]
        public uint __fpu_ip;

        [FieldOffset(20)]
        public ushort __fpu_cs;

        [FieldOffset(22)]
        public ushort __fpu_rsrv2;

        [FieldOffset(24)]
        public uint __fpu_dp;

        [FieldOffset(28)]
        public ushort __fpu_ds;

        [FieldOffset(30)]
        public ushort __fpu_rsrv3;

        [FieldOffset(32)]
        public uint __fpu_mxcsr;

        [FieldOffset(36)]
        public uint __fpu_mxcsrmask;

        [FieldOffset(40)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm0;

        [FieldOffset(56)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm1;

        [FieldOffset(72)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm2;

        [FieldOffset(88)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm3;

        [FieldOffset(104)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm4;

        [FieldOffset(120)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm5;

        [FieldOffset(136)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm6;

        [FieldOffset(152)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm7;

        [FieldOffset(168)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm0;

        [FieldOffset(184)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm1;

        [FieldOffset(200)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm2;

        [FieldOffset(216)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm3;

        [FieldOffset(232)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm4;

        [FieldOffset(248)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm5;

        [FieldOffset(264)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm6;

        [FieldOffset(280)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm7;

        [FieldOffset(296)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm8;

        [FieldOffset(312)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm9;

        [FieldOffset(328)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm10;

        [FieldOffset(344)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm11;

        [FieldOffset(360)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm12;

        [FieldOffset(376)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm13;

        [FieldOffset(392)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm14;

        [FieldOffset(408)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm15;

        [FieldOffset(424)]
        public fixed sbyte __fpu_rsrv4[96];

        [FieldOffset(425)]
        public sbyte __dummy___fpu_rsrv4_1;

        [FieldOffset(426)]
        public sbyte __dummy___fpu_rsrv4_2;

        [FieldOffset(427)]
        public sbyte __dummy___fpu_rsrv4_3;

        [FieldOffset(428)]
        public sbyte __dummy___fpu_rsrv4_4;

        [FieldOffset(429)]
        public sbyte __dummy___fpu_rsrv4_5;

        [FieldOffset(430)]
        public sbyte __dummy___fpu_rsrv4_6;

        [FieldOffset(431)]
        public sbyte __dummy___fpu_rsrv4_7;

        [FieldOffset(432)]
        public sbyte __dummy___fpu_rsrv4_8;

        [FieldOffset(433)]
        public sbyte __dummy___fpu_rsrv4_9;

        [FieldOffset(434)]
        public sbyte __dummy___fpu_rsrv4_10;

        [FieldOffset(435)]
        public sbyte __dummy___fpu_rsrv4_11;

        [FieldOffset(436)]
        public sbyte __dummy___fpu_rsrv4_12;

        [FieldOffset(437)]
        public sbyte __dummy___fpu_rsrv4_13;

        [FieldOffset(438)]
        public sbyte __dummy___fpu_rsrv4_14;

        [FieldOffset(439)]
        public sbyte __dummy___fpu_rsrv4_15;

        [FieldOffset(440)]
        public sbyte __dummy___fpu_rsrv4_16;

        [FieldOffset(441)]
        public sbyte __dummy___fpu_rsrv4_17;

        [FieldOffset(442)]
        public sbyte __dummy___fpu_rsrv4_18;

        [FieldOffset(443)]
        public sbyte __dummy___fpu_rsrv4_19;

        [FieldOffset(444)]
        public sbyte __dummy___fpu_rsrv4_20;

        [FieldOffset(445)]
        public sbyte __dummy___fpu_rsrv4_21;

        [FieldOffset(446)]
        public sbyte __dummy___fpu_rsrv4_22;

        [FieldOffset(447)]
        public sbyte __dummy___fpu_rsrv4_23;

        [FieldOffset(448)]
        public sbyte __dummy___fpu_rsrv4_24;

        [FieldOffset(449)]
        public sbyte __dummy___fpu_rsrv4_25;

        [FieldOffset(450)]
        public sbyte __dummy___fpu_rsrv4_26;

        [FieldOffset(451)]
        public sbyte __dummy___fpu_rsrv4_27;

        [FieldOffset(452)]
        public sbyte __dummy___fpu_rsrv4_28;

        [FieldOffset(453)]
        public sbyte __dummy___fpu_rsrv4_29;

        [FieldOffset(454)]
        public sbyte __dummy___fpu_rsrv4_30;

        [FieldOffset(455)]
        public sbyte __dummy___fpu_rsrv4_31;

        [FieldOffset(456)]
        public sbyte __dummy___fpu_rsrv4_32;

        [FieldOffset(457)]
        public sbyte __dummy___fpu_rsrv4_33;

        [FieldOffset(458)]
        public sbyte __dummy___fpu_rsrv4_34;

        [FieldOffset(459)]
        public sbyte __dummy___fpu_rsrv4_35;

        [FieldOffset(460)]
        public sbyte __dummy___fpu_rsrv4_36;

        [FieldOffset(461)]
        public sbyte __dummy___fpu_rsrv4_37;

        [FieldOffset(462)]
        public sbyte __dummy___fpu_rsrv4_38;

        [FieldOffset(463)]
        public sbyte __dummy___fpu_rsrv4_39;

        [FieldOffset(464)]
        public sbyte __dummy___fpu_rsrv4_40;

        [FieldOffset(465)]
        public sbyte __dummy___fpu_rsrv4_41;

        [FieldOffset(466)]
        public sbyte __dummy___fpu_rsrv4_42;

        [FieldOffset(467)]
        public sbyte __dummy___fpu_rsrv4_43;

        [FieldOffset(468)]
        public sbyte __dummy___fpu_rsrv4_44;

        [FieldOffset(469)]
        public sbyte __dummy___fpu_rsrv4_45;

        [FieldOffset(470)]
        public sbyte __dummy___fpu_rsrv4_46;

        [FieldOffset(471)]
        public sbyte __dummy___fpu_rsrv4_47;

        [FieldOffset(472)]
        public sbyte __dummy___fpu_rsrv4_48;

        [FieldOffset(473)]
        public sbyte __dummy___fpu_rsrv4_49;

        [FieldOffset(474)]
        public sbyte __dummy___fpu_rsrv4_50;

        [FieldOffset(475)]
        public sbyte __dummy___fpu_rsrv4_51;

        [FieldOffset(476)]
        public sbyte __dummy___fpu_rsrv4_52;

        [FieldOffset(477)]
        public sbyte __dummy___fpu_rsrv4_53;

        [FieldOffset(478)]
        public sbyte __dummy___fpu_rsrv4_54;

        [FieldOffset(479)]
        public sbyte __dummy___fpu_rsrv4_55;

        [FieldOffset(480)]
        public sbyte __dummy___fpu_rsrv4_56;

        [FieldOffset(481)]
        public sbyte __dummy___fpu_rsrv4_57;

        [FieldOffset(482)]
        public sbyte __dummy___fpu_rsrv4_58;

        [FieldOffset(483)]
        public sbyte __dummy___fpu_rsrv4_59;

        [FieldOffset(484)]
        public sbyte __dummy___fpu_rsrv4_60;

        [FieldOffset(485)]
        public sbyte __dummy___fpu_rsrv4_61;

        [FieldOffset(486)]
        public sbyte __dummy___fpu_rsrv4_62;

        [FieldOffset(487)]
        public sbyte __dummy___fpu_rsrv4_63;

        [FieldOffset(488)]
        public sbyte __dummy___fpu_rsrv4_64;

        [FieldOffset(489)]
        public sbyte __dummy___fpu_rsrv4_65;

        [FieldOffset(490)]
        public sbyte __dummy___fpu_rsrv4_66;

        [FieldOffset(491)]
        public sbyte __dummy___fpu_rsrv4_67;

        [FieldOffset(492)]
        public sbyte __dummy___fpu_rsrv4_68;

        [FieldOffset(493)]
        public sbyte __dummy___fpu_rsrv4_69;

        [FieldOffset(494)]
        public sbyte __dummy___fpu_rsrv4_70;

        [FieldOffset(495)]
        public sbyte __dummy___fpu_rsrv4_71;

        [FieldOffset(496)]
        public sbyte __dummy___fpu_rsrv4_72;

        [FieldOffset(497)]
        public sbyte __dummy___fpu_rsrv4_73;

        [FieldOffset(498)]
        public sbyte __dummy___fpu_rsrv4_74;

        [FieldOffset(499)]
        public sbyte __dummy___fpu_rsrv4_75;

        [FieldOffset(500)]
        public sbyte __dummy___fpu_rsrv4_76;

        [FieldOffset(501)]
        public sbyte __dummy___fpu_rsrv4_77;

        [FieldOffset(502)]
        public sbyte __dummy___fpu_rsrv4_78;

        [FieldOffset(503)]
        public sbyte __dummy___fpu_rsrv4_79;

        [FieldOffset(504)]
        public sbyte __dummy___fpu_rsrv4_80;

        [FieldOffset(505)]
        public sbyte __dummy___fpu_rsrv4_81;

        [FieldOffset(506)]
        public sbyte __dummy___fpu_rsrv4_82;

        [FieldOffset(507)]
        public sbyte __dummy___fpu_rsrv4_83;

        [FieldOffset(508)]
        public sbyte __dummy___fpu_rsrv4_84;

        [FieldOffset(509)]
        public sbyte __dummy___fpu_rsrv4_85;

        [FieldOffset(510)]
        public sbyte __dummy___fpu_rsrv4_86;

        [FieldOffset(511)]
        public sbyte __dummy___fpu_rsrv4_87;

        [FieldOffset(512)]
        public sbyte __dummy___fpu_rsrv4_88;

        [FieldOffset(513)]
        public sbyte __dummy___fpu_rsrv4_89;

        [FieldOffset(514)]
        public sbyte __dummy___fpu_rsrv4_90;

        [FieldOffset(515)]
        public sbyte __dummy___fpu_rsrv4_91;

        [FieldOffset(516)]
        public sbyte __dummy___fpu_rsrv4_92;

        [FieldOffset(517)]
        public sbyte __dummy___fpu_rsrv4_93;

        [FieldOffset(518)]
        public sbyte __dummy___fpu_rsrv4_94;

        [FieldOffset(519)]
        public sbyte __dummy___fpu_rsrv4_95;

        [FieldOffset(520)]
        public int __fpu_reserved1;
    }
}

public unsafe partial class DarwinX86AvxState64
{
    [StructLayout(LayoutKind.Explicit, Size = 844)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public fixed int __fpu_reserved[2];

        [FieldOffset(4)]
        public int __dummy___fpu_reserved_1;

        [FieldOffset(8)]
        internal global::DarwinFpControl.__Internal __fpu_fcw;

        [FieldOffset(10)]
        internal global::DarwinFpStatus.__Internal __fpu_fsw;

        [FieldOffset(12)]
        public byte __fpu_ftw;

        [FieldOffset(13)]
        public byte __fpu_rsrv1;

        [FieldOffset(14)]
        public ushort __fpu_fop;

        [FieldOffset(16)]
        public uint __fpu_ip;

        [FieldOffset(20)]
        public ushort __fpu_cs;

        [FieldOffset(22)]
        public ushort __fpu_rsrv2;

        [FieldOffset(24)]
        public uint __fpu_dp;

        [FieldOffset(28)]
        public ushort __fpu_ds;

        [FieldOffset(30)]
        public ushort __fpu_rsrv3;

        [FieldOffset(32)]
        public uint __fpu_mxcsr;

        [FieldOffset(36)]
        public uint __fpu_mxcsrmask;

        [FieldOffset(40)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm0;

        [FieldOffset(56)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm1;

        [FieldOffset(72)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm2;

        [FieldOffset(88)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm3;

        [FieldOffset(104)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm4;

        [FieldOffset(120)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm5;

        [FieldOffset(136)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm6;

        [FieldOffset(152)]
        internal global::DarwinMmstReg.__Internal __fpu_stmm7;

        [FieldOffset(168)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm0;

        [FieldOffset(184)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm1;

        [FieldOffset(200)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm2;

        [FieldOffset(216)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm3;

        [FieldOffset(232)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm4;

        [FieldOffset(248)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm5;

        [FieldOffset(264)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm6;

        [FieldOffset(280)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm7;

        [FieldOffset(296)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm8;

        [FieldOffset(312)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm9;

        [FieldOffset(328)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm10;

        [FieldOffset(344)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm11;

        [FieldOffset(360)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm12;

        [FieldOffset(376)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm13;

        [FieldOffset(392)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm14;

        [FieldOffset(408)]
        internal global::DarwinXmmReg.__Internal __fpu_xmm15;

        [FieldOffset(424)]
        public fixed sbyte __fpu_rsrv4[96];

        [FieldOffset(425)]
        public sbyte __dummy___fpu_rsrv4_1;

        [FieldOffset(426)]
        public sbyte __dummy___fpu_rsrv4_2;

        [FieldOffset(427)]
        public sbyte __dummy___fpu_rsrv4_3;

        [FieldOffset(428)]
        public sbyte __dummy___fpu_rsrv4_4;

        [FieldOffset(429)]
        public sbyte __dummy___fpu_rsrv4_5;

        [FieldOffset(430)]
        public sbyte __dummy___fpu_rsrv4_6;

        [FieldOffset(431)]
        public sbyte __dummy___fpu_rsrv4_7;

        [FieldOffset(432)]
        public sbyte __dummy___fpu_rsrv4_8;

        [FieldOffset(433)]
        public sbyte __dummy___fpu_rsrv4_9;

        [FieldOffset(434)]
        public sbyte __dummy___fpu_rsrv4_10;

        [FieldOffset(435)]
        public sbyte __dummy___fpu_rsrv4_11;

        [FieldOffset(436)]
        public sbyte __dummy___fpu_rsrv4_12;

        [FieldOffset(437)]
        public sbyte __dummy___fpu_rsrv4_13;

        [FieldOffset(438)]
        public sbyte __dummy___fpu_rsrv4_14;

        [FieldOffset(439)]
        public sbyte __dummy___fpu_rsrv4_15;

        [FieldOffset(440)]
        public sbyte __dummy___fpu_rsrv4_16;

        [FieldOffset(441)]
        public sbyte __dummy___fpu_rsrv4_17;

        [FieldOffset(442)]
        public sbyte __dummy___fpu_rsrv4_18;

        [FieldOffset(443)]
        public sbyte __dummy___fpu_rsrv4_19;

        [FieldOffset(444)]
        public sbyte __dummy___fpu_rsrv4_20;

        [FieldOffset(445)]
        public sbyte __dummy___fpu_rsrv4_21;

        [FieldOffset(446)]
        public sbyte __dummy___fpu_rsrv4_22;

        [FieldOffset(447)]
        public sbyte __dummy___fpu_rsrv4_23;

        [FieldOffset(448)]
        public sbyte __dummy___fpu_rsrv4_24;

        [FieldOffset(449)]
        public sbyte __dummy___fpu_rsrv4_25;

        [FieldOffset(450)]
        public sbyte __dummy___fpu_rsrv4_26;

        [FieldOffset(451)]
        public sbyte __dummy___fpu_rsrv4_27;

        [FieldOffset(452)]
        public sbyte __dummy___fpu_rsrv4_28;

        [FieldOffset(453)]
        public sbyte __dummy___fpu_rsrv4_29;

        [FieldOffset(454)]
        public sbyte __dummy___fpu_rsrv4_30;

        [FieldOffset(455)]
        public sbyte __dummy___fpu_rsrv4_31;

        [FieldOffset(456)]
        public sbyte __dummy___fpu_rsrv4_32;

        [FieldOffset(457)]
        public sbyte __dummy___fpu_rsrv4_33;

        [FieldOffset(458)]
        public sbyte __dummy___fpu_rsrv4_34;

        [FieldOffset(459)]
        public sbyte __dummy___fpu_rsrv4_35;

        [FieldOffset(460)]
        public sbyte __dummy___fpu_rsrv4_36;

        [FieldOffset(461)]
        public sbyte __dummy___fpu_rsrv4_37;

        [FieldOffset(462)]
        public sbyte __dummy___fpu_rsrv4_38;

        [FieldOffset(463)]
        public sbyte __dummy___fpu_rsrv4_39;

        [FieldOffset(464)]
        public sbyte __dummy___fpu_rsrv4_40;

        [FieldOffset(465)]
        public sbyte __dummy___fpu_rsrv4_41;

        [FieldOffset(466)]
        public sbyte __dummy___fpu_rsrv4_42;

        [FieldOffset(467)]
        public sbyte __dummy___fpu_rsrv4_43;

        [FieldOffset(468)]
        public sbyte __dummy___fpu_rsrv4_44;

        [FieldOffset(469)]
        public sbyte __dummy___fpu_rsrv4_45;

        [FieldOffset(470)]
        public sbyte __dummy___fpu_rsrv4_46;

        [FieldOffset(471)]
        public sbyte __dummy___fpu_rsrv4_47;

        [FieldOffset(472)]
        public sbyte __dummy___fpu_rsrv4_48;

        [FieldOffset(473)]
        public sbyte __dummy___fpu_rsrv4_49;

        [FieldOffset(474)]
        public sbyte __dummy___fpu_rsrv4_50;

        [FieldOffset(475)]
        public sbyte __dummy___fpu_rsrv4_51;

        [FieldOffset(476)]
        public sbyte __dummy___fpu_rsrv4_52;

        [FieldOffset(477)]
        public sbyte __dummy___fpu_rsrv4_53;

        [FieldOffset(478)]
        public sbyte __dummy___fpu_rsrv4_54;

        [FieldOffset(479)]
        public sbyte __dummy___fpu_rsrv4_55;

        [FieldOffset(480)]
        public sbyte __dummy___fpu_rsrv4_56;

        [FieldOffset(481)]
        public sbyte __dummy___fpu_rsrv4_57;

        [FieldOffset(482)]
        public sbyte __dummy___fpu_rsrv4_58;

        [FieldOffset(483)]
        public sbyte __dummy___fpu_rsrv4_59;

        [FieldOffset(484)]
        public sbyte __dummy___fpu_rsrv4_60;

        [FieldOffset(485)]
        public sbyte __dummy___fpu_rsrv4_61;

        [FieldOffset(486)]
        public sbyte __dummy___fpu_rsrv4_62;

        [FieldOffset(487)]
        public sbyte __dummy___fpu_rsrv4_63;

        [FieldOffset(488)]
        public sbyte __dummy___fpu_rsrv4_64;

        [FieldOffset(489)]
        public sbyte __dummy___fpu_rsrv4_65;

        [FieldOffset(490)]
        public sbyte __dummy___fpu_rsrv4_66;

        [FieldOffset(491)]
        public sbyte __dummy___fpu_rsrv4_67;

        [FieldOffset(492)]
        public sbyte __dummy___fpu_rsrv4_68;

        [FieldOffset(493)]
        public sbyte __dummy___fpu_rsrv4_69;

        [FieldOffset(494)]
        public sbyte __dummy___fpu_rsrv4_70;

        [FieldOffset(495)]
        public sbyte __dummy___fpu_rsrv4_71;

        [FieldOffset(496)]
        public sbyte __dummy___fpu_rsrv4_72;

        [FieldOffset(497)]
        public sbyte __dummy___fpu_rsrv4_73;

        [FieldOffset(498)]
        public sbyte __dummy___fpu_rsrv4_74;

        [FieldOffset(499)]
        public sbyte __dummy___fpu_rsrv4_75;

        [FieldOffset(500)]
        public sbyte __dummy___fpu_rsrv4_76;

        [FieldOffset(501)]
        public sbyte __dummy___fpu_rsrv4_77;

        [FieldOffset(502)]
        public sbyte __dummy___fpu_rsrv4_78;

        [FieldOffset(503)]
        public sbyte __dummy___fpu_rsrv4_79;

        [FieldOffset(504)]
        public sbyte __dummy___fpu_rsrv4_80;

        [FieldOffset(505)]
        public sbyte __dummy___fpu_rsrv4_81;

        [FieldOffset(506)]
        public sbyte __dummy___fpu_rsrv4_82;

        [FieldOffset(507)]
        public sbyte __dummy___fpu_rsrv4_83;

        [FieldOffset(508)]
        public sbyte __dummy___fpu_rsrv4_84;

        [FieldOffset(509)]
        public sbyte __dummy___fpu_rsrv4_85;

        [FieldOffset(510)]
        public sbyte __dummy___fpu_rsrv4_86;

        [FieldOffset(511)]
        public sbyte __dummy___fpu_rsrv4_87;

        [FieldOffset(512)]
        public sbyte __dummy___fpu_rsrv4_88;

        [FieldOffset(513)]
        public sbyte __dummy___fpu_rsrv4_89;

        [FieldOffset(514)]
        public sbyte __dummy___fpu_rsrv4_90;

        [FieldOffset(515)]
        public sbyte __dummy___fpu_rsrv4_91;

        [FieldOffset(516)]
        public sbyte __dummy___fpu_rsrv4_92;

        [FieldOffset(517)]
        public sbyte __dummy___fpu_rsrv4_93;

        [FieldOffset(518)]
        public sbyte __dummy___fpu_rsrv4_94;

        [FieldOffset(519)]
        public sbyte __dummy___fpu_rsrv4_95;

        [FieldOffset(520)]
        public int __fpu_reserved1;

        [FieldOffset(524)]
        public fixed sbyte __avx_reserved1[64];

        [FieldOffset(525)]
        public sbyte __dummy___avx_reserved1_1;

        [FieldOffset(526)]
        public sbyte __dummy___avx_reserved1_2;

        [FieldOffset(527)]
        public sbyte __dummy___avx_reserved1_3;

        [FieldOffset(528)]
        public sbyte __dummy___avx_reserved1_4;

        [FieldOffset(529)]
        public sbyte __dummy___avx_reserved1_5;

        [FieldOffset(530)]
        public sbyte __dummy___avx_reserved1_6;

        [FieldOffset(531)]
        public sbyte __dummy___avx_reserved1_7;

        [FieldOffset(532)]
        public sbyte __dummy___avx_reserved1_8;

        [FieldOffset(533)]
        public sbyte __dummy___avx_reserved1_9;

        [FieldOffset(534)]
        public sbyte __dummy___avx_reserved1_10;

        [FieldOffset(535)]
        public sbyte __dummy___avx_reserved1_11;

        [FieldOffset(536)]
        public sbyte __dummy___avx_reserved1_12;

        [FieldOffset(537)]
        public sbyte __dummy___avx_reserved1_13;

        [FieldOffset(538)]
        public sbyte __dummy___avx_reserved1_14;

        [FieldOffset(539)]
        public sbyte __dummy___avx_reserved1_15;

        [FieldOffset(540)]
        public sbyte __dummy___avx_reserved1_16;

        [FieldOffset(541)]
        public sbyte __dummy___avx_reserved1_17;

        [FieldOffset(542)]
        public sbyte __dummy___avx_reserved1_18;

        [FieldOffset(543)]
        public sbyte __dummy___avx_reserved1_19;

        [FieldOffset(544)]
        public sbyte __dummy___avx_reserved1_20;

        [FieldOffset(545)]
        public sbyte __dummy___avx_reserved1_21;

        [FieldOffset(546)]
        public sbyte __dummy___avx_reserved1_22;

        [FieldOffset(547)]
        public sbyte __dummy___avx_reserved1_23;

        [FieldOffset(548)]
        public sbyte __dummy___avx_reserved1_24;

        [FieldOffset(549)]
        public sbyte __dummy___avx_reserved1_25;

        [FieldOffset(550)]
        public sbyte __dummy___avx_reserved1_26;

        [FieldOffset(551)]
        public sbyte __dummy___avx_reserved1_27;

        [FieldOffset(552)]
        public sbyte __dummy___avx_reserved1_28;

        [FieldOffset(553)]
        public sbyte __dummy___avx_reserved1_29;

        [FieldOffset(554)]
        public sbyte __dummy___avx_reserved1_30;

        [FieldOffset(555)]
        public sbyte __dummy___avx_reserved1_31;

        [FieldOffset(556)]
        public sbyte __dummy___avx_reserved1_32;

        [FieldOffset(557)]
        public sbyte __dummy___avx_reserved1_33;

        [FieldOffset(558)]
        public sbyte __dummy___avx_reserved1_34;

        [FieldOffset(559)]
        public sbyte __dummy___avx_reserved1_35;

        [FieldOffset(560)]
        public sbyte __dummy___avx_reserved1_36;

        [FieldOffset(561)]
        public sbyte __dummy___avx_reserved1_37;

        [FieldOffset(562)]
        public sbyte __dummy___avx_reserved1_38;

        [FieldOffset(563)]
        public sbyte __dummy___avx_reserved1_39;

        [FieldOffset(564)]
        public sbyte __dummy___avx_reserved1_40;

        [FieldOffset(565)]
        public sbyte __dummy___avx_reserved1_41;

        [FieldOffset(566)]
        public sbyte __dummy___avx_reserved1_42;

        [FieldOffset(567)]
        public sbyte __dummy___avx_reserved1_43;

        [FieldOffset(568)]
        public sbyte __dummy___avx_reserved1_44;

        [FieldOffset(569)]
        public sbyte __dummy___avx_reserved1_45;

        [FieldOffset(570)]
        public sbyte __dummy___avx_reserved1_46;

        [FieldOffset(571)]
        public sbyte __dummy___avx_reserved1_47;

        [FieldOffset(572)]
        public sbyte __dummy___avx_reserved1_48;

        [FieldOffset(573)]
        public sbyte __dummy___avx_reserved1_49;

        [FieldOffset(574)]
        public sbyte __dummy___avx_reserved1_50;

        [FieldOffset(575)]
        public sbyte __dummy___avx_reserved1_51;

        [FieldOffset(576)]
        public sbyte __dummy___avx_reserved1_52;

        [FieldOffset(577)]
        public sbyte __dummy___avx_reserved1_53;

        [FieldOffset(578)]
        public sbyte __dummy___avx_reserved1_54;

        [FieldOffset(579)]
        public sbyte __dummy___avx_reserved1_55;

        [FieldOffset(580)]
        public sbyte __dummy___avx_reserved1_56;

        [FieldOffset(581)]
        public sbyte __dummy___avx_reserved1_57;

        [FieldOffset(582)]
        public sbyte __dummy___avx_reserved1_58;

        [FieldOffset(583)]
        public sbyte __dummy___avx_reserved1_59;

        [FieldOffset(584)]
        public sbyte __dummy___avx_reserved1_60;

        [FieldOffset(585)]
        public sbyte __dummy___avx_reserved1_61;

        [FieldOffset(586)]
        public sbyte __dummy___avx_reserved1_62;

        [FieldOffset(587)]
        public sbyte __dummy___avx_reserved1_63;

        [FieldOffset(588)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh0;

        [FieldOffset(604)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh1;

        [FieldOffset(620)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh2;

        [FieldOffset(636)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh3;

        [FieldOffset(652)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh4;

        [FieldOffset(668)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh5;

        [FieldOffset(684)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh6;

        [FieldOffset(700)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh7;

        [FieldOffset(716)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh8;

        [FieldOffset(732)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh9;

        [FieldOffset(748)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh10;

        [FieldOffset(764)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh11;

        [FieldOffset(780)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh12;

        [FieldOffset(796)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh13;

        [FieldOffset(812)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh14;

        [FieldOffset(828)]
        internal global::DarwinXmmReg.__Internal __fpu_ymmh15;
    }
}

public unsafe partial class DarwinX86ExceptionState64
{
    [StructLayout(LayoutKind.Explicit, Size = 16)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public ushort __trapno;

        [FieldOffset(2)]
        public ushort __cpu;

        [FieldOffset(4)]
        public uint __err;

        [FieldOffset(8)]
        public ulong __faultvaddr;
    }
}

public unsafe partial struct Wait
{
    [StructLayout(LayoutKind.Explicit, Size = 4)]
    public partial struct __Internal
    {
        [FieldOffset(0)]
        public int w_status;

        [FieldOffset(0)]
        internal global::Wait._.__Internal w_T;

        [FieldOffset(0)]
        internal global::Wait.__.__Internal w_S;
    }

    public unsafe partial class _
    {
        [StructLayout(LayoutKind.Explicit, Size = 4)]
        public partial struct __Internal
        {
            [FieldOffset(0)]
            public uint w_Termsig;

            [FieldOffset(0)]
            public uint w_Coredump;

            [FieldOffset(1)]
            public uint w_Retcode;

            [FieldOffset(2)]
            public uint w_Filler;
        }
    }

    public unsafe partial class __
    {
        [StructLayout(LayoutKind.Explicit, Size = 4)]
        public partial struct __Internal
        {
            [FieldOffset(0)]
            public uint w_Stopval;

            [FieldOffset(1)]
            public uint w_Stopsig;

            [FieldOffset(2)]
            public uint w_Filler;
        }
    }
}

namespace Std
{
}

namespace Std
{
    namespace __1
    {
    }
}

namespace Std
{
}

namespace Std
{
}

namespace Std
{
    namespace __1
    {
        namespace Vector
        {
            [StructLayout(LayoutKind.Explicit, Size = 24)]
            public unsafe partial struct __Internal
            {
                [FieldOffset(0)]
                public global::System.IntPtr __begin_;

                [FieldOffset(8)]
                public global::System.IntPtr __end_;

                [FieldOffset(16)]
                internal global::Std.__1.CompressedPair.__Internal __end_cap_;
            }
        }
    }
}

namespace Std
{
    namespace __1
    {
        namespace Tree
        {
            [StructLayout(LayoutKind.Explicit, Size = 24)]
            public unsafe partial struct __Internal
            {
                [FieldOffset(0)]
                public global::System.IntPtr __begin_node_;

                [FieldOffset(8)]
                internal global::Std.__1.CompressedPair.__Internal __pair1_;

                [FieldOffset(16)]
                internal global::Std.__1.CompressedPair.__Internal __pair3_;
            }
        }
    }
}

namespace Std
{
    namespace __1
    {
    }
}

namespace Std
{
    namespace __1
    {
        namespace Map
        {
            [StructLayout(LayoutKind.Explicit, Size = 24)]
            public unsafe partial struct __Internal
            {
                [FieldOffset(0)]
                internal global::Std.__1.Tree.__Internal __tree_;
            }


            public unsafe partial class ValueCompare
            {
                [StructLayout(LayoutKind.Explicit, Size = 0)]
                public partial struct __Internal
                {
                }
            }
        }
    }
}

namespace Std
{
}

namespace Std
{
    namespace __1
    {
        public unsafe partial class BasicString : IDisposable
        {
            [StructLayout(LayoutKind.Explicit, Size = 24)]
            public unsafe partial struct __Internal
            {
                [FieldOffset(0)]
                internal global::Std.__1.CompressedPair.__Internal __r_;

                [SuppressUnmanagedCodeSecurity]
                [DllImport("Std-templates", CallingConvention = global::System.Runtime.InteropServices.CallingConvention.Cdecl,
                    EntryPoint="_ZNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEED2Ev")]
                internal static extern void dtor_0(global::System.IntPtr instance);

                [SuppressUnmanagedCodeSecurity]
                [DllImport("Std-templates", CallingConvention = global::System.Runtime.InteropServices.CallingConvention.Cdecl,
                    EntryPoint="_ZNKSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEE5c_strEv")]
                internal static extern global::System.IntPtr CStr_0(global::System.IntPtr instance);
            }

            internal enum ShortMask : uint
            {
                __short_mask = 0x1
            }

            internal enum LongMask : uint
            {
                __long_mask = 0x1
            }

            internal enum MinCap : uint
            {
                __min_cap = 23
            }

            internal enum NWords : uint
            {
                __n_words = 3
            }

            [Flags]
            internal enum Alignment : uint
            {
                __alignment = 16
            }

            public unsafe partial class Rep
            {
                [StructLayout(LayoutKind.Explicit, Size = 24)]
                public partial struct __Internal
                {
                    [FieldOffset(0)]
                    internal global::Std.__1.BasicString.Rep._.__Internal _;
                }

                public unsafe partial struct _
                {
                    [StructLayout(LayoutKind.Explicit, Size = 24)]
                    public partial struct __Internal
                    {
                        [FieldOffset(0)]
                        internal global::Std.__1.BasicString.Long.__Internal __l;

                        [FieldOffset(0)]
                        internal global::Std.__1.BasicString.Short.__Internal __s;

                        [FieldOffset(0)]
                        internal global::Std.__1.BasicString.Raw.__Internal __r;
                    }
                }
            }

            public unsafe partial class Long
            {
                [StructLayout(LayoutKind.Explicit, Size = 24)]
                public partial struct __Internal
                {
                    [FieldOffset(0)]
                    public ulong __cap_;

                    [FieldOffset(8)]
                    public ulong __size_;

                    [FieldOffset(16)]
                    public global::System.IntPtr __data_;
                }
            }

            public unsafe partial class Short
            {
                [StructLayout(LayoutKind.Explicit, Size = 24)]
                public partial struct __Internal
                {
                    [FieldOffset(0)]
                    internal global::Std.__1.BasicString.Short._.__Internal _;

                    [FieldOffset(1)]
                    public fixed sbyte __data_[23];

                    [FieldOffset(2)]
                    public sbyte __dummy___data__1;

                    [FieldOffset(3)]
                    public sbyte __dummy___data__2;

                    [FieldOffset(4)]
                    public sbyte __dummy___data__3;

                    [FieldOffset(5)]
                    public sbyte __dummy___data__4;

                    [FieldOffset(6)]
                    public sbyte __dummy___data__5;

                    [FieldOffset(7)]
                    public sbyte __dummy___data__6;

                    [FieldOffset(8)]
                    public sbyte __dummy___data__7;

                    [FieldOffset(9)]
                    public sbyte __dummy___data__8;

                    [FieldOffset(10)]
                    public sbyte __dummy___data__9;

                    [FieldOffset(11)]
                    public sbyte __dummy___data__10;

                    [FieldOffset(12)]
                    public sbyte __dummy___data__11;

                    [FieldOffset(13)]
                    public sbyte __dummy___data__12;

                    [FieldOffset(14)]
                    public sbyte __dummy___data__13;

                    [FieldOffset(15)]
                    public sbyte __dummy___data__14;

                    [FieldOffset(16)]
                    public sbyte __dummy___data__15;

                    [FieldOffset(17)]
                    public sbyte __dummy___data__16;

                    [FieldOffset(18)]
                    public sbyte __dummy___data__17;

                    [FieldOffset(19)]
                    public sbyte __dummy___data__18;

                    [FieldOffset(20)]
                    public sbyte __dummy___data__19;

                    [FieldOffset(21)]
                    public sbyte __dummy___data__20;

                    [FieldOffset(22)]
                    public sbyte __dummy___data__21;

                    [FieldOffset(23)]
                    public sbyte __dummy___data__22;
                }

                public unsafe partial struct _
                {
                    [StructLayout(LayoutKind.Explicit, Size = 1)]
                    public partial struct __Internal
                    {
                        [FieldOffset(0)]
                        public byte __size_;

                        [FieldOffset(0)]
                        public sbyte __lx;
                    }
                }
            }

            public unsafe partial class Raw
            {
                [StructLayout(LayoutKind.Explicit, Size = 24)]
                public partial struct __Internal
                {
                    [FieldOffset(0)]
                    public fixed ulong __words[3];

                    [FieldOffset(8)]
                    public ulong __dummy___words_1;

                    [FieldOffset(16)]
                    public ulong __dummy___words_2;
                }
            }

            public unsafe partial struct Ulx
            {
                [StructLayout(LayoutKind.Explicit, Size = 24)]
                public partial struct __Internal
                {
                    [FieldOffset(0)]
                    internal global::Std.__1.BasicString.Long.__Internal __lx;

                    [FieldOffset(0)]
                    internal global::Std.__1.BasicString.Short.__Internal __lxx;
                }
            }

            public global::System.IntPtr __Instance { get; protected set; }

            protected int __PointerAdjustment;
            public static readonly System.Collections.Concurrent.ConcurrentDictionary<IntPtr, BasicString> NativeToManagedMap = new System.Collections.Concurrent.ConcurrentDictionary<IntPtr, BasicString>();
            protected void*[] __OriginalVTables;

            protected bool __ownsNativeInstance;

            public static BasicString __CreateInstance(global::System.IntPtr native, bool skipVTables = false)
            {
                return new BasicString(native.ToPointer(), skipVTables);
            }

            public static BasicString __CreateInstance(BasicString.__Internal native, bool skipVTables = false)
            {
                return new BasicString(native, skipVTables);
            }

            private static void* __CopyValue(BasicString.__Internal native)
            {
                var ret = Marshal.AllocHGlobal(24);
                *(BasicString.__Internal*) ret = native;
                return ret.ToPointer();
            }

            private BasicString(BasicString.__Internal native, bool skipVTables = false)
                : this(__CopyValue(native), skipVTables)
            {
                __ownsNativeInstance = true;
                NativeToManagedMap[__Instance] = this;
            }

            protected BasicString(void* native, bool skipVTables = false)
            {
                if (native == null)
                    return;
                __Instance = new global::System.IntPtr(native);
            }

            public void Dispose()
            {
                Dispose(disposing: true);
            }

            public virtual void Dispose(bool disposing)
            {
                global::Std.__1.BasicString __dummy;
                NativeToManagedMap.TryRemove(__Instance, out __dummy);
                if (disposing)
                    __Internal.dtor_0((__Instance + __PointerAdjustment));
                if (__ownsNativeInstance)
                    Marshal.FreeHGlobal(__Instance);
            }

            public string CStr()
            {
                var __ret = __Internal.CStr_0((__Instance + __PointerAdjustment));
                return Marshal.PtrToStringAnsi(__ret);
            }
        }


        public unsafe partial class Long
        {
            [StructLayout(LayoutKind.Explicit, Size = 0)]
            public partial struct __Internal
            {
            }

        }

        public unsafe partial class Short
        {
            [StructLayout(LayoutKind.Explicit, Size = 0)]
            public partial struct __Internal
            {
            }

        }

        public unsafe partial struct Ulx
        {
            [StructLayout(LayoutKind.Explicit, Size = 0)]
            public partial struct __Internal
            {
            }

        }

        public unsafe partial class Raw
        {
            [StructLayout(LayoutKind.Explicit, Size = 0)]
            public partial struct __Internal
            {
            }

        }

        public unsafe partial class Rep
        {
            [StructLayout(LayoutKind.Explicit, Size = 0)]
            public partial struct __Internal
            {
            }
        }
    }
}
