
*** Running vivado
    with args -log jtag_axi_test_seeg_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source jtag_axi_test_seeg_top_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source jtag_axi_test_seeg_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 455.281 ; gain = 163.820
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: jtag_axi_test_seeg_top_0_0
Command: synth_design -top jtag_axi_test_seeg_top_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17204
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1840.422 ; gain = 338.613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'jtag_axi_test_seeg_top_0_0' [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_seeg_top_0_0/synth/jtag_axi_test_seeg_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'seeg_top' [C:/Repos/ug3-seeg/src/seeg_top.v:1]
INFO: [Synth 8-226] default block is never used [C:/Repos/ug3-seeg/src/seeg_top.v:1039]
INFO: [Synth 8-6155] done synthesizing module 'seeg_top' (0#1) [C:/Repos/ug3-seeg/src/seeg_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jtag_axi_test_seeg_top_0_0' (0#1) [c:/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_seeg_top_0_0/synth/jtag_axi_test_seeg_top_0_0.v:53]
WARNING: [Synth 8-3848] Net M_AXIS_tdata in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:16]
WARNING: [Synth 8-3848] Net M_AXIS_tvalid in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:18]
WARNING: [Synth 8-3848] Net M_AXIS_tlast in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:22]
WARNING: [Synth 8-3848] Net RHD_CS in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:91]
WARNING: [Synth 8-3848] Net RHD_MOSI in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:92]
WARNING: [Synth 8-3848] Net RHD_SCLK in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:93]
WARNING: [Synth 8-3848] Net RHS_CS in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:186]
WARNING: [Synth 8-3848] Net RHS_SCLK in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:187]
WARNING: [Synth 8-3848] Net RHS_MOSI_A in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:188]
WARNING: [Synth 8-3848] Net RHS_MOSI_B in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:189]
WARNING: [Synth 8-3848] Net RHS_MOSI_C in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:190]
WARNING: [Synth 8-3848] Net RHS_MOSI_D in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:191]
WARNING: [Synth 8-3848] Net RHS_MOSI_E in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:192]
WARNING: [Synth 8-3848] Net RHS_MOSI_F in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:193]
WARNING: [Synth 8-3848] Net RHS_MOSI_G in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:194]
WARNING: [Synth 8-3848] Net RHS_MOSI_H in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:195]
WARNING: [Synth 8-3848] Net RHS_MOSI_I in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:196]
WARNING: [Synth 8-3848] Net RHS_MOSI_J in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:197]
WARNING: [Synth 8-3848] Net RHS_MOSI_K in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:198]
WARNING: [Synth 8-3848] Net RHS_MOSI_L in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:199]
WARNING: [Synth 8-3848] Net RHS_MOSI_M in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:200]
WARNING: [Synth 8-3848] Net RHS_MOSI_N in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:201]
WARNING: [Synth 8-3848] Net RHS_MOSI_O in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:202]
WARNING: [Synth 8-3848] Net RHS_MOSI_P in module/entity seeg_top does not have driver. [C:/Repos/ug3-seeg/src/seeg_top.v:203]
WARNING: [Synth 8-7129] Port M_AXIS_tdata[63] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[62] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[61] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[60] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[59] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[58] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[57] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[56] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[55] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[54] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[53] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[52] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[51] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[50] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[49] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[48] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[47] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[46] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[45] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[44] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[43] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[42] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[41] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[40] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[39] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[38] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[37] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[36] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[35] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[34] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[33] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[32] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[31] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[30] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[29] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[28] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[27] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[26] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[25] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[24] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[23] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[22] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[21] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[20] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[19] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[18] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[17] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[16] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[15] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[14] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[13] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[12] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[11] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[10] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[9] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[8] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[7] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[6] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[5] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[4] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[3] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[2] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[1] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tdata[0] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tvalid in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tlast in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHD_CS in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHD_MOSI in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHD_SCLK in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_CS in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_SCLK in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_A in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_B in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_C in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_D in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_E in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_F in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_G in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_H in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_I in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_J in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_K in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_L in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_M in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_N in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_O in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHS_MOSI_P in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_ACLK in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_ARESETN in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tready in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHD_MISO1_A in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHD_MISO2_A in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHD_MISO1_B in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port RHD_MISO2_B in module seeg_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1959.695 ; gain = 457.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1977.602 ; gain = 475.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1977.602 ; gain = 475.793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1977.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2081.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 2098.949 ; gain = 17.871
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2098.949 ; gain = 597.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2098.949 ; gain = 597.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2098.949 ; gain = 597.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 2098.949 ; gain = 597.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 35    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 32    
	  32 Input   32 Bit        Muxes := 32    
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:48 . Memory (MB): peak = 2098.949 ; gain = 597.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:37 . Memory (MB): peak = 2499.738 ; gain = 997.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 2500.887 ; gain = 999.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 2513.605 ; gain = 1011.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 2527.395 ; gain = 1025.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 2527.395 ; gain = 1025.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 2527.395 ; gain = 1025.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 2527.395 ; gain = 1025.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 2527.395 ; gain = 1025.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 2527.395 ; gain = 1025.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     1|
|4     |LUT4  |     3|
|5     |LUT5  |     2|
|6     |LUT6  |   418|
|7     |MUXF7 |   128|
|8     |FDRE  |  1073|
|9     |FDSE  |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 2527.395 ; gain = 1025.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 177 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:01:45 . Memory (MB): peak = 2527.395 ; gain = 904.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 2527.395 ; gain = 1025.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2539.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'jtag_axi_test_seeg_top_0_0' is not ideal for floorplanning, since the cellview 'seeg_top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2565.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 485e2e52
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:02:22 . Memory (MB): peak = 2565.090 ; gain = 2038.535
INFO: [Common 17-1381] The checkpoint 'C:/Repos/ug3-seeg/ug3-seeg.runs/jtag_axi_test_seeg_top_0_0_synth_1/jtag_axi_test_seeg_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP jtag_axi_test_seeg_top_0_0, cache-ID = 59eb61012bf75ef3
INFO: [Common 17-1381] The checkpoint 'C:/Repos/ug3-seeg/ug3-seeg.runs/jtag_axi_test_seeg_top_0_0_synth_1/jtag_axi_test_seeg_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file jtag_axi_test_seeg_top_0_0_utilization_synth.rpt -pb jtag_axi_test_seeg_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 11:47:52 2024...
