Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Feb 14 17:08:20 2024
| Host         : LAPTOP-FAPVF9RS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file molt_booth_control_sets_placed.rpt
| Design       : molt_booth
| Device       : xc7a50ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              63 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG |                                         |                                         |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | UC/FSM_onehot_current_state_reg[2]_0[0] | UC/FSM_onehot_current_state_reg[8]_0[0] |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG | UC/E[1]                                 | UC/FSM_onehot_current_state_reg[8]_0[0] |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG |                                         | reset_IBUF                              |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG | UC/E[0]                                 | UC/FSM_onehot_current_state_reg[8]_0[0] |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG | deb/count                               | deb/deb.count[31]_i_1_n_0               |                8 |             31 |         3.88 |
+------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+


