{"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/uart0-swift.struct\/asynchronousdoublespeedmode"]}],"sections":[],"primaryContentSections":[{"declarations":[{"platforms":["macOS"],"tokens":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"asynchronousDoubleSpeedMode","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART","text":"UART","preciseIdentifier":"s:7CoreAVR4UARTO"},{"text":".","kind":"text"},{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/AsynchronousDoubleSpeedMode","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO27AsynchronousDoubleSpeedModeO","text":"AsynchronousDoubleSpeedMode"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"kind":"text","text":" "},{"text":"set","kind":"keyword"},{"text":" }","kind":"text"}],"languages":["swift"]}],"kind":"declarations"}],"metadata":{"externalID":"s:7CoreAVR8UARTPortPAAE27asynchronousDoubleSpeedModeAA4UARTO012AsynchronousefG0OvpZ::SYNTHESIZED::s:7CoreAVR5UART0V","roleHeading":"Type Property","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"asynchronousDoubleSpeedMode","kind":"identifier"},{"kind":"text","text":": "},{"preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART","kind":"typeIdentifier"},{"kind":"text","text":"."},{"text":"AsynchronousDoubleSpeedMode","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO27AsynchronousDoubleSpeedModeO"}],"symbolKind":"property","title":"asynchronousDoubleSpeedMode","modules":[{"name":"CoreAVR"}],"extendedModule":"CoreAVR","role":"symbol"},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/UARTPort-Implementations"]]},"kind":"symbol","identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/asynchronousDoubleSpeedMode","interfaceLanguage":"swift"},"schemaVersion":{"minor":3,"major":0,"patch":0},"abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20."},{"type":"text","text":" "},{"type":"text","text":"U2Xn is bit 1 on UCSRnA."}],"references":{"doc://CoreAVR/documentation/CoreAVR/UART/AsynchronousDoubleSpeedMode":{"type":"topic","kind":"symbol","abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.11.2"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/AsynchronousDoubleSpeedMode","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"AsynchronousDoubleSpeedMode","kind":"identifier"}],"navigatorTitle":[{"kind":"identifier","text":"AsynchronousDoubleSpeedMode"}],"role":"symbol","url":"\/documentation\/coreavr\/uart\/asynchronousdoublespeedmode","title":"UART.AsynchronousDoubleSpeedMode"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct":{"kind":"symbol","role":"symbol","url":"\/documentation\/coreavr\/uart0-swift.struct","type":"topic","title":"UART0","abstract":[{"type":"text","text":"UART implementation for ATmega48A\/PA\/88A\/PA\/168A\/PA\/328\/P"}],"navigatorTitle":[{"kind":"identifier","text":"UART0"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"text":"UART0","kind":"identifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct"},"doc://CoreAVR/documentation/CoreAVR/UART":{"url":"\/documentation\/coreavr\/uart","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"UART","kind":"identifier"}],"title":"UART","navigatorTitle":[{"text":"UART","kind":"identifier"}],"role":"symbol","abstract":[],"type":"topic","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/UARTPort-Implementations":{"kind":"article","role":"collectionGroup","url":"\/documentation\/coreavr\/uart0-swift.struct\/uartport-implementations","abstract":[],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/UARTPort-Implementations","title":"UARTPort Implementations","type":"topic"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/asynchronousDoubleSpeedMode":{"role":"symbol","url":"\/documentation\/coreavr\/uart0-swift.struct\/asynchronousdoublespeedmode","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"asynchronousDoubleSpeedMode","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO","kind":"typeIdentifier","text":"UART"},{"kind":"text","text":"."},{"kind":"typeIdentifier","text":"AsynchronousDoubleSpeedMode","preciseIdentifier":"s:7CoreAVR4UARTO27AsynchronousDoubleSpeedModeO"}],"title":"asynchronousDoubleSpeedMode","abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20."},{"text":" ","type":"text"},{"text":"U2Xn is bit 1 on UCSRnA.","type":"text"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/asynchronousDoubleSpeedMode","type":"topic"}}}