#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28ac820 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28ac9b0 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x28bed60 .functor NOT 1, L_0x28eb8a0, C4<0>, C4<0>, C4<0>;
L_0x28eb150 .functor XOR 5, L_0x28eb5b0, L_0x28eb650, C4<00000>, C4<00000>;
L_0x28eb790 .functor XOR 5, L_0x28eb150, L_0x28eb6f0, C4<00000>, C4<00000>;
v0x28e7820_0 .net *"_ivl_10", 4 0, L_0x28eb6f0;  1 drivers
v0x28e7920_0 .net *"_ivl_12", 4 0, L_0x28eb790;  1 drivers
v0x28e7a00_0 .net *"_ivl_2", 4 0, L_0x28eb510;  1 drivers
v0x28e7ac0_0 .net *"_ivl_4", 4 0, L_0x28eb5b0;  1 drivers
v0x28e7ba0_0 .net *"_ivl_6", 4 0, L_0x28eb650;  1 drivers
v0x28e7cd0_0 .net *"_ivl_8", 4 0, L_0x28eb150;  1 drivers
v0x28e7db0_0 .var "clk", 0 0;
v0x28e7e50_0 .net "in", 0 0, v0x28e5190_0;  1 drivers
v0x28e7ef0_0 .net "next_state_dut", 3 0, L_0x28eadc0;  1 drivers
v0x28e7f90_0 .net "next_state_ref", 3 0, L_0x28e9490;  1 drivers
v0x28e8030_0 .net "out_dut", 0 0, L_0x28eb3a0;  1 drivers
v0x28e8100_0 .net "out_ref", 0 0, L_0x28e98d0;  1 drivers
v0x28e81d0_0 .net "state", 3 0, v0x28e5330_0;  1 drivers
v0x28e8270_0 .var/2u "stats1", 223 0;
v0x28e8310_0 .var/2u "strobe", 0 0;
v0x28e83d0_0 .net "tb_match", 0 0, L_0x28eb8a0;  1 drivers
v0x28e84a0_0 .net "tb_mismatch", 0 0, L_0x28bed60;  1 drivers
L_0x28eb510 .concat [ 1 4 0 0], L_0x28e98d0, L_0x28e9490;
L_0x28eb5b0 .concat [ 1 4 0 0], L_0x28e98d0, L_0x28e9490;
L_0x28eb650 .concat [ 1 4 0 0], L_0x28eb3a0, L_0x28eadc0;
L_0x28eb6f0 .concat [ 1 4 0 0], L_0x28e98d0, L_0x28e9490;
L_0x28eb8a0 .cmp/eeq 5, L_0x28eb510, L_0x28eb790;
S_0x28acb40 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x28ac9b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x2898d80 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x2898dc0 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x2898e00 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x2898e40 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0x2896fb0 .functor OR 1, L_0x28e86a0, L_0x28e8740, C4<0>, C4<0>;
L_0x28ad4f0 .functor NOT 1, v0x28e5190_0, C4<0>, C4<0>, C4<0>;
L_0x28c0e90 .functor AND 1, L_0x2896fb0, L_0x28ad4f0, C4<1>, C4<1>;
L_0x28e8b00 .functor OR 1, L_0x28e8990, L_0x28e8a30, C4<0>, C4<0>;
L_0x28e8e20 .functor OR 1, L_0x28e8b00, L_0x28e8c70, C4<0>, C4<0>;
L_0x28e8f30 .functor AND 1, L_0x28e8e20, v0x28e5190_0, C4<1>, C4<1>;
L_0x28e91b0 .functor OR 1, L_0x28e9030, L_0x28e9110, C4<0>, C4<0>;
L_0x28e92c0 .functor NOT 1, v0x28e5190_0, C4<0>, C4<0>, C4<0>;
L_0x28e9380 .functor AND 1, L_0x28e91b0, L_0x28e92c0, C4<1>, C4<1>;
L_0x28e9760 .functor AND 1, L_0x28e96c0, v0x28e5190_0, C4<1>, C4<1>;
v0x28beed0_0 .net *"_ivl_10", 0 0, L_0x28c0e90;  1 drivers
v0x28bef70_0 .net *"_ivl_15", 0 0, L_0x28e8990;  1 drivers
v0x28970c0_0 .net *"_ivl_17", 0 0, L_0x28e8a30;  1 drivers
v0x2897190_0 .net *"_ivl_18", 0 0, L_0x28e8b00;  1 drivers
v0x28e3c10_0 .net *"_ivl_21", 0 0, L_0x28e8c70;  1 drivers
v0x28e3d40_0 .net *"_ivl_22", 0 0, L_0x28e8e20;  1 drivers
v0x28e3e20_0 .net *"_ivl_24", 0 0, L_0x28e8f30;  1 drivers
v0x28e3f00_0 .net *"_ivl_29", 0 0, L_0x28e9030;  1 drivers
v0x28e3fe0_0 .net *"_ivl_3", 0 0, L_0x28e86a0;  1 drivers
v0x28e4150_0 .net *"_ivl_31", 0 0, L_0x28e9110;  1 drivers
v0x28e4230_0 .net *"_ivl_32", 0 0, L_0x28e91b0;  1 drivers
v0x28e4310_0 .net *"_ivl_34", 0 0, L_0x28e92c0;  1 drivers
v0x28e43f0_0 .net *"_ivl_36", 0 0, L_0x28e9380;  1 drivers
v0x28e44d0_0 .net *"_ivl_42", 0 0, L_0x28e96c0;  1 drivers
v0x28e45b0_0 .net *"_ivl_43", 0 0, L_0x28e9760;  1 drivers
v0x28e4690_0 .net *"_ivl_5", 0 0, L_0x28e8740;  1 drivers
v0x28e4770_0 .net *"_ivl_6", 0 0, L_0x2896fb0;  1 drivers
v0x28e4960_0 .net *"_ivl_8", 0 0, L_0x28ad4f0;  1 drivers
v0x28e4a40_0 .net "in", 0 0, v0x28e5190_0;  alias, 1 drivers
v0x28e4b00_0 .net "next_state", 3 0, L_0x28e9490;  alias, 1 drivers
v0x28e4be0_0 .net "out", 0 0, L_0x28e98d0;  alias, 1 drivers
v0x28e4ca0_0 .net "state", 3 0, v0x28e5330_0;  alias, 1 drivers
L_0x28e86a0 .part v0x28e5330_0, 0, 1;
L_0x28e8740 .part v0x28e5330_0, 2, 1;
L_0x28e8990 .part v0x28e5330_0, 0, 1;
L_0x28e8a30 .part v0x28e5330_0, 1, 1;
L_0x28e8c70 .part v0x28e5330_0, 3, 1;
L_0x28e9030 .part v0x28e5330_0, 1, 1;
L_0x28e9110 .part v0x28e5330_0, 3, 1;
L_0x28e9490 .concat8 [ 1 1 1 1], L_0x28c0e90, L_0x28e8f30, L_0x28e9380, L_0x28e9760;
L_0x28e96c0 .part v0x28e5330_0, 2, 1;
L_0x28e98d0 .part v0x28e5330_0, 3, 1;
S_0x28e4e00 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0x28ac9b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0x28e4fd0_0 .net "clk", 0 0, v0x28e7db0_0;  1 drivers
v0x28e50b0_0 .var/2s "errored1", 31 0;
v0x28e5190_0 .var "in", 0 0;
v0x28e5290_0 .var/2s "onehot_error", 31 0;
v0x28e5330_0 .var "state", 3 0;
v0x28e5440_0 .net "tb_match", 0 0, L_0x28eb8a0;  alias, 1 drivers
E_0x28a5fa0/0 .event negedge, v0x28e4fd0_0;
E_0x28a5fa0/1 .event posedge, v0x28e4fd0_0;
E_0x28a5fa0 .event/or E_0x28a5fa0/0, E_0x28a5fa0/1;
S_0x28e5590 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x28ac9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
L_0x7f92f4d2d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x28e99d0 .functor XNOR 1, v0x28e5190_0, L_0x7f92f4d2d018, C4<0>, C4<0>;
L_0x28e9c90 .functor OR 1, L_0x28e9b50, L_0x28e9bf0, C4<0>, C4<0>;
L_0x7f92f4d2d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x28e9f30 .functor XNOR 1, v0x28e5190_0, L_0x7f92f4d2d0a8, C4<0>, C4<0>;
L_0x28ea370 .functor OR 1, L_0x28e9ff0, L_0x28ea0c0, C4<0>, C4<0>;
L_0x28ea590 .functor OR 1, L_0x28ea370, L_0x28ea4b0, C4<0>, C4<0>;
L_0x7f92f4d2d138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x28ea880 .functor XNOR 1, v0x28e5190_0, L_0x7f92f4d2d138, C4<0>, C4<0>;
L_0x28eab10 .functor OR 1, L_0x28ea980, L_0x28eaa70, C4<0>, C4<0>;
L_0x7f92f4d2d1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x28eafa0 .functor XNOR 1, v0x28e5190_0, L_0x7f92f4d2d1c8, C4<0>, C4<0>;
v0x28e5830_0 .net *"_ivl_10", 0 0, L_0x28e9c90;  1 drivers
L_0x7f92f4d2d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28e5910_0 .net/2u *"_ivl_12", 0 0, L_0x7f92f4d2d060;  1 drivers
v0x28e59f0_0 .net *"_ivl_14", 0 0, L_0x28e9da0;  1 drivers
v0x28e5ae0_0 .net/2u *"_ivl_18", 0 0, L_0x7f92f4d2d0a8;  1 drivers
v0x28e5bc0_0 .net/2u *"_ivl_2", 0 0, L_0x7f92f4d2d018;  1 drivers
v0x28e5cf0_0 .net *"_ivl_20", 0 0, L_0x28e9f30;  1 drivers
L_0x7f92f4d2d0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28e5db0_0 .net/2u *"_ivl_22", 0 0, L_0x7f92f4d2d0f0;  1 drivers
v0x28e5e90_0 .net *"_ivl_25", 0 0, L_0x28e9ff0;  1 drivers
v0x28e5f70_0 .net *"_ivl_27", 0 0, L_0x28ea0c0;  1 drivers
v0x28e60e0_0 .net *"_ivl_28", 0 0, L_0x28ea370;  1 drivers
v0x28e61c0_0 .net *"_ivl_31", 0 0, L_0x28ea4b0;  1 drivers
v0x28e62a0_0 .net *"_ivl_32", 0 0, L_0x28ea590;  1 drivers
v0x28e6380_0 .net *"_ivl_34", 0 0, L_0x28ea6a0;  1 drivers
v0x28e6460_0 .net/2u *"_ivl_38", 0 0, L_0x7f92f4d2d138;  1 drivers
v0x28e6540_0 .net *"_ivl_4", 0 0, L_0x28e99d0;  1 drivers
v0x28e6600_0 .net *"_ivl_40", 0 0, L_0x28ea880;  1 drivers
v0x28e66c0_0 .net *"_ivl_43", 0 0, L_0x28ea980;  1 drivers
v0x28e68b0_0 .net *"_ivl_45", 0 0, L_0x28eaa70;  1 drivers
v0x28e6990_0 .net *"_ivl_46", 0 0, L_0x28eab10;  1 drivers
L_0x7f92f4d2d180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28e6a70_0 .net/2u *"_ivl_48", 0 0, L_0x7f92f4d2d180;  1 drivers
v0x28e6b50_0 .net *"_ivl_50", 0 0, L_0x28eac20;  1 drivers
v0x28e6c30_0 .net/2u *"_ivl_55", 0 0, L_0x7f92f4d2d1c8;  1 drivers
v0x28e6d10_0 .net *"_ivl_57", 0 0, L_0x28eafa0;  1 drivers
L_0x7f92f4d2d210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28e6dd0_0 .net/2u *"_ivl_59", 0 0, L_0x7f92f4d2d210;  1 drivers
v0x28e6eb0_0 .net *"_ivl_62", 0 0, L_0x28eb0b0;  1 drivers
v0x28e6f90_0 .net *"_ivl_63", 0 0, L_0x28eb1c0;  1 drivers
v0x28e7070_0 .net *"_ivl_7", 0 0, L_0x28e9b50;  1 drivers
v0x28e7150_0 .net *"_ivl_9", 0 0, L_0x28e9bf0;  1 drivers
v0x28e7230_0 .net "in", 0 0, v0x28e5190_0;  alias, 1 drivers
v0x28e72d0_0 .net "next_state", 3 0, L_0x28eadc0;  alias, 1 drivers
v0x28e73b0_0 .net "out", 0 0, L_0x28eb3a0;  alias, 1 drivers
v0x28e7470_0 .net "state", 3 0, v0x28e5330_0;  alias, 1 drivers
L_0x28e9b50 .part v0x28e5330_0, 0, 1;
L_0x28e9bf0 .part v0x28e5330_0, 2, 1;
L_0x28e9da0 .functor MUXZ 1, L_0x7f92f4d2d060, L_0x28e9c90, L_0x28e99d0, C4<>;
L_0x28e9ff0 .part v0x28e5330_0, 0, 1;
L_0x28ea0c0 .part v0x28e5330_0, 1, 1;
L_0x28ea4b0 .part v0x28e5330_0, 3, 1;
L_0x28ea6a0 .functor MUXZ 1, L_0x28ea590, L_0x7f92f4d2d0f0, L_0x28e9f30, C4<>;
L_0x28ea980 .part v0x28e5330_0, 1, 1;
L_0x28eaa70 .part v0x28e5330_0, 3, 1;
L_0x28eac20 .functor MUXZ 1, L_0x7f92f4d2d180, L_0x28eab10, L_0x28ea880, C4<>;
L_0x28eadc0 .concat8 [ 1 1 1 1], L_0x28e9da0, L_0x28ea6a0, L_0x28eac20, L_0x28eb1c0;
L_0x28eb0b0 .part v0x28e5330_0, 2, 1;
L_0x28eb1c0 .functor MUXZ 1, L_0x28eb0b0, L_0x7f92f4d2d210, L_0x28eafa0, C4<>;
L_0x28eb3a0 .part v0x28e5330_0, 3, 1;
S_0x28e7600 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x28ac9b0;
 .timescale -12 -12;
E_0x28a6260 .event anyedge, v0x28e8310_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28e8310_0;
    %nor/r;
    %assign/vec4 v0x28e8310_0, 0;
    %wait E_0x28a6260;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28e4e00;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28e50b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28e5290_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x28e4e00;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28a5fa0;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x28e5330_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x28e5190_0, 0;
    %load/vec4 v0x28e5440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28e5290_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28e5290_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28e50b0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28a5fa0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x28e5330_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x28e5190_0, 0;
    %load/vec4 v0x28e5440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28e50b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28e50b0_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x28e5290_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x28e50b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0x28e5290_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x28e50b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x28ac9b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28e7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28e8310_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28ac9b0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x28e7db0_0;
    %inv;
    %store/vec4 v0x28e7db0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x28ac9b0;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28e4fd0_0, v0x28e84a0_0, v0x28e7e50_0, v0x28e81d0_0, v0x28e7f90_0, v0x28e7ef0_0, v0x28e8100_0, v0x28e8030_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x28ac9b0;
T_6 ;
    %load/vec4 v0x28e8270_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x28e8270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28e8270_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_6.1 ;
    %load/vec4 v0x28e8270_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x28e8270_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28e8270_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.3 ;
    %load/vec4 v0x28e8270_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28e8270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28e8270_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28e8270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x28ac9b0;
T_7 ;
    %wait E_0x28a5fa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28e8270_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e8270_0, 4, 32;
    %load/vec4 v0x28e83d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x28e8270_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e8270_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28e8270_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e8270_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x28e7f90_0;
    %load/vec4 v0x28e7f90_0;
    %load/vec4 v0x28e7ef0_0;
    %xor;
    %load/vec4 v0x28e7f90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x28e8270_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e8270_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x28e8270_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e8270_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x28e8100_0;
    %load/vec4 v0x28e8100_0;
    %load/vec4 v0x28e8030_0;
    %xor;
    %load/vec4 v0x28e8100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x28e8270_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e8270_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x28e8270_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e8270_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/fsm3onehot/iter0/response12/top_module.sv";
