
AVRASM ver. 2.1.30  C:\Users\MakZ\Dropbox\Firmwares\PWM_mega48\List\PWM.asm Sun Aug 17 15:30:55 2014

C:\Users\MakZ\Dropbox\Firmwares\PWM_mega48\List\PWM.asm(1072): warning: Register r3 already defined by the .DEF directive
C:\Users\MakZ\Dropbox\Firmwares\PWM_mega48\List\PWM.asm(1073): warning: Register r6 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.3 Standard
                 ;(C) Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega48V
                 ;Program type             : Application
                 ;Clock frequency          : 8,000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 128 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;Global 'const' stored in FLASH     : No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions         : On
                 ;Smart register allocation          : On
                 ;Automatic register allocation      : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega48V
                 	#pragma AVRPART MEMORY PROG_FLASH 4096
                 	#pragma AVRPART MEMORY EEPROM 256
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 767
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x02FF
                 	.EQU __DSTACK_SIZE=0x0080
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _EARLY_PWM_STATE=R3
                 	.DEF _mode=R6
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c01e      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 c0b5      	RJMP _ext_int1_isr
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
000013 cfec      	RJMP 0x00
000014 cfeb      	RJMP 0x00
000015 cfea      	RJMP 0x00
000016 cfe9      	RJMP 0x00
000017 cfe8      	RJMP 0x00
000018 cfe7      	RJMP 0x00
000019 cfe6      	RJMP 0x00
                 
                 _0x3D:
00001a 0000      	.DB  0x0,0x0
                 
                 __GLOBAL_INI_TBL:
00001b 0002      	.DW  0x02
00001c 0003      	.DW  0x03
00001d 0034      	.DW  _0x3D*2
                 
                 _0xFFFFFFFF:
00001e 0000      	.DW  0
                 
                 __RESET:
00001f 94f8      	CLI
000020 27ee      	CLR  R30
000021 bbef      	OUT  EECR,R30
000022 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000023 e1f8      	LDI  R31,0x18
000024 95a8      	WDR
000025 b7a4      	IN   R26,MCUSR
000026 7fa7      	CBR  R26,8
000027 bfa4      	OUT  MCUSR,R26
000028 93f0 0060 	STS  WDTCSR,R31
00002a 93e0 0060 	STS  WDTCSR,R30
                 
                 ;CLEAR R2-R14
00002c e08d      	LDI  R24,(14-2)+1
00002d e0a2      	LDI  R26,2
00002e 27bb      	CLR  R27
                 __CLEAR_REG:
00002f 93ed      	ST   X+,R30
000030 958a      	DEC  R24
000031 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000032 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000033 e092      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000034 e0a0      	LDI  R26,LOW(__SRAM_START)
000035 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000036 93ed      	ST   X+,R30
000037 9701      	SBIW R24,1
000038 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000039 e3e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00003a e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00003b 9185      	LPM  R24,Z+
00003c 9195      	LPM  R25,Z+
00003d 9700      	SBIW R24,0
00003e f061      	BREQ __GLOBAL_INI_END
00003f 91a5      	LPM  R26,Z+
000040 91b5      	LPM  R27,Z+
000041 9005      	LPM  R0,Z+
000042 9015      	LPM  R1,Z+
000043 01bf      	MOVW R22,R30
000044 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000045 9005      	LPM  R0,Z+
000046 920d      	ST   X+,R0
000047 9701      	SBIW R24,1
000048 f7e1      	BRNE __GLOBAL_INI_LOOP
000049 01fb      	MOVW R30,R22
00004a cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;GPIOR0 INITIALIZATION
00004b e0e0      	LDI  R30,__GPIOR0_INIT
00004c bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00004d efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00004e bfed      	OUT  SPL,R30
00004f e0e2      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000050 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000051 e8c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000052 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000053 c08a      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x180
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.3 Standard
                 ;Automatic Program Generator
                 ;© Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 12.04.2014
                 ;Author  : MakZ
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega48V
                 ;AVR Core Clock frequency: 8,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 128
                 ;*****************************************************/
                 ;
                 ;#include <mega48.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;#include <delay.h>
                 ;#include <sleep.h>
                 ;#define MIN 2
                 ;#define MAX 130
                 ;#define MAX_MODE 3
                 ;#define DELAY 20
                 ;#define PULSE_BOTTOM_DELAY 0
                 ;#define PULSE_TOP_DELAY 0
                 ;#define STROBE_DELAY 100
                 ;#define INT_DELAY 300
                 ;#define CONTROL_PIN PIND.2
                 ;#define OUTPUT_PIN PIND.5
                 ;#define PWM_REGISTER OCR0B
                 ;
                 ;int EARLY_PWM_STATE = 0;
                 ;
                 ;enum mode
                 ;{
                 ;    pulse,
                 ;    full,
                 ;    cop_light,
                 ;    off,
                 ;    strobe
                 ;}mode;
                 ;
                 ;void pulse_wait()
                 ; 0000 0032 {
                 
                 	.CSEG
                 ; 0000 0033     if(PWM_REGISTER < 10)
                 ; 0000 0034         delay_ms(DELAY);
                 ; 0000 0035 
                 ; 0000 0036     if(PWM_REGISTER < 8)
                 ; 0000 0037         delay_ms(DELAY);
                 ; 0000 0038 
                 ; 0000 0039     if(PWM_REGISTER < 6)
                 ; 0000 003A         delay_ms(DELAY);
                 ; 0000 003B 
                 ; 0000 003C     if(PWM_REGISTER < 5)
                 ; 0000 003D         delay_ms(DELAY);
                 ; 0000 003E 
                 ; 0000 003F     if(PWM_REGISTER < 4)
                 ; 0000 0040         delay_ms(DELAY);
                 ; 0000 0041 
                 ; 0000 0042     if(PWM_REGISTER < 3)
                 ; 0000 0043         delay_ms(DELAY);
                 ; 0000 0044 
                 ; 0000 0045     if(PWM_REGISTER < 2)
                 ; 0000 0046         delay_ms(DELAY);
                 ; 0000 0047 }
                 ;
                 ;void pulse_mode()
                 ; 0000 004A {
                 _pulse_mode:
                 ; 0000 004B     PWM_REGISTER = MIN;
000054 e0e2      	LDI  R30,LOW(2)
000055 bde8      	OUT  0x28,R30
                 ; 0000 004C     OUTPUT_PIN = 1;
000056 9a4d      	SBI  0x9,5
                 ; 0000 004D 
                 ; 0000 004E     while(PWM_REGISTER != MAX && mode == pulse)
                 _0xC:
000057 b5e8      	IN   R30,0x28
000058 38e2      	CPI  R30,LOW(0x82)
000059 f019      	BREQ _0xF
00005a e0e0      	LDI  R30,LOW(0)
00005b 15e6      	CP   R30,R6
00005c f009      	BREQ _0x10
                 _0xF:
00005d c007      	RJMP _0xE
                 _0x10:
                 ; 0000 004F     {
                 ; 0000 0050         PWM_REGISTER++;
00005e b5e8      	IN   R30,0x28
00005f 5fef      	SUBI R30,-LOW(1)
000060 d0f9      	RCALL SUBOPT_0x0
                 ; 0000 0051         delay_ms(DELAY);
                 ; 0000 0052         //pulse_wait();
                 ; 0000 0053 
                 ; 0000 0054         if(PWM_REGISTER==MAX)
000061 38e2      	CPI  R30,LOW(0x82)
000062 f409      	BRNE _0x11
                 ; 0000 0055             delay_ms(PULSE_TOP_DELAY); //top
000063 d0fc      	RCALL SUBOPT_0x1
                 ; 0000 0056     }
                 _0x11:
000064 cff2      	RJMP _0xC
                 _0xE:
                 ; 0000 0057 
                 ; 0000 0058     while(PWM_REGISTER != MIN && mode == pulse)
                 _0x12:
000065 b5e8      	IN   R30,0x28
000066 30e2      	CPI  R30,LOW(0x2)
000067 f019      	BREQ _0x15
000068 e0e0      	LDI  R30,LOW(0)
000069 15e6      	CP   R30,R6
00006a f009      	BREQ _0x16
                 _0x15:
00006b c007      	RJMP _0x14
                 _0x16:
                 ; 0000 0059     {
                 ; 0000 005A         PWM_REGISTER--;
00006c b5e8      	IN   R30,0x28
00006d 50e1      	SUBI R30,LOW(1)
00006e d0eb      	RCALL SUBOPT_0x0
                 ; 0000 005B         delay_ms(DELAY);
                 ; 0000 005C         //pulse_wait();
                 ; 0000 005D 
                 ; 0000 005E         if(PWM_REGISTER==MIN)
00006f 30e2      	CPI  R30,LOW(0x2)
000070 f409      	BRNE _0x17
                 ; 0000 005F             delay_ms(PULSE_BOTTOM_DELAY); //bottom
000071 d0ee      	RCALL SUBOPT_0x1
                 ; 0000 0060     }
                 _0x17:
000072 cff2      	RJMP _0x12
                 _0x14:
                 ; 0000 0061 }
000073 9508      	RET
                 ;
                 ;void full_mode()
                 ; 0000 0064 {
                 _full_mode:
                 ; 0000 0065     OUTPUT_PIN = 1;
000074 9a4d      	SBI  0x9,5
                 ; 0000 0066     PWM_REGISTER = 255;
000075 efef      	LDI  R30,LOW(255)
000076 bde8      	OUT  0x28,R30
                 ; 0000 0067 }
000077 9508      	RET
                 ;
                 ;void off_mode()
                 ; 0000 006A {
                 _off_mode:
                 ; 0000 006B     OUTPUT_PIN = 0;
000078 984d      	CBI  0x9,5
                 ; 0000 006C     PWM_REGISTER = 0;
000079 d0e9      	RCALL SUBOPT_0x2
                 ; 0000 006D     delay_ms(50);
00007a e3a2      	LDI  R26,LOW(50)
00007b d0ea      	RCALL SUBOPT_0x3
00007c d0f1      	RCALL _delay_ms
                 ; 0000 006E     sleep_enable();
00007d d0cf      	RCALL _sleep_enable
                 ; 0000 006F     powerdown();
00007e d0d2      	RCALL _powerdown
                 ; 0000 0070 }
00007f 9508      	RET
                 ;
                 ;void strobe_mode(int delay)
                 ; 0000 0073 {
                 _strobe_mode:
                 ; 0000 0074     EARLY_PWM_STATE = PWM_REGISTER;
000080 93ba      	ST   -Y,R27
000081 93aa      	ST   -Y,R26
                 ;	delay -> Y+0
000082 b438      	IN   R3,40
000083 2444      	CLR  R4
                 ; 0000 0075 
                 ; 0000 0076     PWM_REGISTER = 255;
000084 efef      	LDI  R30,LOW(255)
000085 bde8      	OUT  0x28,R30
                 ; 0000 0077     delay_ms(delay);
000086 81a8      	LD   R26,Y
000087 81b9      	LDD  R27,Y+1
000088 d0e5      	RCALL _delay_ms
                 ; 0000 0078     PWM_REGISTER = 0;
000089 d0d9      	RCALL SUBOPT_0x2
                 ; 0000 0079     delay_ms(delay);
00008a 81a8      	LD   R26,Y
00008b 81b9      	LDD  R27,Y+1
00008c d0e1      	RCALL _delay_ms
                 ; 0000 007A 
                 ; 0000 007B     PWM_REGISTER = EARLY_PWM_STATE;
00008d bc38      	OUT  0x28,R3
                 ; 0000 007C }
00008e 9622      	ADIW R28,2
00008f 9508      	RET
                 ;
                 ;void cop_light_mode()
                 ; 0000 007F {
                 _cop_light_mode:
                 ; 0000 0080     int i=0;
                 ; 0000 0081     PWM_REGISTER = 0;
000090 d0e7      	RCALL __SAVELOCR2
                 ;	i -> R16,R17
                +
000091 e000     +LDI R16 , LOW ( 0 )
000092 e010     +LDI R17 , HIGH ( 0 )
                 	__GETWRN 16,17,0
000093 d0cf      	RCALL SUBOPT_0x2
                 ; 0000 0082     for(i=0; i<7; i++)
                +
000094 e000     +LDI R16 , LOW ( 0 )
000095 e010     +LDI R17 , HIGH ( 0 )
                 	__GETWRN 16,17,0
                 _0x1D:
                +
000096 3007     +CPI R16 , LOW ( 7 )
000097 e0e0     +LDI R30 , HIGH ( 7 )
000098 071e     +CPC R17 , R30
                 	__CPWRN 16,17,7
000099 f46c      	BRGE _0x1E
                 ; 0000 0083     {
                 ; 0000 0084         if(mode == cop_light)
00009a d0cd      	RCALL SUBOPT_0x4
00009b f439      	BRNE _0x1F
                 ; 0000 0085             strobe_mode(STROBE_DELAY*0.6);
                +
00009c e3ec     +LDI R30 , LOW ( 0x3C )
00009d e0f0     +LDI R31 , HIGH ( 0x3C )
00009e e060     +LDI R22 , BYTE3 ( 0x3C )
00009f e070     +LDI R23 , BYTE4 ( 0x3C )
                 	__GETD1N 0x3C
0000a0 01df      	MOVW R26,R30
0000a1 dfde      	RCALL _strobe_mode
                 ; 0000 0086         else
0000a2 c001      	RJMP _0x20
                 _0x1F:
                 ; 0000 0087             return;
0000a3 c00c      	RJMP _0x2020001
                 ; 0000 0088     }
                 _0x20:
                +
0000a4 5f0f     +SUBI R16 , LOW ( - 1 )
0000a5 4f1f     +SBCI R17 , HIGH ( - 1 )
                 	__ADDWRN 16,17,1
0000a6 cfef      	RJMP _0x1D
                 _0x1E:
                 ; 0000 0089 
                 ; 0000 008A     if(mode == cop_light)
0000a7 d0c0      	RCALL SUBOPT_0x4
0000a8 f409      	BRNE _0x21
                 ; 0000 008B         delay_ms(300);
0000a9 d0c1      	RCALL SUBOPT_0x5
                 ; 0000 008C     if(mode == cop_light)
                 _0x21:
0000aa d0bd      	RCALL SUBOPT_0x4
0000ab f409      	BRNE _0x22
                 ; 0000 008D         delay_ms(300);
0000ac d0be      	RCALL SUBOPT_0x5
                 ; 0000 008E     if(mode == cop_light)
                 _0x22:
0000ad d0ba      	RCALL SUBOPT_0x4
0000ae f409      	BRNE _0x23
                 ; 0000 008F         delay_ms(300);
0000af d0bb      	RCALL SUBOPT_0x5
                 ; 0000 0090 }
                 _0x23:
                 _0x2020001:
0000b0 d0ca      	RCALL __LOADLOCR2P
0000b1 9508      	RET
                 ;
                 ;void mode_switch()
                 ; 0000 0093 {
                 _mode_switch:
                 ; 0000 0094     mode++;
0000b2 9463      	INC  R6
                 ; 0000 0095     if(mode > MAX_MODE)
0000b3 e0e3      	LDI  R30,LOW(3)
0000b4 15e6      	CP   R30,R6
0000b5 f408      	BRSH _0x24
                 ; 0000 0096     {
                 ; 0000 0097         mode = pulse;
0000b6 2466      	CLR  R6
                 ; 0000 0098     }
                 ; 0000 0099 }
                 _0x24:
0000b7 9508      	RET
                 ;
                 ;// External Interrupt 0 service routine
                 ;interrupt [EXT_INT1] void ext_int1_isr(void)
                 ; 0000 009D {
                 _ext_int1_isr:
0000b8 920a      	ST   -Y,R0
0000b9 921a      	ST   -Y,R1
0000ba 92fa      	ST   -Y,R15
0000bb 936a      	ST   -Y,R22
0000bc 937a      	ST   -Y,R23
0000bd 938a      	ST   -Y,R24
0000be 939a      	ST   -Y,R25
0000bf 93aa      	ST   -Y,R26
0000c0 93ba      	ST   -Y,R27
0000c1 93ea      	ST   -Y,R30
0000c2 93fa      	ST   -Y,R31
0000c3 b7ef      	IN   R30,SREG
0000c4 93ea      	ST   -Y,R30
                 ; 0000 009E     delay_ms(INT_DELAY);
0000c5 d0a5      	RCALL SUBOPT_0x5
                 ; 0000 009F 
                 ; 0000 00A0     if(CONTROL_PIN == 0)
0000c6 994a      	SBIC 0x9,2
0000c7 c007      	RJMP _0x25
                 ; 0000 00A1     {
                 ; 0000 00A2         while(CONTROL_PIN == 0)
                 _0x26:
0000c8 994a      	SBIC 0x9,2
0000c9 c004      	RJMP _0x28
                 ; 0000 00A3         {
                 ; 0000 00A4             strobe_mode(STROBE_DELAY);
0000ca e6a4      	LDI  R26,LOW(100)
0000cb d09a      	RCALL SUBOPT_0x3
0000cc dfb3      	RCALL _strobe_mode
                 ; 0000 00A5         }
0000cd cffa      	RJMP _0x26
                 _0x28:
                 ; 0000 00A6     }
                 ; 0000 00A7     else
0000ce c001      	RJMP _0x29
                 _0x25:
                 ; 0000 00A8     {
                 ; 0000 00A9         mode_switch();
0000cf dfe2      	RCALL _mode_switch
                 ; 0000 00AA     }
                 _0x29:
                 ; 0000 00AB }
0000d0 91e9      	LD   R30,Y+
0000d1 bfef      	OUT  SREG,R30
0000d2 91f9      	LD   R31,Y+
0000d3 91e9      	LD   R30,Y+
0000d4 91b9      	LD   R27,Y+
0000d5 91a9      	LD   R26,Y+
0000d6 9199      	LD   R25,Y+
0000d7 9189      	LD   R24,Y+
0000d8 9179      	LD   R23,Y+
0000d9 9169      	LD   R22,Y+
0000da 90f9      	LD   R15,Y+
0000db 9019      	LD   R1,Y+
0000dc 9009      	LD   R0,Y+
0000dd 9518      	RETI
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 00B0 {
                 _main:
                 ; 0000 00B1     // Declare your local variables here
                 ; 0000 00B2 
                 ; 0000 00B3     // Crystal Oscillator division factor: 0
                 ; 0000 00B4     #pragma optsize-
                 ; 0000 00B5     CLKPR=0x80;
0000de e8e0      	LDI  R30,LOW(128)
0000df 93e0 0061 	STS  97,R30
                 ; 0000 00B6     CLKPR=0x00;
0000e1 e0e0      	LDI  R30,LOW(0)
0000e2 93e0 0061 	STS  97,R30
                 ; 0000 00B7     #ifdef _OPTIMIZE_SIZE_
                 ; 0000 00B8     #pragma optsize+
                 ; 0000 00B9     #endif
                 ; 0000 00BA 
                 ; 0000 00BB     // Input/Output Ports initialization
                 ; 0000 00BC     // Port B initialization
                 ; 0000 00BD     // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 00BE     // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 00BF     PORTB=0x00;
0000e4 b9e5      	OUT  0x5,R30
                 ; 0000 00C0     DDRB=0x00;
0000e5 b9e4      	OUT  0x4,R30
                 ; 0000 00C1 
                 ; 0000 00C2     // Port C initialization
                 ; 0000 00C3     // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 00C4     // State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 00C5     PORTC=0x00;
0000e6 b9e8      	OUT  0x8,R30
                 ; 0000 00C6     DDRC=0x00;
0000e7 b9e7      	OUT  0x7,R30
                 ; 0000 00C7 
                 ; 0000 00C8     // Port D initialization
                 ; 0000 00C9     // Func7=In Func6=In Func5=Out Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 00CA     // State7=T State6=T State5=0 State4=T State3=T State2=P State1=T State0=T
                 ; 0000 00CB     PORTD=0x04;
0000e8 e0e4      	LDI  R30,LOW(4)
0000e9 b9eb      	OUT  0xB,R30
                 ; 0000 00CC     DDRD=0x20;
0000ea e2e0      	LDI  R30,LOW(32)
0000eb b9ea      	OUT  0xA,R30
                 ; 0000 00CD 
                 ; 0000 00CE     // Timer/Counter 0 initialization
                 ; 0000 00CF     // Clock source: System Clock
                 ; 0000 00D0     // Clock value: 39,063 kHz
                 ; 0000 00D1     // Mode: Phase correct PWM top=0xFF
                 ; 0000 00D2     // OC0A output: Disconnected
                 ; 0000 00D3     // OC0B output: Non-Inverted PWM
                 ; 0000 00D4     TCCR0A=0x21;
0000ec e2e1      	LDI  R30,LOW(33)
0000ed bde4      	OUT  0x24,R30
                 ; 0000 00D5     TCCR0B=0x04;
0000ee e0e4      	LDI  R30,LOW(4)
0000ef bde5      	OUT  0x25,R30
                 ; 0000 00D6     TCNT0=0x00;
0000f0 e0e0      	LDI  R30,LOW(0)
0000f1 bde6      	OUT  0x26,R30
                 ; 0000 00D7     OCR0A=0x00;
0000f2 bde7      	OUT  0x27,R30
                 ; 0000 00D8     OCR0B=0x00;
0000f3 d06f      	RCALL SUBOPT_0x2
                 ; 0000 00D9 
                 ; 0000 00DA     // Timer/Counter 1 initialization
                 ; 0000 00DB     // Clock source: System Clock
                 ; 0000 00DC     // Clock value: Timer1 Stopped
                 ; 0000 00DD     // Mode: Normal top=0xFFFF
                 ; 0000 00DE     // OC1A output: Discon.
                 ; 0000 00DF     // OC1B output: Discon.
                 ; 0000 00E0     // Noise Canceler: Off
                 ; 0000 00E1     // Input Capture on Falling Edge
                 ; 0000 00E2     // Timer1 Overflow Interrupt: Off
                 ; 0000 00E3     // Input Capture Interrupt: Off
                 ; 0000 00E4     // Compare A Match Interrupt: Off
                 ; 0000 00E5     // Compare B Match Interrupt: Off
                 ; 0000 00E6     TCCR1A=0x00;
0000f4 e0e0      	LDI  R30,LOW(0)
0000f5 93e0 0080 	STS  128,R30
                 ; 0000 00E7     TCCR1B=0x00;
0000f7 93e0 0081 	STS  129,R30
                 ; 0000 00E8     TCNT1H=0x00;
0000f9 93e0 0085 	STS  133,R30
                 ; 0000 00E9     TCNT1L=0x00;
0000fb 93e0 0084 	STS  132,R30
                 ; 0000 00EA     ICR1H=0x00;
0000fd 93e0 0087 	STS  135,R30
                 ; 0000 00EB     ICR1L=0x00;
0000ff 93e0 0086 	STS  134,R30
                 ; 0000 00EC     OCR1AH=0x00;
000101 93e0 0089 	STS  137,R30
                 ; 0000 00ED     OCR1AL=0x00;
000103 93e0 0088 	STS  136,R30
                 ; 0000 00EE     OCR1BH=0x00;
000105 93e0 008b 	STS  139,R30
                 ; 0000 00EF     OCR1BL=0x00;
000107 93e0 008a 	STS  138,R30
                 ; 0000 00F0 
                 ; 0000 00F1     // Timer/Counter 2 initialization
                 ; 0000 00F2     // Clock source: System Clock
                 ; 0000 00F3     // Clock value: Timer2 Stopped
                 ; 0000 00F4     // Mode: Normal top=0xFF
                 ; 0000 00F5     // OC2A output: Disconnected
                 ; 0000 00F6     // OC2B output: Disconnected
                 ; 0000 00F7     ASSR=0x00;
000109 93e0 00b6 	STS  182,R30
                 ; 0000 00F8     TCCR2A=0x00;
00010b 93e0 00b0 	STS  176,R30
                 ; 0000 00F9     TCCR2B=0x00;
00010d 93e0 00b1 	STS  177,R30
                 ; 0000 00FA     TCNT2=0x00;
00010f 93e0 00b2 	STS  178,R30
                 ; 0000 00FB     OCR2A=0x00;
000111 93e0 00b3 	STS  179,R30
                 ; 0000 00FC     OCR2B=0x00;
000113 93e0 00b4 	STS  180,R30
                 ; 0000 00FD 
                 ; 0000 00FE     // External Interrupt(s) initialization
                 ; 0000 00FF     // INT0: Off
                 ; 0000 0100     // INT1: On
                 ; 0000 0101     // INT1 Mode: Low level
                 ; 0000 0102     // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 0103     // Interrupt on any change on pins PCINT8-14: Off
                 ; 0000 0104     // Interrupt on any change on pins PCINT16-23: Off
                 ; 0000 0105     EICRA=0x00;
000115 93e0 0069 	STS  105,R30
                 ; 0000 0106     EIMSK=0x02;
000117 e0e2      	LDI  R30,LOW(2)
000118 bbed      	OUT  0x1D,R30
                 ; 0000 0107     EIFR=0x02;
000119 bbec      	OUT  0x1C,R30
                 ; 0000 0108     PCICR=0x00;
00011a e0e0      	LDI  R30,LOW(0)
00011b 93e0 0068 	STS  104,R30
                 ; 0000 0109 
                 ; 0000 010A     // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 010B     TIMSK0=0x00;
00011d 93e0 006e 	STS  110,R30
                 ; 0000 010C 
                 ; 0000 010D     // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 010E     TIMSK1=0x00;
00011f 93e0 006f 	STS  111,R30
                 ; 0000 010F 
                 ; 0000 0110     // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 0111     TIMSK2=0x00;
000121 93e0 0070 	STS  112,R30
                 ; 0000 0112 
                 ; 0000 0113     // USART initialization
                 ; 0000 0114     // USART disabled
                 ; 0000 0115     UCSR0B=0x00;
000123 93e0 00c1 	STS  193,R30
                 ; 0000 0116 
                 ; 0000 0117     // Analog Comparator initialization
                 ; 0000 0118     // Analog Comparator: Off
                 ; 0000 0119     // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 011A     ACSR=0x80;
000125 e8e0      	LDI  R30,LOW(128)
000126 bfe0      	OUT  0x30,R30
                 ; 0000 011B     ADCSRB=0x00;
000127 e0e0      	LDI  R30,LOW(0)
000128 93e0 007b 	STS  123,R30
                 ; 0000 011C     DIDR1=0x00;
00012a 93e0 007f 	STS  127,R30
                 ; 0000 011D 
                 ; 0000 011E     // ADC initialization
                 ; 0000 011F     // ADC disabled
                 ; 0000 0120     ADCSRA=0x00;
00012c 93e0 007a 	STS  122,R30
                 ; 0000 0121 
                 ; 0000 0122     // SPI initialization
                 ; 0000 0123     // SPI disabled
                 ; 0000 0124     SPCR=0x00;
00012e bdec      	OUT  0x2C,R30
                 ; 0000 0125 
                 ; 0000 0126     // TWI initialization
                 ; 0000 0127     // TWI disabled
                 ; 0000 0128     TWCR=0x00;
00012f 93e0 00bc 	STS  188,R30
                 ; 0000 0129 
                 ; 0000 012A     // Global enable interrupts
                 ; 0000 012B     #asm("sei")
000131 9478      	sei
                 ; 0000 012C 
                 ; 0000 012D     while (1)
                 _0x2A:
                 ; 0000 012E     {
                 ; 0000 012F         while(mode == pulse)
                 _0x2D:
000132 2066      	TST  R6
000133 f411      	BRNE _0x2F
                 ; 0000 0130         {
                 ; 0000 0131             pulse_mode();
000134 df1f      	RCALL _pulse_mode
                 ; 0000 0132         }
000135 cffc      	RJMP _0x2D
                 _0x2F:
                 ; 0000 0133 
                 ; 0000 0134         while(mode == full)
                 _0x30:
000136 e0e1      	LDI  R30,LOW(1)
000137 15e6      	CP   R30,R6
000138 f411      	BRNE _0x32
                 ; 0000 0135         {
                 ; 0000 0136             full_mode();
000139 df3a      	RCALL _full_mode
                 ; 0000 0137         }
00013a cffb      	RJMP _0x30
                 _0x32:
                 ; 0000 0138 
                 ; 0000 0139         while(mode == cop_light)
                 _0x33:
00013b d02c      	RCALL SUBOPT_0x4
00013c f411      	BRNE _0x35
                 ; 0000 013A         {
                 ; 0000 013B             cop_light_mode();
00013d df52      	RCALL _cop_light_mode
                 ; 0000 013C         }
00013e cffc      	RJMP _0x33
                 _0x35:
                 ; 0000 013D 
                 ; 0000 013E         while(mode == strobe)
                 _0x36:
00013f e0e4      	LDI  R30,LOW(4)
000140 15e6      	CP   R30,R6
000141 f421      	BRNE _0x38
                 ; 0000 013F         {
                 ; 0000 0140             strobe_mode(STROBE_DELAY);
000142 e6a4      	LDI  R26,LOW(100)
000143 d022      	RCALL SUBOPT_0x3
000144 df3b      	RCALL _strobe_mode
                 ; 0000 0141         }
000145 cff9      	RJMP _0x36
                 _0x38:
                 ; 0000 0142 
                 ; 0000 0143         while(mode == off)
                 _0x39:
000146 e0e3      	LDI  R30,LOW(3)
000147 15e6      	CP   R30,R6
000148 f411      	BRNE _0x3B
                 ; 0000 0144         {
                 ; 0000 0145             off_mode();
000149 df2e      	RCALL _off_mode
                 ; 0000 0146         }
00014a cffb      	RJMP _0x39
                 _0x3B:
                 ; 0000 0147     }
00014b cfe6      	RJMP _0x2A
                 ; 0000 0148 }
                 _0x3C:
00014c cfff      	RJMP _0x3C
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _sleep_enable:
00014d b7e3         in   r30,power_ctrl_reg
00014e 60e1         sbr  r30,__se_bit
00014f bfe3         out  power_ctrl_reg,r30
000150 9508      	RET
                 _powerdown:
000151 b7e3         in   r30,power_ctrl_reg
000152 7fe1         cbr  r30,__sm_mask
000153 60e4         sbr  r30,__sm_powerdown
000154 bfe3         out  power_ctrl_reg,r30
000155 b7ef         in   r30,sreg
000156 9478         sei
000157 9588         sleep
000158 bfef         out  sreg,r30
000159 9508      	RET
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x0:
00015a bde8      	OUT  0x28,R30
00015b e1a4      	LDI  R26,LOW(20)
00015c e0b0      	LDI  R27,0
00015d d010      	RCALL _delay_ms
00015e b5e8      	IN   R30,0x28
00015f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1:
000160 e0a0      	LDI  R26,LOW(0)
000161 e0b0      	LDI  R27,0
000162 c00b      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
000163 e0e0      	LDI  R30,LOW(0)
000164 bde8      	OUT  0x28,R30
000165 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x3:
000166 e0b0      	LDI  R27,0
000167 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x4:
000168 e0e2      	LDI  R30,LOW(2)
000169 15e6      	CP   R30,R6
00016a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x5:
00016b e2ac      	LDI  R26,LOW(300)
00016c e0b1      	LDI  R27,HIGH(300)
00016d c000      	RJMP _delay_ms
                 
                 
                 	.CSEG
                 _delay_ms:
00016e 9610      	adiw r26,0
00016f f039      	breq __delay_ms1
                 __delay_ms0:
                +
000170 ed80     +LDI R24 , LOW ( 0x7D0 )
000171 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000172 9701     +SBIW R24 , 1
000173 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000174 95a8      	wdr
000175 9711      	sbiw r26,1
000176 f7c9      	brne __delay_ms0
                 __delay_ms1:
000177 9508      	ret
                 
                 __SAVELOCR2:
000178 931a      	ST   -Y,R17
000179 930a      	ST   -Y,R16
00017a 9508      	RET
                 
                 __LOADLOCR2P:
00017b 9109      	LD   R16,Y+
00017c 9119      	LD   R17,Y+
00017d 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega48V register use summary:
r0 :   6 r1 :   3 r2 :   0 r3 :   2 r4 :   1 r5 :   0 r6 :  10 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:   6 r17:   6 r18:   0 r19:   0 r20:   0 r21:   0 r22:   5 r23:   3 
r24:  11 r25:   5 r26:  20 r27:  12 r28:   2 r29:   1 r30: 123 r31:   6 
x  :   3 y  :  34 z  :   7 
Registers used: 21 out of 35 (60.0%)

ATmega48V instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   2 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   6 
brge  :   1 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  16 brpl  :   0 brsh  :   1 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   1 
cbr   :   2 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   4 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   7 
cpc   :   1 cpi   :   5 cpse  :   0 dec   :   1 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :  11 
inc   :   1 ld    :  16 ldd   :   2 ldi   :  58 lds   :   0 lpm   :   7 
lsl   :   0 lsr   :   0 mov   :   0 movw  :   4 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  30 
pop   :   0 push  :   0 rcall :  36 ret   :  15 reti  :   1 rjmp  :  48 
rol   :   0 ror   :   0 sbc   :   0 sbci  :   1 sbi   :   2 sbic  :   2 
sbis  :   0 sbiw  :   5 sbr   :   2 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   1 spm   :   0 st    :  19 std   :   0 
sts   :  30 sub   :   0 subi  :   3 swap  :   0 tst   :   1 wdr   :   2 

Instructions used: 37 out of 114 (32.5%)

ATmega48V memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002fc    754     10    764    4096  18.7%
[.dseg] 0x000100 0x000180      0      0      0     767   0.0%
[.eseg] 0x000000 0x000000      0      0      0     256   0.0%

Assembly complete, 0 errors, 2 warnings
