// Seed: 1799945163
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  reg id_3;
  supply1 id_5;
  assign module_1.type_0 = 0;
  wire id_6;
  assign id_5 = 1;
  assign id_4 = 1;
  initial
    if (1'h0 - 'd0) id_3 <= 1;
    else @(posedge 1 or posedge id_5) $display(1);
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output wor id_2,
    output tri0 id_3,
    output uwire id_4,
    output wire id_5,
    output tri1 id_6,
    input wire id_7
);
  wire id_9, id_10, id_11, id_12, id_13;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
