(footprint "SOD-123" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp b582e6b1-cc6e-456f-8457-ba7440285a27)
  )
  (fp_text value "SOD-123" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp f9385757-ebde-4411-a9bf-e92284a2bb0a)
  )
  (fp_poly (pts
      (xy -2.2 0.71)
      (xy -2.2 -0.71)
      (xy -1.67 -0.71)
      (xy -1.67 -1.15)
      (xy 1.67 -1.15)
      (xy 1.67 -0.71)
      (xy 2.2 -0.71)
      (xy 2.2 0.71)
      (xy 1.67 0.71)
      (xy 1.67 1.15)
      (xy -1.67 1.15)
      (xy -1.67 0.71)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 81dcc0db-a186-4017-83c7-42f93fd5011f))
  (fp_text reference ">NAME" (at -0.3 -2.3 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 1ae1c35c-85fe-499b-9219-13f841f3ac17)
  )
  (fp_text value ">VALUE" (at -0.3 -1.4 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 07b40301-d56d-4ee1-a90a-222fae0b43d3)
  )
  (fp_line (start -1.42 -0.9) (end 1.42 -0.9) (layer "F.SilkS") (width 0.127) (tstamp 39f7ee4d-dfe6-4574-80ad-2244369911bb))
  (fp_line (start -1.42 0.9) (end 1.42 0.9) (layer "F.SilkS") (width 0.127) (tstamp 9d5c4ac5-073c-4e32-b4b9-2847e93ab985))
  (fp_line (start -1.42 -0.9) (end -1.42 -0.77) (layer "F.SilkS") (width 0.127) (tstamp f7adbcbd-3525-4e48-b182-dd8f6093278e))
  (fp_line (start 1.44 -0.9) (end 1.44 -0.77) (layer "F.SilkS") (width 0.127) (tstamp 54ba1015-29bc-4310-a84a-25e92f003b7c))
  (fp_line (start -1.42 0.9) (end -1.42 0.77) (layer "F.SilkS") (width 0.127) (tstamp e44bb3ed-ed87-4d1d-84fb-bc26e6611c1a))
  (fp_line (start 1.43 0.9) (end 1.43 0.77) (layer "F.SilkS") (width 0.127) (tstamp c699f1e9-b743-40a4-ae44-39443cef309a))
  (fp_line (start -0.58 -0.83) (end -0.58 0.83) (layer "F.SilkS") (width 0.254) (tstamp 075d8b98-3b1a-4883-ac45-7c89d1569302))
  (pad "CATHODE" smd rect (at -1.635 0) (size 0.91 1.22) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 249ed7de-0064-41af-8072-a34400722d82))
  (pad "ANODE" smd rect (at 1.635 0) (size 0.91 1.22) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 0b752cf3-307a-4912-997b-6f62624d2b1c))
)
