ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM5_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM5_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM5_Init:
  27              	.LFB168:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM4 init function */
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 2


  31:Core/Src/tim.c **** void MX_TIM4_Init(void)
  32:Core/Src/tim.c **** {
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
  45:Core/Src/tim.c ****   htim4.Instance = TIM4;
  46:Core/Src/tim.c ****   htim4.Init.Prescaler = 8;
  47:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  48:Core/Src/tim.c ****   htim4.Init.Period = 499;
  49:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  50:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****     Error_Handler();
  69:Core/Src/tim.c ****   }
  70:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  71:Core/Src/tim.c ****   sConfigOC.Pulse = 250;
  72:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
  73:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****     Error_Handler();
  77:Core/Src/tim.c ****   }
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  79:Core/Src/tim.c ****   {
  80:Core/Src/tim.c ****     Error_Handler();
  81:Core/Src/tim.c ****   }
  82:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  83:Core/Src/tim.c ****   {
  84:Core/Src/tim.c ****     Error_Handler();
  85:Core/Src/tim.c ****   }
  86:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
  87:Core/Src/tim.c **** 
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 3


  88:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
  89:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c **** }
  92:Core/Src/tim.c **** /* TIM5 init function */
  93:Core/Src/tim.c **** void MX_TIM5_Init(void)
  94:Core/Src/tim.c **** {
  29              		.loc 1 94 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 100 3 view .LVU1
  41              		.loc 1 100 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0293     		str	r3, [sp, #8]
  44 0008 0393     		str	r3, [sp, #12]
  45 000a 0493     		str	r3, [sp, #16]
  46 000c 0593     		str	r3, [sp, #20]
 101:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 101 3 is_stmt 1 view .LVU3
  48              		.loc 1 101 27 is_stmt 0 view .LVU4
  49 000e 0093     		str	r3, [sp]
  50 0010 0193     		str	r3, [sp, #4]
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 106:Core/Src/tim.c ****   htim5.Instance = TIM5;
  51              		.loc 1 106 3 is_stmt 1 view .LVU5
  52              		.loc 1 106 18 is_stmt 0 view .LVU6
  53 0012 1548     		ldr	r0, .L9
  54 0014 154A     		ldr	r2, .L9+4
  55 0016 0260     		str	r2, [r0]
 107:Core/Src/tim.c ****   htim5.Init.Prescaler = 8;
  56              		.loc 1 107 3 is_stmt 1 view .LVU7
  57              		.loc 1 107 24 is_stmt 0 view .LVU8
  58 0018 0822     		movs	r2, #8
  59 001a 4260     		str	r2, [r0, #4]
 108:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 108 3 is_stmt 1 view .LVU9
  61              		.loc 1 108 26 is_stmt 0 view .LVU10
  62 001c 8360     		str	r3, [r0, #8]
 109:Core/Src/tim.c ****   htim5.Init.Period = 9;
  63              		.loc 1 109 3 is_stmt 1 view .LVU11
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 4


  64              		.loc 1 109 21 is_stmt 0 view .LVU12
  65 001e 0922     		movs	r2, #9
  66 0020 C260     		str	r2, [r0, #12]
 110:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 110 3 is_stmt 1 view .LVU13
  68              		.loc 1 110 28 is_stmt 0 view .LVU14
  69 0022 0361     		str	r3, [r0, #16]
 111:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  70              		.loc 1 111 3 is_stmt 1 view .LVU15
  71              		.loc 1 111 32 is_stmt 0 view .LVU16
  72 0024 8023     		movs	r3, #128
  73 0026 8361     		str	r3, [r0, #24]
 112:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
  74              		.loc 1 112 3 is_stmt 1 view .LVU17
  75              		.loc 1 112 7 is_stmt 0 view .LVU18
  76 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
  77              	.LVL0:
  78              		.loc 1 112 6 view .LVU19
  79 002c 90B9     		cbnz	r0, .L6
  80              	.L2:
 113:Core/Src/tim.c ****   {
 114:Core/Src/tim.c ****     Error_Handler();
 115:Core/Src/tim.c ****   }
 116:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  81              		.loc 1 116 3 is_stmt 1 view .LVU20
  82              		.loc 1 116 34 is_stmt 0 view .LVU21
  83 002e 4FF48053 		mov	r3, #4096
  84 0032 0293     		str	r3, [sp, #8]
 117:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
  85              		.loc 1 117 3 is_stmt 1 view .LVU22
  86              		.loc 1 117 7 is_stmt 0 view .LVU23
  87 0034 02A9     		add	r1, sp, #8
  88 0036 0C48     		ldr	r0, .L9
  89 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  90              	.LVL1:
  91              		.loc 1 117 6 view .LVU24
  92 003c 68B9     		cbnz	r0, .L7
  93              	.L3:
 118:Core/Src/tim.c ****   {
 119:Core/Src/tim.c ****     Error_Handler();
 120:Core/Src/tim.c ****   }
 121:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  94              		.loc 1 121 3 is_stmt 1 view .LVU25
  95              		.loc 1 121 37 is_stmt 0 view .LVU26
  96 003e 0023     		movs	r3, #0
  97 0040 0093     		str	r3, [sp]
 122:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  98              		.loc 1 122 3 is_stmt 1 view .LVU27
  99              		.loc 1 122 33 is_stmt 0 view .LVU28
 100 0042 0193     		str	r3, [sp, #4]
 123:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 101              		.loc 1 123 3 is_stmt 1 view .LVU29
 102              		.loc 1 123 7 is_stmt 0 view .LVU30
 103 0044 6946     		mov	r1, sp
 104 0046 0848     		ldr	r0, .L9
 105 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 106              	.LVL2:
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 5


 107              		.loc 1 123 6 view .LVU31
 108 004c 40B9     		cbnz	r0, .L8
 109              	.L1:
 124:Core/Src/tim.c ****   {
 125:Core/Src/tim.c ****     Error_Handler();
 126:Core/Src/tim.c ****   }
 127:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c **** }
 110              		.loc 1 131 1 view .LVU32
 111 004e 07B0     		add	sp, sp, #28
 112              	.LCFI2:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 4
 115              		@ sp needed
 116 0050 5DF804FB 		ldr	pc, [sp], #4
 117              	.L6:
 118              	.LCFI3:
 119              		.cfi_restore_state
 114:Core/Src/tim.c ****   }
 120              		.loc 1 114 5 is_stmt 1 view .LVU33
 121 0054 FFF7FEFF 		bl	Error_Handler
 122              	.LVL3:
 123 0058 E9E7     		b	.L2
 124              	.L7:
 119:Core/Src/tim.c ****   }
 125              		.loc 1 119 5 view .LVU34
 126 005a FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
 128 005e EEE7     		b	.L3
 129              	.L8:
 125:Core/Src/tim.c ****   }
 130              		.loc 1 125 5 view .LVU35
 131 0060 FFF7FEFF 		bl	Error_Handler
 132              	.LVL5:
 133              		.loc 1 131 1 is_stmt 0 view .LVU36
 134 0064 F3E7     		b	.L1
 135              	.L10:
 136 0066 00BF     		.align	2
 137              	.L9:
 138 0068 00000000 		.word	.LANCHOR0
 139 006c 000C0040 		.word	1073744896
 140              		.cfi_endproc
 141              	.LFE168:
 143              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 144              		.align	1
 145              		.global	HAL_TIM_Base_MspInit
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 150              	HAL_TIM_Base_MspInit:
 151              	.LVL6:
 152              	.LFB169:
 132:Core/Src/tim.c **** 
 133:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 6


 134:Core/Src/tim.c **** {
 153              		.loc 1 134 1 is_stmt 1 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 8
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157              		.loc 1 134 1 is_stmt 0 view .LVU38
 158 0000 00B5     		push	{lr}
 159              	.LCFI4:
 160              		.cfi_def_cfa_offset 4
 161              		.cfi_offset 14, -4
 162 0002 83B0     		sub	sp, sp, #12
 163              	.LCFI5:
 164              		.cfi_def_cfa_offset 16
 135:Core/Src/tim.c **** 
 136:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM4)
 165              		.loc 1 136 3 is_stmt 1 view .LVU39
 166              		.loc 1 136 20 is_stmt 0 view .LVU40
 167 0004 0368     		ldr	r3, [r0]
 168              		.loc 1 136 5 view .LVU41
 169 0006 184A     		ldr	r2, .L17
 170 0008 9342     		cmp	r3, r2
 171 000a 05D0     		beq	.L15
 137:Core/Src/tim.c ****   {
 138:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 139:Core/Src/tim.c **** 
 140:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 141:Core/Src/tim.c ****     /* TIM4 clock enable */
 142:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****     /* TIM4 interrupt Init */
 145:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 146:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 150:Core/Src/tim.c ****   }
 151:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 172              		.loc 1 151 8 is_stmt 1 view .LVU42
 173              		.loc 1 151 10 is_stmt 0 view .LVU43
 174 000c 174A     		ldr	r2, .L17+4
 175 000e 9342     		cmp	r3, r2
 176 0010 16D0     		beq	.L16
 177              	.LVL7:
 178              	.L11:
 152:Core/Src/tim.c ****   {
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 156:Core/Src/tim.c ****     /* TIM5 clock enable */
 157:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c ****     /* TIM5 interrupt Init */
 160:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 161:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 163:Core/Src/tim.c **** 
 164:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 7


 165:Core/Src/tim.c ****   }
 166:Core/Src/tim.c **** }
 179              		.loc 1 166 1 view .LVU44
 180 0012 03B0     		add	sp, sp, #12
 181              	.LCFI6:
 182              		.cfi_remember_state
 183              		.cfi_def_cfa_offset 4
 184              		@ sp needed
 185 0014 5DF804FB 		ldr	pc, [sp], #4
 186              	.LVL8:
 187              	.L15:
 188              	.LCFI7:
 189              		.cfi_restore_state
 142:Core/Src/tim.c **** 
 190              		.loc 1 142 5 is_stmt 1 view .LVU45
 191              	.LBB2:
 142:Core/Src/tim.c **** 
 192              		.loc 1 142 5 view .LVU46
 193 0018 0022     		movs	r2, #0
 194 001a 0092     		str	r2, [sp]
 142:Core/Src/tim.c **** 
 195              		.loc 1 142 5 view .LVU47
 196 001c 144B     		ldr	r3, .L17+8
 197 001e 196C     		ldr	r1, [r3, #64]
 198 0020 41F00401 		orr	r1, r1, #4
 199 0024 1964     		str	r1, [r3, #64]
 142:Core/Src/tim.c **** 
 200              		.loc 1 142 5 view .LVU48
 201 0026 1B6C     		ldr	r3, [r3, #64]
 202 0028 03F00403 		and	r3, r3, #4
 203 002c 0093     		str	r3, [sp]
 142:Core/Src/tim.c **** 
 204              		.loc 1 142 5 view .LVU49
 205 002e 009B     		ldr	r3, [sp]
 206              	.LBE2:
 142:Core/Src/tim.c **** 
 207              		.loc 1 142 5 view .LVU50
 145:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 208              		.loc 1 145 5 view .LVU51
 209 0030 0521     		movs	r1, #5
 210 0032 1E20     		movs	r0, #30
 211              	.LVL9:
 145:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 212              		.loc 1 145 5 is_stmt 0 view .LVU52
 213 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 214              	.LVL10:
 146:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 215              		.loc 1 146 5 is_stmt 1 view .LVU53
 216 0038 1E20     		movs	r0, #30
 217 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 218              	.LVL11:
 219 003e E8E7     		b	.L11
 220              	.LVL12:
 221              	.L16:
 157:Core/Src/tim.c **** 
 222              		.loc 1 157 5 view .LVU54
 223              	.LBB3:
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 8


 157:Core/Src/tim.c **** 
 224              		.loc 1 157 5 view .LVU55
 225 0040 0022     		movs	r2, #0
 226 0042 0192     		str	r2, [sp, #4]
 157:Core/Src/tim.c **** 
 227              		.loc 1 157 5 view .LVU56
 228 0044 0A4B     		ldr	r3, .L17+8
 229 0046 196C     		ldr	r1, [r3, #64]
 230 0048 41F00801 		orr	r1, r1, #8
 231 004c 1964     		str	r1, [r3, #64]
 157:Core/Src/tim.c **** 
 232              		.loc 1 157 5 view .LVU57
 233 004e 1B6C     		ldr	r3, [r3, #64]
 234 0050 03F00803 		and	r3, r3, #8
 235 0054 0193     		str	r3, [sp, #4]
 157:Core/Src/tim.c **** 
 236              		.loc 1 157 5 view .LVU58
 237 0056 019B     		ldr	r3, [sp, #4]
 238              	.LBE3:
 157:Core/Src/tim.c **** 
 239              		.loc 1 157 5 view .LVU59
 160:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 240              		.loc 1 160 5 view .LVU60
 241 0058 0521     		movs	r1, #5
 242 005a 3220     		movs	r0, #50
 243              	.LVL13:
 160:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 244              		.loc 1 160 5 is_stmt 0 view .LVU61
 245 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 246              	.LVL14:
 161:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 247              		.loc 1 161 5 is_stmt 1 view .LVU62
 248 0060 3220     		movs	r0, #50
 249 0062 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 250              	.LVL15:
 251              		.loc 1 166 1 is_stmt 0 view .LVU63
 252 0066 D4E7     		b	.L11
 253              	.L18:
 254              		.align	2
 255              	.L17:
 256 0068 00080040 		.word	1073743872
 257 006c 000C0040 		.word	1073744896
 258 0070 00380240 		.word	1073887232
 259              		.cfi_endproc
 260              	.LFE169:
 262              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 263              		.align	1
 264              		.global	HAL_TIM_MspPostInit
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 269              	HAL_TIM_MspPostInit:
 270              	.LVL16:
 271              	.LFB170:
 167:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 168:Core/Src/tim.c **** {
 272              		.loc 1 168 1 is_stmt 1 view -0
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 9


 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 24
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276              		.loc 1 168 1 is_stmt 0 view .LVU65
 277 0000 00B5     		push	{lr}
 278              	.LCFI8:
 279              		.cfi_def_cfa_offset 4
 280              		.cfi_offset 14, -4
 281 0002 87B0     		sub	sp, sp, #28
 282              	.LCFI9:
 283              		.cfi_def_cfa_offset 32
 169:Core/Src/tim.c **** 
 170:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 284              		.loc 1 170 3 is_stmt 1 view .LVU66
 285              		.loc 1 170 20 is_stmt 0 view .LVU67
 286 0004 0023     		movs	r3, #0
 287 0006 0193     		str	r3, [sp, #4]
 288 0008 0293     		str	r3, [sp, #8]
 289 000a 0393     		str	r3, [sp, #12]
 290 000c 0493     		str	r3, [sp, #16]
 291 000e 0593     		str	r3, [sp, #20]
 171:Core/Src/tim.c ****   if(timHandle->Instance==TIM4)
 292              		.loc 1 171 3 is_stmt 1 view .LVU68
 293              		.loc 1 171 15 is_stmt 0 view .LVU69
 294 0010 0268     		ldr	r2, [r0]
 295              		.loc 1 171 5 view .LVU70
 296 0012 0E4B     		ldr	r3, .L23
 297 0014 9A42     		cmp	r2, r3
 298 0016 02D0     		beq	.L22
 299              	.LVL17:
 300              	.L19:
 172:Core/Src/tim.c ****   {
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 178:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 179:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 180:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 181:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 182:Core/Src/tim.c ****     */
 183:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 184:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 186:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 187:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 188:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 189:Core/Src/tim.c **** 
 190:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 193:Core/Src/tim.c ****   }
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c **** }
 301              		.loc 1 195 1 view .LVU71
 302 0018 07B0     		add	sp, sp, #28
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 10


 303              	.LCFI10:
 304              		.cfi_remember_state
 305              		.cfi_def_cfa_offset 4
 306              		@ sp needed
 307 001a 5DF804FB 		ldr	pc, [sp], #4
 308              	.LVL18:
 309              	.L22:
 310              	.LCFI11:
 311              		.cfi_restore_state
 177:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 312              		.loc 1 177 5 is_stmt 1 view .LVU72
 313              	.LBB4:
 177:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 314              		.loc 1 177 5 view .LVU73
 315 001e 0023     		movs	r3, #0
 316 0020 0093     		str	r3, [sp]
 177:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 317              		.loc 1 177 5 view .LVU74
 318 0022 0B4B     		ldr	r3, .L23+4
 319 0024 1A6B     		ldr	r2, [r3, #48]
 320 0026 42F00202 		orr	r2, r2, #2
 321 002a 1A63     		str	r2, [r3, #48]
 177:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 322              		.loc 1 177 5 view .LVU75
 323 002c 1B6B     		ldr	r3, [r3, #48]
 324 002e 03F00203 		and	r3, r3, #2
 325 0032 0093     		str	r3, [sp]
 177:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 326              		.loc 1 177 5 view .LVU76
 327 0034 009B     		ldr	r3, [sp]
 328              	.LBE4:
 177:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 329              		.loc 1 177 5 view .LVU77
 183:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 330              		.loc 1 183 5 view .LVU78
 183:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 331              		.loc 1 183 25 is_stmt 0 view .LVU79
 332 0036 4FF4E073 		mov	r3, #448
 333 003a 0193     		str	r3, [sp, #4]
 184:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 334              		.loc 1 184 5 is_stmt 1 view .LVU80
 184:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 335              		.loc 1 184 26 is_stmt 0 view .LVU81
 336 003c 0223     		movs	r3, #2
 337 003e 0293     		str	r3, [sp, #8]
 185:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 338              		.loc 1 185 5 is_stmt 1 view .LVU82
 186:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 339              		.loc 1 186 5 view .LVU83
 187:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 340              		.loc 1 187 5 view .LVU84
 187:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 341              		.loc 1 187 31 is_stmt 0 view .LVU85
 342 0040 0593     		str	r3, [sp, #20]
 188:Core/Src/tim.c **** 
 343              		.loc 1 188 5 is_stmt 1 view .LVU86
 344 0042 01A9     		add	r1, sp, #4
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 11


 345 0044 0348     		ldr	r0, .L23+8
 346              	.LVL19:
 188:Core/Src/tim.c **** 
 347              		.loc 1 188 5 is_stmt 0 view .LVU87
 348 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 349              	.LVL20:
 350              		.loc 1 195 1 view .LVU88
 351 004a E5E7     		b	.L19
 352              	.L24:
 353              		.align	2
 354              	.L23:
 355 004c 00080040 		.word	1073743872
 356 0050 00380240 		.word	1073887232
 357 0054 00040240 		.word	1073873920
 358              		.cfi_endproc
 359              	.LFE170:
 361              		.section	.text.MX_TIM4_Init,"ax",%progbits
 362              		.align	1
 363              		.global	MX_TIM4_Init
 364              		.syntax unified
 365              		.thumb
 366              		.thumb_func
 368              	MX_TIM4_Init:
 369              	.LFB167:
  32:Core/Src/tim.c **** 
 370              		.loc 1 32 1 is_stmt 1 view -0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 56
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374 0000 00B5     		push	{lr}
 375              	.LCFI12:
 376              		.cfi_def_cfa_offset 4
 377              		.cfi_offset 14, -4
 378 0002 8FB0     		sub	sp, sp, #60
 379              	.LCFI13:
 380              		.cfi_def_cfa_offset 64
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 381              		.loc 1 38 3 view .LVU90
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 382              		.loc 1 38 26 is_stmt 0 view .LVU91
 383 0004 0023     		movs	r3, #0
 384 0006 0A93     		str	r3, [sp, #40]
 385 0008 0B93     		str	r3, [sp, #44]
 386 000a 0C93     		str	r3, [sp, #48]
 387 000c 0D93     		str	r3, [sp, #52]
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 388              		.loc 1 39 3 is_stmt 1 view .LVU92
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 389              		.loc 1 39 27 is_stmt 0 view .LVU93
 390 000e 0893     		str	r3, [sp, #32]
 391 0010 0993     		str	r3, [sp, #36]
  40:Core/Src/tim.c **** 
 392              		.loc 1 40 3 is_stmt 1 view .LVU94
  40:Core/Src/tim.c **** 
 393              		.loc 1 40 22 is_stmt 0 view .LVU95
 394 0012 0193     		str	r3, [sp, #4]
 395 0014 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 12


 396 0016 0393     		str	r3, [sp, #12]
 397 0018 0493     		str	r3, [sp, #16]
 398 001a 0593     		str	r3, [sp, #20]
 399 001c 0693     		str	r3, [sp, #24]
 400 001e 0793     		str	r3, [sp, #28]
  45:Core/Src/tim.c ****   htim4.Init.Prescaler = 8;
 401              		.loc 1 45 3 is_stmt 1 view .LVU96
  45:Core/Src/tim.c ****   htim4.Init.Prescaler = 8;
 402              		.loc 1 45 18 is_stmt 0 view .LVU97
 403 0020 2D48     		ldr	r0, .L41
 404 0022 2E4A     		ldr	r2, .L41+4
 405 0024 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 406              		.loc 1 46 3 is_stmt 1 view .LVU98
  46:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 407              		.loc 1 46 24 is_stmt 0 view .LVU99
 408 0026 0822     		movs	r2, #8
 409 0028 4260     		str	r2, [r0, #4]
  47:Core/Src/tim.c ****   htim4.Init.Period = 499;
 410              		.loc 1 47 3 is_stmt 1 view .LVU100
  47:Core/Src/tim.c ****   htim4.Init.Period = 499;
 411              		.loc 1 47 26 is_stmt 0 view .LVU101
 412 002a 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 413              		.loc 1 48 3 is_stmt 1 view .LVU102
  48:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 414              		.loc 1 48 21 is_stmt 0 view .LVU103
 415 002c 40F2F312 		movw	r2, #499
 416 0030 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 417              		.loc 1 49 3 is_stmt 1 view .LVU104
  49:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 418              		.loc 1 49 28 is_stmt 0 view .LVU105
 419 0032 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 420              		.loc 1 50 3 is_stmt 1 view .LVU106
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 421              		.loc 1 50 32 is_stmt 0 view .LVU107
 422 0034 8023     		movs	r3, #128
 423 0036 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   {
 424              		.loc 1 51 3 is_stmt 1 view .LVU108
  51:Core/Src/tim.c ****   {
 425              		.loc 1 51 7 is_stmt 0 view .LVU109
 426 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 427              	.LVL21:
  51:Core/Src/tim.c ****   {
 428              		.loc 1 51 6 view .LVU110
 429 003c 0028     		cmp	r0, #0
 430 003e 35D1     		bne	.L34
 431              	.L26:
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 432              		.loc 1 55 3 is_stmt 1 view .LVU111
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 433              		.loc 1 55 34 is_stmt 0 view .LVU112
 434 0040 4FF48053 		mov	r3, #4096
 435 0044 0A93     		str	r3, [sp, #40]
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 13


  56:Core/Src/tim.c ****   {
 436              		.loc 1 56 3 is_stmt 1 view .LVU113
  56:Core/Src/tim.c ****   {
 437              		.loc 1 56 7 is_stmt 0 view .LVU114
 438 0046 0AA9     		add	r1, sp, #40
 439 0048 2348     		ldr	r0, .L41
 440 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 441              	.LVL22:
  56:Core/Src/tim.c ****   {
 442              		.loc 1 56 6 view .LVU115
 443 004e 80BB     		cbnz	r0, .L35
 444              	.L27:
  60:Core/Src/tim.c ****   {
 445              		.loc 1 60 3 is_stmt 1 view .LVU116
  60:Core/Src/tim.c ****   {
 446              		.loc 1 60 7 is_stmt 0 view .LVU117
 447 0050 2148     		ldr	r0, .L41
 448 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 449              	.LVL23:
  60:Core/Src/tim.c ****   {
 450              		.loc 1 60 6 view .LVU118
 451 0056 78BB     		cbnz	r0, .L36
 452              	.L28:
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 453              		.loc 1 64 3 is_stmt 1 view .LVU119
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 454              		.loc 1 64 37 is_stmt 0 view .LVU120
 455 0058 0023     		movs	r3, #0
 456 005a 0893     		str	r3, [sp, #32]
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 457              		.loc 1 65 3 is_stmt 1 view .LVU121
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 458              		.loc 1 65 33 is_stmt 0 view .LVU122
 459 005c 0993     		str	r3, [sp, #36]
  66:Core/Src/tim.c ****   {
 460              		.loc 1 66 3 is_stmt 1 view .LVU123
  66:Core/Src/tim.c ****   {
 461              		.loc 1 66 7 is_stmt 0 view .LVU124
 462 005e 08A9     		add	r1, sp, #32
 463 0060 1D48     		ldr	r0, .L41
 464 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 465              	.LVL24:
  66:Core/Src/tim.c ****   {
 466              		.loc 1 66 6 view .LVU125
 467 0066 50BB     		cbnz	r0, .L37
 468              	.L29:
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 250;
 469              		.loc 1 70 3 is_stmt 1 view .LVU126
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 250;
 470              		.loc 1 70 20 is_stmt 0 view .LVU127
 471 0068 6023     		movs	r3, #96
 472 006a 0193     		str	r3, [sp, #4]
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 473              		.loc 1 71 3 is_stmt 1 view .LVU128
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 474              		.loc 1 71 19 is_stmt 0 view .LVU129
 475 006c FA23     		movs	r3, #250
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 14


 476 006e 0293     		str	r3, [sp, #8]
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 477              		.loc 1 72 3 is_stmt 1 view .LVU130
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 478              		.loc 1 72 24 is_stmt 0 view .LVU131
 479 0070 0223     		movs	r3, #2
 480 0072 0393     		str	r3, [sp, #12]
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 481              		.loc 1 73 3 is_stmt 1 view .LVU132
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 482              		.loc 1 73 24 is_stmt 0 view .LVU133
 483 0074 0423     		movs	r3, #4
 484 0076 0593     		str	r3, [sp, #20]
  74:Core/Src/tim.c ****   {
 485              		.loc 1 74 3 is_stmt 1 view .LVU134
  74:Core/Src/tim.c ****   {
 486              		.loc 1 74 7 is_stmt 0 view .LVU135
 487 0078 0022     		movs	r2, #0
 488 007a 0DEB0301 		add	r1, sp, r3
 489 007e 1648     		ldr	r0, .L41
 490 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 491              	.LVL25:
  74:Core/Src/tim.c ****   {
 492              		.loc 1 74 6 view .LVU136
 493 0084 F0B9     		cbnz	r0, .L38
 494              	.L30:
  78:Core/Src/tim.c ****   {
 495              		.loc 1 78 3 is_stmt 1 view .LVU137
  78:Core/Src/tim.c ****   {
 496              		.loc 1 78 7 is_stmt 0 view .LVU138
 497 0086 0422     		movs	r2, #4
 498 0088 0DEB0201 		add	r1, sp, r2
 499 008c 1248     		ldr	r0, .L41
 500 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 501              	.LVL26:
  78:Core/Src/tim.c ****   {
 502              		.loc 1 78 6 view .LVU139
 503 0092 D0B9     		cbnz	r0, .L39
 504              	.L31:
  82:Core/Src/tim.c ****   {
 505              		.loc 1 82 3 is_stmt 1 view .LVU140
  82:Core/Src/tim.c ****   {
 506              		.loc 1 82 7 is_stmt 0 view .LVU141
 507 0094 0822     		movs	r2, #8
 508 0096 01A9     		add	r1, sp, #4
 509 0098 0F48     		ldr	r0, .L41
 510 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 511              	.LVL27:
  82:Core/Src/tim.c ****   {
 512              		.loc 1 82 6 view .LVU142
 513 009e B8B9     		cbnz	r0, .L40
 514              	.L32:
  89:Core/Src/tim.c **** 
 515              		.loc 1 89 3 is_stmt 1 view .LVU143
 516 00a0 0D48     		ldr	r0, .L41
 517 00a2 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 518              	.LVL28:
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 15


  91:Core/Src/tim.c **** /* TIM5 init function */
 519              		.loc 1 91 1 is_stmt 0 view .LVU144
 520 00a6 0FB0     		add	sp, sp, #60
 521              	.LCFI14:
 522              		.cfi_remember_state
 523              		.cfi_def_cfa_offset 4
 524              		@ sp needed
 525 00a8 5DF804FB 		ldr	pc, [sp], #4
 526              	.L34:
 527              	.LCFI15:
 528              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 529              		.loc 1 53 5 is_stmt 1 view .LVU145
 530 00ac FFF7FEFF 		bl	Error_Handler
 531              	.LVL29:
 532 00b0 C6E7     		b	.L26
 533              	.L35:
  58:Core/Src/tim.c ****   }
 534              		.loc 1 58 5 view .LVU146
 535 00b2 FFF7FEFF 		bl	Error_Handler
 536              	.LVL30:
 537 00b6 CBE7     		b	.L27
 538              	.L36:
  62:Core/Src/tim.c ****   }
 539              		.loc 1 62 5 view .LVU147
 540 00b8 FFF7FEFF 		bl	Error_Handler
 541              	.LVL31:
 542 00bc CCE7     		b	.L28
 543              	.L37:
  68:Core/Src/tim.c ****   }
 544              		.loc 1 68 5 view .LVU148
 545 00be FFF7FEFF 		bl	Error_Handler
 546              	.LVL32:
 547 00c2 D1E7     		b	.L29
 548              	.L38:
  76:Core/Src/tim.c ****   }
 549              		.loc 1 76 5 view .LVU149
 550 00c4 FFF7FEFF 		bl	Error_Handler
 551              	.LVL33:
 552 00c8 DDE7     		b	.L30
 553              	.L39:
  80:Core/Src/tim.c ****   }
 554              		.loc 1 80 5 view .LVU150
 555 00ca FFF7FEFF 		bl	Error_Handler
 556              	.LVL34:
 557 00ce E1E7     		b	.L31
 558              	.L40:
  84:Core/Src/tim.c ****   }
 559              		.loc 1 84 5 view .LVU151
 560 00d0 FFF7FEFF 		bl	Error_Handler
 561              	.LVL35:
 562 00d4 E4E7     		b	.L32
 563              	.L42:
 564 00d6 00BF     		.align	2
 565              	.L41:
 566 00d8 00000000 		.word	.LANCHOR1
 567 00dc 00080040 		.word	1073743872
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 16


 568              		.cfi_endproc
 569              	.LFE167:
 571              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 572              		.align	1
 573              		.global	HAL_TIM_Base_MspDeInit
 574              		.syntax unified
 575              		.thumb
 576              		.thumb_func
 578              	HAL_TIM_Base_MspDeInit:
 579              	.LVL36:
 580              	.LFB171:
 196:Core/Src/tim.c **** 
 197:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 198:Core/Src/tim.c **** {
 581              		.loc 1 198 1 view -0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 0
 584              		@ frame_needed = 0, uses_anonymous_args = 0
 585              		.loc 1 198 1 is_stmt 0 view .LVU153
 586 0000 08B5     		push	{r3, lr}
 587              	.LCFI16:
 588              		.cfi_def_cfa_offset 8
 589              		.cfi_offset 3, -8
 590              		.cfi_offset 14, -4
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM4)
 591              		.loc 1 200 3 is_stmt 1 view .LVU154
 592              		.loc 1 200 20 is_stmt 0 view .LVU155
 593 0002 0368     		ldr	r3, [r0]
 594              		.loc 1 200 5 view .LVU156
 595 0004 0D4A     		ldr	r2, .L49
 596 0006 9342     		cmp	r3, r2
 597 0008 03D0     		beq	.L47
 201:Core/Src/tim.c ****   {
 202:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 205:Core/Src/tim.c ****     /* Peripheral clock disable */
 206:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****     /* TIM4 interrupt Deinit */
 209:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 210:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 211:Core/Src/tim.c **** 
 212:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 213:Core/Src/tim.c ****   }
 214:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 598              		.loc 1 214 8 is_stmt 1 view .LVU157
 599              		.loc 1 214 10 is_stmt 0 view .LVU158
 600 000a 0D4A     		ldr	r2, .L49+4
 601 000c 9342     		cmp	r3, r2
 602 000e 0AD0     		beq	.L48
 603              	.LVL37:
 604              	.L43:
 215:Core/Src/tim.c ****   {
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 217:Core/Src/tim.c **** 
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 17


 218:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 219:Core/Src/tim.c ****     /* Peripheral clock disable */
 220:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 221:Core/Src/tim.c **** 
 222:Core/Src/tim.c ****     /* TIM5 interrupt Deinit */
 223:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM5_IRQn);
 224:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 225:Core/Src/tim.c **** 
 226:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 227:Core/Src/tim.c ****   }
 228:Core/Src/tim.c **** }
 605              		.loc 1 228 1 view .LVU159
 606 0010 08BD     		pop	{r3, pc}
 607              	.LVL38:
 608              	.L47:
 206:Core/Src/tim.c **** 
 609              		.loc 1 206 5 is_stmt 1 view .LVU160
 610 0012 02F50C32 		add	r2, r2, #143360
 611 0016 136C     		ldr	r3, [r2, #64]
 612 0018 23F00403 		bic	r3, r3, #4
 613 001c 1364     		str	r3, [r2, #64]
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 614              		.loc 1 209 5 view .LVU161
 615 001e 1E20     		movs	r0, #30
 616              	.LVL39:
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 617              		.loc 1 209 5 is_stmt 0 view .LVU162
 618 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 619              	.LVL40:
 620 0024 F4E7     		b	.L43
 621              	.LVL41:
 622              	.L48:
 220:Core/Src/tim.c **** 
 623              		.loc 1 220 5 is_stmt 1 view .LVU163
 624 0026 02F50B32 		add	r2, r2, #142336
 625 002a 136C     		ldr	r3, [r2, #64]
 626 002c 23F00803 		bic	r3, r3, #8
 627 0030 1364     		str	r3, [r2, #64]
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 628              		.loc 1 223 5 view .LVU164
 629 0032 3220     		movs	r0, #50
 630              	.LVL42:
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 631              		.loc 1 223 5 is_stmt 0 view .LVU165
 632 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 633              	.LVL43:
 634              		.loc 1 228 1 view .LVU166
 635 0038 EAE7     		b	.L43
 636              	.L50:
 637 003a 00BF     		.align	2
 638              	.L49:
 639 003c 00080040 		.word	1073743872
 640 0040 000C0040 		.word	1073744896
 641              		.cfi_endproc
 642              	.LFE171:
 644              		.global	htim5
 645              		.global	htim4
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 18


 646              		.section	.bss.htim4,"aw",%nobits
 647              		.align	2
 648              		.set	.LANCHOR1,. + 0
 651              	htim4:
 652 0000 00000000 		.space	72
 652      00000000 
 652      00000000 
 652      00000000 
 652      00000000 
 653              		.section	.bss.htim5,"aw",%nobits
 654              		.align	2
 655              		.set	.LANCHOR0,. + 0
 658              	htim5:
 659 0000 00000000 		.space	72
 659      00000000 
 659      00000000 
 659      00000000 
 659      00000000 
 660              		.text
 661              	.Letext0:
 662              		.file 2 "d:\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 663              		.file 3 "d:\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 664              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 665              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 666              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 667              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 668              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 669              		.file 9 "Core/Inc/tim.h"
 670              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 671              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 672              		.file 12 "Core/Inc/main.h"
ARM GAS  C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:20     .text.MX_TIM5_Init:00000000 $t
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:26     .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:138    .text.MX_TIM5_Init:00000068 $d
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:144    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:150    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:256    .text.HAL_TIM_Base_MspInit:00000068 $d
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:263    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:269    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:355    .text.HAL_TIM_MspPostInit:0000004c $d
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:362    .text.MX_TIM4_Init:00000000 $t
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:368    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:566    .text.MX_TIM4_Init:000000d8 $d
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:572    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:578    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:639    .text.HAL_TIM_Base_MspDeInit:0000003c $d
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:658    .bss.htim5:00000000 htim5
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:651    .bss.htim4:00000000 htim4
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:647    .bss.htim4:00000000 $d
C:\Users\23612\AppData\Local\Temp\ccWUQNKJ.s:654    .bss.htim5:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_NVIC_DisableIRQ
