INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Select.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity func_sel
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity select_tb
