// Seed: 850846970
module module_0 (
    input  tri0  id_0,
    input  wor   id_1,
    output tri1  id_2,
    input  tri1  id_3
    , id_6,
    output uwire id_4
);
endmodule
module module_1 #(
    parameter id_12 = 32'd63
) (
    input tri1 id_0
    , id_20,
    input tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    input tri0 id_4,
    input wand id_5,
    output wire id_6,
    inout wand id_7,
    input uwire id_8,
    input supply1 id_9,
    input wand id_10,
    input wor id_11,
    input supply0 _id_12,
    input uwire id_13,
    input tri0 id_14,
    input wand id_15,
    input supply0 id_16,
    input uwire id_17,
    output wand id_18
);
  wire [-1 : id_12] id_21;
  assign id_18 = id_9;
  module_0 modCall_1 (
      id_16,
      id_1,
      id_6,
      id_4,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
