/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/transmesconreg2TMR.v                                                          *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 03/04/2022 20:08:57                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/triplicated/mopshub_top_canakari_ftrim/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: transmesconreg2.v                                                                      *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-03-29 13:49:21                                                *
 *           File Size         : 1957                                                               *
 *           MD5 hash          : d538a202f574449e3ada09fa8ce5308f                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module transmesconreg2TMR(
  input wire  clkA ,
  input wire  clkB ,
  input wire  clkC ,
  input wire  rstA ,
  input wire  rstB ,
  input wire  rstC ,
  input wire  cpuA ,
  input wire  cpuB ,
  input wire  cpuC ,
  input wire  canA ,
  input wire  canB ,
  input wire  canC ,
  input wire  tsucfA ,
  input wire  tsucfB ,
  input wire  tsucfC ,
  input wire [15:0] reginpA ,
  input wire [15:0] reginpB ,
  input wire [15:0] reginpC ,
  output wire [15:0] regoutA ,
  output wire [15:0] regoutB ,
  output wire [15:0] regoutC 
);
wor register_iTmrErrorC;
wire [15:0] register_iVotedC;
wor register_iTmrErrorB;
wire [15:0] register_iVotedB;
wor register_iTmrErrorA;
wire [15:0] register_iVotedA;
reg  [15:0] register_iA ;
reg  [15:0] register_iB ;
reg  [15:0] register_iC ;
assign regoutA =  register_iVotedA;
assign regoutB =  register_iVotedB;
assign regoutC =  register_iVotedC;

always @( posedge clkA )
  begin
    if (rstA==1'b0)
      begin
        register_iA <= 16'd0;
      end
    else
      if (cpuA==1'b1)
        begin
          register_iA <= reginpA;
        end
      else
        if (canA==1'b1)
          begin
            register_iA[15]  <= 1'b0;
            register_iA[14]  <= tsucfA;
          end
        else
          register_iA <= register_iVotedA;
  end

always @( posedge clkB )
  begin
    if (rstB==1'b0)
      begin
        register_iB <= 16'd0;
      end
    else
      if (cpuB==1'b1)
        begin
          register_iB <= reginpB;
        end
      else
        if (canB==1'b1)
          begin
            register_iB[15]  <= 1'b0;
            register_iB[14]  <= tsucfB;
          end
        else
          register_iB <= register_iVotedB;
  end

always @( posedge clkC )
  begin
    if (rstC==1'b0)
      begin
        register_iC <= 16'd0;
      end
    else
      if (cpuC==1'b1)
        begin
          register_iC <= reginpC;
        end
      else
        if (canC==1'b1)
          begin
            register_iC[15]  <= 1'b0;
            register_iC[14]  <= tsucfC;
          end
        else
          register_iC <= register_iVotedC;
  end

majorityVoter #(.WIDTH(16)) register_iVoterA (
    .inA(register_iA),
    .inB(register_iB),
    .inC(register_iC),
    .out(register_iVotedA),
    .tmrErr(register_iTmrErrorA)
    );

majorityVoter #(.WIDTH(16)) register_iVoterB (
    .inA(register_iA),
    .inB(register_iB),
    .inC(register_iC),
    .out(register_iVotedB),
    .tmrErr(register_iTmrErrorB)
    );

majorityVoter #(.WIDTH(16)) register_iVoterC (
    .inA(register_iA),
    .inB(register_iB),
    .inC(register_iC),
    .out(register_iVotedC),
    .tmrErr(register_iTmrErrorC)
    );
endmodule

