

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Thu Dec 13 17:50:19 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  701233|  701233|  701233|  701233|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  701232|  701232|     29218|          -|          -|    24|    no    |
        | + Loop 1.1              |   29216|   29216|      1826|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1824|    1824|       114|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |     105|     105|        35|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      33|      33|        11|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	17  / (exitcond1)
	6  / (!exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	6  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_24 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:164
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_4, %.loopexit.loopexit ]

ST_2: exitcond4 (8)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:164
.loopexit:1  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_4 (10)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:164
.loopexit:3  %co_4 = add i5 %co, 1

ST_2: StgValue_29 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:164
.loopexit:4  br i1 %exitcond4, label %4, label %.preheader7.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader7.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:164
.preheader7.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_52 (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:164
.preheader7.preheader:2  %tmp_52 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl3_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:164
.preheader7.preheader:3  %p_shl3_cast = zext i10 %tmp_52 to i11

ST_2: tmp_53 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:164
.preheader7.preheader:4  %tmp_53 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl4_cast1 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader7.preheader:5  %p_shl4_cast1 = zext i6 %tmp_53 to i10

ST_2: p_shl4_cast (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader7.preheader:6  %p_shl4_cast = zext i6 %tmp_53 to i11

ST_2: tmp_54 (20)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader7.preheader:7  %tmp_54 = add i11 %p_shl4_cast, %p_shl3_cast

ST_2: tmp_55 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:164
.preheader7.preheader:8  %tmp_55 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl2_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader7.preheader:9  %p_shl2_cast = zext i7 %tmp_55 to i8

ST_2: tmp_56 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader7.preheader:10  %tmp_56 = sub i8 %p_shl2_cast, %tmp_cast

ST_2: tmp_75_cast (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader7.preheader:11  %tmp_75_cast = sext i8 %tmp_56 to i9

ST_2: tmp_57 (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:164
.preheader7.preheader:12  %tmp_57 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl_cast (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader7.preheader:13  %p_shl_cast = zext i9 %tmp_57 to i10

ST_2: tmp_58 (27)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader7.preheader:14  %tmp_58 = add i10 %p_shl4_cast1, %p_shl_cast

ST_2: bias_addr (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:173
.preheader7.preheader:15  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_46 (29)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader7.preheader:16  br label %.preheader7

ST_2: StgValue_47 (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:180
:0  ret void


 <State 3>: 4.67ns
ST_3: h (31)  [1/1] 0.00ns
.preheader7:0  %h = phi i5 [ %h_4, %3 ], [ 1, %.preheader7.preheader ]

ST_3: exitcond3 (32)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader7:1  %exitcond3 = icmp eq i5 %h, -15

ST_3: empty_26 (33)  [1/1] 0.00ns
.preheader7:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_51 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader7:3  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader

ST_3: tmp_s (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader6.preheader:0  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h, i1 false)

ST_3: tmp_27_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader6.preheader:1  %tmp_27_cast = zext i5 %h to i10

ST_3: tmp_59 (38)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader6.preheader:2  %tmp_59 = add i10 %tmp_58, %tmp_27_cast

ST_3: p_shl5_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader6.preheader:3  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_59, i4 0)

ST_3: tmp_39 (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader6.preheader:4  %tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_59, i1 false)

ST_3: p_shl6_cast (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader6.preheader:5  %p_shl6_cast = zext i11 %tmp_39 to i14

ST_3: tmp_60 (42)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader6.preheader:6  %tmp_60 = add i14 %p_shl6_cast, %p_shl5_cast

ST_3: StgValue_59 (43)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:166
.preheader6.preheader:7  br label %.preheader6

ST_3: StgValue_60 (114)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (45)  [1/1] 0.00ns
.preheader6:0  %w = phi i5 [ %w_4, %2 ], [ 1, %.preheader6.preheader ]

ST_4: exitcond2 (46)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:166
.preheader6:1  %exitcond2 = icmp eq i5 %w, -15

ST_4: empty_27 (47)  [1/1] 0.00ns
.preheader6:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_64 (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:166
.preheader6:3  br i1 %exitcond2, label %3, label %.preheader5.preheader

ST_4: tmp_28 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader5.preheader:0  %tmp_28 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %w, i1 false)

ST_4: StgValue_66 (51)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:168
.preheader5.preheader:1  br label %.preheader5

ST_4: h_4 (111)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:165
:0  %h_4 = add i5 %h, 1

ST_4: StgValue_68 (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
:1  br label %.preheader7


 <State 5>: 7.03ns
ST_5: sum (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader5:0  %sum = phi float [ 0.000000e+00, %.preheader5.preheader ], [ %sum_1, %.preheader5.loopexit ]

ST_5: m (54)  [1/1] 0.00ns
.preheader5:1  %m = phi i2 [ 0, %.preheader5.preheader ], [ %m_4, %.preheader5.loopexit ]

ST_5: exitcond1 (55)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:168
.preheader5:2  %exitcond1 = icmp eq i2 %m, -1

ST_5: empty_28 (56)  [1/1] 0.00ns
.preheader5:3  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_4 (57)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:168
.preheader5:4  %m_4 = add i2 %m, 1

ST_5: StgValue_74 (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:168
.preheader5:5  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_5: tmp_30_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:0  %tmp_30_cast = zext i2 %m to i9

ST_5: tmp_62 (61)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:1  %tmp_62 = add i9 %tmp_75_cast, %tmp_30_cast

ST_5: tmp_40 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170 (grouped into LUT with out node tmp_63)
.preheader.preheader:2  %tmp_40 = shl i9 %tmp_62, 2

ST_5: tmp_63 (63)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:170 (out node of the LUT)
.preheader.preheader:3  %tmp_63 = sub i9 %tmp_40, %tmp_62

ST_5: tmp1 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170 (grouped into LUT with out node tmp_31)
.preheader.preheader:4  %tmp1 = xor i2 %m, -2

ST_5: tmp1_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170 (grouped into LUT with out node tmp_31)
.preheader.preheader:5  %tmp1_cast = sext i2 %tmp1 to i6

ST_5: tmp_31 (66)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:170 (out node of the LUT)
.preheader.preheader:6  %tmp_31 = add i6 %tmp_s, %tmp1_cast

ST_5: tmp_32_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:7  %tmp_32_cast = zext i6 %tmp_31 to i11

ST_5: tmp_64 (68)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:8  %tmp_64 = add i11 %tmp_54, %tmp_32_cast

ST_5: p_shl7_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:9  %p_shl7_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_64, i5 0)

ST_5: tmp_41 (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:10  %tmp_41 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_64, i1 false)

ST_5: p_shl8_cast (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:11  %p_shl8_cast = zext i12 %tmp_41 to i16

ST_5: tmp_65 (72)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:12  %tmp_65 = add i16 %p_shl8_cast, %p_shl7_cast

ST_5: StgValue_88 (73)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:169
.preheader.preheader:13  br label %.preheader

ST_5: bias_load (101)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:173
:0  %bias_load = load float* %bias_addr, align 4

ST_5: tmp_29_cast (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
:2  %tmp_29_cast = zext i5 %w to i14

ST_5: tmp_61 (104)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:174
:3  %tmp_61 = add i14 %tmp_60, %tmp_29_cast

ST_5: w_4 (108)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:166
:7  %w_4 = add i5 %w, 1


 <State 6>: 7.96ns
ST_6: sum_1 (75)  [1/1] 0.00ns
.preheader:0  %sum_1 = phi float [ %sum_5, %1 ], [ %sum, %.preheader.preheader ]

ST_6: n (76)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_4, %1 ], [ 0, %.preheader.preheader ]

ST_6: exitcond (77)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:169
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_6: empty_29 (78)  [1/1] 0.00ns
.preheader:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_4 (79)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:169
.preheader:4  %n_4 = add i2 %n, 1

ST_6: StgValue_98 (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:169
.preheader:5  br i1 %exitcond, label %.preheader5.loopexit, label %1

ST_6: tmp_33_cast (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
:0  %tmp_33_cast = zext i2 %n to i9

ST_6: tmp_66 (83)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:170
:1  %tmp_66 = add i9 %tmp_63, %tmp_33_cast

ST_6: tmp_91_cast (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
:2  %tmp_91_cast = zext i9 %tmp_66 to i64

ST_6: weight_addr (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
:3  %weight_addr = getelementptr [216 x float]* %weight, i64 0, i64 %tmp_91_cast

ST_6: weight_load (86)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:170
:4  %weight_load = load float* %weight_addr, align 4

ST_6: tmp2 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170 (grouped into LUT with out node tmp_34)
:5  %tmp2 = xor i2 %n, -2

ST_6: tmp2_cast (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170 (grouped into LUT with out node tmp_34)
:6  %tmp2_cast = sext i2 %tmp2 to i6

ST_6: tmp_34 (89)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:170 (out node of the LUT)
:7  %tmp_34 = add i6 %tmp_28, %tmp2_cast

ST_6: tmp_35_cast (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
:8  %tmp_35_cast = zext i6 %tmp_34 to i16

ST_6: tmp_67 (91)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:170
:9  %tmp_67 = add i16 %tmp_65, %tmp_35_cast

ST_6: tmp_92_cast (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
:10  %tmp_92_cast = zext i16 %tmp_67 to i64

ST_6: input_addr (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
:11  %input_addr = getelementptr [27744 x float]* %input_r, i64 0, i64 %tmp_92_cast

ST_6: input_load (94)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:170
:12  %input_load = load float* %input_addr, align 4

ST_6: StgValue_112 (99)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 7>: 3.25ns
ST_7: weight_load (86)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:170
:4  %weight_load = load float* %weight_addr, align 4

ST_7: input_load (94)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:170
:12  %input_load = load float* %input_addr, align 4


 <State 8>: 5.70ns
ST_8: tmp_36 (95)  [4/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:170
:13  %tmp_36 = fmul float %weight_load, %input_load


 <State 9>: 5.70ns
ST_9: tmp_36 (95)  [3/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:170
:13  %tmp_36 = fmul float %weight_load, %input_load


 <State 10>: 5.70ns
ST_10: tmp_36 (95)  [2/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:170
:13  %tmp_36 = fmul float %weight_load, %input_load


 <State 11>: 5.70ns
ST_11: tmp_36 (95)  [1/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:170
:13  %tmp_36 = fmul float %weight_load, %input_load


 <State 12>: 7.26ns
ST_12: sum_5 (96)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:170
:14  %sum_5 = fadd float %sum_1, %tmp_36


 <State 13>: 7.26ns
ST_13: sum_5 (96)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:170
:14  %sum_5 = fadd float %sum_1, %tmp_36


 <State 14>: 7.26ns
ST_14: sum_5 (96)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:170
:14  %sum_5 = fadd float %sum_1, %tmp_36


 <State 15>: 7.26ns
ST_15: sum_5 (96)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:170
:14  %sum_5 = fadd float %sum_1, %tmp_36


 <State 16>: 7.26ns
ST_16: sum_5 (96)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:170
:14  %sum_5 = fadd float %sum_1, %tmp_36

ST_16: StgValue_124 (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:169
:15  br label %.preheader


 <State 17>: 2.32ns
ST_17: bias_load (101)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:173
:0  %bias_load = load float* %bias_addr, align 4


 <State 18>: 7.26ns
ST_18: result (102)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:173
:1  %result = fadd float %sum, %bias_load


 <State 19>: 7.26ns
ST_19: result (102)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:173
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (102)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:173
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (102)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:173
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (102)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:173
:1  %result = fadd float %sum, %bias_load


 <State 23>: 3.25ns
ST_23: tmp_83_cast (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
:4  %tmp_83_cast = zext i14 %tmp_61 to i64

ST_23: output_addr (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
:5  %output_addr = getelementptr [7776 x float]* %output_r, i64 0, i64 %tmp_83_cast

ST_23: StgValue_133 (107)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:174
:6  store float %result, float* %output_addr, align 4

ST_23: StgValue_134 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:166
:8  br label %.preheader6



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:164) [7]  (1.59 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:164) [7]  (0 ns)
	'icmp' operation ('exitcond4', acceleartor_hls_padding/components.cpp:164) [8]  (3.31 ns)

 <State 3>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:165) [31]  (0 ns)
	'add' operation ('tmp_59', acceleartor_hls_padding/components.cpp:174) [38]  (2.32 ns)
	'add' operation ('tmp_60', acceleartor_hls_padding/components.cpp:174) [42]  (2.34 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:166) [45]  (0 ns)
	'icmp' operation ('exitcond2', acceleartor_hls_padding/components.cpp:166) [46]  (3.31 ns)

 <State 5>: 7.03ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', acceleartor_hls_padding/components.cpp:168) [54]  (0 ns)
	'xor' operation ('tmp1', acceleartor_hls_padding/components.cpp:170) [64]  (0 ns)
	'add' operation ('tmp_31', acceleartor_hls_padding/components.cpp:170) [66]  (2.31 ns)
	'add' operation ('tmp_64', acceleartor_hls_padding/components.cpp:170) [68]  (2.33 ns)
	'add' operation ('tmp_65', acceleartor_hls_padding/components.cpp:170) [72]  (2.39 ns)

 <State 6>: 7.96ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', acceleartor_hls_padding/components.cpp:169) [76]  (0 ns)
	'xor' operation ('tmp2', acceleartor_hls_padding/components.cpp:170) [87]  (0 ns)
	'add' operation ('tmp_34', acceleartor_hls_padding/components.cpp:170) [89]  (2.31 ns)
	'add' operation ('tmp_67', acceleartor_hls_padding/components.cpp:170) [91]  (2.39 ns)
	'getelementptr' operation ('input_addr', acceleartor_hls_padding/components.cpp:170) [93]  (0 ns)
	'load' operation ('input_load', acceleartor_hls_padding/components.cpp:170) on array 'input_r' [94]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('weight_load', acceleartor_hls_padding/components.cpp:170) on array 'weight' [86]  (3.25 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', acceleartor_hls_padding/components.cpp:170) [95]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', acceleartor_hls_padding/components.cpp:170) [95]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', acceleartor_hls_padding/components.cpp:170) [95]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', acceleartor_hls_padding/components.cpp:170) [95]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:170) [96]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:170) [96]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:170) [96]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:170) [96]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:170) [96]  (7.26 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'load' operation ('bias_load', acceleartor_hls_padding/components.cpp:173) on array 'bias' [101]  (2.32 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:173) [102]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:173) [102]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:173) [102]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:173) [102]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:173) [102]  (7.26 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr', acceleartor_hls_padding/components.cpp:174) [106]  (0 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:174) of variable 'result', acceleartor_hls_padding/components.cpp:173 on array 'output_r' [107]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
