#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Thu Nov 30 19:40:07 2017
# Process ID: 7000
# Log file: C:/Users/Yijun Tan/Desktop/threeweeks/tyt_cpu/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Yijun Tan/Desktop/threeweeks/tyt_cpu/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/Yijun Tan/Desktop/threeweeks/tyt_cpu/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin H17 [get_ports {addr_ram1[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {addr_ram1[16]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {addr_ram1[15]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {addr_ram1[14]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {addr_ram1[13]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {addr_ram1[11]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {addr_ram1[12]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {addr_ram1[10]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {addr_ram1[9]}]
endgroup
startgroup
set_property package_pin F17 [get_ports {addr_ram1[8]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {addr_ram1[7]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {addr_ram1[6]}]
endgroup
startgroup
set_property package_pin E16 [get_ports {addr_ram1[5]}]
endgroup
startgroup
set_property package_pin E15 [get_ports {addr_ram1[4]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {addr_ram1[3]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {addr_ram1[2]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {addr_ram1[1]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {addr_ram1[0]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {addr_ram2[17]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {addr_ram2[16]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {addr_ram2[15]}]
endgroup
startgroup
set_property package_pin V12 [get_ports {addr_ram2[14]}]
endgroup
startgroup
set_property package_pin V13 [get_ports {addr_ram2[13]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {addr_ram2[12]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {addr_ram2[11]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {addr_ram2[10]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {addr_ram2[9]}]
endgroup
startgroup
set_property package_pin R18 [get_ports {addr_ram2[8]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {addr_ram2[7]}]
endgroup
startgroup
set_property package_pin R15 [get_ports {addr_ram2[6]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {addr_ram2[5]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {addr_ram2[4]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {addr_ram2[3]}]
endgroup
startgroup
set_property package_pin N18 [get_ports {addr_ram2[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {addr_ram2[1]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {addr_ram2[0]}]
endgroup
startgroup
set_property package_pin M15 [get_ports {data_ram1[15]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {data_ram1[14]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {data_ram1[13]}]
endgroup
startgroup
set_property package_pin L17 [get_ports {data_ram1[12]}]
endgroup
set_property package_pin "" [get_ports [list  {data_ram1[10]}]]
startgroup
set_property package_pin L16 [get_ports {data_ram1[11]}]
endgroup
startgroup
set_property package_pin L15 [get_ports {data_ram1[10]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {data_ram1[9]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {data_ram1[8]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {data_ram1[7]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {data_ram1[6]}]
endgroup
startgroup
set_property package_pin J17 [get_ports {data_ram1[5]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {data_ram1[4]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {data_ram1[3]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {data_ram1[1]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {data_ram1[2]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {data_ram1[0]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {data_ram2[15]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {data_ram2[14]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {data_ram2[13]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {data_ram2[12]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {data_ram2[13]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {data_ram2[11]}]
endgroup
startgroup
set_property package_pin R10 [get_ports {data_ram2[10]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {data_ram2[9]}]
endgroup
startgroup
set_property package_pin R12 [get_ports {data_ram2[8]}]
endgroup
startgroup
set_property package_pin R14 [get_ports {data_ram2[7]}]
endgroup
startgroup
set_property package_pin R13 [get_ports {data_ram2[6]}]
endgroup
startgroup
set_property package_pin T12 [get_ports {data_ram2[5]}]
endgroup
startgroup
set_property package_pin T14 [get_ports {data_ram2[4]}]
endgroup
startgroup
set_property package_pin T15 [get_ports {data_ram2[3]}]
endgroup
startgroup
set_property package_pin T16 [get_ports {data_ram2[2]}]
endgroup
startgroup
set_property package_pin U13 [get_ports {data_ram2[1]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {data_ram2[13]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {data_ram2[12]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {data_ram2[11]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {data_ram2[10]}]
endgroup
startgroup
set_property package_pin R10 [get_ports {data_ram2[9]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {data_ram2[8]}]
endgroup
startgroup
set_property package_pin R12 [get_ports {data_ram2[7]}]
endgroup
startgroup
set_property package_pin R14 [get_ports {data_ram2[6]}]
endgroup
startgroup
set_property package_pin R13 [get_ports {data_ram2[5]}]
endgroup
startgroup
set_property package_pin T12 [get_ports {data_ram2[4]}]
endgroup
startgroup
set_property package_pin T14 [get_ports {data_ram2[3]}]
endgroup
startgroup
set_property package_pin T15 [get_ports {data_ram2[2]}]
endgroup
startgroup
set_property package_pin T16 [get_ports {data_ram2[1]}]
endgroup
startgroup
set_property package_pin U13 [get_ports {data_ram2[0]}]
endgroup
startgroup
set_property package_pin F8 [get_ports {digit1[6]}]
endgroup
startgroup
set_property package_pin E8 [get_ports {digit1[5]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {digit1[4]}]
endgroup
startgroup
set_property package_pin F7 [get_ports {digit1[3]}]
endgroup
startgroup
set_property package_pin E7 [get_ports {digit1[2]}]
endgroup
startgroup
set_property package_pin D7 [get_ports {digit1[1]}]
endgroup
startgroup
set_property package_pin C7 [get_ports {digit1[0]}]
endgroup
startgroup
set_property package_pin C9 [get_ports {digit2[0]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {digit2[1]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {digit2[2]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {digit2[3]}]
endgroup
startgroup
set_property package_pin G9 [get_ports {digit2[4]}]
endgroup
startgroup
set_property package_pin A10 [get_ports {digit2[5]}]
endgroup
startgroup
set_property package_pin B10 [get_ports {digit2[6]}]
endgroup
startgroup
set_property package_pin A14 [get_ports {led[15]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {led[14]}]
endgroup
startgroup
set_property package_pin D13 [get_ports {led[13]}]
endgroup
startgroup
set_property package_pin B13 [get_ports {led[12]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {led[11]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {led[10]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {led[9]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {led[8]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {led[7]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin B11 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin D10 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin U9 [get_ports clk]
endgroup
startgroup
set_property package_pin A16 [get_ports data_ready]
endgroup
set_property is_loc_fixed false [get_ports [list  {data_ram1[15]}]]
startgroup
set_property package_pin M14 [get_ports {data_ram1[15]}]
endgroup
startgroup
set_property package_pin M15 [get_ports EN_ram1]
endgroup
startgroup
set_property package_pin N10 [get_ports EN_ram2]
endgroup
startgroup
set_property package_pin M16 [get_ports OE_ram1]
endgroup
startgroup
set_property package_pin R9 [get_ports OE_ram2]
endgroup
startgroup
set_property package_pin C14 [get_ports rdn]
endgroup
startgroup
set_property package_pin U10 [get_ports rst]
endgroup
startgroup
set_property package_pin D14 [get_ports tbre]
endgroup
startgroup
set_property package_pin N9 [get_ports tsre]
endgroup
startgroup
set_property package_pin U5 [get_ports wrn]
endgroup
startgroup
set_property package_pin M18 [get_ports WE_ram1]
endgroup
startgroup
set_property package_pin M9 [get_ports WE_ram2]
endgroup
save_constraints
startgroup
set_property package_pin U5 [get_ports wrn]
endgroup
save_constraints
