# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue Jan 21 16:35:39 2020
# 
# Allegro PCB Router v17-2-51 made 2019/01/15 at 11:46:29
# Running on: cao1-05, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Batch File Name: pasde.do
# Did File Name: P:/S7/projet/PCB_SHIELD/PCB/specctra.did
# Current time = Tue Jan 21 16:35:39 2020
# PCB P:/S7/projet/PCB_SHIELD/PCB
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-108.2500 ylo=-2480.1000 xhi=2273.2500 yhi=118.1000
# Total 4 Images Consolidated.
# Via HOLE_08_DEFAULT z=1, 2 xlo=-31.4950 ylo=-31.4950 xhi= 31.4950 yhi= 31.4950
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 8, Images Processed 11, Padstacks Processed 7
# Nets Processed 13, Net Terminals 33
# PCB Area=5113730.000  EIC=4  Area/EIC=1278432.500  SMDs=0
# Total Pin Count: 58
# Signal Connections Created 20
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 20
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 33239.8800 Horizontal 17052.6000 Vertical 16187.2800
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File P:/S7/projet/PCB_SHIELD/PCB\Shield_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/RAPHAE~1.BOR/AppData/Local/Temp/#Taaaaaf11676.tmp ...
# All Components Selected.
# All Nets Selected.
# Net 0 Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
unselect layer BOTTOM
# <<WARNING:>> IRoute: Interactive layer(s) disabled for autorouting: BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (min_via_grid 0.010000) (min_wire_grid 0.010000) (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Tue Jan 21 16:36:14 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 20
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 33239.8800 Horizontal 17052.6000 Vertical 16187.2800
# Attempts 0 Successes 0 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 20
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 33239.8800 Horizontal 17052.6000 Vertical 16187.2800
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Tue Jan 21 16:36:14 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 20
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 33239.8800 Horizontal 17052.6000 Vertical 16187.2800
# Start Route Pass 1 of 25
# Routing 7 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# <<WARNING:>> Smart Route: Unroute count 20 is very high after 1 passes. 
# Design may not reach 100%. 
# Check placement, components outside boundary, design rules, keepout positions
# Start Route Pass 2 of 25
# Routing 4 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 4 Successes 4 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 25
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 2 passes.
# Start Route Pass 3 of 25
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 25
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:14 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:15 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:15 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:15 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 25 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:15 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:15 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:15 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:15 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:15 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:16 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:16 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:16 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:16 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:16 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:16 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:16 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:16 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:17 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:17 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:17 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:17 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:17 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:17 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:17 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:18 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:18 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:18 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:18 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:18 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:19 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 18 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:19 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:19 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:19 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:19 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:19 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:19 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:20 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:20 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 22 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:20 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:20 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:20 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:02|
# Clean    | 65|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:20 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 24 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:02|
# Clean    | 65|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 66|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:20 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:02|
# Clean    | 65|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 66|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 67|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 68|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:21 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:02|
# Clean    | 65|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 66|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 67|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 68|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 69|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 2 clean passes.
# Current time = Tue Jan 21 16:36:21 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Clean Pass 1 of 2
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 7 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:02|
# Clean    | 65|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 66|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 67|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 68|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 69|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 70|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 71|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Smart Route: Executing 50 route passes.
# Current time = Tue Jan 21 16:36:21 2020
# 
#    VIA         TOP           BOTTOM     
# 
#    TOP  ---------------  HOLE_08_DEFAULT
# BOTTOM  HOLE_08_DEFAULT  ---------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 0 Successes 0 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File P:/S7/projet/PCB_SHIELD/PCB\bestsave.w
# <<ERROR:>> Smart Route: Design is unroutable, not enough resources. 
# Many unroutes will exist if you use the filter command. 
# Check number of layers, grids, design rules and placement.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width=23.6200, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   20|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     3|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   13|    0|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  6|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  9|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 12|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 15|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 18|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 21|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 24|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 27|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 30|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 33|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 34|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 36|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 37|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 39|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 41|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 42|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 44|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 45|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 47|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 48|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 50|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 51|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 53|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 54|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 56|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 57|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 59|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 62|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   13|    0|    0|   0|   |  0:00:01|  0:00:02|
# Clean    | 65|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 66|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 67|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 68|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 69|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 70|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 71|     0|     0|   0|   13|    0|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 72|     0|     0|   0|   13|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- P:/S7/projet/PCB_SHIELD/PCB\Shield.dsn
# Nets 13 Connections 20 Unroutes 13
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.00
# Manhattan Length 33239.8800 Horizontal 17283.1290 Vertical 15956.7510
# Routed Length 15794.6400 Horizontal 8297.3200 Vertical 7497.3200
# Ratio Actual / Manhattan   0.4752
# Unconnected Length 18839.8800 Horizontal 9652.6000 Vertical 9187.2800
# <<ERROR:>> Smart Route: Smart_route command aborting due to failures.
write routes (changed_only) (reset_changed) C:/Users/RAPHAE~1.BOR/AppData/Local/Temp/#Taaaaag11676.tmp
# Routing Written to File C:/Users/RAPHAE~1.BOR/AppData/Local/Temp/#Taaaaag11676.tmp
quit
