****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:07:04 2023
****************************************


  Startpoint: in_a[12] (input port clocked by clk)
  Endpoint: mac_out[19]
               (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  in_a[12] (in)                           0.000      0.000 f
  U803/ZN (OR2_X2)                        0.063      0.063 f
  U810/ZN (OAI21_X1)                      0.054      0.117 r
  U831/ZN (OR2_X1)                        0.055      0.172 r
  U832/ZN (NAND3_X1)                      0.043      0.215 f
  U842/ZN (NAND3_X1)                      0.040      0.255 r
  U756/ZN (NAND4_X1)                      0.044      0.299 f
  U860/Z (BUF_X1)                         0.045      0.345 f
  U452/ZN (OR2_X1)                        0.072      0.416 f
  U897/ZN (INV_X1)                        0.036      0.452 r
  U898/ZN (NAND2_X1)                      0.030      0.482 f
  U899/ZN (AND2_X1)                       0.042      0.525 f
  U967/ZN (OR2_X1)                        0.055      0.580 f
  U968/ZN (AND4_X1)                       0.046      0.626 f
  U969/ZN (OAI21_X1)                      0.032      0.658 r
  U970/ZN (AND3_X1)                       0.056      0.713 r
  U1143/ZN (OAI211_X1)                    0.038      0.752 f
  U1144/ZN (INV_X1)                       0.049      0.801 r
  U1145/Z (BUF_X2)                        0.055      0.856 r
  U1198/ZN (OR2_X4)                       0.088      0.945 r
  U1320/ZN (OAI22_X1)                     0.060      1.004 f
  U1322/ZN (OR2_X2)                       0.063      1.068 f
  U546/ZN (AND2_X1)                       0.046      1.113 f
  U1324/ZN (NOR2_X1)                      0.042      1.156 r
  U1332/ZN (NAND4_X1)                     0.037      1.193 f
  U658/ZN (AND4_X1)                       0.058      1.250 f
  U589/ZN (NOR2_X1)                       0.055      1.305 r
  U1374/ZN (OAI21_X1)                     0.036      1.341 f
  U1375/ZN (AOI21_X1)                     0.064      1.405 r
  U1430/ZN (OAI21_X1)                     0.044      1.449 f
  U1486/ZN (AOI21_X1)                     0.074      1.524 r
  U1646/Z (BUF_X1)                        0.065      1.589 r
  U1666/ZN (OAI21_X1)                     0.041      1.629 f
  U662/ZN (XNOR2_X1)                      0.058      1.687 f
  U1675/ZN (OR2_X1)                       0.055      1.743 f
  U1676/ZN (NAND2_X1)                     0.026      1.769 r
  mac_out[19] (out)                       0.002      1.771 r
  data arrival time                                  1.771

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock reconvergence pessimism           0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  ---------------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.771
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -1.771


1
