# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:01 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins_valid[0] \
 ins_valid[1] ins_valid[2] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs_valid \
 index[0] index[1] index_valid

.latch        n46 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n51 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n56 control.tehb.dataReg[0]  0
.latch        n61 control.tehb.dataReg[1]  0
.latch        n66 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n39
01 1
.names control.tehb.control.fullReg new_n39 ins_ready[1]
01 1
.names ins_valid[0] new_n39 new_n41
00 1
.names ins_valid[2] new_n41 new_n42
11 1
.names control.tehb.control.fullReg new_n42 ins_ready[2]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n44
11 1
.names ins_ready[1] new_n44 index[0]
00 0
.names ins[0] index[0] new_n46_1
10 1
.names ins[2] index[0] new_n47
11 1
.names new_n46_1 new_n47 new_n48
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n49
11 1
.names ins_ready[2] new_n49 index[1]
00 0
.names new_n48 index[1] new_n51_1
00 1
.names ins[4] index[0] new_n52
10 1
.names index[1] new_n52 new_n53
11 1
.names new_n51_1 new_n53 outs[0]
00 0
.names ins[1] index[0] new_n55
10 1
.names ins[3] index[0] new_n56_1
11 1
.names new_n55 new_n56_1 new_n57
00 1
.names index[1] new_n57 new_n58
00 1
.names ins[5] index[0] new_n59
10 1
.names index[1] new_n59 new_n60
11 1
.names new_n58 new_n60 outs[1]
00 0
.names new_n41 new_n42 new_n62
00 1
.names new_n42 new_n62 new_n63
00 1
.names control.tehb.control.fullReg new_n63 new_n64
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n64 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n64 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n67
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n68
01 1
.names new_n67 new_n68 new_n69
00 1
.names rst new_n69 new_n70
00 1
.names new_n64 new_n70 n66
01 1
.names new_n67 n66 n46
01 0
.names new_n68 n66 n51
01 0
.names control.tehb.control.fullReg new_n69 new_n74
00 1
.names new_n63 new_n74 new_n75
01 1
.names control.tehb.dataReg[0] new_n75 new_n76
10 1
.names new_n39 new_n75 new_n77
11 1
.names new_n76 new_n77 new_n78
00 1
.names rst new_n78 n56
00 1
.names control.tehb.dataReg[1] new_n75 new_n80
10 1
.names new_n42 new_n75 new_n81
11 1
.names new_n80 new_n81 new_n82
00 1
.names rst new_n82 n61
00 1
.end
