// Seed: 147595631
`timescale 1ps / 1ps
`define pp_4 0
`define pp_5 0
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    output id_3
);
  assign id_2 = 1;
  assign id_3 = id_0[1];
  type_10 id_4 (
      .id_0(~1),
      .id_1(1'b0),
      .id_2(1),
      .id_3(id_0),
      .id_4(1),
      .id_5(id_3),
      .id_6(1),
      .id_7(1)
  );
  type_11 id_5 (
      .id_0("" && 1 != id_6),
      .id_1(),
      .id_2(""),
      .id_3(id_1),
      .id_4(1),
      .id_5(1),
      .id_6(1)
  );
  logic   id_7 = 1;
  logic   id_8;
  type_12 id_9 = id_4;
  always @(1 or negedge 1) id_2 <= 1;
endmodule
