// Seed: 2994407607
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    input  wor   id_2,
    output tri0  id_3,
    output uwire id_4,
    input  uwire id_5,
    input  uwire id_6,
    output wire  id_7,
    output tri   id_8,
    input  wand  id_9,
    input  wire  id_10,
    input  uwire id_11,
    input  uwire id_12,
    input  wand  id_13
);
  supply1 id_15 = 1;
  assign id_15 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wand id_4,
    output wand id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input tri id_9,
    input tri0 id_10
);
  assign id_5 = id_6;
  module_0(
      id_0, id_7, id_1, id_2, id_2, id_1, id_10, id_2, id_5, id_10, id_10, id_8, id_6, id_3
  );
endmodule
