Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  2 18:32:14 2024
| Host         : tendra running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: SevenSegControl/onehz/SLOW_CLOCK_reg/Q (HIGH)

 There are 1620 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player2MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player3MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player4MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pixelColourControl/clk40hz2/SLOW_CLOCK_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: twohundredhz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4657 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.174        0.000                      0                 1361        0.142        0.000                      0                 1361        4.500        0.000                       0                   753  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.174        0.000                      0                 1361        0.142        0.000                      0                 1361        4.500        0.000                       0                   753  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 1.386ns (23.960%)  route 4.399ns (76.040%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.624     5.145    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/Q
                         net (fo=5, routed)           1.270     6.933    pixelColourControl/master_rx_module/clk_cnt_reg_n_0_[9]
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_8/O
                         net (fo=1, routed)           0.607     7.664    pixelColourControl/master_rx_module/clk_cnt[13]_i_8_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.788 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_5/O
                         net (fo=1, routed)           0.567     8.356    pixelColourControl/master_rx_module/clk_cnt[13]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_3/O
                         net (fo=17, routed)          0.501     8.980    pixelColourControl/master_rx_module/clk_cnt[13]_i_3_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.124     9.104 r  pixelColourControl/master_rx_module/bit_idx[4]_i_3/O
                         net (fo=7, routed)           0.481     9.585    pixelColourControl/master_rx_module/bit_idx[4]_i_3_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  pixelColourControl/master_rx_module/shift_reg[31]_i_2/O
                         net (fo=2, routed)           0.557    10.266    pixelColourControl/master_rx_module/shift_reg[31]
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.390 r  pixelColourControl/master_rx_module/FSM_sequential_state[1]_i_2__7/O
                         net (fo=2, routed)           0.416    10.806    pixelColourControl/master_rx_module/FSM_sequential_state[1]_i_2__7_n_0
    SLICE_X63Y28         LUT3 (Prop_lut3_I2_O)        0.124    10.930 r  pixelColourControl/master_rx_module/FSM_sequential_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000    10.930    pixelColourControl/master_rx_module/FSM_sequential_state[1]_i_1__2_n_0
    SLICE_X63Y28         FDCE                                         r  pixelColourControl/master_rx_module/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.507    14.848    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  pixelColourControl/master_rx_module/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y28         FDCE (Setup_fdce_C_D)        0.031    15.104    pixelColourControl/master_rx_module/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.930    
  -------------------------------------------------------------------
                         slack                                  4.174    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.386ns (23.976%)  route 4.395ns (76.024%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.624     5.145    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/Q
                         net (fo=5, routed)           1.270     6.933    pixelColourControl/master_rx_module/clk_cnt_reg_n_0_[9]
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_8/O
                         net (fo=1, routed)           0.607     7.664    pixelColourControl/master_rx_module/clk_cnt[13]_i_8_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.788 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_5/O
                         net (fo=1, routed)           0.567     8.356    pixelColourControl/master_rx_module/clk_cnt[13]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_3/O
                         net (fo=17, routed)          0.501     8.980    pixelColourControl/master_rx_module/clk_cnt[13]_i_3_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.124     9.104 r  pixelColourControl/master_rx_module/bit_idx[4]_i_3/O
                         net (fo=7, routed)           0.481     9.585    pixelColourControl/master_rx_module/bit_idx[4]_i_3_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  pixelColourControl/master_rx_module/shift_reg[31]_i_2/O
                         net (fo=2, routed)           0.557    10.266    pixelColourControl/master_rx_module/shift_reg[31]
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.390 r  pixelColourControl/master_rx_module/FSM_sequential_state[1]_i_2__7/O
                         net (fo=2, routed)           0.412    10.802    pixelColourControl/master_rx_module/FSM_sequential_state[1]_i_2__7_n_0
    SLICE_X63Y28         LUT2 (Prop_lut2_I1_O)        0.124    10.926 r  pixelColourControl/master_rx_module/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000    10.926    pixelColourControl/master_rx_module/FSM_sequential_state[0]_i_1__2_n_0
    SLICE_X63Y28         FDCE                                         r  pixelColourControl/master_rx_module/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.507    14.848    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  pixelColourControl/master_rx_module/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y28         FDCE (Setup_fdce_C_D)        0.029    15.102    pixelColourControl/master_rx_module/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.262ns (23.017%)  route 4.221ns (76.983%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.624     5.145    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/Q
                         net (fo=5, routed)           1.270     6.933    pixelColourControl/master_rx_module/clk_cnt_reg_n_0_[9]
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_8/O
                         net (fo=1, routed)           0.607     7.664    pixelColourControl/master_rx_module/clk_cnt[13]_i_8_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.788 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_5/O
                         net (fo=1, routed)           0.567     8.356    pixelColourControl/master_rx_module/clk_cnt[13]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_3/O
                         net (fo=17, routed)          0.501     8.980    pixelColourControl/master_rx_module/clk_cnt[13]_i_3_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.124     9.104 r  pixelColourControl/master_rx_module/bit_idx[4]_i_3/O
                         net (fo=7, routed)           0.579     9.683    pixelColourControl/master_rx_module/bit_idx[4]_i_3_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.807 r  pixelColourControl/master_rx_module/shift_reg[5]_i_2/O
                         net (fo=2, routed)           0.697    10.504    pixelColourControl/master_rx_module/shift_reg[5]_i_2_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I1_O)        0.124    10.628 r  pixelColourControl/master_rx_module/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.628    pixelColourControl/master_rx_module/shift_reg[1]_i_1_n_0
    SLICE_X59Y31         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.508    14.849    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X59Y31         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y31         FDCE (Setup_fdce_C_D)        0.032    15.120    pixelColourControl/master_rx_module/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 1.461ns (27.026%)  route 3.945ns (72.974%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.624     5.145    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/Q
                         net (fo=5, routed)           1.270     6.933    pixelColourControl/master_rx_module/clk_cnt_reg_n_0_[9]
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_8/O
                         net (fo=1, routed)           0.607     7.664    pixelColourControl/master_rx_module/clk_cnt[13]_i_8_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.788 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_5/O
                         net (fo=1, routed)           0.567     8.356    pixelColourControl/master_rx_module/clk_cnt[13]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_3/O
                         net (fo=17, routed)          0.501     8.980    pixelColourControl/master_rx_module/clk_cnt[13]_i_3_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.124     9.104 r  pixelColourControl/master_rx_module/bit_idx[4]_i_3/O
                         net (fo=7, routed)           0.579     9.683    pixelColourControl/master_rx_module/bit_idx[4]_i_3_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.120     9.803 r  pixelColourControl/master_rx_module/shift_reg[7]_i_2/O
                         net (fo=2, routed)           0.421    10.224    pixelColourControl/master_rx_module/shift_reg[7]_i_2_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.327    10.551 r  pixelColourControl/master_rx_module/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    10.551    pixelColourControl/master_rx_module/shift_reg[7]_i_1_n_0
    SLICE_X59Y29         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.507    14.848    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[7]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)        0.032    15.119    pixelColourControl/master_rx_module/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/bit_idx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.138ns (22.276%)  route 3.971ns (77.724%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.624     5.145    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/Q
                         net (fo=5, routed)           1.270     6.933    pixelColourControl/master_rx_module/clk_cnt_reg_n_0_[9]
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_8/O
                         net (fo=1, routed)           0.607     7.664    pixelColourControl/master_rx_module/clk_cnt[13]_i_8_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.788 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_5/O
                         net (fo=1, routed)           0.567     8.356    pixelColourControl/master_rx_module/clk_cnt[13]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_3/O
                         net (fo=17, routed)          0.501     8.980    pixelColourControl/master_rx_module/clk_cnt[13]_i_3_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.124     9.104 r  pixelColourControl/master_rx_module/bit_idx[4]_i_3/O
                         net (fo=7, routed)           0.487     9.592    pixelColourControl/master_rx_module/bit_idx[4]_i_3_n_0
    SLICE_X60Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.716 r  pixelColourControl/master_rx_module/bit_idx[4]_i_1__7/O
                         net (fo=5, routed)           0.538    10.254    pixelColourControl/master_rx_module/bit_idx
    SLICE_X59Y30         FDCE                                         r  pixelColourControl/master_rx_module/bit_idx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.507    14.848    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  pixelColourControl/master_rx_module/bit_idx_reg[0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.882    pixelColourControl/master_rx_module/bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/bit_idx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.138ns (22.276%)  route 3.971ns (77.724%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.624     5.145    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/Q
                         net (fo=5, routed)           1.270     6.933    pixelColourControl/master_rx_module/clk_cnt_reg_n_0_[9]
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_8/O
                         net (fo=1, routed)           0.607     7.664    pixelColourControl/master_rx_module/clk_cnt[13]_i_8_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.788 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_5/O
                         net (fo=1, routed)           0.567     8.356    pixelColourControl/master_rx_module/clk_cnt[13]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_3/O
                         net (fo=17, routed)          0.501     8.980    pixelColourControl/master_rx_module/clk_cnt[13]_i_3_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.124     9.104 r  pixelColourControl/master_rx_module/bit_idx[4]_i_3/O
                         net (fo=7, routed)           0.487     9.592    pixelColourControl/master_rx_module/bit_idx[4]_i_3_n_0
    SLICE_X60Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.716 r  pixelColourControl/master_rx_module/bit_idx[4]_i_1__7/O
                         net (fo=5, routed)           0.538    10.254    pixelColourControl/master_rx_module/bit_idx
    SLICE_X59Y30         FDCE                                         r  pixelColourControl/master_rx_module/bit_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.507    14.848    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  pixelColourControl/master_rx_module/bit_idx_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.882    pixelColourControl/master_rx_module/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/bit_idx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.138ns (22.276%)  route 3.971ns (77.724%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.624     5.145    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/Q
                         net (fo=5, routed)           1.270     6.933    pixelColourControl/master_rx_module/clk_cnt_reg_n_0_[9]
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_8/O
                         net (fo=1, routed)           0.607     7.664    pixelColourControl/master_rx_module/clk_cnt[13]_i_8_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.788 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_5/O
                         net (fo=1, routed)           0.567     8.356    pixelColourControl/master_rx_module/clk_cnt[13]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_3/O
                         net (fo=17, routed)          0.501     8.980    pixelColourControl/master_rx_module/clk_cnt[13]_i_3_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.124     9.104 r  pixelColourControl/master_rx_module/bit_idx[4]_i_3/O
                         net (fo=7, routed)           0.487     9.592    pixelColourControl/master_rx_module/bit_idx[4]_i_3_n_0
    SLICE_X60Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.716 r  pixelColourControl/master_rx_module/bit_idx[4]_i_1__7/O
                         net (fo=5, routed)           0.538    10.254    pixelColourControl/master_rx_module/bit_idx
    SLICE_X59Y30         FDCE                                         r  pixelColourControl/master_rx_module/bit_idx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.507    14.848    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  pixelColourControl/master_rx_module/bit_idx_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.882    pixelColourControl/master_rx_module/bit_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.461ns (27.750%)  route 3.804ns (72.250%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.624     5.145    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/Q
                         net (fo=5, routed)           1.270     6.933    pixelColourControl/master_rx_module/clk_cnt_reg_n_0_[9]
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_8/O
                         net (fo=1, routed)           0.607     7.664    pixelColourControl/master_rx_module/clk_cnt[13]_i_8_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.788 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_5/O
                         net (fo=1, routed)           0.567     8.356    pixelColourControl/master_rx_module/clk_cnt[13]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_3/O
                         net (fo=17, routed)          0.501     8.980    pixelColourControl/master_rx_module/clk_cnt[13]_i_3_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.124     9.104 r  pixelColourControl/master_rx_module/bit_idx[4]_i_3/O
                         net (fo=7, routed)           0.579     9.683    pixelColourControl/master_rx_module/bit_idx[4]_i_3_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I1_O)        0.120     9.803 r  pixelColourControl/master_rx_module/shift_reg[7]_i_2/O
                         net (fo=2, routed)           0.280    10.083    pixelColourControl/master_rx_module/shift_reg[7]_i_2_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I1_O)        0.327    10.410 r  pixelColourControl/master_rx_module/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.410    pixelColourControl/master_rx_module/shift_reg[3]_i_1_n_0
    SLICE_X59Y29         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.507    14.848    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[3]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)        0.029    15.116    pixelColourControl/master_rx_module/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 1.262ns (24.058%)  route 3.984ns (75.942%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.624     5.145    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/Q
                         net (fo=5, routed)           1.270     6.933    pixelColourControl/master_rx_module/clk_cnt_reg_n_0_[9]
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_8/O
                         net (fo=1, routed)           0.607     7.664    pixelColourControl/master_rx_module/clk_cnt[13]_i_8_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.788 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_5/O
                         net (fo=1, routed)           0.567     8.356    pixelColourControl/master_rx_module/clk_cnt[13]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_3/O
                         net (fo=17, routed)          0.501     8.980    pixelColourControl/master_rx_module/clk_cnt[13]_i_3_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.124     9.104 r  pixelColourControl/master_rx_module/bit_idx[4]_i_3/O
                         net (fo=7, routed)           0.481     9.585    pixelColourControl/master_rx_module/bit_idx[4]_i_3_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.709 r  pixelColourControl/master_rx_module/shift_reg[31]_i_2/O
                         net (fo=2, routed)           0.558    10.267    pixelColourControl/master_rx_module/shift_reg[31]
    SLICE_X63Y28         LUT3 (Prop_lut3_I1_O)        0.124    10.391 r  pixelColourControl/master_rx_module/shift_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    10.391    pixelColourControl/master_rx_module/shift_reg[31]_i_1_n_0
    SLICE_X63Y28         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.507    14.848    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[31]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y28         FDCE (Setup_fdce_C_D)        0.031    15.104    pixelColourControl/master_rx_module/shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 1.262ns (24.082%)  route 3.979ns (75.918%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.624     5.145    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/Q
                         net (fo=5, routed)           1.270     6.933    pixelColourControl/master_rx_module/clk_cnt_reg_n_0_[9]
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_8/O
                         net (fo=1, routed)           0.607     7.664    pixelColourControl/master_rx_module/clk_cnt[13]_i_8_n_0
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.788 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_5/O
                         net (fo=1, routed)           0.567     8.356    pixelColourControl/master_rx_module/clk_cnt[13]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_3/O
                         net (fo=17, routed)          0.501     8.980    pixelColourControl/master_rx_module/clk_cnt[13]_i_3_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.124     9.104 r  pixelColourControl/master_rx_module/bit_idx[4]_i_3/O
                         net (fo=7, routed)           0.593     9.698    pixelColourControl/master_rx_module/bit_idx[4]_i_3_n_0
    SLICE_X59Y31         LUT3 (Prop_lut3_I0_O)        0.124     9.822 r  pixelColourControl/master_rx_module/shift_reg[6]_i_2/O
                         net (fo=2, routed)           0.440    10.262    pixelColourControl/master_rx_module/shift_reg[6]_i_2_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I1_O)        0.124    10.386 r  pixelColourControl/master_rx_module/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.386    pixelColourControl/master_rx_module/shift_reg[2]_i_1_n_0
    SLICE_X59Y32         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.510    14.851    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X59Y32         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[2]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y32         FDCE (Setup_fdce_C_D)        0.029    15.119    pixelColourControl/master_rx_module/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                  4.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.585     1.468    pixelColourControl/master_tx_module1/clk_IBUF_BUFG
    SLICE_X62Y27         FDPE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.076     1.686    pixelColourControl/master_tx_module1/tx_data
    SLICE_X62Y27         FDCE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.853     1.980    pixelColourControl/master_tx_module1/clk_IBUF_BUFG
    SLICE_X62Y27         FDCE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y27         FDCE (Hold_fdce_C_D)         0.075     1.543    pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.562     1.445    pixelColourControl/master_tx_module4/clk_IBUF_BUFG
    SLICE_X53Y36         FDPE                                         r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.079     1.665    pixelColourControl/master_tx_module4/tx_data
    SLICE_X53Y36         FDCE                                         r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.832     1.959    pixelColourControl/master_tx_module4/clk_IBUF_BUFG
    SLICE_X53Y36         FDCE                                         r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X53Y36         FDCE (Hold_fdce_C_D)         0.075     1.520    pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module1/tx_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module1/uart_tx_inst/shift_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.584     1.467    pixelColourControl/master_tx_module1/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  pixelColourControl/master_tx_module1/tx_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  pixelColourControl/master_tx_module1/tx_data_reg[26]/Q
                         net (fo=1, routed)           0.118     1.726    pixelColourControl/master_tx_module1/uart_tx_inst/Q[4]
    SLICE_X63Y27         FDCE                                         r  pixelColourControl/master_tx_module1/uart_tx_inst/shift_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.853     1.980    pixelColourControl/master_tx_module1/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  pixelColourControl/master_tx_module1/uart_tx_inst/shift_reg_reg[26]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y27         FDCE (Hold_fdce_C_D)         0.066     1.568    pixelColourControl/master_tx_module1/uart_tx_inst/shift_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_tx_module/tx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.564     1.447    pixelColourControl/slave_tx_module/clk_IBUF_BUFG
    SLICE_X44Y3          FDCE                                         r  pixelColourControl/slave_tx_module/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  pixelColourControl/slave_tx_module/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.118     1.706    pixelColourControl/slave_tx_module/uart_tx_inst_slave/Q[1]
    SLICE_X43Y3          FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.833     1.960    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X43Y3          FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/shift_reg_reg[1]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X43Y3          FDCE (Hold_fdce_C_D)         0.066     1.548    pixelColourControl/slave_tx_module/uart_tx_inst_slave/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module2/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.563     1.446    pixelColourControl/master_tx_module2/clk_IBUF_BUFG
    SLICE_X42Y44         FDPE                                         r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDPE (Prop_fdpe_C_Q)         0.164     1.610 r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.056     1.666    pixelColourControl/master_tx_module2/tx_data
    SLICE_X42Y44         FDCE                                         r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.833     1.960    pixelColourControl/master_tx_module2/clk_IBUF_BUFG
    SLICE_X42Y44         FDCE                                         r  pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X42Y44         FDCE (Hold_fdce_C_D)         0.060     1.506    pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module2/tx_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module2/uart_tx_inst/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.561     1.444    pixelColourControl/master_tx_module2/clk_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  pixelColourControl/master_tx_module2/tx_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  pixelColourControl/master_tx_module2/tx_data_reg[25]/Q
                         net (fo=1, routed)           0.112     1.697    pixelColourControl/master_tx_module2/uart_tx_inst/Q[3]
    SLICE_X43Y39         FDCE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.831     1.958    pixelColourControl/master_tx_module2/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X43Y39         FDCE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/shift_reg_reg[25]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X43Y39         FDCE (Hold_fdce_C_D)         0.070     1.530    pixelColourControl/master_tx_module2/uart_tx_inst/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_rx_module/shift_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.760%)  route 0.121ns (46.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.582     1.465    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  pixelColourControl/slave_rx_module/shift_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  pixelColourControl/slave_rx_module/shift_reg_reg[24]/Q
                         net (fo=2, routed)           0.121     1.727    pixelColourControl/slave_rx_module/shift_reg_reg_n_0_[24]
    SLICE_X60Y25         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.848     1.975    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[24]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.076     1.553    pixelColourControl/slave_rx_module/data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 pixelColourControl/master_rx_module2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module2/bit_idx_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.275%)  route 0.123ns (39.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.591     1.474    pixelColourControl/master_rx_module2/clk_IBUF_BUFG
    SLICE_X65Y34         FDCE                                         r  pixelColourControl/master_rx_module2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  pixelColourControl/master_rx_module2/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.123     1.738    pixelColourControl/master_rx_module2/state__0[1]
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.783 r  pixelColourControl/master_rx_module2/bit_idx[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.783    pixelColourControl/master_rx_module2/bit_idx[4]_i_2__0_n_0
    SLICE_X64Y34         FDCE                                         r  pixelColourControl/master_rx_module2/bit_idx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.860     1.987    pixelColourControl/master_rx_module2/clk_IBUF_BUFG
    SLICE_X64Y34         FDCE                                         r  pixelColourControl/master_rx_module2/bit_idx_reg[4]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X64Y34         FDCE (Hold_fdce_C_D)         0.121     1.608    pixelColourControl/master_rx_module2/bit_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module4/tx_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.562     1.445    pixelColourControl/master_tx_module4/clk_IBUF_BUFG
    SLICE_X51Y36         FDRE                                         r  pixelColourControl/master_tx_module4/tx_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  pixelColourControl/master_tx_module4/tx_data_reg[28]/Q
                         net (fo=1, routed)           0.113     1.699    pixelColourControl/master_tx_module4/uart_tx_inst/tx_data_reg[31][6]
    SLICE_X50Y35         FDCE                                         r  pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.832     1.959    pixelColourControl/master_tx_module4/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X50Y35         FDCE                                         r  pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[28]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X50Y35         FDCE (Hold_fdce_C_D)         0.063     1.523    pixelColourControl/master_tx_module4/uart_tx_inst/shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 pixelColourControl/master_rx_module/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.587     1.470    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X59Y31         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  pixelColourControl/master_rx_module/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.112     1.723    pixelColourControl/master_rx_module/shift_reg_reg_n_0_[4]
    SLICE_X60Y30         FDCE                                         r  pixelColourControl/master_rx_module/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.854     1.981    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  pixelColourControl/master_rx_module/data_reg[4]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.063     1.546    pixelColourControl/master_rx_module/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   pixelColourControl/master_tx_module1/tx_data_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   pixelColourControl/master_tx_module1/tx_data_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   pixelColourControl/master_tx_module1/tx_data_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   pixelColourControl/master_tx_module1/tx_data_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   pixelColourControl/master_tx_module1/tx_data_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   pixelColourControl/master_tx_module1/tx_data_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   pixelColourControl/master_tx_module1/tx_data_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   pixelColourControl/master_tx_module1/tx_data_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   pixelColourControl/master_tx_module1/tx_data_reg[30]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   pixelColourControl/master_tx_module2/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   pixelColourControl/master_tx_module2/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   pixelColourControl/master_tx_module2/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   pixelColourControl/master_tx_module2/start_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   pixelColourControl/master_tx_module2/tx_data_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   pixelColourControl/master_tx_module2/uart_tx_inst/shift_reg_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y39   pixelColourControl/master_tx_module2/uart_tx_inst/shift_reg_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y39   pixelColourControl/master_tx_module2/uart_tx_inst/shift_reg_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y39   pixelColourControl/master_tx_module2/uart_tx_inst/shift_reg_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y39   pixelColourControl/master_tx_module2/uart_tx_inst/shift_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   pixelColourControl/master_tx_module1/tx_data_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   pixelColourControl/master_tx_module1/tx_data_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   pixelColourControl/master_tx_module1/tx_data_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   pixelColourControl/master_tx_module1/tx_data_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   pixelColourControl/master_tx_module1/tx_data_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   pixelColourControl/master_tx_module1/tx_data_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   pixelColourControl/master_tx_module1/tx_data_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   pixelColourControl/master_tx_module1/tx_data_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   pixelColourControl/master_tx_module1/tx_data_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   pixelColourControl/master_tx_module1/tx_data_reg[31]/C



