;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 120, 0
	ADD 210, @31
	SLT 0, -10
	ADD 210, @31
	ADD 1, 10
	ADD 1, 10
	SUB 0, <-0
	SUB -702, -10
	SLT -702, -10
	JMZ 100, 9
	ADD 907, @-190
	JMP 712, <250
	SUB 120, 0
	JMP -101, @-20
	ADD 207, <120
	ADD 210, @31
	ADD #1, 2
	ADD #1, 2
	ADD 100, 9
	JMP -101, @-20
	SUB 907, @-190
	SUB 0, <-0
	SLT 0, -10
	SUB 90, @-19
	SUB @0, @1
	SPL <0, #1
	ADD 100, 9
	SLT 10, 20
	SUB 20, @52
	SUB 0, <-0
	SUB 120, 0
	SUB 120, 0
	CMP @121, -103
	SLT 20, @11
	SPL 907, -190
	SLT 211, @31
	SUB #102, -101
	SUB #102, -101
	SUB -702, -10
	CMP #270, <1
	SUB @121, -103
	SUB -702, -10
	CMP -207, <-120
	ADD #270, <0
	SUB 120, 0
	ADD #270, @0
	ADD #270, <0
