Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : system
Version: X-2025.06-SP1
Date   : Sat Nov  8 14:55:48 2025
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:       11.4911
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        282
  Hierarchical Port Count:      21259
  Leaf Cell Count:              49294
  Buf/Inv Cell Count:            6700
  Buf Cell Count:                 824
  Inv Cell Count:                5884
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     40972
  Sequential Cell Count:         8322
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      12312.7415
  Noncombinational Area:   12564.6055
  Buf/Inv Area:             1270.4616
  Total Buffer Area:         226.7952
  Total Inverter Area:      1052.9016
  Macro/Black Box Area:    66715.8813
  Net Area:                76787.9603
  -----------------------------------
  Cell Area:               91593.2284
  Design Area:            168381.1887


  Design Rules
  -----------------------------------
  Total Number of Nets:         51849
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: merry

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                 12.4043
  Logic Optimization:               35.6169
  Mapping Optimization:            298.0186
  -----------------------------------------
  Overall Compile Time:            696.7488
  Overall Compile Wall Clock Time: 249.6772

  --------------------------------------------------------------------

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
