
# Subsystem C: SDR Controller Hardware  
_Led a 3-person team and delivered the Technical Review Presentation as Team Lead_

[![License: MIT](https://img.shields.io/badge/license-MIT-blue.svg)](LICENSE)

A high-performance hardware controller built for **Software-Defined Radio (SDR)** systems, integrating **Local Oscillator (LO) generation**, **TX/RX control**, and a **user interface** to support modular, high-accuracy signal processing.


| 3D PCB Render                                   | Assembled PCB                                   |
|:------------------------------------------------:|:------------------------------------------------:|
| ![3D PCB Render](images/3D%20PCB%20render.png)   | ![Assembled PCB](images/assembled_pcb.png)       |

<p align="center"><b>Figure:</b> 3D PCB render (left) and fully assembled SDR controller board (right).</p>

---
## Table of Contents

- [Project Summary](#project-summary)  
- [Key Contributions & Impact](#key-contributions--impact)  
- [Getting Started](#getting-started)
- [Repo Structure](#repo-structure) 
- [Architecture](#architecture)  
- [PCB Design & Schematics](#pcb-design--schematics)  
- [Supporting Materials](#supporting-materials)  
- [What We Learned](#what-we-learned)  
- [Contact & Contributors](#contact--contributors)

---

## Project Summary

This repository contains the design and firmware for **Subsystem C** of a larger SDR transceiver. It handles:

- Generating a stable, precision **10 MHz LO** for quadrature mixers  
- **TX/RX gating** via an active-low enable signal  
- A **front-panel UI** (push-buttons + 16Ã—2 IÂ²C LCD) for frequency tuning and mode switching  
- Full compliance with the course **Interface Control Document (ICD)**  

**Platform:** Custom 2-layer PCB (Altium Designer)  
**MCU:** ATmega324PB  
**Clock Generator:** Si5351A (IÂ²C-programmable)  
**UI:** Push buttons + 16Ã—2 character IÂ²C LCD  
**Validation Tools:** Oscilloscope, Function Generator  

---

## Key Contributions & Impact

- **Â±1 kHz LO stability** (0.01% error) and **90Â° I/Q phase accuracy** under lab conditions  
- **50% faster** bring-up cycles using automated Python/bash test scripts  
- Designed & PCB-routed a **compact 128 Ã— 51 mm** daughtercard, isolating RF traces from digital noise  
- Authored the **Technical Design Document**, detailing architecture, component trade-offs, and test plans  
- Programmed embedded C for **Si5351A (IÂ²C)**, **UART (CAT protocol)**, and **LCD control**  
- **Led a 3-member team** end-to-end: schematic â†’ PCB â†’ firmware â†’ integration  
- **Presented** the M2 Technical Review, covering timing closure, signal integrity, and ICD alignment  

---

## Getting Started

```bash
# Clone the Subsystem C repo
[git clone https://github.com/hyeonjijung1/controller-hardware-sdr]
cd Controller-Hardware-for-SDR-Local-Oscillator-User-Interface

# Build firmware
make all

# Flash the ATmega324PB (via AVRDUDE or your preferred tool)
make flash
```
Once programmed, power the mainboard at 12 VDC, attach your UI module to J7/J8, and observe the LCD. Use the push-buttons to tune frequency and toggle TX/RX.

---

## ğŸ“ Repo Structure

```bash
Controller-Hardware-for-SDR-Local-Oscillator-User-Interface/
â”œâ”€â”€ hardware/                # Altium project files & PCB source
â”‚   â”œâ”€â”€ SubsystemC.PrjPcb
â”‚   â””â”€â”€ SubsystemC.PrjSch
â”œâ”€â”€ firmware/                # AVR C source & build scripts
â”‚   â”œâ”€â”€ src/
â”‚   â”‚   â”œâ”€â”€ main.c
â”‚   â”‚   â”œâ”€â”€ si5351.c
â”‚   â”‚   â””â”€â”€ uart_cat.c
â”‚   â”œâ”€â”€ include/
â”‚   â””â”€â”€ Makefile
â”œâ”€â”€ docs/                    # PDF deliverables & slides
â”‚   â”œâ”€â”€ ECE295_Team4C_Technical_Design_Doc.pdf
â”‚   â”œâ”€â”€ ECE295_Team4C_WD1.pdf
â”‚   â”œâ”€â”€ M2_design_review_slides.pdf
â”‚   â””â”€â”€ Team4C_OP1_Slides.pdf
â”œâ”€â”€ scripts/                 # Test automation & helpers
â”‚   â””â”€â”€ test_lo_accuracy.sh
â”œâ”€â”€ images/                  # Screenshots used in README
â”œâ”€â”€ LICENSE
â””â”€â”€ README.md
```

---

## Architecture

![Block Diagram](https://github.com/hyeonjijung1/Past_Project/blob/main/Screenshot%202025-03-08%20204710.png)
*Figure 1. Subsystem C SDR Block Diagram.*

---

## PCB Design & Schematics 

### PCB Design 

| 3D PCB Render                                | Top View                                  | Bottom View                                   |
|:---------------------------------------------:|:------------------------------------------:|:----------------------------------------------:|
| ![3D PCB Render](images/3d_sdr.png)    | ![PCB Top](images/top_sdr.png)            | ![PCB Bottom](images/bottom_sdr.png)           |

<p align="center"><b>Figure:</b> 3D render, top, and bottom views of the SDR controller PCB (Altium Designer).</p>

### Schematics 


| Original Schematic                               | Final Schematic                                   |
|:------------------------------------------------:|:------------------------------------------------:|
| ![Original Schematic](images/original_schematic.png)   | ![schematic](images/sdr_schematic.png)       |
<p align="center"><b>Figure:</b> Schematic in first iteration (left) and finalized Altium Schematic (right).</p>

---

## Validation & Test Results

Output LO Waveform (10 MHz, Oscilloscope)
![output](images/Output%20LO%20waveforms%20demonstrating%20correct%20phase%20and%20amplitude.png)

<p align="center"><b>Figure:</b> Measured LO output at 10 MHz on oscilloscopeâ€”demonstrates stable, low-jitter signal generation by Si5351A module. Test performed post-assembly.</p>

---

## Supporting Materials

- ğŸ“„ [Technical Design Document (PDF)](https://github.com/hyeonjijung1/Past_Project/raw/main/ECE295_Team4C_Technical_Design_Doc.pdf)  
- ğŸ§¾ [Wire Definitions & ICD Alignment (PDF)](https://github.com/hyeonjijung1/Past_Project/raw/main/ECE295_Team4C_WD1.pdf)  
- ğŸ¤ [M2 Technical Presentation Slides (PDF)](https://github.com/hyeonjijung1/Past_Project/raw/main/M2_design_review_slides.pdf)  
- ğŸ¤ [OP1 General Audience Slides (PDF)](https://github.com/hyeonjijung1/Past_Project/raw/main/Team4C_OP1_Slides.pdf)  
- ğŸ¤ [OP2 General Audience Slides (PDF)](https://github.com/hyeonjijung1/Past_Project/raw/main/Team4C_OP2_Slides.pdf)  

---

## What We Learned

- Orchestrating multi-protocol I/O (IÂ²C + UART + GPIO) on a constrained MCU  
- Achieving tight frequency tolerance within noise and thermal drift margins  
- ICD-driven design: enforcing electrical & mechanical interface specs across teams  
- PCB routing strategies to isolate analog/RF from noisy digital sections  
- Leadership: coordinating cross-functional goals, documentation, and presentations under deadline  

---

## Contact & Contributors

**Lead Engineer & Presenter:**  
Hyeonji Jung â€¢ junghyeonji254@gmail.com  

**Contributors:**  
- Laura Marinescu  
- Chizaram Amobi-Oleka  

