# SETTINGS ./simusched ej7/lote7.tsk 3 1 2 SchedRR 25 25 10
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 0 -1 2
CPU 1  0 0
CPU 1  1 1
CPU 1 -1 2
CPU 2  0 0
CPU 2  1 1
CPU 2 -1 2
LOAD 3  2
BLOCK 3  0
BLOCK 3  1
# CONTEXT CPU 0 3
CPU 3 -1 1
CPU 3 -1 2
UNBLOCK 4  0
UNBLOCK 4  1
CPU 4  2 0
# CONTEXT CPU 1 4
# CONTEXT CPU 2 4
LOAD 5  3
CPU 5  2 0
# CONTEXT CPU 1 5
# CONTEXT CPU 2 5
CPU 6  2 0
# CONTEXT CPU 1 6
# CONTEXT CPU 2 6
LOAD 7  4
CPU 7  2 0
CPU 7  0 1
CPU 7  1 2
CPU 8  2 0
CPU 8  0 1
CPU 8  1 2
CPU 9  2 0
CPU 9  0 1
CPU 9  1 2
LOAD 10  5
BLOCK 10  1
CPU 10  2 0
CPU 10  0 1
# CONTEXT CPU 2 10
UNBLOCK 11  1
CPU 11  2 0
CPU 11  0 1
CPU 11  3 2
CPU 12  2 0
CPU 12  0 1
CPU 12  3 2
BLOCK 13  3
CPU 13  2 0
CPU 13  0 1
# CONTEXT CPU 2 13
UNBLOCK 14  3
CPU 14  2 0
CPU 14  0 1
CPU 14  4 2
CPU 15  2 0
CPU 15  0 1
CPU 15  4 2
BLOCK 16  4
CPU 16  2 0
CPU 16  0 1
# CONTEXT CPU 2 16
UNBLOCK 17  4
CPU 17  2 0
CPU 17  0 1
CPU 17  5 2
CPU 18  2 0
CPU 18  0 1
CPU 18  5 2
BLOCK 19  5
CPU 19  2 0
CPU 19  0 1
# CONTEXT CPU 2 19
UNBLOCK 20  5
CPU 20  2 0
CPU 20  0 1
CPU 20  1 2
CPU 21  2 0
CPU 21  0 1
CPU 21  1 2
CPU 22  2 0
CPU 22  0 1
CPU 22  1 2
CPU 23  2 0
CPU 23  0 1
CPU 23  1 2
CPU 24  2 0
CPU 24  0 1
CPU 24  1 2
CPU 25  2 0
CPU 25  0 1
CPU 25  1 2
BLOCK 26  0
BLOCK 26  1
CPU 26  2 0
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
UNBLOCK 27  0
UNBLOCK 27  1
CPU 27  2 0
# CONTEXT CPU 1 27
CPU 27  4 2
CPU 28  2 0
# CONTEXT CPU 1 28
CPU 28  4 2
# CONTEXT CPU 0 29
CPU 29  3 1
CPU 29  4 2
BLOCK 30  4
# CONTEXT CPU 0 30
CPU 30  3 1
# CONTEXT CPU 2 30
UNBLOCK 31  4
# CONTEXT CPU 0 31
CPU 31  3 1
# CONTEXT CPU 2 31
BLOCK 32  3
CPU 32  5 0
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
UNBLOCK 33  3
CPU 33  5 0
# CONTEXT CPU 1 33
CPU 33  0 2
CPU 34  5 0
# CONTEXT CPU 1 34
CPU 34  0 2
BLOCK 35  5
# CONTEXT CPU 0 35
CPU 35  1 1
CPU 35  0 2
BLOCK 36  0
UNBLOCK 36  5
CPU 36  2 0
CPU 36  1 1
# CONTEXT CPU 2 36
EXIT 37  2 0
UNBLOCK 37  0
# CONTEXT CPU 0 37
CPU 37  1 1
CPU 37  4 2
# CONTEXT CPU 0 38
CPU 38  1 1
CPU 38  4 2
# CONTEXT CPU 0 39
CPU 39  1 1
CPU 39  4 2
BLOCK 40  1
CPU 40  3 0
# CONTEXT CPU 1 40
CPU 40  4 2
UNBLOCK 41  1
CPU 41  3 0
# CONTEXT CPU 1 41
CPU 41  4 2
CPU 42  3 0
# CONTEXT CPU 1 42
CPU 42  4 2
BLOCK 43  3
# CONTEXT CPU 0 43
CPU 43  5 1
CPU 43  4 2
UNBLOCK 44  3
# CONTEXT CPU 0 44
CPU 44  5 1
CPU 44  4 2
# CONTEXT CPU 0 45
CPU 45  5 1
CPU 45  4 2
CPU 46  0 0
CPU 46  5 1
CPU 46  4 2
CPU 47  0 0
CPU 47  5 1
# CONTEXT CPU 2 47
EXIT 48  0 0
# CONTEXT CPU 0 48
CPU 48  5 1
# CONTEXT CPU 2 48
BLOCK 49  5
CPU 49  3 0
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
UNBLOCK 50  5
CPU 50  3 0
# CONTEXT CPU 1 50
CPU 50  1 2
CPU 51  3 0
# CONTEXT CPU 1 51
CPU 51  1 2
BLOCK 52  3
# CONTEXT CPU 0 52
CPU 52  4 1
CPU 52  1 2
UNBLOCK 53  3
# CONTEXT CPU 0 53
CPU 53  4 1
CPU 53  1 2
BLOCK 54  1
# CONTEXT CPU 0 54
CPU 54  4 1
# CONTEXT CPU 2 54
UNBLOCK 55  1
CPU 55  5 0
CPU 55  4 1
# CONTEXT CPU 2 55
CPU 56  5 0
CPU 56  4 1
# CONTEXT CPU 2 56
BLOCK 57  4
CPU 57  5 0
# CONTEXT CPU 1 57
CPU 57  3 2
UNBLOCK 58  4
CPU 58  5 0
# CONTEXT CPU 1 58
CPU 58  3 2
CPU 59  5 0
# CONTEXT CPU 1 59
CPU 59  3 2
BLOCK 60  5
# CONTEXT CPU 0 60
CPU 60  1 1
CPU 60  3 2
BLOCK 61  1
UNBLOCK 61  5
# CONTEXT CPU 0 61
# CONTEXT CPU 1 61
CPU 61  3 2
BLOCK 62  3
UNBLOCK 62  1
# CONTEXT CPU 0 62
# CONTEXT CPU 1 62
# CONTEXT CPU 2 62
UNBLOCK 63  3
CPU 63  4 0
# CONTEXT CPU 1 63
# CONTEXT CPU 2 63
BLOCK 64  4
# CONTEXT CPU 0 64
CPU 64  5 1
# CONTEXT CPU 2 64
UNBLOCK 65  4
# CONTEXT CPU 0 65
CPU 65  5 1
CPU 65  1 2
# CONTEXT CPU 0 66
CPU 66  5 1
CPU 66  1 2
CPU 67  3 0
CPU 67  5 1
CPU 67  1 2
BLOCK 68  5
BLOCK 68  1
CPU 68  3 0
# CONTEXT CPU 1 68
CPU 68 -1 2
UNBLOCK 69  1
UNBLOCK 69  5
CPU 69  3 0
# CONTEXT CPU 1 69
# CONTEXT CPU 2 69
CPU 70  3 0
# CONTEXT CPU 1 70
CPU 70  1 2
BLOCK 71  3
# CONTEXT CPU 0 71
CPU 71  4 1
CPU 71  1 2
EXIT 72  1 2
UNBLOCK 72  3
# CONTEXT CPU 0 72
CPU 72  4 1
# CONTEXT CPU 2 72
# CONTEXT CPU 0 73
CPU 73  4 1
# CONTEXT CPU 2 73
BLOCK 74  4
CPU 74  5 0
CPU 74 -1 1
# CONTEXT CPU 2 74
BLOCK 75  5
UNBLOCK 75  4
# CONTEXT CPU 0 75
CPU 75 -1 1
CPU 75  3 2
BLOCK 76  3
UNBLOCK 76  5
# CONTEXT CPU 0 76
# CONTEXT CPU 1 76
CPU 76 -1 2
UNBLOCK 77  3
# CONTEXT CPU 0 77
# CONTEXT CPU 1 77
# CONTEXT CPU 2 77
CPU 78  4 0
# CONTEXT CPU 1 78
CPU 78  3 2
BLOCK 79  3
CPU 79  4 0
CPU 79  5 1
CPU 79 -1 2
EXIT 80  4 0
BLOCK 80  5
UNBLOCK 80  3
# CONTEXT CPU 0 80
CPU 80 -1 1
CPU 80 -1 2
UNBLOCK 81  5
# CONTEXT CPU 0 81
# CONTEXT CPU 1 81
CPU 81 -1 2
# CONTEXT CPU 0 82
CPU 82  5 1
CPU 82 -1 2
CPU 83  3 0
CPU 83  5 1
CPU 83 -1 2
BLOCK 84  5
CPU 84  3 0
CPU 84 -1 1
CPU 84 -1 2
BLOCK 85  3
UNBLOCK 85  5
# CONTEXT CPU 0 85
CPU 85 -1 1
CPU 85 -1 2
UNBLOCK 86  3
# CONTEXT CPU 0 86
# CONTEXT CPU 1 86
CPU 86 -1 2
# CONTEXT CPU 0 87
# CONTEXT CPU 1 87
CPU 87 -1 2
CPU 88  5 0
# CONTEXT CPU 1 88
CPU 88 -1 2
BLOCK 89  5
CPU 89 -1 0
CPU 89  3 1
CPU 89 -1 2
BLOCK 90  3
UNBLOCK 90  5
# CONTEXT CPU 0 90
CPU 90 -1 1
CPU 90 -1 2
UNBLOCK 91  3
CPU 91  5 0
# CONTEXT CPU 1 91
CPU 91 -1 2
EXIT 92  5 0
CPU 92 -1 0
CPU 92  3 1
CPU 92 -1 2
EXIT 93  3 1
CPU 93 -1 0
CPU 93 -1 1
CPU 93 -1 2
