
M09A01_Timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001888  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001a14  08001a14  00011a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a54  08001a54  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001a54  08001a54  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001a54  08001a54  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a54  08001a54  00011a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001a58  08001a58  00011a58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001a5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  2000000c  08001a68  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000007c  08001a68  0002007c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000908f  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014ed  00000000  00000000  000290cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  0002a5b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b0  00000000  00000000  0002b020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f501  00000000  00000000  0002b9d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000abac  00000000  00000000  0004aed1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1f58  00000000  00000000  00055a7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001179d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002acc  00000000  00000000  00117a28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080019fc 	.word	0x080019fc

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	080019fc 	.word	0x080019fc

080001cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d0:	f000 f957 	bl	8000482 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d4:	f000 f810 	bl	80001f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM15_Init();
 80001d8:	f000 f8b8 	bl	800034c <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim15);
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <main+0x24>)
 80001de:	f001 f967 	bl	80014b0 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  t = __HAL_TIM_GET_COUNTER(&htim15);
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <main+0x24>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80001e8:	b29a      	uxth	r2, r3
 80001ea:	4b02      	ldr	r3, [pc, #8]	; (80001f4 <main+0x28>)
 80001ec:	801a      	strh	r2, [r3, #0]
 80001ee:	e7f8      	b.n	80001e2 <main+0x16>
 80001f0:	2000002c 	.word	0x2000002c
 80001f4:	20000028 	.word	0x20000028

080001f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b096      	sub	sp, #88	; 0x58
 80001fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001fe:	f107 0314 	add.w	r3, r7, #20
 8000202:	2244      	movs	r2, #68	; 0x44
 8000204:	2100      	movs	r1, #0
 8000206:	4618      	mov	r0, r3
 8000208:	f001 fbf0 	bl	80019ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800020c:	463b      	mov	r3, r7
 800020e:	2200      	movs	r2, #0
 8000210:	601a      	str	r2, [r3, #0]
 8000212:	605a      	str	r2, [r3, #4]
 8000214:	609a      	str	r2, [r3, #8]
 8000216:	60da      	str	r2, [r3, #12]
 8000218:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800021a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800021e:	f000 fa99 	bl	8000754 <HAL_PWREx_ControlVoltageScaling>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000228:	f000 f82b 	bl	8000282 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800022c:	2302      	movs	r3, #2
 800022e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000230:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000234:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000236:	2310      	movs	r3, #16
 8000238:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800023a:	2300      	movs	r3, #0
 800023c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800023e:	f107 0314 	add.w	r3, r7, #20
 8000242:	4618      	mov	r0, r3
 8000244:	f000 fadc 	bl	8000800 <HAL_RCC_OscConfig>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d001      	beq.n	8000252 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 800024e:	f000 f818 	bl	8000282 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000252:	230f      	movs	r3, #15
 8000254:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000256:	2301      	movs	r3, #1
 8000258:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800025a:	2300      	movs	r3, #0
 800025c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800025e:	2300      	movs	r3, #0
 8000260:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000262:	2300      	movs	r3, #0
 8000264:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000266:	463b      	mov	r3, r7
 8000268:	2100      	movs	r1, #0
 800026a:	4618      	mov	r0, r3
 800026c:	f000 fedc 	bl	8001028 <HAL_RCC_ClockConfig>
 8000270:	4603      	mov	r3, r0
 8000272:	2b00      	cmp	r3, #0
 8000274:	d001      	beq.n	800027a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000276:	f000 f804 	bl	8000282 <Error_Handler>
  }
}
 800027a:	bf00      	nop
 800027c:	3758      	adds	r7, #88	; 0x58
 800027e:	46bd      	mov	sp, r7
 8000280:	bd80      	pop	{r7, pc}

08000282 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000282:	b480      	push	{r7}
 8000284:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000286:	b672      	cpsid	i
}
 8000288:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800028a:	e7fe      	b.n	800028a <Error_Handler+0x8>

0800028c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800028c:	b480      	push	{r7}
 800028e:	b083      	sub	sp, #12
 8000290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000292:	4b0f      	ldr	r3, [pc, #60]	; (80002d0 <HAL_MspInit+0x44>)
 8000294:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000296:	4a0e      	ldr	r2, [pc, #56]	; (80002d0 <HAL_MspInit+0x44>)
 8000298:	f043 0301 	orr.w	r3, r3, #1
 800029c:	6613      	str	r3, [r2, #96]	; 0x60
 800029e:	4b0c      	ldr	r3, [pc, #48]	; (80002d0 <HAL_MspInit+0x44>)
 80002a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80002a2:	f003 0301 	and.w	r3, r3, #1
 80002a6:	607b      	str	r3, [r7, #4]
 80002a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002aa:	4b09      	ldr	r3, [pc, #36]	; (80002d0 <HAL_MspInit+0x44>)
 80002ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80002ae:	4a08      	ldr	r2, [pc, #32]	; (80002d0 <HAL_MspInit+0x44>)
 80002b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002b4:	6593      	str	r3, [r2, #88]	; 0x58
 80002b6:	4b06      	ldr	r3, [pc, #24]	; (80002d0 <HAL_MspInit+0x44>)
 80002b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80002ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002be:	603b      	str	r3, [r7, #0]
 80002c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002c2:	bf00      	nop
 80002c4:	370c      	adds	r7, #12
 80002c6:	46bd      	mov	sp, r7
 80002c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	40021000 	.word	0x40021000

080002d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80002d8:	e7fe      	b.n	80002d8 <NMI_Handler+0x4>

080002da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002da:	b480      	push	{r7}
 80002dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002de:	e7fe      	b.n	80002de <HardFault_Handler+0x4>

080002e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002e4:	e7fe      	b.n	80002e4 <MemManage_Handler+0x4>

080002e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002e6:	b480      	push	{r7}
 80002e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002ea:	e7fe      	b.n	80002ea <BusFault_Handler+0x4>

080002ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002ec:	b480      	push	{r7}
 80002ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80002f0:	e7fe      	b.n	80002f0 <UsageFault_Handler+0x4>

080002f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80002f2:	b480      	push	{r7}
 80002f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002f6:	bf00      	nop
 80002f8:	46bd      	mov	sp, r7
 80002fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fe:	4770      	bx	lr

08000300 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000300:	b480      	push	{r7}
 8000302:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000304:	bf00      	nop
 8000306:	46bd      	mov	sp, r7
 8000308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030c:	4770      	bx	lr

0800030e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800030e:	b480      	push	{r7}
 8000310:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000312:	bf00      	nop
 8000314:	46bd      	mov	sp, r7
 8000316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031a:	4770      	bx	lr

0800031c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000320:	f000 f904 	bl	800052c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000324:	bf00      	nop
 8000326:	bd80      	pop	{r7, pc}

08000328 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000328:	b480      	push	{r7}
 800032a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800032c:	4b06      	ldr	r3, [pc, #24]	; (8000348 <SystemInit+0x20>)
 800032e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000332:	4a05      	ldr	r2, [pc, #20]	; (8000348 <SystemInit+0x20>)
 8000334:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000338:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800033c:	bf00      	nop
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	e000ed00 	.word	0xe000ed00

0800034c <MX_TIM15_Init>:

TIM_HandleTypeDef htim15;

/* TIM15 init function */
void MX_TIM15_Init(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b088      	sub	sp, #32
 8000350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000352:	f107 0310 	add.w	r3, r7, #16
 8000356:	2200      	movs	r2, #0
 8000358:	601a      	str	r2, [r3, #0]
 800035a:	605a      	str	r2, [r3, #4]
 800035c:	609a      	str	r2, [r3, #8]
 800035e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000360:	1d3b      	adds	r3, r7, #4
 8000362:	2200      	movs	r2, #0
 8000364:	601a      	str	r2, [r3, #0]
 8000366:	605a      	str	r2, [r3, #4]
 8000368:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800036a:	4b1f      	ldr	r3, [pc, #124]	; (80003e8 <MX_TIM15_Init+0x9c>)
 800036c:	4a1f      	ldr	r2, [pc, #124]	; (80003ec <MX_TIM15_Init+0xa0>)
 800036e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 16000-1;
 8000370:	4b1d      	ldr	r3, [pc, #116]	; (80003e8 <MX_TIM15_Init+0x9c>)
 8000372:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8000376:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000378:	4b1b      	ldr	r3, [pc, #108]	; (80003e8 <MX_TIM15_Init+0x9c>)
 800037a:	2200      	movs	r2, #0
 800037c:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 2000-1;
 800037e:	4b1a      	ldr	r3, [pc, #104]	; (80003e8 <MX_TIM15_Init+0x9c>)
 8000380:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000384:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000386:	4b18      	ldr	r3, [pc, #96]	; (80003e8 <MX_TIM15_Init+0x9c>)
 8000388:	2200      	movs	r2, #0
 800038a:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800038c:	4b16      	ldr	r3, [pc, #88]	; (80003e8 <MX_TIM15_Init+0x9c>)
 800038e:	2200      	movs	r2, #0
 8000390:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000392:	4b15      	ldr	r3, [pc, #84]	; (80003e8 <MX_TIM15_Init+0x9c>)
 8000394:	2200      	movs	r2, #0
 8000396:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000398:	4813      	ldr	r0, [pc, #76]	; (80003e8 <MX_TIM15_Init+0x9c>)
 800039a:	f001 f831 	bl	8001400 <HAL_TIM_Base_Init>
 800039e:	4603      	mov	r3, r0
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d001      	beq.n	80003a8 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 80003a4:	f7ff ff6d 	bl	8000282 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80003ae:	f107 0310 	add.w	r3, r7, #16
 80003b2:	4619      	mov	r1, r3
 80003b4:	480c      	ldr	r0, [pc, #48]	; (80003e8 <MX_TIM15_Init+0x9c>)
 80003b6:	f001 f8c7 	bl	8001548 <HAL_TIM_ConfigClockSource>
 80003ba:	4603      	mov	r3, r0
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d001      	beq.n	80003c4 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 80003c0:	f7ff ff5f 	bl	8000282 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003c4:	2300      	movs	r3, #0
 80003c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003c8:	2300      	movs	r3, #0
 80003ca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80003cc:	1d3b      	adds	r3, r7, #4
 80003ce:	4619      	mov	r1, r3
 80003d0:	4805      	ldr	r0, [pc, #20]	; (80003e8 <MX_TIM15_Init+0x9c>)
 80003d2:	f001 fa81 	bl	80018d8 <HAL_TIMEx_MasterConfigSynchronization>
 80003d6:	4603      	mov	r3, r0
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d001      	beq.n	80003e0 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 80003dc:	f7ff ff51 	bl	8000282 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80003e0:	bf00      	nop
 80003e2:	3720      	adds	r7, #32
 80003e4:	46bd      	mov	sp, r7
 80003e6:	bd80      	pop	{r7, pc}
 80003e8:	2000002c 	.word	0x2000002c
 80003ec:	40014000 	.word	0x40014000

080003f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80003f0:	b480      	push	{r7}
 80003f2:	b085      	sub	sp, #20
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM15)
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	4a0a      	ldr	r2, [pc, #40]	; (8000428 <HAL_TIM_Base_MspInit+0x38>)
 80003fe:	4293      	cmp	r3, r2
 8000400:	d10b      	bne.n	800041a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* TIM15 clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8000402:	4b0a      	ldr	r3, [pc, #40]	; (800042c <HAL_TIM_Base_MspInit+0x3c>)
 8000404:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000406:	4a09      	ldr	r2, [pc, #36]	; (800042c <HAL_TIM_Base_MspInit+0x3c>)
 8000408:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800040c:	6613      	str	r3, [r2, #96]	; 0x60
 800040e:	4b07      	ldr	r3, [pc, #28]	; (800042c <HAL_TIM_Base_MspInit+0x3c>)
 8000410:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000412:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000416:	60fb      	str	r3, [r7, #12]
 8000418:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 800041a:	bf00      	nop
 800041c:	3714      	adds	r7, #20
 800041e:	46bd      	mov	sp, r7
 8000420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000424:	4770      	bx	lr
 8000426:	bf00      	nop
 8000428:	40014000 	.word	0x40014000
 800042c:	40021000 	.word	0x40021000

08000430 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000430:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000468 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000434:	f7ff ff78 	bl	8000328 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000438:	480c      	ldr	r0, [pc, #48]	; (800046c <LoopForever+0x6>)
  ldr r1, =_edata
 800043a:	490d      	ldr	r1, [pc, #52]	; (8000470 <LoopForever+0xa>)
  ldr r2, =_sidata
 800043c:	4a0d      	ldr	r2, [pc, #52]	; (8000474 <LoopForever+0xe>)
  movs r3, #0
 800043e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000440:	e002      	b.n	8000448 <LoopCopyDataInit>

08000442 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000442:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000444:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000446:	3304      	adds	r3, #4

08000448 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000448:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800044a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800044c:	d3f9      	bcc.n	8000442 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800044e:	4a0a      	ldr	r2, [pc, #40]	; (8000478 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000450:	4c0a      	ldr	r4, [pc, #40]	; (800047c <LoopForever+0x16>)
  movs r3, #0
 8000452:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000454:	e001      	b.n	800045a <LoopFillZerobss>

08000456 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000456:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000458:	3204      	adds	r2, #4

0800045a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800045a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800045c:	d3fb      	bcc.n	8000456 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800045e:	f001 faa1 	bl	80019a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000462:	f7ff feb3 	bl	80001cc <main>

08000466 <LoopForever>:

LoopForever:
    b LoopForever
 8000466:	e7fe      	b.n	8000466 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000468:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800046c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000470:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000474:	08001a5c 	.word	0x08001a5c
  ldr r2, =_sbss
 8000478:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800047c:	2000007c 	.word	0x2000007c

08000480 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000480:	e7fe      	b.n	8000480 <ADC1_IRQHandler>

08000482 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000482:	b580      	push	{r7, lr}
 8000484:	b082      	sub	sp, #8
 8000486:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000488:	2300      	movs	r3, #0
 800048a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800048c:	2003      	movs	r0, #3
 800048e:	f000 f91f 	bl	80006d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000492:	2000      	movs	r0, #0
 8000494:	f000 f80e 	bl	80004b4 <HAL_InitTick>
 8000498:	4603      	mov	r3, r0
 800049a:	2b00      	cmp	r3, #0
 800049c:	d002      	beq.n	80004a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800049e:	2301      	movs	r3, #1
 80004a0:	71fb      	strb	r3, [r7, #7]
 80004a2:	e001      	b.n	80004a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80004a4:	f7ff fef2 	bl	800028c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004a8:	79fb      	ldrb	r3, [r7, #7]
}
 80004aa:	4618      	mov	r0, r3
 80004ac:	3708      	adds	r7, #8
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
	...

080004b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b084      	sub	sp, #16
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80004bc:	2300      	movs	r3, #0
 80004be:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80004c0:	4b17      	ldr	r3, [pc, #92]	; (8000520 <HAL_InitTick+0x6c>)
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d023      	beq.n	8000510 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80004c8:	4b16      	ldr	r3, [pc, #88]	; (8000524 <HAL_InitTick+0x70>)
 80004ca:	681a      	ldr	r2, [r3, #0]
 80004cc:	4b14      	ldr	r3, [pc, #80]	; (8000520 <HAL_InitTick+0x6c>)
 80004ce:	781b      	ldrb	r3, [r3, #0]
 80004d0:	4619      	mov	r1, r3
 80004d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80004da:	fbb2 f3f3 	udiv	r3, r2, r3
 80004de:	4618      	mov	r0, r3
 80004e0:	f000 f91d 	bl	800071e <HAL_SYSTICK_Config>
 80004e4:	4603      	mov	r3, r0
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d10f      	bne.n	800050a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	2b0f      	cmp	r3, #15
 80004ee:	d809      	bhi.n	8000504 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004f0:	2200      	movs	r2, #0
 80004f2:	6879      	ldr	r1, [r7, #4]
 80004f4:	f04f 30ff 	mov.w	r0, #4294967295
 80004f8:	f000 f8f5 	bl	80006e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80004fc:	4a0a      	ldr	r2, [pc, #40]	; (8000528 <HAL_InitTick+0x74>)
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	6013      	str	r3, [r2, #0]
 8000502:	e007      	b.n	8000514 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000504:	2301      	movs	r3, #1
 8000506:	73fb      	strb	r3, [r7, #15]
 8000508:	e004      	b.n	8000514 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800050a:	2301      	movs	r3, #1
 800050c:	73fb      	strb	r3, [r7, #15]
 800050e:	e001      	b.n	8000514 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000510:	2301      	movs	r3, #1
 8000512:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000514:	7bfb      	ldrb	r3, [r7, #15]
}
 8000516:	4618      	mov	r0, r3
 8000518:	3710      	adds	r7, #16
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	20000008 	.word	0x20000008
 8000524:	20000000 	.word	0x20000000
 8000528:	20000004 	.word	0x20000004

0800052c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000530:	4b06      	ldr	r3, [pc, #24]	; (800054c <HAL_IncTick+0x20>)
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	461a      	mov	r2, r3
 8000536:	4b06      	ldr	r3, [pc, #24]	; (8000550 <HAL_IncTick+0x24>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	4413      	add	r3, r2
 800053c:	4a04      	ldr	r2, [pc, #16]	; (8000550 <HAL_IncTick+0x24>)
 800053e:	6013      	str	r3, [r2, #0]
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	20000008 	.word	0x20000008
 8000550:	20000078 	.word	0x20000078

08000554 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000554:	b480      	push	{r7}
 8000556:	af00      	add	r7, sp, #0
  return uwTick;
 8000558:	4b03      	ldr	r3, [pc, #12]	; (8000568 <HAL_GetTick+0x14>)
 800055a:	681b      	ldr	r3, [r3, #0]
}
 800055c:	4618      	mov	r0, r3
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	20000078 	.word	0x20000078

0800056c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800056c:	b480      	push	{r7}
 800056e:	b085      	sub	sp, #20
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	f003 0307 	and.w	r3, r3, #7
 800057a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800057c:	4b0c      	ldr	r3, [pc, #48]	; (80005b0 <__NVIC_SetPriorityGrouping+0x44>)
 800057e:	68db      	ldr	r3, [r3, #12]
 8000580:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000582:	68ba      	ldr	r2, [r7, #8]
 8000584:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000588:	4013      	ands	r3, r2
 800058a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000590:	68bb      	ldr	r3, [r7, #8]
 8000592:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000594:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000598:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800059c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800059e:	4a04      	ldr	r2, [pc, #16]	; (80005b0 <__NVIC_SetPriorityGrouping+0x44>)
 80005a0:	68bb      	ldr	r3, [r7, #8]
 80005a2:	60d3      	str	r3, [r2, #12]
}
 80005a4:	bf00      	nop
 80005a6:	3714      	adds	r7, #20
 80005a8:	46bd      	mov	sp, r7
 80005aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ae:	4770      	bx	lr
 80005b0:	e000ed00 	.word	0xe000ed00

080005b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005b8:	4b04      	ldr	r3, [pc, #16]	; (80005cc <__NVIC_GetPriorityGrouping+0x18>)
 80005ba:	68db      	ldr	r3, [r3, #12]
 80005bc:	0a1b      	lsrs	r3, r3, #8
 80005be:	f003 0307 	and.w	r3, r3, #7
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr
 80005cc:	e000ed00 	.word	0xe000ed00

080005d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	4603      	mov	r3, r0
 80005d8:	6039      	str	r1, [r7, #0]
 80005da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	db0a      	blt.n	80005fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	b2da      	uxtb	r2, r3
 80005e8:	490c      	ldr	r1, [pc, #48]	; (800061c <__NVIC_SetPriority+0x4c>)
 80005ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ee:	0112      	lsls	r2, r2, #4
 80005f0:	b2d2      	uxtb	r2, r2
 80005f2:	440b      	add	r3, r1
 80005f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005f8:	e00a      	b.n	8000610 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	b2da      	uxtb	r2, r3
 80005fe:	4908      	ldr	r1, [pc, #32]	; (8000620 <__NVIC_SetPriority+0x50>)
 8000600:	79fb      	ldrb	r3, [r7, #7]
 8000602:	f003 030f 	and.w	r3, r3, #15
 8000606:	3b04      	subs	r3, #4
 8000608:	0112      	lsls	r2, r2, #4
 800060a:	b2d2      	uxtb	r2, r2
 800060c:	440b      	add	r3, r1
 800060e:	761a      	strb	r2, [r3, #24]
}
 8000610:	bf00      	nop
 8000612:	370c      	adds	r7, #12
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr
 800061c:	e000e100 	.word	0xe000e100
 8000620:	e000ed00 	.word	0xe000ed00

08000624 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000624:	b480      	push	{r7}
 8000626:	b089      	sub	sp, #36	; 0x24
 8000628:	af00      	add	r7, sp, #0
 800062a:	60f8      	str	r0, [r7, #12]
 800062c:	60b9      	str	r1, [r7, #8]
 800062e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	f003 0307 	and.w	r3, r3, #7
 8000636:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000638:	69fb      	ldr	r3, [r7, #28]
 800063a:	f1c3 0307 	rsb	r3, r3, #7
 800063e:	2b04      	cmp	r3, #4
 8000640:	bf28      	it	cs
 8000642:	2304      	movcs	r3, #4
 8000644:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000646:	69fb      	ldr	r3, [r7, #28]
 8000648:	3304      	adds	r3, #4
 800064a:	2b06      	cmp	r3, #6
 800064c:	d902      	bls.n	8000654 <NVIC_EncodePriority+0x30>
 800064e:	69fb      	ldr	r3, [r7, #28]
 8000650:	3b03      	subs	r3, #3
 8000652:	e000      	b.n	8000656 <NVIC_EncodePriority+0x32>
 8000654:	2300      	movs	r3, #0
 8000656:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000658:	f04f 32ff 	mov.w	r2, #4294967295
 800065c:	69bb      	ldr	r3, [r7, #24]
 800065e:	fa02 f303 	lsl.w	r3, r2, r3
 8000662:	43da      	mvns	r2, r3
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	401a      	ands	r2, r3
 8000668:	697b      	ldr	r3, [r7, #20]
 800066a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800066c:	f04f 31ff 	mov.w	r1, #4294967295
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	fa01 f303 	lsl.w	r3, r1, r3
 8000676:	43d9      	mvns	r1, r3
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800067c:	4313      	orrs	r3, r2
         );
}
 800067e:	4618      	mov	r0, r3
 8000680:	3724      	adds	r7, #36	; 0x24
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
	...

0800068c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	3b01      	subs	r3, #1
 8000698:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800069c:	d301      	bcc.n	80006a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800069e:	2301      	movs	r3, #1
 80006a0:	e00f      	b.n	80006c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006a2:	4a0a      	ldr	r2, [pc, #40]	; (80006cc <SysTick_Config+0x40>)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	3b01      	subs	r3, #1
 80006a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006aa:	210f      	movs	r1, #15
 80006ac:	f04f 30ff 	mov.w	r0, #4294967295
 80006b0:	f7ff ff8e 	bl	80005d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006b4:	4b05      	ldr	r3, [pc, #20]	; (80006cc <SysTick_Config+0x40>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ba:	4b04      	ldr	r3, [pc, #16]	; (80006cc <SysTick_Config+0x40>)
 80006bc:	2207      	movs	r2, #7
 80006be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006c0:	2300      	movs	r3, #0
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	3708      	adds	r7, #8
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	e000e010 	.word	0xe000e010

080006d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006d8:	6878      	ldr	r0, [r7, #4]
 80006da:	f7ff ff47 	bl	800056c <__NVIC_SetPriorityGrouping>
}
 80006de:	bf00      	nop
 80006e0:	3708      	adds	r7, #8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}

080006e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006e6:	b580      	push	{r7, lr}
 80006e8:	b086      	sub	sp, #24
 80006ea:	af00      	add	r7, sp, #0
 80006ec:	4603      	mov	r3, r0
 80006ee:	60b9      	str	r1, [r7, #8]
 80006f0:	607a      	str	r2, [r7, #4]
 80006f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80006f4:	2300      	movs	r3, #0
 80006f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80006f8:	f7ff ff5c 	bl	80005b4 <__NVIC_GetPriorityGrouping>
 80006fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006fe:	687a      	ldr	r2, [r7, #4]
 8000700:	68b9      	ldr	r1, [r7, #8]
 8000702:	6978      	ldr	r0, [r7, #20]
 8000704:	f7ff ff8e 	bl	8000624 <NVIC_EncodePriority>
 8000708:	4602      	mov	r2, r0
 800070a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800070e:	4611      	mov	r1, r2
 8000710:	4618      	mov	r0, r3
 8000712:	f7ff ff5d 	bl	80005d0 <__NVIC_SetPriority>
}
 8000716:	bf00      	nop
 8000718:	3718      	adds	r7, #24
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}

0800071e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800071e:	b580      	push	{r7, lr}
 8000720:	b082      	sub	sp, #8
 8000722:	af00      	add	r7, sp, #0
 8000724:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000726:	6878      	ldr	r0, [r7, #4]
 8000728:	f7ff ffb0 	bl	800068c <SysTick_Config>
 800072c:	4603      	mov	r3, r0
}
 800072e:	4618      	mov	r0, r3
 8000730:	3708      	adds	r7, #8
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
	...

08000738 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800073c:	4b04      	ldr	r3, [pc, #16]	; (8000750 <HAL_PWREx_GetVoltageRange+0x18>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000744:	4618      	mov	r0, r3
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop
 8000750:	40007000 	.word	0x40007000

08000754 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000754:	b480      	push	{r7}
 8000756:	b085      	sub	sp, #20
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000762:	d130      	bne.n	80007c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000764:	4b23      	ldr	r3, [pc, #140]	; (80007f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800076c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000770:	d038      	beq.n	80007e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000772:	4b20      	ldr	r3, [pc, #128]	; (80007f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800077a:	4a1e      	ldr	r2, [pc, #120]	; (80007f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800077c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000780:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000782:	4b1d      	ldr	r3, [pc, #116]	; (80007f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	2232      	movs	r2, #50	; 0x32
 8000788:	fb02 f303 	mul.w	r3, r2, r3
 800078c:	4a1b      	ldr	r2, [pc, #108]	; (80007fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800078e:	fba2 2303 	umull	r2, r3, r2, r3
 8000792:	0c9b      	lsrs	r3, r3, #18
 8000794:	3301      	adds	r3, #1
 8000796:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000798:	e002      	b.n	80007a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	3b01      	subs	r3, #1
 800079e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007a0:	4b14      	ldr	r3, [pc, #80]	; (80007f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007a2:	695b      	ldr	r3, [r3, #20]
 80007a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80007ac:	d102      	bne.n	80007b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d1f2      	bne.n	800079a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80007b4:	4b0f      	ldr	r3, [pc, #60]	; (80007f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007b6:	695b      	ldr	r3, [r3, #20]
 80007b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80007c0:	d110      	bne.n	80007e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80007c2:	2303      	movs	r3, #3
 80007c4:	e00f      	b.n	80007e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80007c6:	4b0b      	ldr	r3, [pc, #44]	; (80007f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80007ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80007d2:	d007      	beq.n	80007e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80007d4:	4b07      	ldr	r3, [pc, #28]	; (80007f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80007dc:	4a05      	ldr	r2, [pc, #20]	; (80007f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80007de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80007e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80007e4:	2300      	movs	r3, #0
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	3714      	adds	r7, #20
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	40007000 	.word	0x40007000
 80007f8:	20000000 	.word	0x20000000
 80007fc:	431bde83 	.word	0x431bde83

08000800 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b088      	sub	sp, #32
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d102      	bne.n	8000814 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800080e:	2301      	movs	r3, #1
 8000810:	f000 bc02 	b.w	8001018 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000814:	4b96      	ldr	r3, [pc, #600]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 8000816:	689b      	ldr	r3, [r3, #8]
 8000818:	f003 030c 	and.w	r3, r3, #12
 800081c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800081e:	4b94      	ldr	r3, [pc, #592]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 8000820:	68db      	ldr	r3, [r3, #12]
 8000822:	f003 0303 	and.w	r3, r3, #3
 8000826:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f003 0310 	and.w	r3, r3, #16
 8000830:	2b00      	cmp	r3, #0
 8000832:	f000 80e4 	beq.w	80009fe <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000836:	69bb      	ldr	r3, [r7, #24]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d007      	beq.n	800084c <HAL_RCC_OscConfig+0x4c>
 800083c:	69bb      	ldr	r3, [r7, #24]
 800083e:	2b0c      	cmp	r3, #12
 8000840:	f040 808b 	bne.w	800095a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	2b01      	cmp	r3, #1
 8000848:	f040 8087 	bne.w	800095a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800084c:	4b88      	ldr	r3, [pc, #544]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	f003 0302 	and.w	r3, r3, #2
 8000854:	2b00      	cmp	r3, #0
 8000856:	d005      	beq.n	8000864 <HAL_RCC_OscConfig+0x64>
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	699b      	ldr	r3, [r3, #24]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d101      	bne.n	8000864 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000860:	2301      	movs	r3, #1
 8000862:	e3d9      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	6a1a      	ldr	r2, [r3, #32]
 8000868:	4b81      	ldr	r3, [pc, #516]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	f003 0308 	and.w	r3, r3, #8
 8000870:	2b00      	cmp	r3, #0
 8000872:	d004      	beq.n	800087e <HAL_RCC_OscConfig+0x7e>
 8000874:	4b7e      	ldr	r3, [pc, #504]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800087c:	e005      	b.n	800088a <HAL_RCC_OscConfig+0x8a>
 800087e:	4b7c      	ldr	r3, [pc, #496]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 8000880:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000884:	091b      	lsrs	r3, r3, #4
 8000886:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800088a:	4293      	cmp	r3, r2
 800088c:	d223      	bcs.n	80008d6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	6a1b      	ldr	r3, [r3, #32]
 8000892:	4618      	mov	r0, r3
 8000894:	f000 fd54 	bl	8001340 <RCC_SetFlashLatencyFromMSIRange>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800089e:	2301      	movs	r3, #1
 80008a0:	e3ba      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80008a2:	4b73      	ldr	r3, [pc, #460]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	4a72      	ldr	r2, [pc, #456]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80008a8:	f043 0308 	orr.w	r3, r3, #8
 80008ac:	6013      	str	r3, [r2, #0]
 80008ae:	4b70      	ldr	r3, [pc, #448]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	6a1b      	ldr	r3, [r3, #32]
 80008ba:	496d      	ldr	r1, [pc, #436]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80008bc:	4313      	orrs	r3, r2
 80008be:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80008c0:	4b6b      	ldr	r3, [pc, #428]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	69db      	ldr	r3, [r3, #28]
 80008cc:	021b      	lsls	r3, r3, #8
 80008ce:	4968      	ldr	r1, [pc, #416]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80008d0:	4313      	orrs	r3, r2
 80008d2:	604b      	str	r3, [r1, #4]
 80008d4:	e025      	b.n	8000922 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80008d6:	4b66      	ldr	r3, [pc, #408]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	4a65      	ldr	r2, [pc, #404]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80008dc:	f043 0308 	orr.w	r3, r3, #8
 80008e0:	6013      	str	r3, [r2, #0]
 80008e2:	4b63      	ldr	r3, [pc, #396]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	6a1b      	ldr	r3, [r3, #32]
 80008ee:	4960      	ldr	r1, [pc, #384]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80008f0:	4313      	orrs	r3, r2
 80008f2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80008f4:	4b5e      	ldr	r3, [pc, #376]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	69db      	ldr	r3, [r3, #28]
 8000900:	021b      	lsls	r3, r3, #8
 8000902:	495b      	ldr	r1, [pc, #364]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 8000904:	4313      	orrs	r3, r2
 8000906:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000908:	69bb      	ldr	r3, [r7, #24]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d109      	bne.n	8000922 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	6a1b      	ldr	r3, [r3, #32]
 8000912:	4618      	mov	r0, r3
 8000914:	f000 fd14 	bl	8001340 <RCC_SetFlashLatencyFromMSIRange>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	e37a      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000922:	f000 fc81 	bl	8001228 <HAL_RCC_GetSysClockFreq>
 8000926:	4602      	mov	r2, r0
 8000928:	4b51      	ldr	r3, [pc, #324]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 800092a:	689b      	ldr	r3, [r3, #8]
 800092c:	091b      	lsrs	r3, r3, #4
 800092e:	f003 030f 	and.w	r3, r3, #15
 8000932:	4950      	ldr	r1, [pc, #320]	; (8000a74 <HAL_RCC_OscConfig+0x274>)
 8000934:	5ccb      	ldrb	r3, [r1, r3]
 8000936:	f003 031f 	and.w	r3, r3, #31
 800093a:	fa22 f303 	lsr.w	r3, r2, r3
 800093e:	4a4e      	ldr	r2, [pc, #312]	; (8000a78 <HAL_RCC_OscConfig+0x278>)
 8000940:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000942:	4b4e      	ldr	r3, [pc, #312]	; (8000a7c <HAL_RCC_OscConfig+0x27c>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4618      	mov	r0, r3
 8000948:	f7ff fdb4 	bl	80004b4 <HAL_InitTick>
 800094c:	4603      	mov	r3, r0
 800094e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000950:	7bfb      	ldrb	r3, [r7, #15]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d052      	beq.n	80009fc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000956:	7bfb      	ldrb	r3, [r7, #15]
 8000958:	e35e      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	699b      	ldr	r3, [r3, #24]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d032      	beq.n	80009c8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000962:	4b43      	ldr	r3, [pc, #268]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4a42      	ldr	r2, [pc, #264]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 8000968:	f043 0301 	orr.w	r3, r3, #1
 800096c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800096e:	f7ff fdf1 	bl	8000554 <HAL_GetTick>
 8000972:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000974:	e008      	b.n	8000988 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000976:	f7ff fded 	bl	8000554 <HAL_GetTick>
 800097a:	4602      	mov	r2, r0
 800097c:	693b      	ldr	r3, [r7, #16]
 800097e:	1ad3      	subs	r3, r2, r3
 8000980:	2b02      	cmp	r3, #2
 8000982:	d901      	bls.n	8000988 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000984:	2303      	movs	r3, #3
 8000986:	e347      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000988:	4b39      	ldr	r3, [pc, #228]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f003 0302 	and.w	r3, r3, #2
 8000990:	2b00      	cmp	r3, #0
 8000992:	d0f0      	beq.n	8000976 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000994:	4b36      	ldr	r3, [pc, #216]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a35      	ldr	r2, [pc, #212]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 800099a:	f043 0308 	orr.w	r3, r3, #8
 800099e:	6013      	str	r3, [r2, #0]
 80009a0:	4b33      	ldr	r3, [pc, #204]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	6a1b      	ldr	r3, [r3, #32]
 80009ac:	4930      	ldr	r1, [pc, #192]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80009ae:	4313      	orrs	r3, r2
 80009b0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80009b2:	4b2f      	ldr	r3, [pc, #188]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	69db      	ldr	r3, [r3, #28]
 80009be:	021b      	lsls	r3, r3, #8
 80009c0:	492b      	ldr	r1, [pc, #172]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80009c2:	4313      	orrs	r3, r2
 80009c4:	604b      	str	r3, [r1, #4]
 80009c6:	e01a      	b.n	80009fe <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80009c8:	4b29      	ldr	r3, [pc, #164]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a28      	ldr	r2, [pc, #160]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80009ce:	f023 0301 	bic.w	r3, r3, #1
 80009d2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80009d4:	f7ff fdbe 	bl	8000554 <HAL_GetTick>
 80009d8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80009da:	e008      	b.n	80009ee <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80009dc:	f7ff fdba 	bl	8000554 <HAL_GetTick>
 80009e0:	4602      	mov	r2, r0
 80009e2:	693b      	ldr	r3, [r7, #16]
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	2b02      	cmp	r3, #2
 80009e8:	d901      	bls.n	80009ee <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80009ea:	2303      	movs	r3, #3
 80009ec:	e314      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80009ee:	4b20      	ldr	r3, [pc, #128]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	f003 0302 	and.w	r3, r3, #2
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d1f0      	bne.n	80009dc <HAL_RCC_OscConfig+0x1dc>
 80009fa:	e000      	b.n	80009fe <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80009fc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d073      	beq.n	8000af2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000a0a:	69bb      	ldr	r3, [r7, #24]
 8000a0c:	2b08      	cmp	r3, #8
 8000a0e:	d005      	beq.n	8000a1c <HAL_RCC_OscConfig+0x21c>
 8000a10:	69bb      	ldr	r3, [r7, #24]
 8000a12:	2b0c      	cmp	r3, #12
 8000a14:	d10e      	bne.n	8000a34 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	2b03      	cmp	r3, #3
 8000a1a:	d10b      	bne.n	8000a34 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a1c:	4b14      	ldr	r3, [pc, #80]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d063      	beq.n	8000af0 <HAL_RCC_OscConfig+0x2f0>
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d15f      	bne.n	8000af0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000a30:	2301      	movs	r3, #1
 8000a32:	e2f1      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a3c:	d106      	bne.n	8000a4c <HAL_RCC_OscConfig+0x24c>
 8000a3e:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a0b      	ldr	r2, [pc, #44]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 8000a44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a48:	6013      	str	r3, [r2, #0]
 8000a4a:	e025      	b.n	8000a98 <HAL_RCC_OscConfig+0x298>
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000a54:	d114      	bne.n	8000a80 <HAL_RCC_OscConfig+0x280>
 8000a56:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4a05      	ldr	r2, [pc, #20]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 8000a5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a60:	6013      	str	r3, [r2, #0]
 8000a62:	4b03      	ldr	r3, [pc, #12]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4a02      	ldr	r2, [pc, #8]	; (8000a70 <HAL_RCC_OscConfig+0x270>)
 8000a68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a6c:	6013      	str	r3, [r2, #0]
 8000a6e:	e013      	b.n	8000a98 <HAL_RCC_OscConfig+0x298>
 8000a70:	40021000 	.word	0x40021000
 8000a74:	08001a14 	.word	0x08001a14
 8000a78:	20000000 	.word	0x20000000
 8000a7c:	20000004 	.word	0x20000004
 8000a80:	4ba0      	ldr	r3, [pc, #640]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a9f      	ldr	r2, [pc, #636]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000a86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a8a:	6013      	str	r3, [r2, #0]
 8000a8c:	4b9d      	ldr	r3, [pc, #628]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a9c      	ldr	r2, [pc, #624]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000a92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d013      	beq.n	8000ac8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000aa0:	f7ff fd58 	bl	8000554 <HAL_GetTick>
 8000aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000aa6:	e008      	b.n	8000aba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000aa8:	f7ff fd54 	bl	8000554 <HAL_GetTick>
 8000aac:	4602      	mov	r2, r0
 8000aae:	693b      	ldr	r3, [r7, #16]
 8000ab0:	1ad3      	subs	r3, r2, r3
 8000ab2:	2b64      	cmp	r3, #100	; 0x64
 8000ab4:	d901      	bls.n	8000aba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000ab6:	2303      	movs	r3, #3
 8000ab8:	e2ae      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000aba:	4b92      	ldr	r3, [pc, #584]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d0f0      	beq.n	8000aa8 <HAL_RCC_OscConfig+0x2a8>
 8000ac6:	e014      	b.n	8000af2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ac8:	f7ff fd44 	bl	8000554 <HAL_GetTick>
 8000acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ace:	e008      	b.n	8000ae2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ad0:	f7ff fd40 	bl	8000554 <HAL_GetTick>
 8000ad4:	4602      	mov	r2, r0
 8000ad6:	693b      	ldr	r3, [r7, #16]
 8000ad8:	1ad3      	subs	r3, r2, r3
 8000ada:	2b64      	cmp	r3, #100	; 0x64
 8000adc:	d901      	bls.n	8000ae2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000ade:	2303      	movs	r3, #3
 8000ae0:	e29a      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ae2:	4b88      	ldr	r3, [pc, #544]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d1f0      	bne.n	8000ad0 <HAL_RCC_OscConfig+0x2d0>
 8000aee:	e000      	b.n	8000af2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000af0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	f003 0302 	and.w	r3, r3, #2
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d060      	beq.n	8000bc0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000afe:	69bb      	ldr	r3, [r7, #24]
 8000b00:	2b04      	cmp	r3, #4
 8000b02:	d005      	beq.n	8000b10 <HAL_RCC_OscConfig+0x310>
 8000b04:	69bb      	ldr	r3, [r7, #24]
 8000b06:	2b0c      	cmp	r3, #12
 8000b08:	d119      	bne.n	8000b3e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	2b02      	cmp	r3, #2
 8000b0e:	d116      	bne.n	8000b3e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000b10:	4b7c      	ldr	r3, [pc, #496]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d005      	beq.n	8000b28 <HAL_RCC_OscConfig+0x328>
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d101      	bne.n	8000b28 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000b24:	2301      	movs	r3, #1
 8000b26:	e277      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b28:	4b76      	ldr	r3, [pc, #472]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	691b      	ldr	r3, [r3, #16]
 8000b34:	061b      	lsls	r3, r3, #24
 8000b36:	4973      	ldr	r1, [pc, #460]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000b3c:	e040      	b.n	8000bc0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	68db      	ldr	r3, [r3, #12]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d023      	beq.n	8000b8e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b46:	4b6f      	ldr	r3, [pc, #444]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a6e      	ldr	r2, [pc, #440]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000b4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b52:	f7ff fcff 	bl	8000554 <HAL_GetTick>
 8000b56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000b58:	e008      	b.n	8000b6c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000b5a:	f7ff fcfb 	bl	8000554 <HAL_GetTick>
 8000b5e:	4602      	mov	r2, r0
 8000b60:	693b      	ldr	r3, [r7, #16]
 8000b62:	1ad3      	subs	r3, r2, r3
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	d901      	bls.n	8000b6c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000b68:	2303      	movs	r3, #3
 8000b6a:	e255      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000b6c:	4b65      	ldr	r3, [pc, #404]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d0f0      	beq.n	8000b5a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b78:	4b62      	ldr	r3, [pc, #392]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	691b      	ldr	r3, [r3, #16]
 8000b84:	061b      	lsls	r3, r3, #24
 8000b86:	495f      	ldr	r1, [pc, #380]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	604b      	str	r3, [r1, #4]
 8000b8c:	e018      	b.n	8000bc0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000b8e:	4b5d      	ldr	r3, [pc, #372]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a5c      	ldr	r2, [pc, #368]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000b94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000b98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b9a:	f7ff fcdb 	bl	8000554 <HAL_GetTick>
 8000b9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000ba0:	e008      	b.n	8000bb4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ba2:	f7ff fcd7 	bl	8000554 <HAL_GetTick>
 8000ba6:	4602      	mov	r2, r0
 8000ba8:	693b      	ldr	r3, [r7, #16]
 8000baa:	1ad3      	subs	r3, r2, r3
 8000bac:	2b02      	cmp	r3, #2
 8000bae:	d901      	bls.n	8000bb4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000bb0:	2303      	movs	r3, #3
 8000bb2:	e231      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000bb4:	4b53      	ldr	r3, [pc, #332]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d1f0      	bne.n	8000ba2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f003 0308 	and.w	r3, r3, #8
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d03c      	beq.n	8000c46 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	695b      	ldr	r3, [r3, #20]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d01c      	beq.n	8000c0e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000bd4:	4b4b      	ldr	r3, [pc, #300]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000bd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000bda:	4a4a      	ldr	r2, [pc, #296]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000bdc:	f043 0301 	orr.w	r3, r3, #1
 8000be0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000be4:	f7ff fcb6 	bl	8000554 <HAL_GetTick>
 8000be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000bea:	e008      	b.n	8000bfe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000bec:	f7ff fcb2 	bl	8000554 <HAL_GetTick>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	2b02      	cmp	r3, #2
 8000bf8:	d901      	bls.n	8000bfe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	e20c      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000bfe:	4b41      	ldr	r3, [pc, #260]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000c00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c04:	f003 0302 	and.w	r3, r3, #2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d0ef      	beq.n	8000bec <HAL_RCC_OscConfig+0x3ec>
 8000c0c:	e01b      	b.n	8000c46 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c0e:	4b3d      	ldr	r3, [pc, #244]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000c10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c14:	4a3b      	ldr	r2, [pc, #236]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000c16:	f023 0301 	bic.w	r3, r3, #1
 8000c1a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c1e:	f7ff fc99 	bl	8000554 <HAL_GetTick>
 8000c22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000c24:	e008      	b.n	8000c38 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c26:	f7ff fc95 	bl	8000554 <HAL_GetTick>
 8000c2a:	4602      	mov	r2, r0
 8000c2c:	693b      	ldr	r3, [r7, #16]
 8000c2e:	1ad3      	subs	r3, r2, r3
 8000c30:	2b02      	cmp	r3, #2
 8000c32:	d901      	bls.n	8000c38 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000c34:	2303      	movs	r3, #3
 8000c36:	e1ef      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000c38:	4b32      	ldr	r3, [pc, #200]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000c3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c3e:	f003 0302 	and.w	r3, r3, #2
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d1ef      	bne.n	8000c26 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	f003 0304 	and.w	r3, r3, #4
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	f000 80a6 	beq.w	8000da0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000c54:	2300      	movs	r3, #0
 8000c56:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000c58:	4b2a      	ldr	r3, [pc, #168]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d10d      	bne.n	8000c80 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c64:	4b27      	ldr	r3, [pc, #156]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c68:	4a26      	ldr	r2, [pc, #152]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000c6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c6e:	6593      	str	r3, [r2, #88]	; 0x58
 8000c70:	4b24      	ldr	r3, [pc, #144]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c78:	60bb      	str	r3, [r7, #8]
 8000c7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000c80:	4b21      	ldr	r3, [pc, #132]	; (8000d08 <HAL_RCC_OscConfig+0x508>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d118      	bne.n	8000cbe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000c8c:	4b1e      	ldr	r3, [pc, #120]	; (8000d08 <HAL_RCC_OscConfig+0x508>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a1d      	ldr	r2, [pc, #116]	; (8000d08 <HAL_RCC_OscConfig+0x508>)
 8000c92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c96:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000c98:	f7ff fc5c 	bl	8000554 <HAL_GetTick>
 8000c9c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000c9e:	e008      	b.n	8000cb2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ca0:	f7ff fc58 	bl	8000554 <HAL_GetTick>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	693b      	ldr	r3, [r7, #16]
 8000ca8:	1ad3      	subs	r3, r2, r3
 8000caa:	2b02      	cmp	r3, #2
 8000cac:	d901      	bls.n	8000cb2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000cae:	2303      	movs	r3, #3
 8000cb0:	e1b2      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000cb2:	4b15      	ldr	r3, [pc, #84]	; (8000d08 <HAL_RCC_OscConfig+0x508>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d0f0      	beq.n	8000ca0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	689b      	ldr	r3, [r3, #8]
 8000cc2:	2b01      	cmp	r3, #1
 8000cc4:	d108      	bne.n	8000cd8 <HAL_RCC_OscConfig+0x4d8>
 8000cc6:	4b0f      	ldr	r3, [pc, #60]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000ccc:	4a0d      	ldr	r2, [pc, #52]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000cce:	f043 0301 	orr.w	r3, r3, #1
 8000cd2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000cd6:	e029      	b.n	8000d2c <HAL_RCC_OscConfig+0x52c>
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	689b      	ldr	r3, [r3, #8]
 8000cdc:	2b05      	cmp	r3, #5
 8000cde:	d115      	bne.n	8000d0c <HAL_RCC_OscConfig+0x50c>
 8000ce0:	4b08      	ldr	r3, [pc, #32]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000ce6:	4a07      	ldr	r2, [pc, #28]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000ce8:	f043 0304 	orr.w	r3, r3, #4
 8000cec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000cf0:	4b04      	ldr	r3, [pc, #16]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000cf6:	4a03      	ldr	r2, [pc, #12]	; (8000d04 <HAL_RCC_OscConfig+0x504>)
 8000cf8:	f043 0301 	orr.w	r3, r3, #1
 8000cfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000d00:	e014      	b.n	8000d2c <HAL_RCC_OscConfig+0x52c>
 8000d02:	bf00      	nop
 8000d04:	40021000 	.word	0x40021000
 8000d08:	40007000 	.word	0x40007000
 8000d0c:	4b9a      	ldr	r3, [pc, #616]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d12:	4a99      	ldr	r2, [pc, #612]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000d14:	f023 0301 	bic.w	r3, r3, #1
 8000d18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000d1c:	4b96      	ldr	r3, [pc, #600]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d22:	4a95      	ldr	r2, [pc, #596]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000d24:	f023 0304 	bic.w	r3, r3, #4
 8000d28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	689b      	ldr	r3, [r3, #8]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d016      	beq.n	8000d62 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d34:	f7ff fc0e 	bl	8000554 <HAL_GetTick>
 8000d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000d3a:	e00a      	b.n	8000d52 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d3c:	f7ff fc0a 	bl	8000554 <HAL_GetTick>
 8000d40:	4602      	mov	r2, r0
 8000d42:	693b      	ldr	r3, [r7, #16]
 8000d44:	1ad3      	subs	r3, r2, r3
 8000d46:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d901      	bls.n	8000d52 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8000d4e:	2303      	movs	r3, #3
 8000d50:	e162      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000d52:	4b89      	ldr	r3, [pc, #548]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d58:	f003 0302 	and.w	r3, r3, #2
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d0ed      	beq.n	8000d3c <HAL_RCC_OscConfig+0x53c>
 8000d60:	e015      	b.n	8000d8e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d62:	f7ff fbf7 	bl	8000554 <HAL_GetTick>
 8000d66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000d68:	e00a      	b.n	8000d80 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d6a:	f7ff fbf3 	bl	8000554 <HAL_GetTick>
 8000d6e:	4602      	mov	r2, r0
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	1ad3      	subs	r3, r2, r3
 8000d74:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d901      	bls.n	8000d80 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	e14b      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000d80:	4b7d      	ldr	r3, [pc, #500]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d86:	f003 0302 	and.w	r3, r3, #2
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d1ed      	bne.n	8000d6a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000d8e:	7ffb      	ldrb	r3, [r7, #31]
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d105      	bne.n	8000da0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d94:	4b78      	ldr	r3, [pc, #480]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000d96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d98:	4a77      	ldr	r2, [pc, #476]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000d9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000d9e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f003 0320 	and.w	r3, r3, #32
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d03c      	beq.n	8000e26 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d01c      	beq.n	8000dee <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000db4:	4b70      	ldr	r3, [pc, #448]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000db6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000dba:	4a6f      	ldr	r2, [pc, #444]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000dbc:	f043 0301 	orr.w	r3, r3, #1
 8000dc0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000dc4:	f7ff fbc6 	bl	8000554 <HAL_GetTick>
 8000dc8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000dca:	e008      	b.n	8000dde <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000dcc:	f7ff fbc2 	bl	8000554 <HAL_GetTick>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	d901      	bls.n	8000dde <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8000dda:	2303      	movs	r3, #3
 8000ddc:	e11c      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000dde:	4b66      	ldr	r3, [pc, #408]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000de0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000de4:	f003 0302 	and.w	r3, r3, #2
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d0ef      	beq.n	8000dcc <HAL_RCC_OscConfig+0x5cc>
 8000dec:	e01b      	b.n	8000e26 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000dee:	4b62      	ldr	r3, [pc, #392]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000df0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000df4:	4a60      	ldr	r2, [pc, #384]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000df6:	f023 0301 	bic.w	r3, r3, #1
 8000dfa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000dfe:	f7ff fba9 	bl	8000554 <HAL_GetTick>
 8000e02:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000e04:	e008      	b.n	8000e18 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000e06:	f7ff fba5 	bl	8000554 <HAL_GetTick>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	1ad3      	subs	r3, r2, r3
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d901      	bls.n	8000e18 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8000e14:	2303      	movs	r3, #3
 8000e16:	e0ff      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000e18:	4b57      	ldr	r3, [pc, #348]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000e1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000e1e:	f003 0302 	and.w	r3, r3, #2
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d1ef      	bne.n	8000e06 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	f000 80f3 	beq.w	8001016 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e34:	2b02      	cmp	r3, #2
 8000e36:	f040 80c9 	bne.w	8000fcc <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8000e3a:	4b4f      	ldr	r3, [pc, #316]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000e3c:	68db      	ldr	r3, [r3, #12]
 8000e3e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	f003 0203 	and.w	r2, r3, #3
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d12c      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e58:	3b01      	subs	r3, #1
 8000e5a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d123      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e6a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000e6c:	429a      	cmp	r2, r3
 8000e6e:	d11b      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e7a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d113      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e8a:	085b      	lsrs	r3, r3, #1
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d109      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e9e:	085b      	lsrs	r3, r3, #1
 8000ea0:	3b01      	subs	r3, #1
 8000ea2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d06b      	beq.n	8000f80 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000ea8:	69bb      	ldr	r3, [r7, #24]
 8000eaa:	2b0c      	cmp	r3, #12
 8000eac:	d062      	beq.n	8000f74 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8000eae:	4b32      	ldr	r3, [pc, #200]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e0ac      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8000ebe:	4b2e      	ldr	r3, [pc, #184]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a2d      	ldr	r2, [pc, #180]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000ec4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000ec8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000eca:	f7ff fb43 	bl	8000554 <HAL_GetTick>
 8000ece:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000ed0:	e008      	b.n	8000ee4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ed2:	f7ff fb3f 	bl	8000554 <HAL_GetTick>
 8000ed6:	4602      	mov	r2, r0
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	1ad3      	subs	r3, r2, r3
 8000edc:	2b02      	cmp	r3, #2
 8000ede:	d901      	bls.n	8000ee4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8000ee0:	2303      	movs	r3, #3
 8000ee2:	e099      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000ee4:	4b24      	ldr	r3, [pc, #144]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d1f0      	bne.n	8000ed2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ef0:	4b21      	ldr	r3, [pc, #132]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000ef2:	68da      	ldr	r2, [r3, #12]
 8000ef4:	4b21      	ldr	r3, [pc, #132]	; (8000f7c <HAL_RCC_OscConfig+0x77c>)
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	687a      	ldr	r2, [r7, #4]
 8000efa:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8000efc:	687a      	ldr	r2, [r7, #4]
 8000efe:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000f00:	3a01      	subs	r2, #1
 8000f02:	0112      	lsls	r2, r2, #4
 8000f04:	4311      	orrs	r1, r2
 8000f06:	687a      	ldr	r2, [r7, #4]
 8000f08:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000f0a:	0212      	lsls	r2, r2, #8
 8000f0c:	4311      	orrs	r1, r2
 8000f0e:	687a      	ldr	r2, [r7, #4]
 8000f10:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8000f12:	0852      	lsrs	r2, r2, #1
 8000f14:	3a01      	subs	r2, #1
 8000f16:	0552      	lsls	r2, r2, #21
 8000f18:	4311      	orrs	r1, r2
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000f1e:	0852      	lsrs	r2, r2, #1
 8000f20:	3a01      	subs	r2, #1
 8000f22:	0652      	lsls	r2, r2, #25
 8000f24:	4311      	orrs	r1, r2
 8000f26:	687a      	ldr	r2, [r7, #4]
 8000f28:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000f2a:	06d2      	lsls	r2, r2, #27
 8000f2c:	430a      	orrs	r2, r1
 8000f2e:	4912      	ldr	r1, [pc, #72]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000f30:	4313      	orrs	r3, r2
 8000f32:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8000f34:	4b10      	ldr	r3, [pc, #64]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a0f      	ldr	r2, [pc, #60]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000f3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f3e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000f40:	4b0d      	ldr	r3, [pc, #52]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	4a0c      	ldr	r2, [pc, #48]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000f46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f4a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000f4c:	f7ff fb02 	bl	8000554 <HAL_GetTick>
 8000f50:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f52:	e008      	b.n	8000f66 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f54:	f7ff fafe 	bl	8000554 <HAL_GetTick>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	2b02      	cmp	r3, #2
 8000f60:	d901      	bls.n	8000f66 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8000f62:	2303      	movs	r3, #3
 8000f64:	e058      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f66:	4b04      	ldr	r3, [pc, #16]	; (8000f78 <HAL_RCC_OscConfig+0x778>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d0f0      	beq.n	8000f54 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000f72:	e050      	b.n	8001016 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8000f74:	2301      	movs	r3, #1
 8000f76:	e04f      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f80:	4b27      	ldr	r3, [pc, #156]	; (8001020 <HAL_RCC_OscConfig+0x820>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d144      	bne.n	8001016 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8000f8c:	4b24      	ldr	r3, [pc, #144]	; (8001020 <HAL_RCC_OscConfig+0x820>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a23      	ldr	r2, [pc, #140]	; (8001020 <HAL_RCC_OscConfig+0x820>)
 8000f92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f96:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000f98:	4b21      	ldr	r3, [pc, #132]	; (8001020 <HAL_RCC_OscConfig+0x820>)
 8000f9a:	68db      	ldr	r3, [r3, #12]
 8000f9c:	4a20      	ldr	r2, [pc, #128]	; (8001020 <HAL_RCC_OscConfig+0x820>)
 8000f9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000fa2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8000fa4:	f7ff fad6 	bl	8000554 <HAL_GetTick>
 8000fa8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000faa:	e008      	b.n	8000fbe <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fac:	f7ff fad2 	bl	8000554 <HAL_GetTick>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d901      	bls.n	8000fbe <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	e02c      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000fbe:	4b18      	ldr	r3, [pc, #96]	; (8001020 <HAL_RCC_OscConfig+0x820>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d0f0      	beq.n	8000fac <HAL_RCC_OscConfig+0x7ac>
 8000fca:	e024      	b.n	8001016 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000fcc:	69bb      	ldr	r3, [r7, #24]
 8000fce:	2b0c      	cmp	r3, #12
 8000fd0:	d01f      	beq.n	8001012 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fd2:	4b13      	ldr	r3, [pc, #76]	; (8001020 <HAL_RCC_OscConfig+0x820>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a12      	ldr	r2, [pc, #72]	; (8001020 <HAL_RCC_OscConfig+0x820>)
 8000fd8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000fdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fde:	f7ff fab9 	bl	8000554 <HAL_GetTick>
 8000fe2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000fe4:	e008      	b.n	8000ff8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fe6:	f7ff fab5 	bl	8000554 <HAL_GetTick>
 8000fea:	4602      	mov	r2, r0
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d901      	bls.n	8000ff8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	e00f      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000ff8:	4b09      	ldr	r3, [pc, #36]	; (8001020 <HAL_RCC_OscConfig+0x820>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001000:	2b00      	cmp	r3, #0
 8001002:	d1f0      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001004:	4b06      	ldr	r3, [pc, #24]	; (8001020 <HAL_RCC_OscConfig+0x820>)
 8001006:	68da      	ldr	r2, [r3, #12]
 8001008:	4905      	ldr	r1, [pc, #20]	; (8001020 <HAL_RCC_OscConfig+0x820>)
 800100a:	4b06      	ldr	r3, [pc, #24]	; (8001024 <HAL_RCC_OscConfig+0x824>)
 800100c:	4013      	ands	r3, r2
 800100e:	60cb      	str	r3, [r1, #12]
 8001010:	e001      	b.n	8001016 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	e000      	b.n	8001018 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8001016:	2300      	movs	r3, #0
}
 8001018:	4618      	mov	r0, r3
 800101a:	3720      	adds	r7, #32
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	40021000 	.word	0x40021000
 8001024:	feeefffc 	.word	0xfeeefffc

08001028 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d101      	bne.n	800103c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001038:	2301      	movs	r3, #1
 800103a:	e0e7      	b.n	800120c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800103c:	4b75      	ldr	r3, [pc, #468]	; (8001214 <HAL_RCC_ClockConfig+0x1ec>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f003 0307 	and.w	r3, r3, #7
 8001044:	683a      	ldr	r2, [r7, #0]
 8001046:	429a      	cmp	r2, r3
 8001048:	d910      	bls.n	800106c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800104a:	4b72      	ldr	r3, [pc, #456]	; (8001214 <HAL_RCC_ClockConfig+0x1ec>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f023 0207 	bic.w	r2, r3, #7
 8001052:	4970      	ldr	r1, [pc, #448]	; (8001214 <HAL_RCC_ClockConfig+0x1ec>)
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	4313      	orrs	r3, r2
 8001058:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800105a:	4b6e      	ldr	r3, [pc, #440]	; (8001214 <HAL_RCC_ClockConfig+0x1ec>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f003 0307 	and.w	r3, r3, #7
 8001062:	683a      	ldr	r2, [r7, #0]
 8001064:	429a      	cmp	r2, r3
 8001066:	d001      	beq.n	800106c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001068:	2301      	movs	r3, #1
 800106a:	e0cf      	b.n	800120c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f003 0302 	and.w	r3, r3, #2
 8001074:	2b00      	cmp	r3, #0
 8001076:	d010      	beq.n	800109a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689a      	ldr	r2, [r3, #8]
 800107c:	4b66      	ldr	r3, [pc, #408]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001084:	429a      	cmp	r2, r3
 8001086:	d908      	bls.n	800109a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001088:	4b63      	ldr	r3, [pc, #396]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	689b      	ldr	r3, [r3, #8]
 8001094:	4960      	ldr	r1, [pc, #384]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 8001096:	4313      	orrs	r3, r2
 8001098:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d04c      	beq.n	8001140 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	2b03      	cmp	r3, #3
 80010ac:	d107      	bne.n	80010be <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010ae:	4b5a      	ldr	r3, [pc, #360]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d121      	bne.n	80010fe <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e0a6      	b.n	800120c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	2b02      	cmp	r3, #2
 80010c4:	d107      	bne.n	80010d6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80010c6:	4b54      	ldr	r3, [pc, #336]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d115      	bne.n	80010fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e09a      	b.n	800120c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d107      	bne.n	80010ee <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80010de:	4b4e      	ldr	r3, [pc, #312]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f003 0302 	and.w	r3, r3, #2
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d109      	bne.n	80010fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	e08e      	b.n	800120c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010ee:	4b4a      	ldr	r3, [pc, #296]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d101      	bne.n	80010fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e086      	b.n	800120c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80010fe:	4b46      	ldr	r3, [pc, #280]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	f023 0203 	bic.w	r2, r3, #3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	4943      	ldr	r1, [pc, #268]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 800110c:	4313      	orrs	r3, r2
 800110e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001110:	f7ff fa20 	bl	8000554 <HAL_GetTick>
 8001114:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001116:	e00a      	b.n	800112e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001118:	f7ff fa1c 	bl	8000554 <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	f241 3288 	movw	r2, #5000	; 0x1388
 8001126:	4293      	cmp	r3, r2
 8001128:	d901      	bls.n	800112e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800112a:	2303      	movs	r3, #3
 800112c:	e06e      	b.n	800120c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800112e:	4b3a      	ldr	r3, [pc, #232]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	f003 020c 	and.w	r2, r3, #12
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	429a      	cmp	r2, r3
 800113e:	d1eb      	bne.n	8001118 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f003 0302 	and.w	r3, r3, #2
 8001148:	2b00      	cmp	r3, #0
 800114a:	d010      	beq.n	800116e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689a      	ldr	r2, [r3, #8]
 8001150:	4b31      	ldr	r3, [pc, #196]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001158:	429a      	cmp	r2, r3
 800115a:	d208      	bcs.n	800116e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800115c:	4b2e      	ldr	r3, [pc, #184]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	689b      	ldr	r3, [r3, #8]
 8001168:	492b      	ldr	r1, [pc, #172]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 800116a:	4313      	orrs	r3, r2
 800116c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800116e:	4b29      	ldr	r3, [pc, #164]	; (8001214 <HAL_RCC_ClockConfig+0x1ec>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f003 0307 	and.w	r3, r3, #7
 8001176:	683a      	ldr	r2, [r7, #0]
 8001178:	429a      	cmp	r2, r3
 800117a:	d210      	bcs.n	800119e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800117c:	4b25      	ldr	r3, [pc, #148]	; (8001214 <HAL_RCC_ClockConfig+0x1ec>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f023 0207 	bic.w	r2, r3, #7
 8001184:	4923      	ldr	r1, [pc, #140]	; (8001214 <HAL_RCC_ClockConfig+0x1ec>)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	4313      	orrs	r3, r2
 800118a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800118c:	4b21      	ldr	r3, [pc, #132]	; (8001214 <HAL_RCC_ClockConfig+0x1ec>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 0307 	and.w	r3, r3, #7
 8001194:	683a      	ldr	r2, [r7, #0]
 8001196:	429a      	cmp	r2, r3
 8001198:	d001      	beq.n	800119e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e036      	b.n	800120c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 0304 	and.w	r3, r3, #4
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d008      	beq.n	80011bc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011aa:	4b1b      	ldr	r3, [pc, #108]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	68db      	ldr	r3, [r3, #12]
 80011b6:	4918      	ldr	r1, [pc, #96]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 80011b8:	4313      	orrs	r3, r2
 80011ba:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f003 0308 	and.w	r3, r3, #8
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d009      	beq.n	80011dc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80011c8:	4b13      	ldr	r3, [pc, #76]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	691b      	ldr	r3, [r3, #16]
 80011d4:	00db      	lsls	r3, r3, #3
 80011d6:	4910      	ldr	r1, [pc, #64]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 80011d8:	4313      	orrs	r3, r2
 80011da:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80011dc:	f000 f824 	bl	8001228 <HAL_RCC_GetSysClockFreq>
 80011e0:	4602      	mov	r2, r0
 80011e2:	4b0d      	ldr	r3, [pc, #52]	; (8001218 <HAL_RCC_ClockConfig+0x1f0>)
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	091b      	lsrs	r3, r3, #4
 80011e8:	f003 030f 	and.w	r3, r3, #15
 80011ec:	490b      	ldr	r1, [pc, #44]	; (800121c <HAL_RCC_ClockConfig+0x1f4>)
 80011ee:	5ccb      	ldrb	r3, [r1, r3]
 80011f0:	f003 031f 	and.w	r3, r3, #31
 80011f4:	fa22 f303 	lsr.w	r3, r2, r3
 80011f8:	4a09      	ldr	r2, [pc, #36]	; (8001220 <HAL_RCC_ClockConfig+0x1f8>)
 80011fa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80011fc:	4b09      	ldr	r3, [pc, #36]	; (8001224 <HAL_RCC_ClockConfig+0x1fc>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff f957 	bl	80004b4 <HAL_InitTick>
 8001206:	4603      	mov	r3, r0
 8001208:	72fb      	strb	r3, [r7, #11]

  return status;
 800120a:	7afb      	ldrb	r3, [r7, #11]
}
 800120c:	4618      	mov	r0, r3
 800120e:	3710      	adds	r7, #16
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40022000 	.word	0x40022000
 8001218:	40021000 	.word	0x40021000
 800121c:	08001a14 	.word	0x08001a14
 8001220:	20000000 	.word	0x20000000
 8001224:	20000004 	.word	0x20000004

08001228 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001228:	b480      	push	{r7}
 800122a:	b089      	sub	sp, #36	; 0x24
 800122c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800122e:	2300      	movs	r3, #0
 8001230:	61fb      	str	r3, [r7, #28]
 8001232:	2300      	movs	r3, #0
 8001234:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001236:	4b3e      	ldr	r3, [pc, #248]	; (8001330 <HAL_RCC_GetSysClockFreq+0x108>)
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	f003 030c 	and.w	r3, r3, #12
 800123e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001240:	4b3b      	ldr	r3, [pc, #236]	; (8001330 <HAL_RCC_GetSysClockFreq+0x108>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	f003 0303 	and.w	r3, r3, #3
 8001248:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d005      	beq.n	800125c <HAL_RCC_GetSysClockFreq+0x34>
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	2b0c      	cmp	r3, #12
 8001254:	d121      	bne.n	800129a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d11e      	bne.n	800129a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800125c:	4b34      	ldr	r3, [pc, #208]	; (8001330 <HAL_RCC_GetSysClockFreq+0x108>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 0308 	and.w	r3, r3, #8
 8001264:	2b00      	cmp	r3, #0
 8001266:	d107      	bne.n	8001278 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001268:	4b31      	ldr	r3, [pc, #196]	; (8001330 <HAL_RCC_GetSysClockFreq+0x108>)
 800126a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800126e:	0a1b      	lsrs	r3, r3, #8
 8001270:	f003 030f 	and.w	r3, r3, #15
 8001274:	61fb      	str	r3, [r7, #28]
 8001276:	e005      	b.n	8001284 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001278:	4b2d      	ldr	r3, [pc, #180]	; (8001330 <HAL_RCC_GetSysClockFreq+0x108>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	091b      	lsrs	r3, r3, #4
 800127e:	f003 030f 	and.w	r3, r3, #15
 8001282:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001284:	4a2b      	ldr	r2, [pc, #172]	; (8001334 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800128c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d10d      	bne.n	80012b0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001298:	e00a      	b.n	80012b0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	2b04      	cmp	r3, #4
 800129e:	d102      	bne.n	80012a6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80012a0:	4b25      	ldr	r3, [pc, #148]	; (8001338 <HAL_RCC_GetSysClockFreq+0x110>)
 80012a2:	61bb      	str	r3, [r7, #24]
 80012a4:	e004      	b.n	80012b0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	2b08      	cmp	r3, #8
 80012aa:	d101      	bne.n	80012b0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80012ac:	4b23      	ldr	r3, [pc, #140]	; (800133c <HAL_RCC_GetSysClockFreq+0x114>)
 80012ae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	2b0c      	cmp	r3, #12
 80012b4:	d134      	bne.n	8001320 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80012b6:	4b1e      	ldr	r3, [pc, #120]	; (8001330 <HAL_RCC_GetSysClockFreq+0x108>)
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	f003 0303 	and.w	r3, r3, #3
 80012be:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d003      	beq.n	80012ce <HAL_RCC_GetSysClockFreq+0xa6>
 80012c6:	68bb      	ldr	r3, [r7, #8]
 80012c8:	2b03      	cmp	r3, #3
 80012ca:	d003      	beq.n	80012d4 <HAL_RCC_GetSysClockFreq+0xac>
 80012cc:	e005      	b.n	80012da <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80012ce:	4b1a      	ldr	r3, [pc, #104]	; (8001338 <HAL_RCC_GetSysClockFreq+0x110>)
 80012d0:	617b      	str	r3, [r7, #20]
      break;
 80012d2:	e005      	b.n	80012e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80012d4:	4b19      	ldr	r3, [pc, #100]	; (800133c <HAL_RCC_GetSysClockFreq+0x114>)
 80012d6:	617b      	str	r3, [r7, #20]
      break;
 80012d8:	e002      	b.n	80012e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	617b      	str	r3, [r7, #20]
      break;
 80012de:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80012e0:	4b13      	ldr	r3, [pc, #76]	; (8001330 <HAL_RCC_GetSysClockFreq+0x108>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	091b      	lsrs	r3, r3, #4
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	3301      	adds	r3, #1
 80012ec:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80012ee:	4b10      	ldr	r3, [pc, #64]	; (8001330 <HAL_RCC_GetSysClockFreq+0x108>)
 80012f0:	68db      	ldr	r3, [r3, #12]
 80012f2:	0a1b      	lsrs	r3, r3, #8
 80012f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80012f8:	697a      	ldr	r2, [r7, #20]
 80012fa:	fb03 f202 	mul.w	r2, r3, r2
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	fbb2 f3f3 	udiv	r3, r2, r3
 8001304:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001306:	4b0a      	ldr	r3, [pc, #40]	; (8001330 <HAL_RCC_GetSysClockFreq+0x108>)
 8001308:	68db      	ldr	r3, [r3, #12]
 800130a:	0e5b      	lsrs	r3, r3, #25
 800130c:	f003 0303 	and.w	r3, r3, #3
 8001310:	3301      	adds	r3, #1
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001316:	697a      	ldr	r2, [r7, #20]
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	fbb2 f3f3 	udiv	r3, r2, r3
 800131e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001320:	69bb      	ldr	r3, [r7, #24]
}
 8001322:	4618      	mov	r0, r3
 8001324:	3724      	adds	r7, #36	; 0x24
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	40021000 	.word	0x40021000
 8001334:	08001a24 	.word	0x08001a24
 8001338:	00f42400 	.word	0x00f42400
 800133c:	007a1200 	.word	0x007a1200

08001340 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001348:	2300      	movs	r3, #0
 800134a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800134c:	4b2a      	ldr	r3, [pc, #168]	; (80013f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800134e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001350:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001354:	2b00      	cmp	r3, #0
 8001356:	d003      	beq.n	8001360 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001358:	f7ff f9ee 	bl	8000738 <HAL_PWREx_GetVoltageRange>
 800135c:	6178      	str	r0, [r7, #20]
 800135e:	e014      	b.n	800138a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001360:	4b25      	ldr	r3, [pc, #148]	; (80013f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001362:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001364:	4a24      	ldr	r2, [pc, #144]	; (80013f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001366:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800136a:	6593      	str	r3, [r2, #88]	; 0x58
 800136c:	4b22      	ldr	r3, [pc, #136]	; (80013f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800136e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001370:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001374:	60fb      	str	r3, [r7, #12]
 8001376:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001378:	f7ff f9de 	bl	8000738 <HAL_PWREx_GetVoltageRange>
 800137c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800137e:	4b1e      	ldr	r3, [pc, #120]	; (80013f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001382:	4a1d      	ldr	r2, [pc, #116]	; (80013f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001384:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001388:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001390:	d10b      	bne.n	80013aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2b80      	cmp	r3, #128	; 0x80
 8001396:	d919      	bls.n	80013cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2ba0      	cmp	r3, #160	; 0xa0
 800139c:	d902      	bls.n	80013a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800139e:	2302      	movs	r3, #2
 80013a0:	613b      	str	r3, [r7, #16]
 80013a2:	e013      	b.n	80013cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80013a4:	2301      	movs	r3, #1
 80013a6:	613b      	str	r3, [r7, #16]
 80013a8:	e010      	b.n	80013cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2b80      	cmp	r3, #128	; 0x80
 80013ae:	d902      	bls.n	80013b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80013b0:	2303      	movs	r3, #3
 80013b2:	613b      	str	r3, [r7, #16]
 80013b4:	e00a      	b.n	80013cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2b80      	cmp	r3, #128	; 0x80
 80013ba:	d102      	bne.n	80013c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80013bc:	2302      	movs	r3, #2
 80013be:	613b      	str	r3, [r7, #16]
 80013c0:	e004      	b.n	80013cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b70      	cmp	r3, #112	; 0x70
 80013c6:	d101      	bne.n	80013cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80013c8:	2301      	movs	r3, #1
 80013ca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80013cc:	4b0b      	ldr	r3, [pc, #44]	; (80013fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f023 0207 	bic.w	r2, r3, #7
 80013d4:	4909      	ldr	r1, [pc, #36]	; (80013fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	4313      	orrs	r3, r2
 80013da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80013dc:	4b07      	ldr	r3, [pc, #28]	; (80013fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 0307 	and.w	r3, r3, #7
 80013e4:	693a      	ldr	r2, [r7, #16]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d001      	beq.n	80013ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e000      	b.n	80013f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80013ee:	2300      	movs	r3, #0
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3718      	adds	r7, #24
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40021000 	.word	0x40021000
 80013fc:	40022000 	.word	0x40022000

08001400 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d101      	bne.n	8001412 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e049      	b.n	80014a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001418:	b2db      	uxtb	r3, r3
 800141a:	2b00      	cmp	r3, #0
 800141c:	d106      	bne.n	800142c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2200      	movs	r2, #0
 8001422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f7fe ffe2 	bl	80003f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2202      	movs	r2, #2
 8001430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3304      	adds	r3, #4
 800143c:	4619      	mov	r1, r3
 800143e:	4610      	mov	r0, r2
 8001440:	f000 f94c 	bl	80016dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2201      	movs	r2, #1
 8001448:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2201      	movs	r2, #1
 8001450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2201      	movs	r2, #1
 8001458:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2201      	movs	r2, #1
 8001460:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2201      	movs	r2, #1
 8001468:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2201      	movs	r2, #1
 8001470:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2201      	movs	r2, #1
 8001478:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2201      	movs	r2, #1
 8001480:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2201      	movs	r2, #1
 8001488:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2201      	movs	r2, #1
 8001490:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2201      	movs	r2, #1
 8001498:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2201      	movs	r2, #1
 80014a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
	...

080014b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b085      	sub	sp, #20
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d001      	beq.n	80014c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e033      	b.n	8001530 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2202      	movs	r2, #2
 80014cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a19      	ldr	r2, [pc, #100]	; (800153c <HAL_TIM_Base_Start+0x8c>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d009      	beq.n	80014ee <HAL_TIM_Base_Start+0x3e>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014e2:	d004      	beq.n	80014ee <HAL_TIM_Base_Start+0x3e>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a15      	ldr	r2, [pc, #84]	; (8001540 <HAL_TIM_Base_Start+0x90>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d115      	bne.n	800151a <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	689a      	ldr	r2, [r3, #8]
 80014f4:	4b13      	ldr	r3, [pc, #76]	; (8001544 <HAL_TIM_Base_Start+0x94>)
 80014f6:	4013      	ands	r3, r2
 80014f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	2b06      	cmp	r3, #6
 80014fe:	d015      	beq.n	800152c <HAL_TIM_Base_Start+0x7c>
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001506:	d011      	beq.n	800152c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f042 0201 	orr.w	r2, r2, #1
 8001516:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001518:	e008      	b.n	800152c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f042 0201 	orr.w	r2, r2, #1
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	e000      	b.n	800152e <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800152c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	3714      	adds	r7, #20
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr
 800153c:	40012c00 	.word	0x40012c00
 8001540:	40014000 	.word	0x40014000
 8001544:	00010007 	.word	0x00010007

08001548 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001552:	2300      	movs	r3, #0
 8001554:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800155c:	2b01      	cmp	r3, #1
 800155e:	d101      	bne.n	8001564 <HAL_TIM_ConfigClockSource+0x1c>
 8001560:	2302      	movs	r3, #2
 8001562:	e0b6      	b.n	80016d2 <HAL_TIM_ConfigClockSource+0x18a>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2201      	movs	r2, #1
 8001568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2202      	movs	r2, #2
 8001570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001582:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001586:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800158e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	68ba      	ldr	r2, [r7, #8]
 8001596:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80015a0:	d03e      	beq.n	8001620 <HAL_TIM_ConfigClockSource+0xd8>
 80015a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80015a6:	f200 8087 	bhi.w	80016b8 <HAL_TIM_ConfigClockSource+0x170>
 80015aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80015ae:	f000 8086 	beq.w	80016be <HAL_TIM_ConfigClockSource+0x176>
 80015b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80015b6:	d87f      	bhi.n	80016b8 <HAL_TIM_ConfigClockSource+0x170>
 80015b8:	2b70      	cmp	r3, #112	; 0x70
 80015ba:	d01a      	beq.n	80015f2 <HAL_TIM_ConfigClockSource+0xaa>
 80015bc:	2b70      	cmp	r3, #112	; 0x70
 80015be:	d87b      	bhi.n	80016b8 <HAL_TIM_ConfigClockSource+0x170>
 80015c0:	2b60      	cmp	r3, #96	; 0x60
 80015c2:	d050      	beq.n	8001666 <HAL_TIM_ConfigClockSource+0x11e>
 80015c4:	2b60      	cmp	r3, #96	; 0x60
 80015c6:	d877      	bhi.n	80016b8 <HAL_TIM_ConfigClockSource+0x170>
 80015c8:	2b50      	cmp	r3, #80	; 0x50
 80015ca:	d03c      	beq.n	8001646 <HAL_TIM_ConfigClockSource+0xfe>
 80015cc:	2b50      	cmp	r3, #80	; 0x50
 80015ce:	d873      	bhi.n	80016b8 <HAL_TIM_ConfigClockSource+0x170>
 80015d0:	2b40      	cmp	r3, #64	; 0x40
 80015d2:	d058      	beq.n	8001686 <HAL_TIM_ConfigClockSource+0x13e>
 80015d4:	2b40      	cmp	r3, #64	; 0x40
 80015d6:	d86f      	bhi.n	80016b8 <HAL_TIM_ConfigClockSource+0x170>
 80015d8:	2b30      	cmp	r3, #48	; 0x30
 80015da:	d064      	beq.n	80016a6 <HAL_TIM_ConfigClockSource+0x15e>
 80015dc:	2b30      	cmp	r3, #48	; 0x30
 80015de:	d86b      	bhi.n	80016b8 <HAL_TIM_ConfigClockSource+0x170>
 80015e0:	2b20      	cmp	r3, #32
 80015e2:	d060      	beq.n	80016a6 <HAL_TIM_ConfigClockSource+0x15e>
 80015e4:	2b20      	cmp	r3, #32
 80015e6:	d867      	bhi.n	80016b8 <HAL_TIM_ConfigClockSource+0x170>
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d05c      	beq.n	80016a6 <HAL_TIM_ConfigClockSource+0x15e>
 80015ec:	2b10      	cmp	r3, #16
 80015ee:	d05a      	beq.n	80016a6 <HAL_TIM_ConfigClockSource+0x15e>
 80015f0:	e062      	b.n	80016b8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6818      	ldr	r0, [r3, #0]
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	6899      	ldr	r1, [r3, #8]
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	685a      	ldr	r2, [r3, #4]
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	68db      	ldr	r3, [r3, #12]
 8001602:	f000 f949 	bl	8001898 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001614:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	68ba      	ldr	r2, [r7, #8]
 800161c:	609a      	str	r2, [r3, #8]
      break;
 800161e:	e04f      	b.n	80016c0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6818      	ldr	r0, [r3, #0]
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	6899      	ldr	r1, [r3, #8]
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685a      	ldr	r2, [r3, #4]
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	f000 f932 	bl	8001898 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	689a      	ldr	r2, [r3, #8]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001642:	609a      	str	r2, [r3, #8]
      break;
 8001644:	e03c      	b.n	80016c0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6818      	ldr	r0, [r3, #0]
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	6859      	ldr	r1, [r3, #4]
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	68db      	ldr	r3, [r3, #12]
 8001652:	461a      	mov	r2, r3
 8001654:	f000 f8a6 	bl	80017a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2150      	movs	r1, #80	; 0x50
 800165e:	4618      	mov	r0, r3
 8001660:	f000 f8ff 	bl	8001862 <TIM_ITRx_SetConfig>
      break;
 8001664:	e02c      	b.n	80016c0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6818      	ldr	r0, [r3, #0]
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	6859      	ldr	r1, [r3, #4]
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	68db      	ldr	r3, [r3, #12]
 8001672:	461a      	mov	r2, r3
 8001674:	f000 f8c5 	bl	8001802 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2160      	movs	r1, #96	; 0x60
 800167e:	4618      	mov	r0, r3
 8001680:	f000 f8ef 	bl	8001862 <TIM_ITRx_SetConfig>
      break;
 8001684:	e01c      	b.n	80016c0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6818      	ldr	r0, [r3, #0]
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	6859      	ldr	r1, [r3, #4]
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	461a      	mov	r2, r3
 8001694:	f000 f886 	bl	80017a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2140      	movs	r1, #64	; 0x40
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 f8df 	bl	8001862 <TIM_ITRx_SetConfig>
      break;
 80016a4:	e00c      	b.n	80016c0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4619      	mov	r1, r3
 80016b0:	4610      	mov	r0, r2
 80016b2:	f000 f8d6 	bl	8001862 <TIM_ITRx_SetConfig>
      break;
 80016b6:	e003      	b.n	80016c0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	73fb      	strb	r3, [r7, #15]
      break;
 80016bc:	e000      	b.n	80016c0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80016be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2201      	movs	r2, #1
 80016c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2200      	movs	r2, #0
 80016cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80016d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
	...

080016dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	4a2a      	ldr	r2, [pc, #168]	; (8001798 <TIM_Base_SetConfig+0xbc>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d003      	beq.n	80016fc <TIM_Base_SetConfig+0x20>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016fa:	d108      	bne.n	800170e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001702:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	68fa      	ldr	r2, [r7, #12]
 800170a:	4313      	orrs	r3, r2
 800170c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4a21      	ldr	r2, [pc, #132]	; (8001798 <TIM_Base_SetConfig+0xbc>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d00b      	beq.n	800172e <TIM_Base_SetConfig+0x52>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800171c:	d007      	beq.n	800172e <TIM_Base_SetConfig+0x52>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4a1e      	ldr	r2, [pc, #120]	; (800179c <TIM_Base_SetConfig+0xc0>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d003      	beq.n	800172e <TIM_Base_SetConfig+0x52>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4a1d      	ldr	r2, [pc, #116]	; (80017a0 <TIM_Base_SetConfig+0xc4>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d108      	bne.n	8001740 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001734:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	68fa      	ldr	r2, [r7, #12]
 800173c:	4313      	orrs	r3, r2
 800173e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	695b      	ldr	r3, [r3, #20]
 800174a:	4313      	orrs	r3, r2
 800174c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	68fa      	ldr	r2, [r7, #12]
 8001752:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	689a      	ldr	r2, [r3, #8]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	4a0c      	ldr	r2, [pc, #48]	; (8001798 <TIM_Base_SetConfig+0xbc>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d007      	beq.n	800177c <TIM_Base_SetConfig+0xa0>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4a0b      	ldr	r2, [pc, #44]	; (800179c <TIM_Base_SetConfig+0xc0>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d003      	beq.n	800177c <TIM_Base_SetConfig+0xa0>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4a0a      	ldr	r2, [pc, #40]	; (80017a0 <TIM_Base_SetConfig+0xc4>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d103      	bne.n	8001784 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	691a      	ldr	r2, [r3, #16]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2201      	movs	r2, #1
 8001788:	615a      	str	r2, [r3, #20]
}
 800178a:	bf00      	nop
 800178c:	3714      	adds	r7, #20
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	40012c00 	.word	0x40012c00
 800179c:	40014000 	.word	0x40014000
 80017a0:	40014400 	.word	0x40014400

080017a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b087      	sub	sp, #28
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	6a1b      	ldr	r3, [r3, #32]
 80017b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	6a1b      	ldr	r3, [r3, #32]
 80017ba:	f023 0201 	bic.w	r2, r3, #1
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	011b      	lsls	r3, r3, #4
 80017d4:	693a      	ldr	r2, [r7, #16]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	f023 030a 	bic.w	r3, r3, #10
 80017e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80017e2:	697a      	ldr	r2, [r7, #20]
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	4313      	orrs	r3, r2
 80017e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	693a      	ldr	r2, [r7, #16]
 80017ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	697a      	ldr	r2, [r7, #20]
 80017f4:	621a      	str	r2, [r3, #32]
}
 80017f6:	bf00      	nop
 80017f8:	371c      	adds	r7, #28
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr

08001802 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001802:	b480      	push	{r7}
 8001804:	b087      	sub	sp, #28
 8001806:	af00      	add	r7, sp, #0
 8001808:	60f8      	str	r0, [r7, #12]
 800180a:	60b9      	str	r1, [r7, #8]
 800180c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	6a1b      	ldr	r3, [r3, #32]
 8001812:	f023 0210 	bic.w	r2, r3, #16
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	699b      	ldr	r3, [r3, #24]
 800181e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	6a1b      	ldr	r3, [r3, #32]
 8001824:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800182c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	031b      	lsls	r3, r3, #12
 8001832:	697a      	ldr	r2, [r7, #20]
 8001834:	4313      	orrs	r3, r2
 8001836:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800183e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	011b      	lsls	r3, r3, #4
 8001844:	693a      	ldr	r2, [r7, #16]
 8001846:	4313      	orrs	r3, r2
 8001848:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	697a      	ldr	r2, [r7, #20]
 800184e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	621a      	str	r2, [r3, #32]
}
 8001856:	bf00      	nop
 8001858:	371c      	adds	r7, #28
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001862:	b480      	push	{r7}
 8001864:	b085      	sub	sp, #20
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001878:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800187a:	683a      	ldr	r2, [r7, #0]
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	4313      	orrs	r3, r2
 8001880:	f043 0307 	orr.w	r3, r3, #7
 8001884:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	68fa      	ldr	r2, [r7, #12]
 800188a:	609a      	str	r2, [r3, #8]
}
 800188c:	bf00      	nop
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001898:	b480      	push	{r7}
 800189a:	b087      	sub	sp, #28
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
 80018a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80018b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	021a      	lsls	r2, r3, #8
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	431a      	orrs	r2, r3
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	4313      	orrs	r3, r2
 80018c0:	697a      	ldr	r2, [r7, #20]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	697a      	ldr	r2, [r7, #20]
 80018ca:	609a      	str	r2, [r3, #8]
}
 80018cc:	bf00      	nop
 80018ce:	371c      	adds	r7, #28
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d101      	bne.n	80018f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80018ec:	2302      	movs	r3, #2
 80018ee:	e04f      	b.n	8001990 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2201      	movs	r2, #1
 80018f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2202      	movs	r2, #2
 80018fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a21      	ldr	r2, [pc, #132]	; (800199c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d108      	bne.n	800192c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001920:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	68fa      	ldr	r2, [r7, #12]
 8001928:	4313      	orrs	r3, r2
 800192a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001932:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	68fa      	ldr	r2, [r7, #12]
 800193a:	4313      	orrs	r3, r2
 800193c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a14      	ldr	r2, [pc, #80]	; (800199c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d009      	beq.n	8001964 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001958:	d004      	beq.n	8001964 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a10      	ldr	r2, [pc, #64]	; (80019a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d10c      	bne.n	800197e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800196a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	68ba      	ldr	r2, [r7, #8]
 8001972:	4313      	orrs	r3, r2
 8001974:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	68ba      	ldr	r2, [r7, #8]
 800197c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2201      	movs	r2, #1
 8001982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2200      	movs	r2, #0
 800198a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800198e:	2300      	movs	r3, #0
}
 8001990:	4618      	mov	r0, r3
 8001992:	3714      	adds	r7, #20
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	40012c00 	.word	0x40012c00
 80019a0:	40014000 	.word	0x40014000

080019a4 <__libc_init_array>:
 80019a4:	b570      	push	{r4, r5, r6, lr}
 80019a6:	4d0d      	ldr	r5, [pc, #52]	; (80019dc <__libc_init_array+0x38>)
 80019a8:	4c0d      	ldr	r4, [pc, #52]	; (80019e0 <__libc_init_array+0x3c>)
 80019aa:	1b64      	subs	r4, r4, r5
 80019ac:	10a4      	asrs	r4, r4, #2
 80019ae:	2600      	movs	r6, #0
 80019b0:	42a6      	cmp	r6, r4
 80019b2:	d109      	bne.n	80019c8 <__libc_init_array+0x24>
 80019b4:	4d0b      	ldr	r5, [pc, #44]	; (80019e4 <__libc_init_array+0x40>)
 80019b6:	4c0c      	ldr	r4, [pc, #48]	; (80019e8 <__libc_init_array+0x44>)
 80019b8:	f000 f820 	bl	80019fc <_init>
 80019bc:	1b64      	subs	r4, r4, r5
 80019be:	10a4      	asrs	r4, r4, #2
 80019c0:	2600      	movs	r6, #0
 80019c2:	42a6      	cmp	r6, r4
 80019c4:	d105      	bne.n	80019d2 <__libc_init_array+0x2e>
 80019c6:	bd70      	pop	{r4, r5, r6, pc}
 80019c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80019cc:	4798      	blx	r3
 80019ce:	3601      	adds	r6, #1
 80019d0:	e7ee      	b.n	80019b0 <__libc_init_array+0xc>
 80019d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80019d6:	4798      	blx	r3
 80019d8:	3601      	adds	r6, #1
 80019da:	e7f2      	b.n	80019c2 <__libc_init_array+0x1e>
 80019dc:	08001a54 	.word	0x08001a54
 80019e0:	08001a54 	.word	0x08001a54
 80019e4:	08001a54 	.word	0x08001a54
 80019e8:	08001a58 	.word	0x08001a58

080019ec <memset>:
 80019ec:	4402      	add	r2, r0
 80019ee:	4603      	mov	r3, r0
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d100      	bne.n	80019f6 <memset+0xa>
 80019f4:	4770      	bx	lr
 80019f6:	f803 1b01 	strb.w	r1, [r3], #1
 80019fa:	e7f9      	b.n	80019f0 <memset+0x4>

080019fc <_init>:
 80019fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019fe:	bf00      	nop
 8001a00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a02:	bc08      	pop	{r3}
 8001a04:	469e      	mov	lr, r3
 8001a06:	4770      	bx	lr

08001a08 <_fini>:
 8001a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a0a:	bf00      	nop
 8001a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a0e:	bc08      	pop	{r3}
 8001a10:	469e      	mov	lr, r3
 8001a12:	4770      	bx	lr
