<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p39" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_39{left:392px;bottom:1140px;letter-spacing:-0.15px;}
#t2_39{left:425px;bottom:1140px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t3_39{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_39{left:837px;bottom:81px;letter-spacing:-0.15px;}
#t5_39{left:138px;bottom:1083px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t6_39{left:138px;bottom:1065px;letter-spacing:0.1px;word-spacing:0.02px;}
#t7_39{left:556px;bottom:1065px;letter-spacing:0.09px;}
#t8_39{left:687px;bottom:1065px;}
#t9_39{left:83px;bottom:1018px;letter-spacing:-0.21px;}
#ta_39{left:134px;bottom:1018px;letter-spacing:0.14px;word-spacing:0.05px;}
#tb_39{left:138px;bottom:976px;letter-spacing:0.12px;word-spacing:-0.08px;}
#tc_39{left:222px;bottom:976px;letter-spacing:0.12px;word-spacing:-0.02px;}
#td_39{left:675px;bottom:976px;letter-spacing:0.1px;}
#te_39{left:137px;bottom:958px;letter-spacing:0.08px;word-spacing:0.02px;}
#tf_39{left:137px;bottom:939px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tg_39{left:377px;bottom:940px;letter-spacing:-0.25px;}
#th_39{left:416px;bottom:938px;letter-spacing:-0.06px;}
#ti_39{left:431px;bottom:940px;letter-spacing:-0.12px;}
#tj_39{left:454px;bottom:939px;letter-spacing:0.07px;word-spacing:-0.41px;}
#tk_39{left:138px;bottom:919px;letter-spacing:0.11px;word-spacing:-0.51px;}
#tl_39{left:138px;bottom:901px;letter-spacing:0.1px;word-spacing:0.01px;}
#tm_39{left:768px;bottom:901px;letter-spacing:0.11px;}
#tn_39{left:844px;bottom:901px;}
#to_39{left:138px;bottom:864px;letter-spacing:0.11px;word-spacing:-0.04px;}
#tp_39{left:285px;bottom:865px;letter-spacing:-0.25px;}
#tq_39{left:323px;bottom:862px;letter-spacing:0.11px;}
#tr_39{left:379px;bottom:864px;letter-spacing:0.09px;word-spacing:-0.01px;}
#ts_39{left:602px;bottom:865px;letter-spacing:-0.25px;}
#tt_39{left:644px;bottom:864px;letter-spacing:0.1px;}
#tu_39{left:138px;bottom:825px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tv_39{left:236px;bottom:825px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tw_39{left:320px;bottom:825px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tx_39{left:774px;bottom:825px;letter-spacing:0.09px;word-spacing:-0.06px;}
#ty_39{left:138px;bottom:806px;letter-spacing:0.07px;word-spacing:0.04px;}
#tz_39{left:546px;bottom:807px;letter-spacing:-0.15px;}
#t10_39{left:645px;bottom:806px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t11_39{left:704px;bottom:806px;letter-spacing:0.12px;}
#t12_39{left:739px;bottom:806px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t13_39{left:138px;bottom:788px;letter-spacing:0.11px;word-spacing:0.02px;}
#t14_39{left:138px;bottom:770px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t15_39{left:732px;bottom:770px;letter-spacing:0.03px;word-spacing:0.01px;}
#t16_39{left:138px;bottom:751px;letter-spacing:-0.01px;word-spacing:0.15px;}
#t17_39{left:247px;bottom:751px;letter-spacing:0.1px;word-spacing:0.01px;}
#t18_39{left:138px;bottom:733px;letter-spacing:0.11px;word-spacing:-0.29px;}
#t19_39{left:138px;bottom:715px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1a_39{left:138px;bottom:678px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1b_39{left:138px;bottom:641px;letter-spacing:0.1px;word-spacing:-0.36px;}
#t1c_39{left:138px;bottom:623px;letter-spacing:0.11px;}
#t1d_39{left:138px;bottom:605px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1e_39{left:767px;bottom:605px;letter-spacing:-0.25px;}
#t1f_39{left:805px;bottom:603px;}
#t1g_39{left:820px;bottom:605px;letter-spacing:0.1px;}
#t1h_39{left:138px;bottom:584px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t1i_39{left:138px;bottom:566px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1j_39{left:138px;bottom:548px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1k_39{left:138px;bottom:529px;letter-spacing:0.11px;word-spacing:-0.56px;}
#t1l_39{left:138px;bottom:511px;letter-spacing:0.11px;word-spacing:-0.53px;}
#t1m_39{left:138px;bottom:493px;letter-spacing:0.11px;}
#t1n_39{left:138px;bottom:474px;letter-spacing:0.11px;}
#t1o_39{left:138px;bottom:438px;letter-spacing:0.1px;word-spacing:-0.47px;}
#t1p_39{left:138px;bottom:419px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1q_39{left:138px;bottom:401px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1r_39{left:138px;bottom:364px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1s_39{left:165px;bottom:328px;}
#t1t_39{left:193px;bottom:328px;letter-spacing:0.11px;}
#t1u_39{left:165px;bottom:291px;}
#t1v_39{left:193px;bottom:291px;letter-spacing:0.08px;word-spacing:-0.14px;}
#t1w_39{left:193px;bottom:273px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1x_39{left:165px;bottom:236px;}
#t1y_39{left:193px;bottom:236px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1z_39{left:165px;bottom:199px;}
#t20_39{left:193px;bottom:199px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t21_39{left:165px;bottom:162px;}
#t22_39{left:192px;bottom:162px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t23_39{left:165px;bottom:126px;}
#t24_39{left:193px;bottom:126px;letter-spacing:0.06px;word-spacing:0.04px;}

.s1_39{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_39{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_39{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s4_39{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_39{font-size:21px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s6_39{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.s7_39{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s8_39{font-size:11px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s9_39{font-size:14px;font-family:sub_ArialMT_lsr;color:#030;}
.sa_39{font-size:12px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sb_39{font-size:14px;font-family:Courier_pe;color:#000;}
.sc_39{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts39" type="text/css" >

@font-face {
	font-family: Courier_pe;
	src: url("fonts/Courier_pe.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg39Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg39" style="-webkit-user-select: none;"><object width="935" height="1210" data="39/39.svg" type="image/svg+xml" id="pdf39" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_39" class="t s1_39">4.11 </span><span id="t2_39" class="t s1_39">32-bit Compatibility Addressing for Release 5 EVA, and Release 6 </span>
<span id="t3_39" class="t s2_39">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span><span id="t4_39" class="t s2_39">39 </span>
<span id="t5_39" class="t s3_39">is prohibited from generating an effective address in which there is a carry-out of bit 31. If such an address is pro- </span>
<span id="t6_39" class="t s3_39">duced, the operation of the instruction generating such an address is </span><span id="t7_39" class="t s4_39">UNPREDICTABLE</span><span id="t8_39" class="t s3_39">. </span>
<span id="t9_39" class="t s5_39">4.11 </span><span id="ta_39" class="t s5_39">32-bit Compatibility Addressing for Release 5 EVA, and Release 6 </span>
<span id="tb_39" class="t s6_39">Section 4.10 </span><span id="tc_39" class="t s6_39">“Special Behavior for Data References in User Mode with StatusUX = 0” </span><span id="td_39" class="t s3_39">applies to all architectural </span>
<span id="te_39" class="t s3_39">releases prior to Release 5, and Release 5 without Enhanced Virtual Addressing (EVA), where user mode data </span>
<span id="tf_39" class="t s3_39">addresses are sign-extended only when </span><span id="tg_39" class="t s7_39">Status </span>
<span id="th_39" class="t s8_39">UX </span>
<span id="ti_39" class="t s9_39">=0. </span><span id="tj_39" class="t s3_39">In Release 6, or Release 5 implementations that support EVA, the </span>
<span id="tk_39" class="t s3_39">same sign-extension applies to all modes (Kernel/Supervisor/User) and both data and instruction addresses. Release 5 </span>
<span id="tl_39" class="t s3_39">implementations with no support for Enhanced Virtual Addressing default to the behavior described in </span><span id="tm_39" class="t s6_39">Section 4.10</span><span id="tn_39" class="t s3_39">. </span>
<span id="to_39" class="t s3_39">Release 5 extensions of </span><span id="tp_39" class="t s7_39">Status </span>
<span id="tq_39" class="t sa_39">KX/SX/UX </span>
<span id="tr_39" class="t s3_39">describe the new behavior. See CP0 </span><span id="ts_39" class="t s7_39">Status </span><span id="tt_39" class="t s3_39">definition for further detail. </span>
<span id="tu_39" class="t s3_39">The example in </span><span id="tv_39" class="t s6_39">Section 4.10 </span><span id="tw_39" class="t s6_39">“Special Behavior for Data References in User Mode with StatusUX = 0” </span><span id="tx_39" class="t s3_39">is also appli- </span>
<span id="ty_39" class="t s3_39">cable to Release 5 with EVA except that the 32-bit base address of </span><span id="tz_39" class="t sb_39">0x8000_0000 </span><span id="t10_39" class="t s3_39">may be a </span><span id="t11_39" class="t sc_39">legal </span><span id="t12_39" class="t s3_39">address, This is </span>
<span id="t13_39" class="t s3_39">because the MIPS32 User Segment can exceed 2GB (from Release 5 onwards), which means a legal base address </span>
<span id="t14_39" class="t s3_39">above 2GB can be generated by user software. The User Segment may be extended by virtue of “</span><span id="t15_39" class="t sc_39">Enhanced Virtual </span>
<span id="t16_39" class="t sc_39">Addressing (EVA)</span><span id="t17_39" class="t s3_39">”, a MIPS32 feature introduced in Release 5. In this example, the resultant 64-bit address is cor- </span>
<span id="t18_39" class="t s3_39">rectly placed in the lower 2GB 32-bit compatible virtual address range as a result of canonical sign-extension. Canon- </span>
<span id="t19_39" class="t s3_39">ical sign-extension is the generation of a 64-bit address by sign-extension from bit 31. </span>
<span id="t1a_39" class="t s3_39">All Release 6 implementations must support the new addressing extensions for 32-bit compatibility. </span>
<span id="t1b_39" class="t s3_39">For all implementations supporting this behavior, the canonical check is performed on the input operands of the effec- </span>
<span id="t1c_39" class="t s3_39">tive address generation. The check is to prevent the accidental aliasing of non-canonical input addresses to a canoni- </span>
<span id="t1d_39" class="t s3_39">cal effective address, which can happen if, for example, kernel software uses a 64-bit instruction when </span><span id="t1e_39" class="t s7_39">Status </span>
<span id="t1f_39" class="t s8_39">KX </span>
<span id="t1g_39" class="t s3_39">=0. </span>
<span id="t1h_39" class="t s3_39">Kernel mode can always execute 64-bit instructions. If the input is non-canonical, then an Address Error must be sig- </span>
<span id="t1i_39" class="t s3_39">naled, either by the addressing instruction itself, or at the target of a control flow instruction. The Address Error </span>
<span id="t1j_39" class="t s3_39">exception is able to be taken at the target itself because the canonical error is propagated to the target address after </span>
<span id="t1k_39" class="t s3_39">address generation. The only exception for the control-flow case is Release 6 Jump Immediates (JIC/JIALC), where it </span>
<span id="t1l_39" class="t s3_39">is possible for the non-canonical base to be added to a sign-extended immediate and create a canonical address, which </span>
<span id="t1m_39" class="t s3_39">means the Address Error is undetected. This conversion of non-canonical to canonical happens if the resultant </span>
<span id="t1n_39" class="t s3_39">address crosses the boundary between the 32-bit compatibility regions - software must avoid such cases. </span>
<span id="t1o_39" class="t s3_39">The canonical sign-extension check of inputs could apply to up to 2 inputs of address generation in Release 5 or prior, </span>
<span id="t1p_39" class="t s3_39">which support indexed memory references. In Release 6, the check is limited to a single input as indexed addressing </span>
<span id="t1q_39" class="t s3_39">has been eliminated. </span>
<span id="t1r_39" class="t s3_39">The addressing extensions for 32-bit compatibility apply to : </span>
<span id="t1s_39" class="t s3_39">• </span><span id="t1t_39" class="t s3_39">An instruction fetch address. </span>
<span id="t1u_39" class="t s3_39">• </span><span id="t1v_39" class="t s3_39">An instruction such as a Load/Store, LL/SC, LLD/SCD, CACHE, PREF, SYNCI (and EVA extensions such </span>
<span id="t1w_39" class="t s3_39">as LWE). These instructions are generically referred to as DMEMREF in the pseudo-code below. </span>
<span id="t1x_39" class="t s3_39">• </span><span id="t1y_39" class="t s3_39">PC-relative instructions : Branch, Release 6 ADDIUPC, ALUIPC, AUIPC, LWPC, LWUPC, LDPC. </span>
<span id="t1z_39" class="t s3_39">• </span><span id="t20_39" class="t s3_39">PC-region instructions : Jump, Jump and Link, Jump and Link Exchange </span>
<span id="t21_39" class="t s3_39">• </span><span id="t22_39" class="t s3_39">Control-transfer Jump Register instructions. </span>
<span id="t23_39" class="t s3_39">• </span><span id="t24_39" class="t s3_39">Hardware Page Table Walker address generation. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
