<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 33rd Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 33rd Design Automation Conference" title="Proceedings of the 33rd Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\1996\DAC-1996.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Thomas Pennino, Ellen J. Yoffa<br/><em>Proceedings of the 33rd Design Automation Conference</em><br/>DAC, 1996.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/dac/1996">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+33rd+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the 33rd Design Automation Conference':'DAC');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1996,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=240518">240518</a>",
</span>	address       = "Las Vegas, Nevada, USA",
	editor        = "Thomas Pennino and <a href="person/Ellen_J_Yoffa.html">Ellen J. Yoffa</a>",
<span id="isbn">	isbn          = "0-89791-779-0",
</span>	publisher     = "{ACM Press}",
	title         = "{<span id="title">Proceedings of the 33rd Design Automation Conference</span>}",
	year          = 1996,
}</pre>
</div>
<hr/>
<h3>Contents (151 items)</h3><dl class="toc"><div class="rbox"><span class="tag">25 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">20 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">18 ×<a href="tag/verification.html">#verification</a></span><br/><span class="tag">15 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">14 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">13 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">10 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">10 ×<a href="tag/optimisation.html">#optimisation</a></span><br/><span class="tag">9 ×<a href="tag/simulation.html">#simulation</a></span><br/><span class="tag">8 ×<a href="tag/multi.html">#multi</a></span><br/></div><dt><a href="DAC-1996-KamonM.html">DAC-1996-KamonM</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Package and Interconnect Modeling of the HFA3624, a 2.4GHz RF to IF Converter (<abbr title="Mattan Kamon">MK</abbr>, <abbr title="Steve S. Majors">SSM</abbr>), pp. 2–7.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-SatyanarayanaP.html">DAC-1996-SatyanarayanaP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>HEAT: Hierarchical Energy Analysis Tool (<abbr title="Janardhan H. Satyanarayana">JHS</abbr>, <abbr title="Keshab K. Parhi">KKP</abbr>), pp. 9–14.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-Wolfe.html">DAC-1996-Wolfe</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Opportunities and Obstacles in Low-Power System-Level CAD (<abbr title="Andrew Wolfe">AW</abbr>), pp. 15–20.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-ImanP.html">DAC-1996-ImanP</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>POSE: Power Optimization and Synthesis Environment (<abbr title="Sasan Iman">SI</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 21–26.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-LidskyR.html">DAC-1996-LidskyR</a> <span class="tag"><a href="tag/web.html" title="web">#web</a></span></dt><dd>Early Power Exploration — A World Wide Web Application (<abbr title="David Lidsky">DL</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>), pp. 27–32.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-Camposano.html">DAC-1996-Camposano</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Behavioral Synthesis (<abbr title="Raul Camposano">RC</abbr>), pp. 33–34.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1996-ErcanliP.html">DAC-1996-ErcanliP</a> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Register File and Scheduling Model for Application Specific Processor Synthesis (<abbr title="Ehat Ercanli">EE</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 35–40.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-MehendaleVS.html">DAC-1996-MehendaleVS</a> <span class="tag"><a href="tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Optimized Code Generation of Multiplication-free Linear Transforms (<abbr title="Mahesh Mehendale">MM</abbr>, <abbr title="G. Venkatesh">GV</abbr>, <abbr title="Sunil D. Sherlekar">SDS</abbr>), pp. 41–46.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-MonahanB.html">DAC-1996-MonahanB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Concurrent Analysis Techniques for Data Path Timing Optimization (<abbr title="Chuck Monahan">CM</abbr>, <abbr title="Forrest Brewer">FB</abbr>), pp. 47–50.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-LiG.html">DAC-1996-LiG</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>HDL Optimization Using Timed Decision Tables (<abbr title="Jian Li">JL</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 51–54.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-VerlindJL.html">DAC-1996-VerlindJL</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Partial Enumeration for Timing Analysis of Asynchronous Systems (<abbr title="Eric Verlind">EV</abbr>, <abbr title="Gjalt G. de Jong">GGdJ</abbr>, <abbr title="Bill Lin">BL</abbr>), pp. 55–58.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-SemenovY.html">DAC-1996-SemenovY</a> <span class="tag"><a href="tag/petri%20net.html" title="petri net">#petri net</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of asynchronous circuits using Time Petri Net unfolding (<abbr title="Alexei L. Semenov">ALS</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 59–62.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-CortadellaKKLY.html">DAC-1996-CortadellaKKLY</a> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Methodology and Tools for State Encoding in Asynchronous Circuit Synthesis (<abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 63–66.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-KudvaGJ.html">DAC-1996-KudvaGJ</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>A Technique for Synthesizing Distributed Burst-mode Circuits (<abbr title="Prabhakar Kudva">PK</abbr>, <abbr title="Ganesh Gopalakrishnan">GG</abbr>, <abbr title="Hans M. Jacobson">HMJ</abbr>), pp. 67–70.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-TheobaldNW.html">DAC-1996-TheobaldNW</a> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Espresso-HF: A Heuristic Hazard-Free Minimizer for Two-Level Logic (<abbr title="Michael Theobald">MT</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>, <abbr title="Tao Wu">TW</abbr>), pp. 71–76.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-KudvaGJN.html">DAC-1996-KudvaGJN</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis for Hazard-free Customized CMOS Complex-Gate Networks Under Multiple-Input Changes (<abbr title="Prabhakar Kudva">PK</abbr>, <abbr title="Ganesh Gopalakrishnan">GG</abbr>, <abbr title="Hans M. Jacobson">HMJ</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>), pp. 77–82.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-Johannes.html">DAC-1996-Johannes</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Partitioning of VLSI Circuits and Systems (<abbr title="Frank M. Johannes">FMJ</abbr>), pp. 83–87.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1996-LiLLC.html">DAC-1996-LiLLC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span></dt><dd>New Spectral Linear Placement and Clustering Approach (<abbr title="Jianmin Li">JL</abbr>, <abbr title="John Lillis">JL</abbr>, <abbr title="Lung-Tien Liu">LTL</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 88–93.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-HuttonGRC.html">DAC-1996-HuttonGRC</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/random.html" title="random">#random</a></span></dt><dd>Characterization and Parameterized Random Generation of Digital Circuits (<abbr title="Michael D. Hutton">MDH</abbr>, <abbr title="Jerry P. Grossman">JPG</abbr>, <abbr title="Jonathan Rose">JR</abbr>, <abbr title="Derek G. Corneil">DGC</abbr>), pp. 94–99.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-DuttD.html">DAC-1996-DuttD</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>A Probability-Based Approach to VLSI Circuit Partitioning (<abbr title="Shantanu Dutt">SD</abbr>, <abbr title="Wenyong Deng">WD</abbr>), pp. 100–105.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-Sangiovanni-VincentelliMS.html">DAC-1996-Sangiovanni-VincentelliMS</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of Electronic Systems (<abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Patrick C. McGeer">PCM</abbr>, <abbr title="Alexander Saldanha">AS</abbr>), pp. 106–111.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-ChandrakasanYVA.html">DAC-1996-ChandrakasanYVA</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Design Considerations and Tools for Low-voltage Digital System Design (<abbr title="Anantha Chandrakasan">AC</abbr>, <abbr title="Isabel Yang">IY</abbr>, <abbr title="Carlin Vieri">CV</abbr>, <abbr title="Dimitri Antoniadis">DA</abbr>), pp. 113–118.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-WunderLM.html">DAC-1996-WunderLM</a> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>VAMP: A VHDL-Based Concept for Accurate Modeling and Post Layout Timing Simulation of Electronic Systems (<abbr title="Bernhard Wunder">BW</abbr>, <abbr title="Gunther Lehmann">GL</abbr>, <abbr title="Klaus D. Müller-Glaser">KDMG</abbr>), pp. 119–124.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-DesaiY.html">DAC-1996-DesaiY</a> <span class="tag"><a href="tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A Systematic Technique for Verifying Critical Path Delays in a 300MHz Alpha CPU Design Using Circuit Simulation (<abbr title="Madhav P. Desai">MPD</abbr>, <abbr title="Yao-Tsung Yen">YTY</abbr>), pp. 125–130.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-WagnerD.html">DAC-1996-WagnerD</a> <span class="tag"><a href="tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>High-Level Synthesis for Testability: A Survey and Perspective (<abbr title="Kenneth D. Wagner">KDW</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 131–136.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-IyerK.html">DAC-1996-IyerK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Introspection: A Low Overhead Binding Technique During Self-Diagnosing Microarchitecture Synthesis (<abbr title="Balakrishnan Iyer">BI</abbr>, <abbr title="Ramesh Karri">RK</abbr>), pp. 137–142.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-ParulkarGB.html">DAC-1996-ParulkarGB</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span></dt><dd>Lower Bounds on Test Resources for Scheduled Data Flow Graphs (<abbr title="Ishwar Parulkar">IP</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 143–148.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-TodescoM.html">DAC-1996-TodescoM</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Symphony: A Simulation Backplane for Parallel Mixed-Mode Co-Simulation of VLSI Systems (<abbr title="Antonio R. W. Todesco">ARWT</abbr>, <abbr title="Teresa H. Y. Meng">THYM</abbr>), pp. 149–154.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-Dahlgren.html">DAC-1996-Dahlgren</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Oscillation Control in Logic Simulation using Dynamic Dominance Grahps (<abbr title="Peter Dahlgren">PD</abbr>), pp. 155–160.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-HuangCCL.html">DAC-1996-HuangCCL</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Compact Vector Generation for Accurate Power Simulation (<abbr title="Shi-Yu Huang">SYH</abbr>, <abbr title="Kuang-Chien Chen">KCC</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Tien-Chien Lee">TCL</abbr>), pp. 161–164.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-TsuiMMP.html">DAC-1996-TsuiMMP</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Improving the Efficiency of Power Simulators by Input Vector Compaction (<abbr title="Chi-Ying Tsui">CYT</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Diana Marculescu">DM</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 165–168.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-VideiraVS.html">DAC-1996-VideiraVS</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Communication in a Design Environment (<abbr title="Idalina Videira">IV</abbr>, <abbr title="Paulo Veríssimo">PV</abbr>, <abbr title="Helena Sarmento">HS</abbr>), pp. 169–174.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-SuttonD.html">DAC-1996-SuttonD</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>A Description Language for Design Process Management (<abbr title="Peter R. Sutton">PRS</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 175–180.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-HagermanD.html">DAC-1996-HagermanD</a></dt><dd>Improved Tool and Data Selection in Task Management (<abbr title="John W. Hagerman">JWH</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 181–184.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-JohnsonCB.html">DAC-1996-JohnsonCB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Application of a Markov Model to the Measurement, Simulation, and Diagnosis of an Iterative Design Process (<abbr title="Eric W. Johnson">EWJ</abbr>, <abbr title="Luis A. Castillo">LAC</abbr>, <abbr title="Jay B. Brockman">JBB</abbr>), pp. 185–188.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-Rudell.html">DAC-1996-Rudell</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Tutorial: Design of a Logic Synthesis System (<abbr title="Richard L. Rudell">RLR</abbr>), pp. 191–196.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-Coudert.html">DAC-1996-Coudert</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>On Solving Covering Problems (<abbr title="Olivier Coudert">OC</abbr>), pp. 197–202.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-Park.html">DAC-1996-Park</a></dt><dd>A New Complete Diagnosis Patterns for Wiring Interconnects (<abbr title="Sungju Park">SP</abbr>), pp. 203–208.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-ChenG.html">DAC-1996-ChenG</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>A Satisfiability-Based Test Generator for Path Delay Faults in Combinational Circuts (<abbr title="Chih-Ang Chen">CAC</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), pp. 209–214.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-PomeranzR.html">DAC-1996-PomeranzR</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On Static Compaction of Test Sequences for Synchronous Sequential Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 215–220.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-BasaranR.html">DAC-1996-BasaranR</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An O(n) Algorithm for Transistor Stacking with Performance Constraints (<abbr title="Bulent Basaran">BB</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 221–226.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-MiliozziVCMS.html">DAC-1996-MiliozziVCMS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Use of Sensitivities and Generalized Substrate Models in Mixed-Signal IC Design (<abbr title="Paolo Miliozzi">PM</abbr>, <abbr title="Iasson Vassiliou">IV</abbr>, <abbr title="Edoardo Charbon">EC</abbr>, <abbr title="Enrico Malavasi">EM</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 227–232.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-SawantG.html">DAC-1996-SawantG</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>RTL Emulation: The Next Leap in System Verification (<abbr title="Sanjay Sawant">SS</abbr>, <abbr title="Paul Giordano">PG</abbr>), pp. 233–235.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1996-BorchersHB.html">DAC-1996-BorchersHB</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Equation-Based Behavioral Model Generation for Nonlinear Analog Circuits (<abbr title="Carsten Borchers">CB</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 236–239.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-TsaiM.html">DAC-1996-TsaiM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Multilevel Logic Synthesis for Arithmetic Functions (<abbr title="Chien-Chung Tsai">CCT</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 242–247.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-HansenS.html">DAC-1996-HansenS</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Synthesis by Spectral Translation Using Boolean Decision Diagrams (<abbr title="Jeffery P. Hansen">JPH</abbr>, <abbr title="Masatoshi Sekine">MS</abbr>), pp. 248–253.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-ThakurWK.html">DAC-1996-ThakurWK</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Delay Minimal Decomposition of Multiplexers in Technology Mapping (<abbr title="Shashidhar Thakur">ST</abbr>, <abbr title="D. F. Wong">DFW</abbr>, <abbr title="Shankar Krishnamoorthy">SK</abbr>), pp. 254–257.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-HuangCC.html">DAC-1996-HuangCC</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Error Correction Based on Verification Techniques (<abbr title="Shi-Yu Huang">SYH</abbr>, <abbr title="Kuang-Chien Chen">KCC</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 258–261.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-ChenLH.html">DAC-1996-ChenLH</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Layout Driven Selecting and Chaining of Partial Scan (<abbr title="Chau-Shen Chen">CSC</abbr>, <abbr title="Kuang-Hui Lin">KHL</abbr>, <abbr title="TingTing Hwang">TH</abbr>), pp. 262–267.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-LinMCL.html">DAC-1996-LinMCL</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Test Point Insertion: Scan Paths through Combinational Logic (<abbr title="Chih-Chang Lin">CCL</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Mike Tien-Chien Lee">MTCL</abbr>), pp. 268–273.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-LiouLC.html">DAC-1996-LiouLC</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Area Efficient Pipelined Pseudo-Exhaustive Testing with Retiming (<abbr title="Huoy-Yu Liou">HYL</abbr>, <abbr title="Ting-Ting Y. Lin">TTYL</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 274–279.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-KernsY.html">DAC-1996-KernsY</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/congruence.html" title="congruence">#congruence</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Stable and Efficient Reduction of Large, Multiport RC Networks by Pole Analysis via Congruence Transformations (<abbr title="Kevin J. Kerns">KJK</abbr>, <abbr title="Andrew T. Yang">ATY</abbr>), pp. 280–285.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-RoychowdhuryM.html">DAC-1996-RoychowdhuryM</a> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Homotopy Techniques for Obtaining a DC Solution of Large-Scale MOS Circuits (<abbr title="Jaijeet S. Roychowdhury">JSR</abbr>, <abbr title="Robert C. Melville">RCM</abbr>), pp. 286–291.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-TelicheveskyKW.html">DAC-1996-TelicheveskyKW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient AC and Noise Analysis of Two-Tone RF Circuits (<abbr title="Ricardo Telichevesky">RT</abbr>, <abbr title="Kenneth S. Kundert">KSK</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 292–297.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-CarleyGRS.html">DAC-1996-CarleyGRS</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Synthesis Tools for Mixed-Signal ICs: Progress on Frontend and Backend Strategies (<abbr title="L. Richard Carley">LRC</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 298–303.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-HosseiniMK.html">DAC-1996-HosseiniMK</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Code Generation and Analysis for the Functional Verification of Microprocessors (<abbr title="Anoosh Hosseini">AH</abbr>, <abbr title="Dimitrios Mavroidis">DM</abbr>, <abbr title="Pavlos Konas">PK</abbr>), pp. 305–310.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-PopescuM.html">DAC-1996-PopescuM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Innovative Verification Strategy Reduces Design Cycle Time for High-End Sparc Processor (<abbr title="Val Popescu">VP</abbr>, <abbr title="Bill McNamara">BM</abbr>), pp. 311–314.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-GanapathyNJFWN.html">DAC-1996-GanapathyNJFWN</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Hardware Emulation for Functional Verification of K5 (<abbr title="Gopi Ganapathy">GG</abbr>, <abbr title="Ram Narayan">RN</abbr>, <abbr title="Glenn Jorden">GJ</abbr>, <abbr title="Denzil Fernandez">DF</abbr>, <abbr title="Ming Wang">MW</abbr>, <abbr title="Jim Nishimura">JN</abbr>), pp. 315–318.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-MonacoHR.html">DAC-1996-MonacoHR</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification Methodology for the PowerPC 604 Microprocessor (<abbr title="James Monaco">JM</abbr>, <abbr title="David Holloway">DH</abbr>, <abbr title="Rajesh Raina">RR</abbr>), pp. 319–324.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-KantrowitzN.html">DAC-1996-KantrowitzN</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>I’m Done Simulating: Now What? Verification Coverage Analysis and Correctness Checking of the DECchip 21164 Alpha Microprocessor (<abbr title="Michael Kantrowitz">MK</abbr>, <abbr title="Lisa M. Noack">LMN</abbr>), pp. 325–330.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-RaghunathanDJ.html">DAC-1996-RaghunathanDJ</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Glitch Analysis and Reduction in Register Transfer Level (<abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 331–336.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-PapachristouSN.html">DAC-1996-PapachristouSN</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>An Effective Power Management Scheme for RTL Design Based on Multiple Clocks (<abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Mark Spining">MS</abbr>, <abbr title="Mehrdad Nourani">MN</abbr>), pp. 337–342.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-SrivastavaP.html">DAC-1996-SrivastavaP</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Power Optimization in Programmable Processors and ASIC Implementations of Linear Systems: Transformation-based Approach (<abbr title="Mani B. Srivastava">MBS</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 343–348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-MonteiroDAM.html">DAC-1996-MonteiroDAM</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling Techniques to Enable Power Management (<abbr title="José Monteiro">JM</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Pranav Ashar">PA</abbr>, <abbr title="Ashutosh Mauskar">AM</abbr>), pp. 349–352.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-DasguptaK.html">DAC-1996-DasguptaK</a> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Electromigration Reliability Enhancement via Bus Activity Distribution (<abbr title="Aurobindo Dasgupta">AD</abbr>, <abbr title="Ramesh Karri">RK</abbr>), pp. 353–356.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-KrauterXDP.html">DAC-1996-KrauterXDP</a> <span class="tag"><a href="tag/image.html" title="image">#image</a></span></dt><dd>A Sparse Image Method for BEM Capacitance Extraction (<abbr title="Byron Krauter">BK</abbr>, <abbr title="Yu Xia">YX</abbr>, <abbr title="E. Aykut Dengi">EAD</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 357–362.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-AluruNW.html">DAC-1996-AluruNW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Parallel Precorrected FFT Based Capacitance Extraction Program for Signal Integrity Analysis (<abbr title="Narayan R. Aluru">NRA</abbr>, <abbr title="V. B. Nadkarni">VBN</abbr>, <abbr title="James White">JW</abbr>), pp. 363–366.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-TauschW.html">DAC-1996-TauschW</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multipole Accelerated Capacitance Calculation for Structures with Multiple Dielectrics with high Permittivity Ratios (<abbr title="Johannes Tausch">JT</abbr>, <abbr title="Jacob K. White">JKW</abbr>), pp. 367–370.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-SunDH.html">DAC-1996-SunDH</a> <span class="tag"><a href="tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Fast Parameters Extraction of General Three-Dimension Interconnects Using Geometry Independent Measured Equation of Invariance (<abbr title="Weikai Sun">WS</abbr>, <abbr title="Wayne Wei-Ming Dai">WWMD</abbr>, <abbr title="Wei Hong II">WHI</abbr>), pp. 371–376.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-PhilippsCL.html">DAC-1996-PhilippsCL</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Efficient Full-Wave Electromagnetic Analysis via Model-Order Reduction of Fast Integral Transforms (<abbr title="Joel R. Philips">JRP</abbr>, <abbr title="Eli Chiprout">EC</abbr>, <abbr title="David D. Ling">DDL</abbr>), pp. 377–382.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-XiD.html">DAC-1996-XiD</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Useful-Skew Clock Routing With Gate Sizing for Low Power Design (<abbr title="Joe G. Xi">JGX</abbr>, <abbr title="Wayne Wei-Ming Dai">WWMD</abbr>), pp. 383–388.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-DesaiCJ.html">DAC-1996-DesaiCJ</a> <span class="tag"><a href="tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Sizing of Clock Distribution Networks for High Performance CPU Chips (<abbr title="Madhav P. Desai">MPD</abbr>, <abbr title="Radenko Cvijetic">RC</abbr>, <abbr title="James Jensen">JJ</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-LillisCLH.html">DAC-1996-LillisCLH</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing (<abbr title="John Lillis">JL</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Ting-Ting Y. Lin">TTYL</abbr>, <abbr title="Chin-Yen Ho">CYH</abbr>), pp. 395–400.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-OhPP.html">DAC-1996-OhPP</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Constructing Lower and Upper Bounded Delay Routing Trees Using Linear Programming (<abbr title="Jaewon Oh">JO</abbr>, <abbr title="Iksoo Pyo">IP</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 401–404.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-ChenCW.html">DAC-1996-ChenCW</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Performance-Driven Optimization for Buffered Clock Trees Based on Lagrangian Relaxation (<abbr title="Chung-Ping Chen">CPC</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 405–408.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-HutchinsH.html">DAC-1996-HutchinsH</a> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/perl.html" title="perl">#perl</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>How to Write Awk and Perl Scripts to Enable Your EDA Tools to Work Together (<abbr title="Robert C. Hutchins">RCH</abbr>, <abbr title="Shankar Hemmady">SH</abbr>), pp. 409–414.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-JonesP.html">DAC-1996-JonesP</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>The Automatic Generation of Functional Test Vectors for Rambus Designs (<abbr title="K. D. Jones">KDJ</abbr>, <abbr title="J. P. Privitera">JPP</abbr>), pp. 415–420.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-CasaubieilhMBBPRBEMBB.html">DAC-1996-CasaubieilhMBBPRBEMBB</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification Methodology of Chameleon Processor (<abbr title="Françoise Casaubieilh">FC</abbr>, <abbr title="Anthony McIsaac">AM</abbr>, <abbr title="Mike Benjamin">MB</abbr>, <abbr title="Mike Bartley">MB</abbr>, <abbr title="François Pogodalla">FP</abbr>, <abbr title="Frédéric Rocheteau">FR</abbr>, <abbr title="Mohamed Belhadj">MB</abbr>, <abbr title="Jeremy Eggleton">JE</abbr>, <abbr title="Gérard Mas">GM</abbr>, <abbr title="Geoff Barrett">GB</abbr>, <abbr title="Christian Berthet">CB</abbr>), pp. 421–426.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-BrownMVCGGGLZS.html">DAC-1996-BrownMVCGGGLZS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools (<abbr title="Stephen Dean Brown">SDB</abbr>, <abbr title="Naraig Manjikian">NM</abbr>, <abbr title="Zvonko G. Vranesic">ZGV</abbr>, <abbr title="S. Caranci">SC</abbr>, <abbr title="A. Grbic">AG</abbr>, <abbr title="R. Grindley">RG</abbr>, <abbr title="M. Gusat">MG</abbr>, <abbr title="K. Loveless">KL</abbr>, <abbr title="Zeljko Zilic">ZZ</abbr>, <abbr title="Sinisa Srbljic">SS</abbr>), pp. 427–432.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-BoglioloBR.html">DAC-1996-BoglioloBR</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Power Estimation of Cell-Based CMOS Circuits (<abbr title="Alessandro Bogliolo">AB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Bruno Riccò">BR</abbr>), pp. 433–438.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-ChengCWM.html">DAC-1996-ChengCWM</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>A New Hybrid Methodology for Power Estimation (<abbr title="David Ihsin Cheng">DIC</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Deborah C. Wang">DCW</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 439–444.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-LimSPS.html">DAC-1996-LimSPS</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits (<abbr title="Yong Je Lim">YJL</abbr>, <abbr title="Kyung-Im Son">KIS</abbr>, <abbr title="Heung-Joon Park">HJP</abbr>, <abbr title="Mani Soma">MS</abbr>), pp. 445–450.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-KhatriNKMBS.html">DAC-1996-KhatriNKMBS</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>Engineering Change in a Non-Deterministic FSM Setting (<abbr title="Sunil P. Khatri">SPK</abbr>, <abbr title="Amit Narayan">AN</abbr>, <abbr title="Sriram C. Krishnan">SCK</abbr>, <abbr title="Kenneth L. McMillan">KLM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 451–456.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-IyerLA.html">DAC-1996-IyerLA</a> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span></dt><dd>Identifying Sequential Redundancies Without Search (<abbr title="Mahesh A. Iyer">MAI</abbr>, <abbr title="David E. Long">DEL</abbr>, <abbr title="Miron Abramovici">MA</abbr>), pp. 457–462.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-HiguchiM.html">DAC-1996-HiguchiM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>A Fast State Reduction Algorithm for Incompletely Specified Finite State Machines (<abbr title="Hiroyuki Higuchi">HH</abbr>, <abbr title="Yusuke Matsunaga">YM</abbr>), pp. 463–466.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-FerrandiFMPS.html">DAC-1996-FerrandiFMPS</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Symbolic Optimization of FSM Networks Based on Sequential ATPG Techniques (<abbr title="Fabrizio Ferrandi">FF</abbr>, <abbr title="Franco Fummi">FF</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), pp. 467–470.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-Koch.html">DAC-1996-Koch</a></dt><dd>Module Compaction in FPGA-based Regular Datapaths (<abbr title="Andreas Koch">AK</abbr>), pp. 471–476.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-KuoLC.html">DAC-1996-KuoLC</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Network Partitioning into Tree Hierarchies (<abbr title="Ming-Ter Kuo">MTK</abbr>, <abbr title="Lung-Tien Liu">LTL</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 477–482.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-ChenH.html">DAC-1996-ChenH</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Approximation Algorithms for Floorplan Area Minimization (<abbr title="Danny Z. Chen">DZC</abbr>, <abbr title="Xiaobo Hu">XH</abbr>), pp. 483–486.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-ChenCW96a.html">DAC-1996-ChenCW96a</a></dt><dd>Optimal Wire-Sizing Formular Under the Elmore Delay Model (<abbr title="Chung-Ping Chen">CPC</abbr>, <abbr title="Yao-Ping Chen">YPC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 487–490.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-FujimotoK.html">DAC-1996-FujimotoK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>VLSI Design and System Level Verification for the Mini-Disc (<abbr title="Tetsuya Fujimoto">TF</abbr>, <abbr title="Takashi Kambe">TK</abbr>), pp. 491–496.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-EdamatsuIH.html">DAC-1996-EdamatsuIH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>Design Methodologies for consumer-use video signal processing LSIs (<abbr title="Hisakazu Edamatsu">HE</abbr>, <abbr title="Satoshi Ikawa">SI</abbr>, <abbr title="Katsuya Hasegawa">KH</abbr>), pp. 497–502.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-MiyaharaOM.html">DAC-1996-MiyaharaOM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design Methodology for Analog High Frequency ICs (<abbr title="Yasunori Miyahara">YM</abbr>, <abbr title="Yoshimoto Oumi">YO</abbr>, <abbr title="Seijiro Moriyama">SM</abbr>), pp. 503–508.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-MurrayMBTMV.html">DAC-1996-MurrayMBTMV</a></dt><dd>Issues and Answers in CAD Tool Interoperability (<abbr title="Mike Murray">MM</abbr>, <abbr title="Uwe B. Meding">UBM</abbr>, <abbr title="Bill Berg">BB</abbr>, <abbr title="Yatin Trivedi">YT</abbr>, <abbr title="Bill McCaffrey">BM</abbr>, <abbr title="Ted Vucurevich">TV</abbr>), pp. 509–514.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-AdamsT.html">DAC-1996-AdamsT</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>The Design of Mixed Hardware/Software Systems (<abbr title="Jay K. Adams">JKA</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 515–520.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-VercauterenLM.html">DAC-1996-VercauterenLM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications (<abbr title="Steven Vercauteren">SV</abbr>, <abbr title="Bill Lin">BL</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 521–526.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-BinhISH.html">DAC-1996-BinhISH</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A Hardware/Software Partitioning Algorithm for Designing Pipelined ASIPs with Least Gate Counts (<abbr title="Nguyen-Ngoc Bình">NNB</abbr>, <abbr title="Masaharu Imai">MI</abbr>, <abbr title="Akichika Shiomi">AS</abbr>, <abbr title="Nobuyuki Hikichi">NH</abbr>), pp. 527–532.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-KahngM.html">DAC-1996-KahngM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Analysis of RC Interconnections Under Ramp Input (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Sudhakar Muddu">SM</abbr>), pp. 533–538.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-Sheehan.html">DAC-1996-Sheehan</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An AWE Technique for Fast Printed Circuit Board Delays (<abbr title="Bernard N. Sheehan">BNS</abbr>), pp. 539–543.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1996-DartuTP.html">DAC-1996-DartuTP</a> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>RC-Interconnect Macromodels for Timing Simulation (<abbr title="Florentin Dartu">FD</abbr>, <abbr title="Bogdan Tutuianu">BT</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 544–547.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-ChengTDRK.html">DAC-1996-ChengTDRK</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips (<abbr title="Yi-Kan Cheng">YKC</abbr>, <abbr title="Chin-Chi Teng">CCT</abbr>, <abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Elyse Rosenbaum">ER</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 548–551.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-Burch.html">DAC-1996-Burch</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Techniques for Verifying Superscalar Microprocessors (<abbr title="Jerry R. Burch">JRB</abbr>), pp. 552–557.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-LevittO.html">DAC-1996-LevittO</a> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A Scalable Formal Verification Methodology for Pipelined Microprocessors (<abbr title="Jeremy R. Levitt">JRL</abbr>, <abbr title="Kunle Olukotun">KO</abbr>), pp. 558–563.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-IpD.html">DAC-1996-IpD</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>State Reduction Using Reversible Rules (<abbr title="C. Norris Ip">CNI</abbr>, <abbr title="David L. Dill">DLD</abbr>), pp. 564–567.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-BalarinHJLS.html">DAC-1996-BalarinHJLS</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of Embedded Systems based on CFSM Networks (<abbr title="Felice Balarin">FB</abbr>, <abbr title="Harry Hsieh">HH</abbr>, <abbr title="Attila Jurecska">AJ</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 568–571.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-BerrebiKVTHFJB.html">DAC-1996-BerrebiKVTHFJB</a> <span class="tag"><a href="tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Combined Control Flow Dominated and Data Flow Dominated High-Level Synthesis (<abbr title="Elisabeth Berrebi">EB</abbr>, <abbr title="Polen Kission">PK</abbr>, <abbr title="Serge Vernalde">SV</abbr>, <abbr title="S. De Troch">SDT</abbr>, <abbr title="Jean-Claude Herluison">JCH</abbr>, <abbr title="Jean Fréhel">JF</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 573–578.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-HuiskenW.html">DAC-1996-HuiskenW</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>FADIC: Architectural Synthesis applied in IC Design (<abbr title="J. Huisken">JH</abbr>, <abbr title="F. Welten">FW</abbr>), pp. 579–584.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-LeeHCF.html">DAC-1996-LeeHCF</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Domain-Specific High-Level Modeling and Synthesis for ATM Switch Design Using VHDL (<abbr title="Mike Tien-Chien Lee">MTCL</abbr>, <abbr title="Yu-Chin Hsu">YCH</abbr>, <abbr title="Ben Chen">BC</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 585–590.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-AraujoML.html">DAC-1996-AraujoML</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using Register-Transfer Paths in Code Generation for Heterogeneous Memory-Register Architectures (<abbr title="Guido Araujo">GA</abbr>, <abbr title="Sharad Malik">SM</abbr>, <abbr title="Mike Tien-Chien Lee">MTCL</abbr>), pp. 591–596.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-LiemPJ.html">DAC-1996-LiemPJ</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Address Calculation for Retargetable Compilation and Exploration of Instruction-Set Architectures (<abbr title="Clifford Liem">CL</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 597–600.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-Gupta.html">DAC-1996-Gupta</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span></dt><dd>Analysis of Operation Delay and Execution Rate Constraints for Embedded Systems (<abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 601–604.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-SuzukiS.html">DAC-1996-SuzukiS</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Software Performance Estimation Methods for Hardware/Software Codesign (<abbr title="Kei Suzuki">KS</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 605–610.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-TutuianuDP.html">DAC-1996-TutuianuDP</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span></dt><dd>An Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response (<abbr title="Bogdan Tutuianu">BT</abbr>, <abbr title="Florentin Dartu">FD</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 611–616.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-ChandramouliS.html">DAC-1996-ChandramouliS</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/proximity.html" title="proximity">#proximity</a></span></dt><dd>Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time (<abbr title="V. Chandramouli">VC</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 617–622.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-NevesF.html">DAC-1996-NevesF</a> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal Clock Skew Scheduling Tolerant to Process Variations (<abbr title="José Luis Neves">JLN</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>), pp. 623–628.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-Matsunaga.html">DAC-1996-Matsunaga</a> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Equivalence Checker for Combinational Circuits (<abbr title="Yusuke Matsunaga">YM</abbr>), pp. 629–634.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-SanghaviRBS.html">DAC-1996-SanghaviRBS</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>High Performance BDD Package By Exploiting Memory Hiercharchy (<abbr title="Jagesh V. Sanghavi">JVS</abbr>, <abbr title="Rajeev K. Ranjan">RKR</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 635–640.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-StornettaB.html">DAC-1996-StornettaB</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Implementation of an Efficient Parallel BDD Package (<abbr title="Tony Stornetta">TS</abbr>, <abbr title="Forrest Brewer">FB</abbr>), pp. 641–644.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-ClarkeKZ.html">DAC-1996-ClarkeKZ</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/word.html" title="word">#word</a></span></dt><dd>Word Level Model Checking — Avoiding the Pentium FDIV Error (<abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Manpreet Khaira">MK</abbr>, <abbr title="Xudong Zhao">XZ</abbr>), pp. 645–648.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-PandeyRBB.html">DAC-1996-PandeyRBB</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of PowerPC Arrays Using Symbolic Trajectory Evaluation (<abbr title="Manish Pandey">MP</abbr>, <abbr title="Richard Raimi">RR</abbr>, <abbr title="Derek L. Beatty">DLB</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 649–654.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-BeerBEL.html">DAC-1996-BeerBEL</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>RuleBase: An Industry-Oriented Formal Verification Tool (<abbr title="Ilan Beer">IB</abbr>, <abbr title="Shoham Ben-David">SBD</abbr>, <abbr title="Cindy Eisner">CE</abbr>, <abbr title="Avner Landver">AL</abbr>), pp. 655–660.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-Bryant.html">DAC-1996-Bryant</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Bit-Level Analysis of an SRT Divider Circuit (<abbr title="Randal E. Bryant">REB</abbr>), pp. 661–665.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1996-Eiriksson.html">DAC-1996-Eiriksson</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Integrating Formal Verification Methods with A Conventional Project Design Flow (<abbr title="Ásgeir Th. Eiríksson">ÁTE</abbr>), pp. 666–671.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-Lin.html">DAC-1996-Lin</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>A System Design Methodology for Software/Hardware Co-Development of Telecommunication Network Applications (<abbr title="Bill Lin">BL</abbr>), pp. 672–677.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-VercauterenLM96a.html">DAC-1996-VercauterenLM96a</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>A Strategy for Real-Time Kernel Support in Application-Specific HW/SW Embedded Architectures (<abbr title="Steven Vercauteren">SV</abbr>, <abbr title="Bill Lin">BL</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 678–683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-SchnaiderY.html">DAC-1996-SchnaiderY</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Software Development in a Hardware Simulation Environment (<abbr title="Benny Schnaider">BS</abbr>, <abbr title="Einat Yogev">EY</abbr>), pp. 684–689.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-ZivojnovicM.html">DAC-1996-ZivojnovicM</a></dt><dd>Compiled HW/SW Co-Simulation (<abbr title="Vojin Zivojnovic">VZ</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 690–695.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-MarculescuMP.html">DAC-1996-MarculescuMP</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Stochastic Sequential Machine Synthesis Targeting Constrained Sequence Generation (<abbr title="Diana Marculescu">DM</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 696–701.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-MehtaOI.html">DAC-1996-MehtaOI</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy Characterization based on Clustering (<abbr title="Huzefa Mehta">HM</abbr>, <abbr title="Robert Michael Owens">RMO</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 702–707.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-HassounE.html">DAC-1996-HassounE</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Architectural Retiming: Pipelining Latency-Constrained Circuts (<abbr title="Soha Hassoun">SH</abbr>, <abbr title="Carl Ebeling">CE</abbr>), pp. 708–713.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-LalgudiPP.html">DAC-1996-LalgudiPP</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Optimizing Systems for Effective Block-Processing: The k-Delay Problem (<abbr title="Kumar N. Lalgudi">KNL</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 714–719.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-PanL.html">DAC-1996-PanL</a></dt><dd>Optimal Clock Period FPGA Technology Mapping for Sequential Circuits (<abbr title="Peichen Pan">PP</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-CongH.html">DAC-1996-CongH</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Structural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-based FPGA Design (<abbr title="Jason Cong">JC</abbr>, <abbr title="Yean-Yow Hwang">YYH</abbr>), pp. 726–729.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-LeglWE.html">DAC-1996-LeglWE</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Boolean Approach to Performance-Directed Technology Mapping for LUT-Based FPGA Designs (<abbr title="Christian Legl">CL</abbr>, <abbr title="Bernd Wurth">BW</abbr>, <abbr title="Klaus Eckl">KE</abbr>), pp. 730–733.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1996-CoudertHM.html">DAC-1996-CoudertHM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/comparative.html" title="comparative">#comparative</a></span></dt><dd>New Algorithms for Gate Sizing: A Comparative Study (<abbr title="Olivier Coudert">OC</abbr>, <abbr title="Ramsey W. Haddad">RWH</abbr>, <abbr title="Srilatha Manne">SM</abbr>), pp. 734–739.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-SatoKEM.html">DAC-1996-SatoKEM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Post-Layout Optimization for Deep Submicron Design (<abbr title="Koichi Sato">KS</abbr>, <abbr title="Masamichi Kawarabayashi">MK</abbr>, <abbr title="Hideyuki Emura">HE</abbr>, <abbr title="Naotaka Maeda">NM</abbr>), pp. 740–745.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-BamjiM.html">DAC-1996-BamjiM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Enhanced Network Flow Algorithm for Yield Optimization (<abbr title="Cyrus Bamji">CB</abbr>, <abbr title="Enrico Malavasi">EM</abbr>), pp. 746–751.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-TengCRK.html">DAC-1996-TengCRK</a> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Hierarchical Electromigration Reliability Diagnosis for VLSI Interconnects (<abbr title="Chin-Chi Teng">CCT</abbr>, <abbr title="Yi-Kan Cheng">YKC</abbr>, <abbr title="Elyse Rosenbaum">ER</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-GenderenM.html">DAC-1996-GenderenM</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using Articulation Nodes to Improve the Efficiency of Finite-Element based Resistance Extraction (<abbr title="Arjan J. van Genderen">AJvG</abbr>, <abbr title="N. P. van der Meijs">NPvdM</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-EliasM.html">DAC-1996-EliasM</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Extracting Circuit Models for Large RC Interconnections that are Accurate up to a Predefined Signal Frequency (<abbr title="P. J. H. Elias">PJHE</abbr>, <abbr title="N. P. van der Meijs">NPvdM</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-Smith.html">DAC-1996-Smith</a> <span class="tag"><a href="tag/c.html" title="c">#c</a></span></dt><dd>VHDL &amp; Verilog Compared &amp; Contrasted — Plus Modeled Example Written in VHDL, Verilog and C (<abbr title="Douglas J. Smith">DJS</abbr>), pp. 771–776.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-SahmMPSS.html">DAC-1996-SahmMPSS</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>VDHL Development System and Coding Standard (<abbr title="Hans Sahm">HS</abbr>, <abbr title="Claus Mayer">CM</abbr>, <abbr title="Jörg Pleickhardt">JP</abbr>, <abbr title="Johannes Schuck">JS</abbr>, <abbr title="Stefan Späth">SS</abbr>), pp. 777–782.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-ChenS.html">DAC-1996-ChenS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>An Exact Algorithm for Low Power Library-Specific Gate Re-Sizing (<abbr title="De-Sheng Chen">DSC</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 783–788.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-RohfleischKW.html">DAC-1996-RohfleischKW</a></dt><dd>Reducing Power Dissipation after Technology Mapping by Structural Transformations (<abbr title="Bernhard Rohfleisch">BR</abbr>, <abbr title="Alfred Kölbl">AK</abbr>, <abbr title="Bernd Wurth">BW</abbr>), pp. 789–794.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-ChenPL.html">DAC-1996-ChenPL</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Desensitization for Power Reduction in Sequential Circuits (<abbr title="Xiangfeng Chen">XC</abbr>, <abbr title="Peichen Pan">PP</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 795–800.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-BurgunRFBL.html">DAC-1996-BurgunRFBL</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Serial Fault Emulation (<abbr title="Luc Burgun">LB</abbr>, <abbr title="Frédéric Reblewski">FR</abbr>, <abbr title="Gérard Fenelon">GF</abbr>, <abbr title="Jean Barbier">JB</abbr>, <abbr title="Olivier Lepape">OL</abbr>), pp. 801–806.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-XiangVFP.html">DAC-1996-XiangVFP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Partial Scan Design Based on Circuit State Information (<abbr title="Dong Xiang">DX</abbr>, <abbr title="Srikanth Venkataraman">SV</abbr>, <abbr title="W. Kent Fuchs">WKF</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 807–812.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-GoodbyO.html">DAC-1996-GoodbyO</a> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>Pseudorandom-Pattern Test Resistance in High-Performance DSP Datapaths (<abbr title="Laurence Goodby">LG</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 813–818.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-DasguptaK96a.html">DAC-1996-DasguptaK96a</a> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Hot-Carrier Reliability Enhancement via Input Reordering and Transistor Sizing (<abbr title="Aurobindo Dasgupta">AD</abbr>, <abbr title="Ramesh Karri">RK</abbr>), pp. 819–824.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-LokanathanBR.html">DAC-1996-LokanathanBR</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/library.html" title="library">#library</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>A Methodology for Concurrent Fabrication Process/Cell Library Optimization (<abbr title="Arun N. Lokanathan">ANL</abbr>, <abbr title="Jay B. Brockman">JBB</abbr>, <abbr title="John E. Renaud">JER</abbr>), pp. 825–830.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1996-LiM.html">DAC-1996-LiM</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Computing Parametric Yield Adaptively Using Local Linear Models (<abbr title="Mien Li">ML</abbr>, <abbr title="Linda S. Milor">LSM</abbr>), pp. 831–836.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>