module LAB5_top( 
	input logic reset,
	input logic clock_50MHZ,
		
	output logic [6:0] sec_ones,
	output logic [6:0] sec_tens,
	output logic [6:0] min_ones,
	output logic [6:0] min_tens,
	output logic [6:0] hrs_ones,
	output logic [6:0] hrs_tens
	);

/* Set internal variables here */

endmodule