INFO-FLOW: Workspace E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1 opened at Sat Jul 30 21:26:06 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.55 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.121 sec.
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.196 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.817 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.1 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
Execute     config_export -version=1.1 
Command   open_solution done; 2.895 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.104 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.149 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.232 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.1 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.cpp.clang.out.log 2> E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.cpp.clang.err.log 
Command       ap_eval done; 0.281 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top sw_compute -name=sw_compute 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/clang.out.log 2> E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.282 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.111 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/all.directive.json -fix-errors E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.113 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.128 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.134 sec.
Execute         source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.203 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.121 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp.clang.out.log 2> E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.36 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.842 seconds; current allocated memory: 1.215 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.0.bc -args  "E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.g.bc"  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/main.g.bc -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.0.bc > E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc -args E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc > E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
Command       run_link_or_opt done; 0.106 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc -args E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc > E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 4.13 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 4.141 sec.
Execute       run_link_or_opt -opt -out E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sw_compute -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sw_compute -reflow-float-conversion -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc > E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.714 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.73 sec.
Execute       run_link_or_opt -out E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc -args E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc > E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.123 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.135 sec.
Execute       run_link_or_opt -opt -out E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sw_compute 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sw_compute -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc > E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sw_compute -mllvm -hls-db-dir -mllvm E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.499 sec.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.903 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.215 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sw_compute -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.0.bc -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.1.bc -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.215 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.g.1.bc to E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.o.1.bc -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (main.cpp:75) in function 'sw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_4' (main.cpp:81) in function 'sw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_89_5' (main.cpp:89) in function 'sw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_7' (main.cpp:99) in function 'sw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_9' (main.cpp:107) in function 'sw_compute' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_99_7' (main.cpp:99) in function 'sw_compute' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_101_8' (main.cpp:101) in function 'sw_compute' completely with a factor of 8.
Command         transform done; 0.144 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.215 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.o.2.bc -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_3' (main.cpp:80:34) in function 'sw_compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_2' (main.cpp:79:30) in function 'sw_compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_6' (main.cpp:98:30) in function 'sw_compute'.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (main.cpp:76:16)
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (main.cpp:82:31)
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (main.cpp:91:28)
INFO: [HLS 200-472] Inferring partial write operation for 'acc' 
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (main.cpp:100:27)
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (main.cpp:102:31)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 120 on port 'gmem' (main.cpp:108:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 125 on port 'gmem' (main.cpp:76:18). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 0.358 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.215 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.726 sec.
Command     elaborate done; 9.497 sec.
Execute     ap_eval exec zip -j E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.549 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sw_compute' ...
Execute       ap_set_top_model sw_compute 
Execute       get_model_list sw_compute -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sw_compute 
Execute       preproc_iomode -model sw_compute_Pipeline_VITIS_LOOP_107_9 
Execute       preproc_iomode -model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 
Execute       preproc_iomode -model sw_compute_Pipeline_VITIS_LOOP_89_5 
Execute       preproc_iomode -model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 
Execute       preproc_iomode -model sw_compute_Pipeline_VITIS_LOOP_75_1 
Execute       get_model_list sw_compute -filter all-wo-channel 
INFO-FLOW: Model list for configure: sw_compute_Pipeline_VITIS_LOOP_75_1 sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 sw_compute_Pipeline_VITIS_LOOP_89_5 sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 sw_compute_Pipeline_VITIS_LOOP_107_9 sw_compute
INFO-FLOW: Configuring Module : sw_compute_Pipeline_VITIS_LOOP_75_1 ...
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_75_1 
Execute       apply_spec_resource_limit sw_compute_Pipeline_VITIS_LOOP_75_1 
INFO-FLOW: Configuring Module : sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 ...
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 
Execute       apply_spec_resource_limit sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 
INFO-FLOW: Configuring Module : sw_compute_Pipeline_VITIS_LOOP_89_5 ...
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_89_5 
Execute       apply_spec_resource_limit sw_compute_Pipeline_VITIS_LOOP_89_5 
INFO-FLOW: Configuring Module : sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 ...
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 
Execute       apply_spec_resource_limit sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 
INFO-FLOW: Configuring Module : sw_compute_Pipeline_VITIS_LOOP_107_9 ...
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_107_9 
Execute       apply_spec_resource_limit sw_compute_Pipeline_VITIS_LOOP_107_9 
INFO-FLOW: Configuring Module : sw_compute ...
Execute       set_default_model sw_compute 
Execute       apply_spec_resource_limit sw_compute 
INFO-FLOW: Model list for preprocess: sw_compute_Pipeline_VITIS_LOOP_75_1 sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 sw_compute_Pipeline_VITIS_LOOP_89_5 sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 sw_compute_Pipeline_VITIS_LOOP_107_9 sw_compute
INFO-FLOW: Preprocessing Module: sw_compute_Pipeline_VITIS_LOOP_75_1 ...
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_75_1 
Execute       cdfg_preprocess -model sw_compute_Pipeline_VITIS_LOOP_75_1 
Execute       rtl_gen_preprocess sw_compute_Pipeline_VITIS_LOOP_75_1 
INFO-FLOW: Preprocessing Module: sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 ...
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 
Execute       cdfg_preprocess -model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 
Execute       rtl_gen_preprocess sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 
INFO-FLOW: Preprocessing Module: sw_compute_Pipeline_VITIS_LOOP_89_5 ...
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_89_5 
Execute       cdfg_preprocess -model sw_compute_Pipeline_VITIS_LOOP_89_5 
Execute       rtl_gen_preprocess sw_compute_Pipeline_VITIS_LOOP_89_5 
INFO-FLOW: Preprocessing Module: sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 ...
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 
Execute       cdfg_preprocess -model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 
Execute       rtl_gen_preprocess sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 
INFO-FLOW: Preprocessing Module: sw_compute_Pipeline_VITIS_LOOP_107_9 ...
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_107_9 
Execute       cdfg_preprocess -model sw_compute_Pipeline_VITIS_LOOP_107_9 
Execute       rtl_gen_preprocess sw_compute_Pipeline_VITIS_LOOP_107_9 
INFO-FLOW: Preprocessing Module: sw_compute ...
Execute       set_default_model sw_compute 
Execute       cdfg_preprocess -model sw_compute 
Execute       rtl_gen_preprocess sw_compute 
INFO-FLOW: Model list for synthesis: sw_compute_Pipeline_VITIS_LOOP_75_1 sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 sw_compute_Pipeline_VITIS_LOOP_89_5 sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 sw_compute_Pipeline_VITIS_LOOP_107_9 sw_compute
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sw_compute_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_75_1 
Execute       schedule -model sw_compute_Pipeline_VITIS_LOOP_75_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_75_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_75_1.sched.adb -f 
INFO-FLOW: Finish scheduling sw_compute_Pipeline_VITIS_LOOP_75_1.
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_75_1 
Execute       bind -model sw_compute_Pipeline_VITIS_LOOP_75_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_75_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_75_1.bind.adb -f 
INFO-FLOW: Finish binding sw_compute_Pipeline_VITIS_LOOP_75_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 
Execute       schedule -model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4'.
WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4' (loop 'VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('acc_addr_3_write_ln82', main.cpp:82) of variable 'add_ln82_2', main.cpp:82 on array 'acc' and 'load' operation ('acc_load_3', main.cpp:82) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4' (loop 'VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('acc_addr_3_write_ln82', main.cpp:82) of variable 'add_ln82_2', main.cpp:82 on array 'acc' and 'load' operation ('acc_load_2', main.cpp:82) on array 'acc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.202 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.492 sec.
Execute       db_write -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4.sched.adb -f 
INFO-FLOW: Finish scheduling sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4.
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 
Execute       bind -model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.202 sec.
Execute       db_write -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4.bind.adb -f 
INFO-FLOW: Finish binding sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sw_compute_Pipeline_VITIS_LOOP_89_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_89_5 
Execute       schedule -model sw_compute_Pipeline_VITIS_LOOP_89_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_5'.
WARNING: [HLS 200-885] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_89_5' (loop 'VITIS_LOOP_89_5'): Unable to schedule 'store' operation ('acc_addr_1_write_ln91', main.cpp:91) of constant 0 on array 'acc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'acc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'VITIS_LOOP_89_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.178 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_89_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_89_5.sched.adb -f 
Command       db_write done; 0.533 sec.
INFO-FLOW: Finish scheduling sw_compute_Pipeline_VITIS_LOOP_89_5.
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_89_5 
Execute       bind -model sw_compute_Pipeline_VITIS_LOOP_89_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_89_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.105 sec.
Execute       db_write -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_89_5.bind.adb -f 
INFO-FLOW: Finish binding sw_compute_Pipeline_VITIS_LOOP_89_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 
Execute       schedule -model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'.
WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln100', main.cpp:100) of variable 'add_ln100_1', main.cpp:100 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln100', main.cpp:100) of variable 'add_ln100_1', main.cpp:100 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln102', main.cpp:102) of variable 'add_ln102', main.cpp:102 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln102', main.cpp:102) of variable 'add_ln102', main.cpp:102 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln102', main.cpp:102) of variable 'add_ln102_6', main.cpp:102 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln102', main.cpp:102) of variable 'add_ln102_7', main.cpp:102 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln102', main.cpp:102) of variable 'add_ln102_7', main.cpp:102 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln102', main.cpp:102) of variable 'add_ln102_7', main.cpp:102 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 43, Depth = 44, loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.073 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.538 sec.
Execute       db_write -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.sched.adb -f 
INFO-FLOW: Finish scheduling sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 
Execute       bind -model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.363 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.374 sec.
Execute       db_write -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.bind.adb -f 
INFO-FLOW: Finish binding sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sw_compute_Pipeline_VITIS_LOOP_107_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_107_9 
Execute       schedule -model sw_compute_Pipeline_VITIS_LOOP_107_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_107_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.148 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_107_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.107 sec.
Execute       db_write -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_107_9.sched.adb -f 
Command       db_write done; 0.351 sec.
INFO-FLOW: Finish scheduling sw_compute_Pipeline_VITIS_LOOP_107_9.
Execute       set_default_model sw_compute_Pipeline_VITIS_LOOP_107_9 
Execute       bind -model sw_compute_Pipeline_VITIS_LOOP_107_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_107_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_107_9.bind.adb -f 
INFO-FLOW: Finish binding sw_compute_Pipeline_VITIS_LOOP_107_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sw_compute 
Execute       schedule -model sw_compute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.sched.adb -f 
Command       db_write done; 0.863 sec.
INFO-FLOW: Finish scheduling sw_compute.
Execute       set_default_model sw_compute 
Execute       bind -model sw_compute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.204 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.144 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.48 sec.
Execute       db_write -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.bind.adb -f 
INFO-FLOW: Finish binding sw_compute.
Execute       get_model_list sw_compute -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sw_compute_Pipeline_VITIS_LOOP_75_1 
Execute       rtl_gen_preprocess sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 
Execute       rtl_gen_preprocess sw_compute_Pipeline_VITIS_LOOP_89_5 
Execute       rtl_gen_preprocess sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 
Execute       rtl_gen_preprocess sw_compute_Pipeline_VITIS_LOOP_107_9 
Execute       rtl_gen_preprocess sw_compute 
INFO-FLOW: Model list for RTL generation: sw_compute_Pipeline_VITIS_LOOP_75_1 sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 sw_compute_Pipeline_VITIS_LOOP_89_5 sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 sw_compute_Pipeline_VITIS_LOOP_107_9 sw_compute
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sw_compute_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sw_compute_Pipeline_VITIS_LOOP_75_1 -top_prefix sw_compute_ -sub_prefix sw_compute_ -mg_file E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sw_compute_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.701 seconds; current allocated memory: 1.215 GB.
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.rtl_wrap.cfg.tcl 
Execute       gen_rtl sw_compute_Pipeline_VITIS_LOOP_75_1 -style xilinx -f -lang vhdl -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/vhdl/sw_compute_sw_compute_Pipeline_VITIS_LOOP_75_1 
Execute       gen_rtl sw_compute_Pipeline_VITIS_LOOP_75_1 -style xilinx -f -lang vlog -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/verilog/sw_compute_sw_compute_Pipeline_VITIS_LOOP_75_1 
Execute       syn_report -csynth -model sw_compute_Pipeline_VITIS_LOOP_75_1 -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/report/sw_compute_Pipeline_VITIS_LOOP_75_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sw_compute_Pipeline_VITIS_LOOP_75_1 -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/report/sw_compute_Pipeline_VITIS_LOOP_75_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sw_compute_Pipeline_VITIS_LOOP_75_1 -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_75_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sw_compute_Pipeline_VITIS_LOOP_75_1 -f -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_75_1.adb 
Execute       db_write -model sw_compute_Pipeline_VITIS_LOOP_75_1 -bindview -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sw_compute_Pipeline_VITIS_LOOP_75_1 -p E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_75_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 -top_prefix sw_compute_ -sub_prefix sw_compute_ -mg_file E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4' pipeline 'VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.215 GB.
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.rtl_wrap.cfg.tcl 
Execute       gen_rtl sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 -style xilinx -f -lang vhdl -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/vhdl/sw_compute_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 
Command       gen_rtl done; 0.38 sec.
Execute       gen_rtl sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 -style xilinx -f -lang vlog -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/verilog/sw_compute_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 
Execute       syn_report -csynth -model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/report/sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.105 sec.
Execute       syn_report -rtlxml -model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/report/sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.238 sec.
Execute       db_write -model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 -f -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4.adb 
Execute       db_write -model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 -bindview -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 -p E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sw_compute_Pipeline_VITIS_LOOP_89_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sw_compute_Pipeline_VITIS_LOOP_89_5 -top_prefix sw_compute_ -sub_prefix sw_compute_ -mg_file E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_89_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sw_compute_Pipeline_VITIS_LOOP_89_5' pipeline 'VITIS_LOOP_89_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sw_compute_Pipeline_VITIS_LOOP_89_5'.
Command       create_rtl_model done; 0.112 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.184 seconds; current allocated memory: 1.215 GB.
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.rtl_wrap.cfg.tcl 
Execute       gen_rtl sw_compute_Pipeline_VITIS_LOOP_89_5 -style xilinx -f -lang vhdl -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/vhdl/sw_compute_sw_compute_Pipeline_VITIS_LOOP_89_5 
Execute       gen_rtl sw_compute_Pipeline_VITIS_LOOP_89_5 -style xilinx -f -lang vlog -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/verilog/sw_compute_sw_compute_Pipeline_VITIS_LOOP_89_5 
Execute       syn_report -csynth -model sw_compute_Pipeline_VITIS_LOOP_89_5 -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/report/sw_compute_Pipeline_VITIS_LOOP_89_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.109 sec.
Execute       syn_report -rtlxml -model sw_compute_Pipeline_VITIS_LOOP_89_5 -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/report/sw_compute_Pipeline_VITIS_LOOP_89_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sw_compute_Pipeline_VITIS_LOOP_89_5 -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_89_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sw_compute_Pipeline_VITIS_LOOP_89_5 -f -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_89_5.adb 
Command       db_write done; 0.112 sec.
Execute       db_write -model sw_compute_Pipeline_VITIS_LOOP_89_5 -bindview -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sw_compute_Pipeline_VITIS_LOOP_89_5 -p E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_89_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 -top_prefix sw_compute_ -sub_prefix sw_compute_ -mg_file E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' pipeline 'VITIS_LOOP_98_6_VITIS_LOOP_99_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7'.
Command       create_rtl_model done; 0.154 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.683 seconds; current allocated memory: 1.215 GB.
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.rtl_wrap.cfg.tcl 
Execute       gen_rtl sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 -style xilinx -f -lang vhdl -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/vhdl/sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 
Execute       gen_rtl sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 -style xilinx -f -lang vlog -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/verilog/sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 
Execute       syn_report -csynth -model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/report/sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.135 sec.
Execute       syn_report -rtlxml -model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/report/sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.27 sec.
Execute       db_write -model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 -f -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.adb 
Execute       db_write -model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 -bindview -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 -p E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sw_compute_Pipeline_VITIS_LOOP_107_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sw_compute_Pipeline_VITIS_LOOP_107_9 -top_prefix sw_compute_ -sub_prefix sw_compute_ -mg_file E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_107_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sw_compute_Pipeline_VITIS_LOOP_107_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.215 GB.
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.rtl_wrap.cfg.tcl 
Execute       gen_rtl sw_compute_Pipeline_VITIS_LOOP_107_9 -style xilinx -f -lang vhdl -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/vhdl/sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 
Execute       gen_rtl sw_compute_Pipeline_VITIS_LOOP_107_9 -style xilinx -f -lang vlog -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/verilog/sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 
Execute       syn_report -csynth -model sw_compute_Pipeline_VITIS_LOOP_107_9 -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/report/sw_compute_Pipeline_VITIS_LOOP_107_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sw_compute_Pipeline_VITIS_LOOP_107_9 -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/report/sw_compute_Pipeline_VITIS_LOOP_107_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sw_compute_Pipeline_VITIS_LOOP_107_9 -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_107_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sw_compute_Pipeline_VITIS_LOOP_107_9 -f -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_107_9.adb 
Execute       db_write -model sw_compute_Pipeline_VITIS_LOOP_107_9 -bindview -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sw_compute_Pipeline_VITIS_LOOP_107_9 -p E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_107_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sw_compute -top_prefix  -sub_prefix sw_compute_ -mg_file E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sw_compute/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sw_compute/im' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sw_compute/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sw_compute' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'im', 'out_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sw_compute'.
Command       create_rtl_model done; 0.217 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.215 GB.
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.rtl_wrap.cfg.tcl 
Execute       gen_rtl sw_compute -istop -style xilinx -f -lang vhdl -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/vhdl/sw_compute 
Execute       gen_rtl sw_compute -istop -style xilinx -f -lang vlog -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/verilog/sw_compute 
Execute       syn_report -csynth -model sw_compute -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/report/sw_compute_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sw_compute -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/report/sw_compute_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sw_compute -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.269 sec.
Execute       db_write -model sw_compute -f -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.adb 
Execute       db_write -model sw_compute -bindview -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sw_compute -p E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute 
Execute       export_constraint_db -f -tool general -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.constraint.tcl 
Execute       syn_report -designview -model sw_compute -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.design.xml 
Command       syn_report done; 0.204 sec.
Execute       syn_report -csynthDesign -model sw_compute -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sw_compute -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sw_compute -o E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sw_compute 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sw_compute 
INFO-FLOW: Model list for RTL component generation: sw_compute_Pipeline_VITIS_LOOP_75_1 sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 sw_compute_Pipeline_VITIS_LOOP_89_5 sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 sw_compute_Pipeline_VITIS_LOOP_107_9 sw_compute
INFO-FLOW: Handling components in module [sw_compute_Pipeline_VITIS_LOOP_75_1] ... 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
INFO-FLOW: Handling components in module [sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4] ... 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4.compgen.tcl 
INFO-FLOW: Found component sw_compute_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sw_compute_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sw_compute_Pipeline_VITIS_LOOP_89_5] ... 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_89_5.compgen.tcl 
INFO-FLOW: Found component sw_compute_mul_32s_10ns_32_2_1.
INFO-FLOW: Append model sw_compute_mul_32s_10ns_32_2_1
INFO-FLOW: Found component sw_compute_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sw_compute_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7] ... 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.compgen.tcl 
INFO-FLOW: Found component sw_compute_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sw_compute_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sw_compute_Pipeline_VITIS_LOOP_107_9] ... 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_107_9.compgen.tcl 
INFO-FLOW: Handling components in module [sw_compute] ... 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.compgen.tcl 
INFO-FLOW: Found component sw_compute_mul_32s_11s_32_2_1.
INFO-FLOW: Append model sw_compute_mul_32s_11s_32_2_1
INFO-FLOW: Found component sw_compute_w_ROM_AUTO_1R.
INFO-FLOW: Append model sw_compute_w_ROM_AUTO_1R
INFO-FLOW: Found component sw_compute_acc_RAM_AUTO_1R1W.
INFO-FLOW: Append model sw_compute_acc_RAM_AUTO_1R1W
INFO-FLOW: Found component sw_compute_gmem_m_axi.
INFO-FLOW: Append model sw_compute_gmem_m_axi
INFO-FLOW: Found component sw_compute_control_s_axi.
INFO-FLOW: Append model sw_compute_control_s_axi
INFO-FLOW: Append model sw_compute_Pipeline_VITIS_LOOP_75_1
INFO-FLOW: Append model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4
INFO-FLOW: Append model sw_compute_Pipeline_VITIS_LOOP_89_5
INFO-FLOW: Append model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7
INFO-FLOW: Append model sw_compute_Pipeline_VITIS_LOOP_107_9
INFO-FLOW: Append model sw_compute
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sw_compute_flow_control_loop_pipe_sequential_init sw_compute_mul_32s_10ns_32_2_1 sw_compute_flow_control_loop_pipe_sequential_init sw_compute_flow_control_loop_pipe_sequential_init sw_compute_mul_32s_11s_32_2_1 sw_compute_w_ROM_AUTO_1R sw_compute_acc_RAM_AUTO_1R1W sw_compute_gmem_m_axi sw_compute_control_s_axi sw_compute_Pipeline_VITIS_LOOP_75_1 sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 sw_compute_Pipeline_VITIS_LOOP_89_5 sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 sw_compute_Pipeline_VITIS_LOOP_107_9 sw_compute
INFO-FLOW: Generating E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sw_compute_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sw_compute_mul_32s_10ns_32_2_1
INFO-FLOW: To file: write model sw_compute_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sw_compute_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sw_compute_mul_32s_11s_32_2_1
INFO-FLOW: To file: write model sw_compute_w_ROM_AUTO_1R
INFO-FLOW: To file: write model sw_compute_acc_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sw_compute_gmem_m_axi
INFO-FLOW: To file: write model sw_compute_control_s_axi
INFO-FLOW: To file: write model sw_compute_Pipeline_VITIS_LOOP_75_1
INFO-FLOW: To file: write model sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4
INFO-FLOW: To file: write model sw_compute_Pipeline_VITIS_LOOP_89_5
INFO-FLOW: To file: write model sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7
INFO-FLOW: To file: write model sw_compute_Pipeline_VITIS_LOOP_107_9
INFO-FLOW: To file: write model sw_compute
INFO-FLOW: Generating E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.125 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/vhdl' dstVlogDir='E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/vlog' tclDir='E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db' modelList='sw_compute_flow_control_loop_pipe_sequential_init
sw_compute_mul_32s_10ns_32_2_1
sw_compute_flow_control_loop_pipe_sequential_init
sw_compute_flow_control_loop_pipe_sequential_init
sw_compute_mul_32s_11s_32_2_1
sw_compute_w_ROM_AUTO_1R
sw_compute_acc_RAM_AUTO_1R1W
sw_compute_gmem_m_axi
sw_compute_control_s_axi
sw_compute_Pipeline_VITIS_LOOP_75_1
sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4
sw_compute_Pipeline_VITIS_LOOP_89_5
sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7
sw_compute_Pipeline_VITIS_LOOP_107_9
sw_compute
' expOnly='0'
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4.compgen.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_89_5.compgen.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.compgen.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_107_9.compgen.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sw_compute_w_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sw_compute_acc_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.286 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.607 seconds; current allocated memory: 1.215 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sw_compute_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sw_compute_flow_control_loop_pipe_sequential_init
sw_compute_mul_32s_10ns_32_2_1
sw_compute_flow_control_loop_pipe_sequential_init
sw_compute_flow_control_loop_pipe_sequential_init
sw_compute_mul_32s_11s_32_2_1
sw_compute_w_ROM_AUTO_1R
sw_compute_acc_RAM_AUTO_1R1W
sw_compute_gmem_m_axi
sw_compute_control_s_axi
sw_compute_Pipeline_VITIS_LOOP_75_1
sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4
sw_compute_Pipeline_VITIS_LOOP_89_5
sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7
sw_compute_Pipeline_VITIS_LOOP_107_9
sw_compute
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/top-io-be.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.tbgen.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.compgen.dataonly.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.rtl_wrap.cfg.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_75_1.tbgen.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4.tbgen.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_89_5.tbgen.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.tbgen.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_107_9.tbgen.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.tbgen.tcl 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.constraint.tcl 
Execute       sc_get_clocks sw_compute 
Execute       source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE sw_compute LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE sw_compute LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST sw_compute MODULE2INSTS {sw_compute sw_compute sw_compute_Pipeline_VITIS_LOOP_75_1 grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80 sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89 sw_compute_Pipeline_VITIS_LOOP_89_5 grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96 sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101 sw_compute_Pipeline_VITIS_LOOP_107_9 grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108} INST2MODULE {sw_compute sw_compute grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80 sw_compute_Pipeline_VITIS_LOOP_75_1 grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89 sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96 sw_compute_Pipeline_VITIS_LOOP_89_5 grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101 sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108 sw_compute_Pipeline_VITIS_LOOP_107_9} INSTDATA {sw_compute {DEPTH 1 CHILDREN {grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80 grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89 grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96 grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101 grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108}} grp_sw_compute_Pipeline_VITIS_LOOP_75_1_fu_80 {DEPTH 2 CHILDREN {}} grp_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4_fu_89 {DEPTH 2 CHILDREN {}} grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96 {DEPTH 2 CHILDREN {}} grp_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7_fu_101 {DEPTH 2 CHILDREN {}} grp_sw_compute_Pipeline_VITIS_LOOP_107_9_fu_108 {DEPTH 2 CHILDREN {}}} MODULEDATA {sw_compute_Pipeline_VITIS_LOOP_75_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_124_p2 SOURCE main.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_28_fu_337_p2 SOURCE main.cpp:80 VARIABLE empty_28 LOOP VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_198_p2 SOURCE main.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_1_fu_224_p2 SOURCE main.cpp:79 VARIABLE add_ln79_1 LOOP VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid131_fu_382_p2 SOURCE main.cpp:80 VARIABLE p_mid131 LOOP VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_260_p2 SOURCE main.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid16_fu_406_p2 SOURCE main.cpp:80 VARIABLE p_mid16 LOOP VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_424_p2 SOURCE main.cpp:82 VARIABLE add_ln82 LOOP VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_1_fu_304_p2 SOURCE main.cpp:82 VARIABLE add_ln82_1 LOOP VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_2_fu_530_p2 SOURCE main.cpp:82 VARIABLE add_ln82_2 LOOP VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_481_p2 SOURCE main.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_1_fu_486_p2 SOURCE main.cpp:80 VARIABLE add_ln80_1 LOOP VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sw_compute_Pipeline_VITIS_LOOP_89_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_32_2_1_U8 SOURCE main.cpp:93 VARIABLE mul_ln93 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_fu_130_p2 SOURCE main.cpp:93 VARIABLE sub_ln93 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln93_1_fu_149_p2 SOURCE main.cpp:93 VARIABLE sub_ln93_1 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_97_p2 SOURCE main.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_89_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_24_fu_370_p2 SOURCE main.cpp:98 VARIABLE empty_24 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_301_p2 SOURCE main.cpp:98 VARIABLE add_ln98 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_9_fu_324_p2 SOURCE main.cpp:98 VARIABLE add_ln98_9 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid154_fu_390_p2 SOURCE main.cpp:98 VARIABLE p_mid154 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_1_fu_514_p2 SOURCE main.cpp:98 VARIABLE add_ln98_1 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_2_fu_630_p2 SOURCE main.cpp:98 VARIABLE add_ln98_2 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_3_fu_655_p2 SOURCE main.cpp:98 VARIABLE add_ln98_3 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_4_fu_679_p2 SOURCE main.cpp:98 VARIABLE add_ln98_4 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_5_fu_703_p2 SOURCE main.cpp:98 VARIABLE add_ln98_5 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_6_fu_728_p2 SOURCE main.cpp:98 VARIABLE add_ln98_6 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_7_fu_752_p2 SOURCE main.cpp:98 VARIABLE add_ln98_7 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_8_fu_776_p2 SOURCE main.cpp:98 VARIABLE add_ln98_8 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_423_p2 SOURCE main.cpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_1_fu_478_p2 SOURCE main.cpp:100 VARIABLE add_ln100_1 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_607_p2 SOURCE main.cpp:102 VARIABLE add_ln102 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_32_2_1_U12 SOURCE main.cpp:102 VARIABLE mul_ln102_1 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_1_fu_650_p2 SOURCE main.cpp:102 VARIABLE add_ln102_1 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_32_2_1_U13 SOURCE main.cpp:102 VARIABLE mul_ln102_2 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_2_fu_674_p2 SOURCE main.cpp:102 VARIABLE add_ln102_2 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_32_2_1_U14 SOURCE main.cpp:102 VARIABLE mul_ln102_3 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_3_fu_698_p2 SOURCE main.cpp:102 VARIABLE add_ln102_3 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_32_2_1_U15 SOURCE main.cpp:102 VARIABLE mul_ln102_4 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_4_fu_723_p2 SOURCE main.cpp:102 VARIABLE add_ln102_4 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_32_2_1_U16 SOURCE main.cpp:102 VARIABLE mul_ln102_5 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_5_fu_747_p2 SOURCE main.cpp:102 VARIABLE add_ln102_5 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_32_2_1_U17 SOURCE main.cpp:102 VARIABLE mul_ln102_6 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_6_fu_771_p2 SOURCE main.cpp:102 VARIABLE add_ln102_6 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_32_2_1_U18 SOURCE main.cpp:102 VARIABLE mul_ln102_7 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_7_fu_815_p2 SOURCE main.cpp:102 VARIABLE add_ln102_7 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_800_p2 SOURCE main.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_98_6_VITIS_LOOP_99_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 14 BRAM 0 URAM 0}} sw_compute_Pipeline_VITIS_LOOP_107_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_134_p2 SOURCE main.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_107_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sw_compute {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME acc_U SOURCE main.cpp:74 VARIABLE acc LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w_U SOURCE {} VARIABLE w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 17 BRAM 2 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.892 seconds; current allocated memory: 1.215 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sw_compute.
INFO: [VLOG 209-307] Generating Verilog RTL for sw_compute.
Execute       syn_report -model sw_compute -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 14.492 sec.
Command   csynth_design done; 24.555 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 24.555 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 27.77 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1 opened at Sat Jul 30 21:27:16 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.897 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.135 sec.
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.201 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.173 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.2 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.2
Execute     config_export -version=1.2 
Command   open_solution done; 2.224 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.121 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.187 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.298 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 1.2 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.2 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -version 1.2
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.106 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.163 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=sw_compute xml_exists=0
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.rtl_wrap.cfg.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.rtl_wrap.cfg.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.rtl_wrap.cfg.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.tbgen.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to sw_compute
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=15 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='sw_compute_flow_control_loop_pipe_sequential_init
sw_compute_mul_32s_10ns_32_2_1
sw_compute_flow_control_loop_pipe_sequential_init
sw_compute_flow_control_loop_pipe_sequential_init
sw_compute_mul_32s_11s_32_2_1
sw_compute_w_ROM_AUTO_1R
sw_compute_acc_RAM_AUTO_1R1W
sw_compute_gmem_m_axi
sw_compute_control_s_axi
sw_compute_Pipeline_VITIS_LOOP_75_1
sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4
sw_compute_Pipeline_VITIS_LOOP_89_5
sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7
sw_compute_Pipeline_VITIS_LOOP_107_9
sw_compute
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/top-io-be.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.tbgen.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.compgen.dataonly.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.rtl_wrap.cfg.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_75_1.tbgen.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4.tbgen.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_89_5.tbgen.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.tbgen.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute_Pipeline_VITIS_LOOP_107_9.tbgen.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.tbgen.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.constraint.tcl 
Execute     sc_get_clocks sw_compute 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_rtl -deadlock_detection 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to sw_compute
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_2 E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.tbgen.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.compgen.dataonly.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=sw_compute
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.rtl_wrap.cfg.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.rtl_wrap.cfg.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.rtl_wrap.cfg.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.tbgen.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.tbgen.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.constraint.tcl 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/sw_compute.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.154 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success E:/HLS_Projects/iris_hls/iris_hls_vitis/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s iris_hls_vitis/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file iris_hls_vitis/solution1/impl/export.zip
Command   export_design done; 32.116 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 32.116 seconds; current allocated memory: 3.836 MB.
Command ap_source done; 34.693 sec.
Execute cleanup_all 
