Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: ram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ram.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ram"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\David\Teleco\Curso_2016-2017\DSED\Practica 3\PIC\PIC_pkg.vhd" into library work
Parsing package <PIC_pkg>.
Parsing package body <PIC_pkg>.
Parsing VHDL file "E:\David\Teleco\Curso_2016-2017\DSED\Practica 3\PIC\RAM.vhd" into library work
Parsing entity <ram>.
Parsing architecture <behavior> of entity <ram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ram> (architecture <behavior>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ram>.
    Related source file is "E:\David\Teleco\Curso_2016-2017\DSED\Practica 3\PIC\RAM.vhd".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <contents_ram_general>, simulation mismatch.
    Found 192x8-bit single-port RAM <Mram_contents_ram_general> for signal <contents_ram_general>.
    Found 8-bit register for signal <contents_ram_specific<41>>.
    Found 8-bit register for signal <contents_ram_specific<40>>.
    Found 8-bit register for signal <contents_ram_specific<39>>.
    Found 8-bit register for signal <contents_ram_specific<38>>.
    Found 8-bit register for signal <contents_ram_specific<37>>.
    Found 8-bit register for signal <contents_ram_specific<36>>.
    Found 8-bit register for signal <contents_ram_specific<35>>.
    Found 8-bit register for signal <contents_ram_specific<34>>.
    Found 8-bit register for signal <contents_ram_specific<33>>.
    Found 8-bit register for signal <contents_ram_specific<32>>.
    Found 8-bit register for signal <contents_ram_specific<23>>.
    Found 8-bit register for signal <contents_ram_specific<22>>.
    Found 8-bit register for signal <contents_ram_specific<21>>.
    Found 8-bit register for signal <contents_ram_specific<20>>.
    Found 8-bit register for signal <contents_ram_specific<19>>.
    Found 8-bit register for signal <contents_ram_specific<18>>.
    Found 8-bit register for signal <contents_ram_specific<17>>.
    Found 8-bit register for signal <contents_ram_specific<16>>.
    Found 8-bit register for signal <contents_ram_specific<5>>.
    Found 8-bit register for signal <contents_ram_specific<4>>.
    Found 8-bit register for signal <contents_ram_specific<3>>.
    Found 8-bit register for signal <contents_ram_specific<2>>.
    Found 8-bit register for signal <contents_ram_specific<1>>.
    Found 8-bit register for signal <contents_ram_specific<0>>.
    Found 8-bit register for signal <contents_ram_specific<49>>.
    Found 8-bit register for signal <contents_ram_specific<63>>.
    Found 8-bit register for signal <contents_ram_specific<62>>.
    Found 8-bit register for signal <contents_ram_specific<61>>.
    Found 8-bit register for signal <contents_ram_specific<60>>.
    Found 8-bit register for signal <contents_ram_specific<59>>.
    Found 8-bit register for signal <contents_ram_specific<58>>.
    Found 8-bit register for signal <contents_ram_specific<57>>.
    Found 8-bit register for signal <contents_ram_specific<56>>.
    Found 8-bit register for signal <contents_ram_specific<55>>.
    Found 8-bit register for signal <contents_ram_specific<54>>.
    Found 8-bit register for signal <contents_ram_specific<53>>.
    Found 8-bit register for signal <contents_ram_specific<52>>.
    Found 8-bit register for signal <contents_ram_specific<51>>.
    Found 8-bit register for signal <contents_ram_specific<50>>.
    Found 8-bit register for signal <contents_ram_specific<48>>.
    Found 8-bit register for signal <contents_ram_specific<47>>.
    Found 8-bit register for signal <contents_ram_specific<46>>.
    Found 8-bit register for signal <contents_ram_specific<45>>.
    Found 8-bit register for signal <contents_ram_specific<44>>.
    Found 8-bit register for signal <contents_ram_specific<43>>.
    Found 8-bit register for signal <contents_ram_specific<42>>.
    Found 8-bit register for signal <contents_ram_specific<31>>.
    Found 8-bit register for signal <contents_ram_specific<30>>.
    Found 8-bit register for signal <contents_ram_specific<29>>.
    Found 8-bit register for signal <contents_ram_specific<28>>.
    Found 8-bit register for signal <contents_ram_specific<27>>.
    Found 8-bit register for signal <contents_ram_specific<26>>.
    Found 8-bit register for signal <contents_ram_specific<25>>.
    Found 8-bit register for signal <contents_ram_specific<24>>.
    Found 8-bit register for signal <contents_ram_specific<15>>.
    Found 8-bit register for signal <contents_ram_specific<14>>.
    Found 8-bit register for signal <contents_ram_specific<13>>.
    Found 8-bit register for signal <contents_ram_specific<12>>.
    Found 8-bit register for signal <contents_ram_specific<11>>.
    Found 8-bit register for signal <contents_ram_specific<10>>.
    Found 8-bit register for signal <contents_ram_specific<9>>.
    Found 8-bit register for signal <contents_ram_specific<8>>.
    Found 8-bit register for signal <contents_ram_specific<7>>.
    Found 8-bit register for signal <contents_ram_specific<6>>.
    Found 7-bit register for signal <Temp_H>.
    Found 7-bit register for signal <Temp_L>.
    Found 8-bit register for signal <valor_Switch>.
    Found 8-bit register for signal <Switches>.
    Found 1-bit register for signal <memory_election>.
    Found 16x7-bit Read Only RAM for signal <contents_ram_specific[49][7]_PWR_6_o_wide_mux_303_OUT>
    Found 16x7-bit Read Only RAM for signal <contents_ram_specific[49][3]_PWR_6_o_wide_mux_304_OUT>
    Found 1-bit 64-to-1 multiplexer for signal <address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<7>> created at line 60.
    Found 1-bit 64-to-1 multiplexer for signal <address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<6>> created at line 60.
    Found 1-bit 64-to-1 multiplexer for signal <address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<5>> created at line 60.
    Found 1-bit 64-to-1 multiplexer for signal <address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<4>> created at line 60.
    Found 1-bit 64-to-1 multiplexer for signal <address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<3>> created at line 60.
    Found 1-bit 64-to-1 multiplexer for signal <address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<2>> created at line 60.
    Found 1-bit 64-to-1 multiplexer for signal <address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<1>> created at line 60.
    Found 1-bit 64-to-1 multiplexer for signal <address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<0>> created at line 60.
    Found 1-bit tristate buffer for signal <databus<7>> created at line 60
    Found 1-bit tristate buffer for signal <databus<6>> created at line 60
    Found 1-bit tristate buffer for signal <databus<5>> created at line 60
    Found 1-bit tristate buffer for signal <databus<4>> created at line 60
    Found 1-bit tristate buffer for signal <databus<3>> created at line 60
    Found 1-bit tristate buffer for signal <databus<2>> created at line 60
    Found 1-bit tristate buffer for signal <databus<1>> created at line 60
    Found 1-bit tristate buffer for signal <databus<0>> created at line 60
    Found 8-bit comparator greater for signal <GND_6_o_address[7]_LessThan_1_o> created at line 37
    Found 8-bit comparator greater for signal <address[7]_GND_6_o_LessThan_2_o> created at line 39
    Summary:
	inferred   3 RAM(s).
	inferred 543 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port Read Only RAM                    : 2
 192x8-bit single-port RAM                             : 1
# Registers                                            : 69
 1-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 66
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 64-to-1 multiplexer                             : 8
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ram>.
INFO:Xst:3231 - The small RAM <Mram_contents_ram_specific[49][7]_PWR_6_o_wide_mux_303_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <contents_ram_specific<49><7:4>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_contents_ram_specific[49][3]_PWR_6_o_wide_mux_304_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <contents_ram_specific<49><3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_contents_ram_general> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 192-word x 8-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <databus>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port distributed Read Only RAM        : 2
 192x8-bit single-port distributed RAM                 : 1
# Registers                                            : 543
 Flip-Flops                                            : 543
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 8
 1-bit 64-to-1 multiplexer                             : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ram> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ram, actual ratio is 8.
FlipFlop memory_election has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <ram> :
	Found 2-bit shift register for signal <Switches_0>.
	Found 2-bit shift register for signal <Switches_1>.
	Found 2-bit shift register for signal <Switches_2>.
	Found 2-bit shift register for signal <Switches_3>.
	Found 2-bit shift register for signal <Switches_4>.
	Found 2-bit shift register for signal <Switches_5>.
	Found 2-bit shift register for signal <Switches_6>.
	Found 2-bit shift register for signal <Switches_7>.
Unit <ram> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 529
 Flip-Flops                                            : 529
# Shift Registers                                      : 8
 2-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ram.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 739
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 2
#      LUT4                        : 22
#      LUT6                        : 712
#      VCC                         : 1
# FlipFlops/Latches                : 537
#      FD                          : 329
#      FDC                         : 199
#      FDE                         : 8
#      FDP                         : 1
# RAMS                             : 8
#      RAM256X1S                   : 8
# Shift Registers                  : 8
#      SRLC16E                     : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 41
#      IBUF                        : 11
#      IOBUF                       : 8
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             537  out of  18224     2%  
 Number of Slice LUTs:                  777  out of   9112     8%  
    Number used as Logic:               737  out of   9112     8%  
    Number used as Memory:               40  out of   2176     1%  
       Number used as RAM:               32
       Number used as SRL:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    778
   Number with an unused Flip Flop:     241  out of    778    30%  
   Number with an unused LUT:             1  out of    778     0%  
   Number of fully used LUT-FF pairs:   536  out of    778    68%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  42  out of    232    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 553   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.945ns (Maximum Frequency: 339.570MHz)
   Minimum input arrival time before clock: 5.216ns
   Maximum output required time after clock: 7.754ns
   Maximum combinational path delay: 10.132ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 2.945ns (frequency: 339.570MHz)
  Total number of paths / destination ports: 1104 / 550
-------------------------------------------------------------------------
Delay:               2.945ns (Levels of Logic = 2)
  Source:            memory_election_1 (FF)
  Destination:       contents_ram_specific_40_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: memory_election_1 to contents_ram_specific_40_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.447   0.958  memory_election_1 (memory_election_1)
     LUT6:I5->O           17   0.205   1.028  _n0915_inv11 (_n0915_inv1)
     LUT6:I5->O            1   0.205   0.000  contents_ram_specific_49_0_rstpot (contents_ram_specific_49_0_rstpot)
     FDC:D                     0.102          contents_ram_specific_49_0
    ----------------------------------------
    Total                      2.945ns (0.959ns logic, 1.986ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 4894 / 795
-------------------------------------------------------------------------
Offset:              5.216ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       contents_ram_specific_41_0 (FF)
  Destination Clock: Clk rising

  Data Path: Reset to contents_ram_specific_41_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.305  Reset_IBUF (Reset_IBUF)
     INV:I->O            200   0.206   2.053  Reset_inv251_INV_0 (Reset_inv)
     FDC:CLR                   0.430          contents_ram_specific_41_0
    ----------------------------------------
    Total                      5.216ns (1.858ns logic, 3.358ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 542 / 30
-------------------------------------------------------------------------
Offset:              7.754ns (Levels of Logic = 5)
  Source:            contents_ram_specific_26_7 (FF)
  Destination:       databus<7> (PAD)
  Source Clock:      Clk rising

  Data Path: contents_ram_specific_26_7 to databus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.864  contents_ram_specific_26_7 (contents_ram_specific_26_7)
     LUT6:I2->O            1   0.203   0.827  Mmux_address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<7>_122 (Mmux_address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<7>_122)
     LUT6:I2->O            1   0.203   0.827  Mmux_address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<7>_7 (Mmux_address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<7>_7)
     LUT6:I2->O            1   0.203   0.827  Mmux_Z_6_o_BUS_0010_MUX_83_o11 (Mmux_Z_6_o_BUS_0010_MUX_83_o1)
     LUT4:I0->O            1   0.203   0.579  Mmux_Z_6_o_BUS_0010_MUX_83_o12 (databus_7_IOBUF)
     IOBUF:I->IO               2.571          databus_7_IOBUF (databus<7>)
    ----------------------------------------
    Total                      7.754ns (3.830ns logic, 3.924ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Delay:               10.132ns (Levels of Logic = 6)
  Source:            address<0> (PAD)
  Destination:       databus<7> (PAD)

  Data Path: address<0> to databus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           648   1.222   2.467  address_0_IBUF (address_0_IBUF)
     LUT6:I1->O            1   0.203   0.827  Mmux_address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<7>_122 (Mmux_address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<7>_122)
     LUT6:I2->O            1   0.203   0.827  Mmux_address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<7>_7 (Mmux_address[5]_contents_ram_specific[63][7]_wide_mux_3_OUT<7>_7)
     LUT6:I2->O            1   0.203   0.827  Mmux_Z_6_o_BUS_0010_MUX_83_o11 (Mmux_Z_6_o_BUS_0010_MUX_83_o1)
     LUT4:I0->O            1   0.203   0.579  Mmux_Z_6_o_BUS_0010_MUX_83_o12 (databus_7_IOBUF)
     IOBUF:I->IO               2.571          databus_7_IOBUF (databus<7>)
    ----------------------------------------
    Total                     10.132ns (4.605ns logic, 5.527ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    2.945|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.35 secs
 
--> 

Total memory usage is 294624 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

