#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May 31 19:53:00 2021
# Process ID: 12608
# Current directory: D:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.runs/system_BPDecodeBRAM_0_0_synth_1
# Command line: vivado.exe -log system_BPDecodeBRAM_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_BPDecodeBRAM_0_0.tcl
# Log file: D:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.runs/system_BPDecodeBRAM_0_0_synth_1/system_BPDecodeBRAM_0_0.vds
# Journal file: D:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.runs/system_BPDecodeBRAM_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_BPDecodeBRAM_0_0.tcl -notrace
Command: synth_design -top system_BPDecodeBRAM_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5508 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 448.926 ; gain = 97.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_BPDecodeBRAM_0_0' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ip/system_BPDecodeBRAM_0_0/synth/system_BPDecodeBRAM_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'BPDecodeBRAM_v2_0' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/hdl/BPDecodeBRAM_v2_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BPDecodeBRAM_v2_0_S00_AXI' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/hdl/BPDecodeBRAM_v2_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/hdl/BPDecodeBRAM_v2_0_S00_AXI.v:242]
INFO: [Synth 8-226] default block is never used [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/hdl/BPDecodeBRAM_v2_0_S00_AXI.v:383]
INFO: [Synth 8-6157] synthesizing module 'bram_read' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bram_read.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bram_read.v:105]
WARNING: [Synth 8-5788] Register write_over_reg in module bram_read is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bram_read.v:142]
INFO: [Synth 8-6155] done synthesizing module 'bram_read' (1#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bram_read.v:23]
INFO: [Synth 8-6157] synthesizing module 'bp_8_4' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:2]
	Parameter BIT bound to: 8 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter BUSY_LEFT bound to: 2'b01 
	Parameter BUSY_RIGHT bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'bp_2_cell' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_2_cell.v:3]
	Parameter BIT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/adder.v:1]
	Parameter BIT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'g' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/g.v:1]
	Parameter BIT_N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'g' (3#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/g.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bp_2_cell' (4#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_2_cell.v:3]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[7][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[6][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[5][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[4][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[3][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[2][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[1][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[0][3] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[4][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:201]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[2][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:201]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[1][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:201]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[0][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:201]
WARNING: [Synth 8-3848] Net OUT_1 in module/entity bp_8_4 does not have driver. [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:18]
WARNING: [Synth 8-3848] Net OUT_2 in module/entity bp_8_4 does not have driver. [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:19]
WARNING: [Synth 8-3848] Net OUT_3 in module/entity bp_8_4 does not have driver. [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:20]
WARNING: [Synth 8-3848] Net OUT_5 in module/entity bp_8_4 does not have driver. [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:22]
INFO: [Synth 8-6155] done synthesizing module 'bp_8_4' (5#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:2]
WARNING: [Synth 8-350] instance 'bp_8_4out' of module 'bp_8_4' requires 20 connections, but only 16 given [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/hdl/BPDecodeBRAM_v2_0_S00_AXI.v:591]
INFO: [Synth 8-6157] synthesizing module 'bp_16_8' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:2]
	Parameter BIT bound to: 8 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter BUSY_LEFT bound to: 2'b01 
	Parameter BUSY_RIGHT bound to: 2'b10 
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[15][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[14][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[13][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[12][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[11][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[10][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[9][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[8][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[7][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[6][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[5][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[4][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[3][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[2][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[1][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[0][4] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[8][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:209]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[6][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:209]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[5][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:209]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[4][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:209]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[3][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:209]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[2][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:209]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[1][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:209]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[0][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:209]
INFO: [Synth 8-6155] done synthesizing module 'bp_16_8' (6#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:2]
INFO: [Synth 8-6157] synthesizing module 'bp_32_16' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:2]
	Parameter BIT bound to: 8 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter BUSY_LEFT bound to: 2'b01 
	Parameter BUSY_RIGHT bound to: 2'b10 
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[31][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[30][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[29][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[28][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[27][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[26][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[25][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[24][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[23][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[22][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[21][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[20][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[19][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[18][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[17][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[16][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[15][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[14][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[13][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[12][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[11][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[10][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[9][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[8][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[7][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[6][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[5][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[4][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[3][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[2][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[1][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[0][5] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[20][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[18][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[17][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[16][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[12][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[10][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[9][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[8][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[7][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[6][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[5][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[4][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[3][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[2][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[1][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
WARNING: [Synth 8-6014] Unused sequential element inform_L_reg[0][0] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:249]
INFO: [Synth 8-6155] done synthesizing module 'bp_32_16' (7#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:2]
INFO: [Synth 8-6157] synthesizing module 'bp_64_32' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:2]
	Parameter BIT bound to: 8 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter BUSY_LEFT bound to: 2'b01 
	Parameter BUSY_RIGHT bound to: 2'b10 
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[63][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[62][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[61][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[60][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[59][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[58][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[57][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[56][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[55][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[54][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[53][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[52][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[51][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[50][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[49][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
WARNING: [Synth 8-6014] Unused sequential element inform_R_reg[48][6] was removed.  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bp_64_32' (8#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:2]
WARNING: [Synth 8-5788] Register ram_addr_d1_reg in module BPDecodeBRAM_v2_0_S00_AXI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/hdl/BPDecodeBRAM_v2_0_S00_AXI.v:498]
WARNING: [Synth 8-5788] Register read_over_d1_reg in module BPDecodeBRAM_v2_0_S00_AXI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/hdl/BPDecodeBRAM_v2_0_S00_AXI.v:499]
WARNING: [Synth 8-5788] Register read_over_d2_reg in module BPDecodeBRAM_v2_0_S00_AXI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/hdl/BPDecodeBRAM_v2_0_S00_AXI.v:500]
INFO: [Synth 8-6155] done synthesizing module 'BPDecodeBRAM_v2_0_S00_AXI' (9#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/hdl/BPDecodeBRAM_v2_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'BPDecodeBRAM_v2_0' (10#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/hdl/BPDecodeBRAM_v2_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_BPDecodeBRAM_0_0' (11#1) [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ip/system_BPDecodeBRAM_0_0/synth/system_BPDecodeBRAM_0_0.v:57]
WARNING: [Synth 8-3331] design bp_8_4 has unconnected port OUT_1
WARNING: [Synth 8-3331] design bp_8_4 has unconnected port OUT_2
WARNING: [Synth 8-3331] design bp_8_4 has unconnected port OUT_3
WARNING: [Synth 8-3331] design bp_8_4 has unconnected port OUT_5
WARNING: [Synth 8-3331] design BPDecodeBRAM_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design BPDecodeBRAM_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design BPDecodeBRAM_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design BPDecodeBRAM_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design BPDecodeBRAM_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design BPDecodeBRAM_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 882.766 ; gain = 531.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 882.766 ; gain = 531.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 882.766 ; gain = 531.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.750 . Memory (MB): peak = 1214.398 ; gain = 21.301
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1214.398 ; gain = 863.406
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1214.398 ; gain = 863.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1214.398 ; gain = 863.406
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'inform_R_reg[6][0][7:0]' into 'inform_R_reg[7][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[5][0][7:0]' into 'inform_R_reg[7][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[3][0][7:0]' into 'inform_R_reg[7][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[2][0][7:0]' into 'inform_R_reg[4][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[1][0][7:0]' into 'inform_R_reg[4][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[0][0][7:0]' into 'inform_R_reg[4][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_8_4.v:193]
INFO: [Synth 8-802] inferred FSM for state register 'bp_state_reg' in module 'bp_8_4'
INFO: [Synth 8-5546] ROM "bp_over_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inform_R" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inform_R" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inform_L" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "left_over_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "left_over_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "right_over_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bp_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bp_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'inform_R_reg[14][0][7:0]' into 'inform_R_reg[15][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[13][0][7:0]' into 'inform_R_reg[15][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[12][0][7:0]' into 'inform_R_reg[15][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[11][0][7:0]' into 'inform_R_reg[15][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[10][0][7:0]' into 'inform_R_reg[15][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[9][0][7:0]' into 'inform_R_reg[15][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[7][0][7:0]' into 'inform_R_reg[15][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[6][0][7:0]' into 'inform_R_reg[8][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[5][0][7:0]' into 'inform_R_reg[8][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[4][0][7:0]' into 'inform_R_reg[8][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[3][0][7:0]' into 'inform_R_reg[8][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[2][0][7:0]' into 'inform_R_reg[8][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[1][0][7:0]' into 'inform_R_reg[8][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
INFO: [Synth 8-4471] merging register 'inform_R_reg[0][0][7:0]' into 'inform_R_reg[8][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:193]
INFO: [Synth 8-802] inferred FSM for state register 'bp_state_reg' in module 'bp_16_8'
INFO: [Synth 8-5546] ROM "bp_over_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inform_R" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inform_R" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inform_R" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inform_L" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "left_over_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "left_over_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "right_over_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bp_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bp_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'inform_R_reg[30][0][7:0]' into 'inform_R_reg[31][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[29][0][7:0]' into 'inform_R_reg[31][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[28][0][7:0]' into 'inform_R_reg[31][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[27][0][7:0]' into 'inform_R_reg[31][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[26][0][7:0]' into 'inform_R_reg[31][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[25][0][7:0]' into 'inform_R_reg[31][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[24][0][7:0]' into 'inform_R_reg[31][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[23][0][7:0]' into 'inform_R_reg[31][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[22][0][7:0]' into 'inform_R_reg[31][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[21][0][7:0]' into 'inform_R_reg[31][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[19][0][7:0]' into 'inform_R_reg[31][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[18][0][7:0]' into 'inform_R_reg[20][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[17][0][7:0]' into 'inform_R_reg[20][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[16][0][7:0]' into 'inform_R_reg[20][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[15][0][7:0]' into 'inform_R_reg[31][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[14][0][7:0]' into 'inform_R_reg[31][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[13][0][7:0]' into 'inform_R_reg[31][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[12][0][7:0]' into 'inform_R_reg[20][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[11][0][7:0]' into 'inform_R_reg[31][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[10][0][7:0]' into 'inform_R_reg[20][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[9][0][7:0]' into 'inform_R_reg[20][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[8][0][7:0]' into 'inform_R_reg[20][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[7][0][7:0]' into 'inform_R_reg[20][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[6][0][7:0]' into 'inform_R_reg[20][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[5][0][7:0]' into 'inform_R_reg[20][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[4][0][7:0]' into 'inform_R_reg[20][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[3][0][7:0]' into 'inform_R_reg[20][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[2][0][7:0]' into 'inform_R_reg[20][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[1][0][7:0]' into 'inform_R_reg[20][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-4471] merging register 'inform_R_reg[0][0][7:0]' into 'inform_R_reg[20][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:217]
INFO: [Synth 8-802] inferred FSM for state register 'bp_state_reg' in module 'bp_32_16'
INFO: [Synth 8-5546] ROM "bp_over_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inform_R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inform_R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inform_R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inform_R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inform_L" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "left_over_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "left_over_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "right_over_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bp_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bp_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'inform_R_reg[62][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[61][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[60][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[59][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[58][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[57][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[56][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[55][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[54][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[53][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[52][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[51][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[50][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[49][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[47][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[46][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[45][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[44][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[43][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[42][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[41][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[40][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[39][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[38][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[37][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[36][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[35][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[34][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[33][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[32][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[31][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[30][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[29][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[28][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[27][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[26][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[25][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[24][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[23][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[22][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[21][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[20][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[19][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[18][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[17][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[16][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[15][0][7:0]' into 'inform_R_reg[63][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[14][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[13][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Synth 8-4471] merging register 'inform_R_reg[12][0][7:0]' into 'inform_R_reg[48][0][7:0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:265]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'bp_state_reg' in module 'bp_64_32'
INFO: [Synth 8-5546] ROM "bp_over_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inform_R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inform_R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inform_R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inform_R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inform_R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inform_L" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "left_over_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "left_over_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "right_over_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bp_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bp_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
               BUSY_LEFT |                               01 |                               01
              BUSY_RIGHT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bp_state_reg' using encoding 'sequential' in module 'bp_8_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
               BUSY_LEFT |                               01 |                               01
              BUSY_RIGHT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bp_state_reg' using encoding 'sequential' in module 'bp_16_8'
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[6]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[7]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[6]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[7]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[8]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[9]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[8]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[9]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[10]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[11]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[10]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[11]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[12]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[13]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[12]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[13]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[14]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[15]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[14]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[15]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[4]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[5]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[4]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[5]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[2]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[3]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[2]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[3]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[1]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:606]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[1]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_16_8.v:622]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
               BUSY_LEFT |                               01 |                               01
              BUSY_RIGHT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bp_state_reg' using encoding 'sequential' in module 'bp_32_16'
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[10]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[11]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[10]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[11]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[12]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[13]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[12]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[13]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[14]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[15]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[14]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[15]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[18]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[19]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[18]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[19]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[20]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[21]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[20]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[21]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[22]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[23]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[22]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[23]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[24]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[25]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[24]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[25]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[26]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[27]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[26]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[27]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[28]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[29]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[28]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[29]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[30]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[31]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[30]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[31]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[8]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[9]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[8]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[9]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[2]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[3]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[2]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[3]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[4]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[5]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[4]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[5]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[6]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[7]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[6]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[7]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[16]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[17]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[16]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[17]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[1]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1086]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[0]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[1]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_32_16.v:1118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
               BUSY_LEFT |                               01 |                               01
              BUSY_RIGHT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bp_state_reg' using encoding 'sequential' in module 'bp_64_32'
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[14]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:2166]
WARNING: [Synth 8-327] inferring latch for variable 'r_cell_reg_reg[15]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:2166]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[14]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:2230]
WARNING: [Synth 8-327] inferring latch for variable 'l_cell_reg_reg[15]' [d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ipshared/f703/src/bp_64_32.v:2230]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1214.398 ; gain = 863.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |bp_64_32__GB0                   |           1|     25741|
|2     |bp_64_32__GB1                   |           1|     14802|
|3     |bp_64_32__GB2                   |           1|     11319|
|4     |BPDecodeBRAM_v2_0_S00_AXI__GCB0 |           1|     26199|
|5     |BPDecodeBRAM_v2_0_S00_AXI__GCB1 |           1|     21116|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 900   
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 540   
+---Registers : 
	               32 Bit    Registers := 22    
	                8 Bit    Registers := 2292  
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 280   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1440  
	   4 Input      8 Bit        Muxes := 272   
	   7 Input      8 Bit        Muxes := 128   
	   6 Input      8 Bit        Muxes := 64    
	   5 Input      8 Bit        Muxes := 32    
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 29    
	   3 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 85    
	   2 Input      1 Bit        Muxes := 85    
	   5 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module bp_64_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 738   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 384   
	   4 Input      8 Bit        Muxes := 128   
	   7 Input      8 Bit        Muxes := 128   
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 6     
Module adder__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module bp_32_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 306   
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 64    
	   2 Input      8 Bit        Muxes := 192   
	   6 Input      8 Bit        Muxes := 64    
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 5     
Module adder__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module bp_16_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 122   
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 96    
	   5 Input      8 Bit        Muxes := 32    
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
Module adder__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module adder__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module g__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module g__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module adder__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
Module bp_2_cell__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module bp_8_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 46    
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 48    
	   2 Input      8 Bit        Muxes := 48    
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 4     
Module bram_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
Module BPDecodeBRAM_v2_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 21    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design system_BPDecodeBRAM_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_BPDecodeBRAM_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_BPDecodeBRAM_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_BPDecodeBRAM_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_BPDecodeBRAM_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_BPDecodeBRAM_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-5546] ROM "bp_over_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'bp_2[62].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[62].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[46].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[46].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[60].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[60].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[58].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[58].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[54].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[54].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[30].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[30].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[62].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[62].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[60].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[60].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[58].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[58].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[56].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[56].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[56].fun/f2/Original_code1_reg[0]' (FDE) to 'bp_2[56].fun/rin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[54].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[54].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[52].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[52].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[52].fun/f2/Original_code1_reg[0]' (FDE) to 'bp_2[52].fun/rin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[50].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[50].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[50].fun/f2/Original_code1_reg[0]' (FDE) to 'bp_2[50].fun/rin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[46].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[46].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[44].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[44].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[44].fun/f2/Original_code1_reg[0]' (FDE) to 'bp_2[44].fun/rin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[42].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[42].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[42].fun/f2/Original_code1_reg[0]' (FDE) to 'bp_2[42].fun/rin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[38].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[38].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[38].fun/f2/Original_code1_reg[0]' (FDE) to 'bp_2[38].fun/rin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[30].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[30].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[28].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[28].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[28].fun/f2/Original_code1_reg[0]' (FDE) to 'bp_2[28].fun/rin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[26].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[26].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[26].fun/f2/Original_code1_reg[0]' (FDE) to 'bp_2[26].fun/rin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[22].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[22].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[22].fun/f2/Original_code1_reg[0]' (FDE) to 'bp_2[22].fun/rin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[14].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[14].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[14].fun/f2/Original_code1_reg[0]' (FDE) to 'bp_2[14].fun/rin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inform_R_reg[63][0][0]' (FDE) to 'inform_R_reg[63][0][7]'
INFO: [Synth 8-3886] merging instance 'inform_R_reg[63][0][1]' (FDE) to 'inform_R_reg[63][0][7]'
INFO: [Synth 8-3886] merging instance 'inform_R_reg[63][0][2]' (FDE) to 'inform_R_reg[63][0][7]'
INFO: [Synth 8-3886] merging instance 'inform_R_reg[63][0][3]' (FDE) to 'inform_R_reg[63][0][7]'
INFO: [Synth 8-3886] merging instance 'inform_R_reg[63][0][4]' (FDE) to 'inform_R_reg[63][0][7]'
INFO: [Synth 8-3886] merging instance 'inform_R_reg[63][0][5]' (FDE) to 'inform_R_reg[63][0][7]'
INFO: [Synth 8-3886] merging instance 'inform_R_reg[63][0][6]' (FDE) to 'inform_R_reg[63][0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inform_R_reg[63][0][7] )
INFO: [Synth 8-3886] merging instance 'bp_2[6].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_2[6].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[20].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_2[20].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[18].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_2[18].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[24].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_2[24].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[12].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_2[12].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[10].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_2[10].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[48].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_2[48].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[40].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_2[40].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[36].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_2[36].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[34].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_2[34].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[6].fun/f2/Original_code1_reg[0]' (FDE) to 'bp_2[6].fun/rin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[10].fun/f2/Original_code1_reg[0]' (FDE) to 'bp_2[10].fun/rin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[12].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[12].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[18].fun/f2/Original_code1_reg[0]' (FDE) to 'bp_2[18].fun/rin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[20].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[20].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[24].fun/f2/Original_code1_reg[0]' (FDE) to 'bp_2[24].fun/rin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[34].fun/f2/Original_code1_reg[0]' (FDE) to 'bp_2[34].fun/rin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[36].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[36].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[40].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[40].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[48].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[48].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[0].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[0].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[2].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_2[2].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[2].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[2].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[32].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_2[32].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[32].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[32].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[8].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_2[8].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[8].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[8].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[16].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_2[16].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[16].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[16].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[4].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_2[4].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[0].fun/f2/Original_code2_reg[0]' (FDE) to 'bp_2[0].fun/lin1_delay_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_2[4].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_2[4].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inform_R_reg[48][0][0]' (FDE) to 'inform_R_reg[48][0][6]'
INFO: [Synth 8-3886] merging instance 'inform_R_reg[48][0][1]' (FDE) to 'inform_R_reg[48][0][6]'
INFO: [Synth 8-3886] merging instance 'inform_R_reg[48][0][2]' (FDE) to 'inform_R_reg[48][0][6]'
INFO: [Synth 8-3886] merging instance 'inform_R_reg[48][0][3]' (FDE) to 'inform_R_reg[48][0][6]'
INFO: [Synth 8-3886] merging instance 'inform_R_reg[48][0][4]' (FDE) to 'inform_R_reg[48][0][6]'
INFO: [Synth 8-3886] merging instance 'inform_R_reg[48][0][5]' (FDE) to 'inform_R_reg[48][0][6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inform_R_reg[48][0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inform_R_reg[48][0][7] )
INFO: [Synth 8-5546] ROM "bp_over_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[0].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[0].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[0].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[0].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[16].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[16].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[16].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[16].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[4].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[4].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[4].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[4].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[6].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[6].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[8].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[8].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[8].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[8].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[2].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[2].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[2].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[2].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[6].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[6].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[24].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[24].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[28].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[28].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[26].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[26].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[22].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[22].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[20].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[20].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[20].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[20].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[18].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[18].fun/f2/Original_code2_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[18].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[18].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[14].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[14].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[30].fun/rin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[30].fun/f2/Original_code1_reg[0]'
INFO: [Synth 8-3886] merging instance 'bp_32_16out/bp_2[12].fun/lin1_delay_1_reg[0]' (FDE) to 'bp_32_16out/bp_2[12].fun/f2/Original_code2_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bp_32_16out/\inform_R_reg[20][0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bp_32_16out/\inform_R_reg[20][0][7] )
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[10][7]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[10][6]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[10][5]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[10][4]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[10][3]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[10][2]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[10][1]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[10][0]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[11][7]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[11][6]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[11][5]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[11][4]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[11][3]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[11][2]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[11][1]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[11][0]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[10][7]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[10][6]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[10][5]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[10][4]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[10][3]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[10][2]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[10][1]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[10][0]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[11][7]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[11][6]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[11][5]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[11][4]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[11][3]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[11][2]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[11][1]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[11][0]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[12][7]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[12][6]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[12][5]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[12][4]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[12][3]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[12][2]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[12][1]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[12][0]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[13][7]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[13][6]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[13][5]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[13][4]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[13][3]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[13][2]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[13][1]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[13][0]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[12][7]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[12][6]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[12][5]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[12][4]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[12][3]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[12][2]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[12][1]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[12][0]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[13][7]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[13][6]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[13][5]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[13][4]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[13][3]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[13][2]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[13][1]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[13][0]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[14][7]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[14][6]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[14][5]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[14][4]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[14][3]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[14][2]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[14][1]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[14][0]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[15][7]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[15][6]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[15][5]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[15][4]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[15][3]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[15][2]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[15][1]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[15][0]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[14][7]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[14][6]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[14][5]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[14][4]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[14][3]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[14][2]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[14][1]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[14][0]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[15][7]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[15][6]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[15][5]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[15][4]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[15][3]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[15][2]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[15][1]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (l_cell_reg_reg[15][0]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[18][7]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[18][6]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[18][5]) is unused and will be removed from module bp_32_16.
WARNING: [Synth 8-3332] Sequential element (r_cell_reg_reg[18][4]) is unused and will be removed from module bp_32_16.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "bp_over_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bp_over_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LLRfromPS_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design BPDecodeBRAM_v2_0_S00_AXI__GCB1 has port ram_rst driven by constant 0
WARNING: [Synth 8-3331] design bp_8_4 has unconnected port OUT_1
WARNING: [Synth 8-3331] design bp_8_4 has unconnected port OUT_2
WARNING: [Synth 8-3331] design bp_8_4 has unconnected port OUT_3
WARNING: [Synth 8-3331] design bp_8_4 has unconnected port OUT_5
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bp_16_8out/\inform_R_reg[8][0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bp_16_8out/\inform_R_reg[8][0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (bp_8_4out/\inform_R_reg[4][0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bp_8_4out/\inform_R_reg[4][0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:34 . Memory (MB): peak = 1214.398 ; gain = 863.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |bp_64_32__GB0                   |           1|     19291|
|2     |bp_64_32__GB1                   |           1|     12201|
|3     |bp_64_32__GB2                   |           1|      8127|
|4     |BPDecodeBRAM_v2_0_S00_AXI__GCB0 |           1|     18825|
|5     |BPDecodeBRAM_v2_0_S00_AXI__GCB1 |           1|     16208|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:43 . Memory (MB): peak = 1214.398 ; gain = 863.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:44 . Memory (MB): peak = 1214.398 ; gain = 863.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |bp_64_32__GB0                   |           1|     19291|
|2     |bp_64_32__GB1                   |           1|     12106|
|3     |bp_64_32__GB2                   |           1|      8127|
|4     |BPDecodeBRAM_v2_0_S00_AXI__GCB0 |           1|     18825|
|5     |BPDecodeBRAM_v2_0_S00_AXI__GCB1 |           1|     16208|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:57 . Memory (MB): peak = 1214.398 ; gain = 863.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |bp_64_32__GB0                   |           1|     10247|
|2     |bp_64_32__GB1                   |           1|      5869|
|3     |bp_64_32__GB2                   |           1|      4593|
|4     |BPDecodeBRAM_v2_0_S00_AXI__GCB0 |           1|      9677|
|5     |BPDecodeBRAM_v2_0_S00_AXI__GCB1 |           1|      7532|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:02:02 . Memory (MB): peak = 1214.398 ; gain = 863.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:02:02 . Memory (MB): peak = 1214.398 ; gain = 863.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 1214.398 ; gain = 863.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 1214.398 ; gain = 863.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:02:05 . Memory (MB): peak = 1214.398 ; gain = 863.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:02:05 . Memory (MB): peak = 1214.398 ; gain = 863.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   586|
|2     |LUT1   |   522|
|3     |LUT2   |  2594|
|4     |LUT3   |  2486|
|5     |LUT4   |  4642|
|6     |LUT5   |  4616|
|7     |LUT6   |  3757|
|8     |MUXF7  |   426|
|9     |FDCE   |   573|
|10    |FDRE   | 16588|
|11    |FDSE   |  1261|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          | 38051|
|2     |  inst                             |BPDecodeBRAM_v2_0         | 38051|
|3     |    BPDecodeBRAM_v2_0_S00_AXI_inst |BPDecodeBRAM_v2_0_S00_AXI | 38051|
|4     |      bp_16_8out                   |bp_16_8                   |  4450|
|5     |        \bp_2[0].fun               |bp_2_cell_361             |   395|
|6     |          add1                     |adder_411                 |    24|
|7     |          add2                     |adder_412                 |    26|
|8     |          add3                     |adder_413                 |    26|
|9     |          f1                       |g_414                     |    92|
|10    |          f2                       |g_415                     |   144|
|11    |          f3                       |g_416                     |    30|
|12    |        \bp_2[10].fun              |bp_2_cell_362             |   393|
|13    |          add1                     |adder_405                 |    24|
|14    |          add2                     |adder_406                 |    26|
|15    |          add3                     |adder_407                 |    26|
|16    |          f1                       |g_408                     |   100|
|17    |          f2                       |g_409                     |   133|
|18    |          f3                       |g_410                     |    30|
|19    |        \bp_2[12].fun              |bp_2_cell_363             |   395|
|20    |          add1                     |adder_399                 |    24|
|21    |          add2                     |adder_400                 |    26|
|22    |          add3                     |adder_401                 |    26|
|23    |          f1                       |g_402                     |   100|
|24    |          f2                       |g_403                     |   135|
|25    |          f3                       |g_404                     |    30|
|26    |        \bp_2[14].fun              |bp_2_cell_364             |   393|
|27    |          add1                     |adder_393                 |    24|
|28    |          add2                     |adder_394                 |    26|
|29    |          add3                     |adder_395                 |    26|
|30    |          f1                       |g_396                     |   100|
|31    |          f2                       |g_397                     |   133|
|32    |          f3                       |g_398                     |    30|
|33    |        \bp_2[2].fun               |bp_2_cell_365             |   393|
|34    |          add1                     |adder_387                 |    24|
|35    |          add2                     |adder_388                 |    26|
|36    |          add3                     |adder_389                 |    26|
|37    |          f1                       |g_390                     |    92|
|38    |          f2                       |g_391                     |   142|
|39    |          f3                       |g_392                     |    30|
|40    |        \bp_2[4].fun               |bp_2_cell_366             |   393|
|41    |          add1                     |adder_381                 |    24|
|42    |          add2                     |adder_382                 |    26|
|43    |          add3                     |adder_383                 |    26|
|44    |          f1                       |g_384                     |    92|
|45    |          f2                       |g_385                     |   142|
|46    |          f3                       |g_386                     |    30|
|47    |        \bp_2[6].fun               |bp_2_cell_367             |   393|
|48    |          add1                     |adder_375                 |    24|
|49    |          add2                     |adder_376                 |    26|
|50    |          add3                     |adder_377                 |    26|
|51    |          f1                       |g_378                     |    92|
|52    |          f2                       |g_379                     |   142|
|53    |          f3                       |g_380                     |    30|
|54    |        \bp_2[8].fun               |bp_2_cell_368             |   393|
|55    |          add1                     |adder_369                 |    24|
|56    |          add2                     |adder_370                 |    26|
|57    |          add3                     |adder_371                 |    26|
|58    |          f1                       |g_372                     |    92|
|59    |          f2                       |g_373                     |   142|
|60    |          f3                       |g_374                     |    30|
|61    |      bp_32_16out                  |bp_32_16                  |  9493|
|62    |        \bp_2[0].fun               |bp_2_cell_249             |   440|
|63    |          add1                     |adder_355                 |    77|
|64    |          add2                     |adder_356                 |    18|
|65    |          add3                     |adder_357                 |    18|
|66    |          f1                       |g_358                     |    84|
|67    |          f2                       |g_359                     |   145|
|68    |          f3                       |g_360                     |    22|
|69    |        \bp_2[10].fun              |bp_2_cell_250             |   440|
|70    |          add1                     |adder_349                 |    77|
|71    |          add2                     |adder_350                 |    18|
|72    |          add3                     |adder_351                 |    18|
|73    |          f1                       |g_352                     |    84|
|74    |          f2                       |g_353                     |   145|
|75    |          f3                       |g_354                     |    22|
|76    |        \bp_2[12].fun              |bp_2_cell_251             |   438|
|77    |          add1                     |adder_343                 |    76|
|78    |          add2                     |adder_344                 |    18|
|79    |          add3                     |adder_345                 |    18|
|80    |          f1                       |g_346                     |    84|
|81    |          f2                       |g_347                     |   144|
|82    |          f3                       |g_348                     |    22|
|83    |        \bp_2[14].fun              |bp_2_cell_252             |   447|
|84    |          add1                     |adder_337                 |    77|
|85    |          add2                     |adder_338                 |    18|
|86    |          add3                     |adder_339                 |    18|
|87    |          f1                       |g_340                     |    92|
|88    |          f2                       |g_341                     |   142|
|89    |          f3                       |g_342                     |    22|
|90    |        \bp_2[16].fun              |bp_2_cell_253             |   438|
|91    |          add1                     |adder_331                 |    76|
|92    |          add2                     |adder_332                 |    18|
|93    |          add3                     |adder_333                 |    18|
|94    |          f1                       |g_334                     |    84|
|95    |          f2                       |g_335                     |   144|
|96    |          f3                       |g_336                     |    22|
|97    |        \bp_2[18].fun              |bp_2_cell_254             |   438|
|98    |          add1                     |adder_325                 |    76|
|99    |          add2                     |adder_326                 |    18|
|100   |          add3                     |adder_327                 |    18|
|101   |          f1                       |g_328                     |    84|
|102   |          f2                       |g_329                     |   144|
|103   |          f3                       |g_330                     |    22|
|104   |        \bp_2[20].fun              |bp_2_cell_255             |   438|
|105   |          add1                     |adder_319                 |    76|
|106   |          add2                     |adder_320                 |    18|
|107   |          add3                     |adder_321                 |    18|
|108   |          f1                       |g_322                     |    84|
|109   |          f2                       |g_323                     |   144|
|110   |          f3                       |g_324                     |    22|
|111   |        \bp_2[22].fun              |bp_2_cell_256             |   442|
|112   |          add1                     |adder_313                 |    76|
|113   |          add2                     |adder_314                 |    18|
|114   |          add3                     |adder_315                 |    18|
|115   |          f1                       |g_316                     |    92|
|116   |          f2                       |g_317                     |   138|
|117   |          f3                       |g_318                     |    22|
|118   |        \bp_2[24].fun              |bp_2_cell_257             |   441|
|119   |          add1                     |adder_307                 |    76|
|120   |          add2                     |adder_308                 |    18|
|121   |          add3                     |adder_309                 |    18|
|122   |          f1                       |g_310                     |    92|
|123   |          f2                       |g_311                     |   137|
|124   |          f3                       |g_312                     |    22|
|125   |        \bp_2[26].fun              |bp_2_cell_258             |   442|
|126   |          add1                     |adder_301                 |    76|
|127   |          add2                     |adder_302                 |    18|
|128   |          add3                     |adder_303                 |    18|
|129   |          f1                       |g_304                     |    92|
|130   |          f2                       |g_305                     |   138|
|131   |          f3                       |g_306                     |    22|
|132   |        \bp_2[28].fun              |bp_2_cell_259             |   442|
|133   |          add1                     |adder_295                 |    77|
|134   |          add2                     |adder_296                 |    18|
|135   |          add3                     |adder_297                 |    18|
|136   |          f1                       |g_298                     |    92|
|137   |          f2                       |g_299                     |   137|
|138   |          f3                       |g_300                     |    22|
|139   |        \bp_2[2].fun               |bp_2_cell_260             |   438|
|140   |          add1                     |adder_289                 |    76|
|141   |          add2                     |adder_290                 |    18|
|142   |          add3                     |adder_291                 |    18|
|143   |          f1                       |g_292                     |    84|
|144   |          f2                       |g_293                     |   144|
|145   |          f3                       |g_294                     |    22|
|146   |        \bp_2[30].fun              |bp_2_cell_261             |   441|
|147   |          add1                     |adder_283                 |    76|
|148   |          add2                     |adder_284                 |    18|
|149   |          add3                     |adder_285                 |    18|
|150   |          f1                       |g_286                     |    92|
|151   |          f2                       |g_287                     |   137|
|152   |          f3                       |g_288                     |    22|
|153   |        \bp_2[4].fun               |bp_2_cell_262             |   439|
|154   |          add1                     |adder_277                 |    77|
|155   |          add2                     |adder_278                 |    18|
|156   |          add3                     |adder_279                 |    18|
|157   |          f1                       |g_280                     |    84|
|158   |          f2                       |g_281                     |   144|
|159   |          f3                       |g_282                     |    22|
|160   |        \bp_2[6].fun               |bp_2_cell_263             |   438|
|161   |          add1                     |adder_271                 |    76|
|162   |          add2                     |adder_272                 |    18|
|163   |          add3                     |adder_273                 |    18|
|164   |          f1                       |g_274                     |    84|
|165   |          f2                       |g_275                     |   144|
|166   |          f3                       |g_276                     |    22|
|167   |        \bp_2[8].fun               |bp_2_cell_264             |   439|
|168   |          add1                     |adder_265                 |    76|
|169   |          add2                     |adder_266                 |    18|
|170   |          add3                     |adder_267                 |    18|
|171   |          f1                       |g_268                     |    84|
|172   |          f2                       |g_269                     |   145|
|173   |          f3                       |g_270                     |    22|
|174   |      bp_64_32out                  |bp_64_32                  | 20809|
|175   |        \bp_2[0].fun               |bp_2_cell_25              |   402|
|176   |          add1                     |adder_243                 |    25|
|177   |          add2                     |adder_244                 |    26|
|178   |          add3                     |adder_245                 |    26|
|179   |          f1                       |g_246                     |   100|
|180   |          f2                       |g_247                     |   148|
|181   |          f3                       |g_248                     |    30|
|182   |        \bp_2[10].fun              |bp_2_cell_26              |   417|
|183   |          add1                     |adder_237                 |    25|
|184   |          add2                     |adder_238                 |    26|
|185   |          add3                     |adder_239                 |    26|
|186   |          f1                       |g_240                     |    92|
|187   |          f2                       |g_241                     |   156|
|188   |          f3                       |g_242                     |    38|
|189   |        \bp_2[12].fun              |bp_2_cell_27              |   460|
|190   |          add1                     |adder_231                 |    75|
|191   |          add2                     |adder_232                 |    26|
|192   |          add3                     |adder_233                 |    26|
|193   |          f1                       |g_234                     |    92|
|194   |          f2                       |g_235                     |   165|
|195   |          f3                       |g_236                     |    30|
|196   |        \bp_2[14].fun              |bp_2_cell_28              |   410|
|197   |          add1                     |adder_225                 |    25|
|198   |          add2                     |adder_226                 |    26|
|199   |          add3                     |adder_227                 |    26|
|200   |          f1                       |g_228                     |   100|
|201   |          f2                       |g_229                     |   147|
|202   |          f3                       |g_230                     |    38|
|203   |        \bp_2[16].fun              |bp_2_cell_29              |   416|
|204   |          add1                     |adder_219                 |    25|
|205   |          add2                     |adder_220                 |    26|
|206   |          add3                     |adder_221                 |    26|
|207   |          f1                       |g_222                     |    92|
|208   |          f2                       |g_223                     |   164|
|209   |          f3                       |g_224                     |    30|
|210   |        \bp_2[18].fun              |bp_2_cell_30              |   460|
|211   |          add1                     |adder_213                 |    75|
|212   |          add2                     |adder_214                 |    26|
|213   |          add3                     |adder_215                 |    26|
|214   |          f1                       |g_216                     |    92|
|215   |          f2                       |g_217                     |   156|
|216   |          f3                       |g_218                     |    38|
|217   |        \bp_2[20].fun              |bp_2_cell_31              |   460|
|218   |          add1                     |adder_207                 |    75|
|219   |          add2                     |adder_208                 |    26|
|220   |          add3                     |adder_209                 |    26|
|221   |          f1                       |g_210                     |    92|
|222   |          f2                       |g_211                     |   165|
|223   |          f3                       |g_212                     |    30|
|224   |        \bp_2[22].fun              |bp_2_cell_32              |   410|
|225   |          add1                     |adder_201                 |    25|
|226   |          add2                     |adder_202                 |    26|
|227   |          add3                     |adder_203                 |    26|
|228   |          f1                       |g_204                     |   100|
|229   |          f2                       |g_205                     |   147|
|230   |          f3                       |g_206                     |    38|
|231   |        \bp_2[24].fun              |bp_2_cell_33              |   417|
|232   |          add1                     |adder_195                 |    25|
|233   |          add2                     |adder_196                 |    26|
|234   |          add3                     |adder_197                 |    26|
|235   |          f1                       |g_198                     |    92|
|236   |          f2                       |g_199                     |   156|
|237   |          f3                       |g_200                     |    38|
|238   |        \bp_2[26].fun              |bp_2_cell_34              |   410|
|239   |          add1                     |adder_189                 |    25|
|240   |          add2                     |adder_190                 |    26|
|241   |          add3                     |adder_191                 |    26|
|242   |          f1                       |g_192                     |   100|
|243   |          f2                       |g_193                     |   147|
|244   |          f3                       |g_194                     |    38|
|245   |        \bp_2[28].fun              |bp_2_cell_35              |   410|
|246   |          add1                     |adder_183                 |    25|
|247   |          add2                     |adder_184                 |    26|
|248   |          add3                     |adder_185                 |    26|
|249   |          f1                       |g_186                     |   100|
|250   |          f2                       |g_187                     |   147|
|251   |          f3                       |g_188                     |    38|
|252   |        \bp_2[2].fun               |bp_2_cell_36              |   459|
|253   |          add1                     |adder_177                 |    75|
|254   |          add2                     |adder_178                 |    26|
|255   |          add3                     |adder_179                 |    26|
|256   |          f1                       |g_180                     |    92|
|257   |          f2                       |g_181                     |   164|
|258   |          f3                       |g_182                     |    30|
|259   |        \bp_2[30].fun              |bp_2_cell_37              |   409|
|260   |          add1                     |adder_171                 |    25|
|261   |          add2                     |adder_172                 |    26|
|262   |          add3                     |adder_173                 |    26|
|263   |          f1                       |g_174                     |   100|
|264   |          f2                       |g_175                     |   155|
|265   |          f3                       |g_176                     |    30|
|266   |        \bp_2[32].fun              |bp_2_cell_38              |   460|
|267   |          add1                     |adder_165                 |    76|
|268   |          add2                     |adder_166                 |    26|
|269   |          add3                     |adder_167                 |    26|
|270   |          f1                       |g_168                     |    92|
|271   |          f2                       |g_169                     |   164|
|272   |          f3                       |g_170                     |    30|
|273   |        \bp_2[34].fun              |bp_2_cell_39              |   417|
|274   |          add1                     |adder_159                 |    25|
|275   |          add2                     |adder_160                 |    26|
|276   |          add3                     |adder_161                 |    26|
|277   |          f1                       |g_162                     |    92|
|278   |          f2                       |g_163                     |   156|
|279   |          f3                       |g_164                     |    38|
|280   |        \bp_2[36].fun              |bp_2_cell_40              |   417|
|281   |          add1                     |adder_153                 |    25|
|282   |          add2                     |adder_154                 |    26|
|283   |          add3                     |adder_155                 |    26|
|284   |          f1                       |g_156                     |    92|
|285   |          f2                       |g_157                     |   165|
|286   |          f3                       |g_158                     |    30|
|287   |        \bp_2[38].fun              |bp_2_cell_41              |   410|
|288   |          add1                     |adder_147                 |    25|
|289   |          add2                     |adder_148                 |    26|
|290   |          add3                     |adder_149                 |    26|
|291   |          f1                       |g_150                     |   100|
|292   |          f2                       |g_151                     |   147|
|293   |          f3                       |g_152                     |    38|
|294   |        \bp_2[40].fun              |bp_2_cell_42              |   418|
|295   |          add1                     |adder_141                 |    25|
|296   |          add2                     |adder_142                 |    27|
|297   |          add3                     |adder_143                 |    26|
|298   |          f1                       |g_144                     |    92|
|299   |          f2                       |g_145                     |   165|
|300   |          f3                       |g_146                     |    30|
|301   |        \bp_2[42].fun              |bp_2_cell_43              |   402|
|302   |          add1                     |adder_135                 |    25|
|303   |          add2                     |adder_136                 |    26|
|304   |          add3                     |adder_137                 |    26|
|305   |          f1                       |g_138                     |   100|
|306   |          f2                       |g_139                     |   139|
|307   |          f3                       |g_140                     |    38|
|308   |        \bp_2[44].fun              |bp_2_cell_44              |   410|
|309   |          add1                     |adder_129                 |    25|
|310   |          add2                     |adder_130                 |    26|
|311   |          add3                     |adder_131                 |    26|
|312   |          f1                       |g_132                     |   100|
|313   |          f2                       |g_133                     |   147|
|314   |          f3                       |g_134                     |    38|
|315   |        \bp_2[46].fun              |bp_2_cell_45              |   409|
|316   |          add1                     |adder_123                 |    25|
|317   |          add2                     |adder_124                 |    26|
|318   |          add3                     |adder_125                 |    26|
|319   |          f1                       |g_126                     |   100|
|320   |          f2                       |g_127                     |   155|
|321   |          f3                       |g_128                     |    30|
|322   |        \bp_2[48].fun              |bp_2_cell_46              |   418|
|323   |          add1                     |adder_117                 |    25|
|324   |          add2                     |adder_118                 |    27|
|325   |          add3                     |adder_119                 |    26|
|326   |          f1                       |g_120                     |    92|
|327   |          f2                       |g_121                     |   165|
|328   |          f3                       |g_122                     |    30|
|329   |        \bp_2[4].fun               |bp_2_cell_47              |   416|
|330   |          add1                     |adder_111                 |    25|
|331   |          add2                     |adder_112                 |    26|
|332   |          add3                     |adder_113                 |    26|
|333   |          f1                       |g_114                     |    92|
|334   |          f2                       |g_115                     |   164|
|335   |          f3                       |g_116                     |    30|
|336   |        \bp_2[50].fun              |bp_2_cell_48              |   410|
|337   |          add1                     |adder_105                 |    25|
|338   |          add2                     |adder_106                 |    26|
|339   |          add3                     |adder_107                 |    26|
|340   |          f1                       |g_108                     |   100|
|341   |          f2                       |g_109                     |   147|
|342   |          f3                       |g_110                     |    38|
|343   |        \bp_2[52].fun              |bp_2_cell_49              |   402|
|344   |          add1                     |adder_99                  |    25|
|345   |          add2                     |adder_100                 |    26|
|346   |          add3                     |adder_101                 |    26|
|347   |          f1                       |g_102                     |   100|
|348   |          f2                       |g_103                     |   139|
|349   |          f3                       |g_104                     |    38|
|350   |        \bp_2[54].fun              |bp_2_cell_50              |   409|
|351   |          add1                     |adder_93                  |    25|
|352   |          add2                     |adder_94                  |    26|
|353   |          add3                     |adder_95                  |    26|
|354   |          f1                       |g_96                      |   100|
|355   |          f2                       |g_97                      |   155|
|356   |          f3                       |g_98                      |    30|
|357   |        \bp_2[56].fun              |bp_2_cell_51              |   410|
|358   |          add1                     |adder_87                  |    25|
|359   |          add2                     |adder_88                  |    26|
|360   |          add3                     |adder_89                  |    26|
|361   |          f1                       |g_90                      |   100|
|362   |          f2                       |g_91                      |   147|
|363   |          f3                       |g_92                      |    38|
|364   |        \bp_2[58].fun              |bp_2_cell_52              |   409|
|365   |          add1                     |adder_81                  |    25|
|366   |          add2                     |adder_82                  |    26|
|367   |          add3                     |adder_83                  |    26|
|368   |          f1                       |g_84                      |   100|
|369   |          f2                       |g_85                      |   155|
|370   |          f3                       |g_86                      |    30|
|371   |        \bp_2[60].fun              |bp_2_cell_53              |   409|
|372   |          add1                     |adder_75                  |    25|
|373   |          add2                     |adder_76                  |    26|
|374   |          add3                     |adder_77                  |    26|
|375   |          f1                       |g_78                      |   100|
|376   |          f2                       |g_79                      |   155|
|377   |          f3                       |g_80                      |    30|
|378   |        \bp_2[62].fun              |bp_2_cell_54              |   409|
|379   |          add1                     |adder_69                  |    25|
|380   |          add2                     |adder_70                  |    26|
|381   |          add3                     |adder_71                  |    26|
|382   |          f1                       |g_72                      |   100|
|383   |          f2                       |g_73                      |   155|
|384   |          f3                       |g_74                      |    30|
|385   |        \bp_2[6].fun               |bp_2_cell_55              |   417|
|386   |          add1                     |adder_63                  |    25|
|387   |          add2                     |adder_64                  |    26|
|388   |          add3                     |adder_65                  |    26|
|389   |          f1                       |g_66                      |    92|
|390   |          f2                       |g_67                      |   156|
|391   |          f3                       |g_68                      |    38|
|392   |        \bp_2[8].fun               |bp_2_cell_56              |   416|
|393   |          add1                     |adder_57                  |    25|
|394   |          add2                     |adder_58                  |    26|
|395   |          add3                     |adder_59                  |    26|
|396   |          f1                       |g_60                      |    92|
|397   |          f2                       |g_61                      |   164|
|398   |          f3                       |g_62                      |    30|
|399   |      bp_8_4out                    |bp_8_4                    |  2112|
|400   |        \bp_2[0].fun               |bp_2_cell                 |   426|
|401   |          add1                     |adder_19                  |    46|
|402   |          add2                     |adder_20                  |    26|
|403   |          add3                     |adder_21                  |    26|
|404   |          f1                       |g_22                      |    92|
|405   |          f2                       |g_23                      |   130|
|406   |          f3                       |g_24                      |    30|
|407   |        \bp_2[2].fun               |bp_2_cell_0               |   426|
|408   |          add1                     |adder_13                  |    46|
|409   |          add2                     |adder_14                  |    26|
|410   |          add3                     |adder_15                  |    26|
|411   |          f1                       |g_16                      |    92|
|412   |          f2                       |g_17                      |   130|
|413   |          f3                       |g_18                      |    30|
|414   |        \bp_2[4].fun               |bp_2_cell_1               |   426|
|415   |          add1                     |adder_7                   |    46|
|416   |          add2                     |adder_8                   |    26|
|417   |          add3                     |adder_9                   |    26|
|418   |          f1                       |g_10                      |    92|
|419   |          f2                       |g_11                      |   130|
|420   |          f3                       |g_12                      |    30|
|421   |        \bp_2[6].fun               |bp_2_cell_2               |   426|
|422   |          add1                     |adder                     |    46|
|423   |          add2                     |adder_3                   |    26|
|424   |          add3                     |adder_4                   |    26|
|425   |          f1                       |g                         |   100|
|426   |          f2                       |g_5                       |   120|
|427   |          f3                       |g_6                       |    30|
|428   |      u_bram_rd                    |bram_read                 |   258|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:02:05 . Memory (MB): peak = 1214.398 ; gain = 863.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 507 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:48 . Memory (MB): peak = 1214.398 ; gain = 531.773
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:02:06 . Memory (MB): peak = 1214.398 ; gain = 863.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1012 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
341 Infos, 331 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:02:15 . Memory (MB): peak = 1214.398 ; gain = 874.902
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.runs/system_BPDecodeBRAM_0_0_synth_1/system_BPDecodeBRAM_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.srcs/sources_1/bd/system/ip/system_BPDecodeBRAM_0_0/system_BPDecodeBRAM_0_0.xci
INFO: [Coretcl 2-1174] Renamed 427 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/My_Code/GraduationProject/BPDecode2.0_v2018/BPDecode2.0_v2018/BPDecode2.0_v2018.runs/system_BPDecodeBRAM_0_0_synth_1/system_BPDecodeBRAM_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_BPDecodeBRAM_0_0_utilization_synth.rpt -pb system_BPDecodeBRAM_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1214.398 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 31 19:55:42 2021...
