// Seed: 845762763
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input logic id_5,
    output id_6,
    output id_7
);
  logic id_8;
  always @* begin
    id_7 <= 1;
  end
  logic id_9;
  type_15 id_10 (
      id_4,
      1,
      1,
      1
  );
endmodule
