// Seed: 638269039
module module_0 ();
  wire id_2, id_3;
  assign id_1 = -1;
  parameter id_4 = "";
  wire id_5;
endmodule
program module_1;
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_3, id_4;
endmodule
module module_2 (
    output wand id_0,
    output supply0 id_1,
    input supply1 id_2,
    id_22,
    input wire id_3,
    input supply0 id_4,
    input tri1 id_5,
    output logic id_6,
    input uwire id_7,
    input uwire id_8,
    input wand id_9,
    input wor id_10,
    input tri0 id_11,
    input wand id_12,
    output wire id_13,
    input uwire id_14,
    input uwire id_15,
    input supply0 id_16,
    output wire id_17,
    output tri0 id_18,
    input wor id_19,
    input tri0 id_20
);
  always id_6 <= id_19 < 1'b0;
  assign id_18 = id_19;
  module_0 modCall_1 ();
endmodule
