{
  "family": "STM32L5",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "STM32L562": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "DCB": {
          "instances": [
            {
              "name": "DCB",
              "base": "0xE000EE08"
            }
          ],
          "registers": {
            "DSCSR": {
              "offset": "0x00",
              "size": 32,
              "description": "Debug Security Control and Status Register"
            }
          },
          "bits": {
            "DSCSR": {
              "CDS": {
                "bit": 16,
                "description": "Current domain Secure"
              }
            }
          }
        },
        "DFSDM1": {
          "instances": [
            {
              "name": "DFSDM1",
              "base": "0x40016000",
              "irq": 102
            }
          ],
          "registers": {
            "CH0CFGR1": {
              "offset": "0x00",
              "size": 32,
              "description": "channel configuration y\n            register"
            },
            "CH0CFGR2": {
              "offset": "0x04",
              "size": 32,
              "description": "channel configuration y\n            register"
            },
            "CH0AWSCDR": {
              "offset": "0x08",
              "size": 32,
              "description": "analog watchdog and short-circuit detector\n            register"
            },
            "CH0WDATR": {
              "offset": "0x0C",
              "size": 32,
              "description": "channel watchdog filter data\n            register"
            },
            "CH0DATINR": {
              "offset": "0x10",
              "size": 32,
              "description": "channel data input register"
            },
            "CH1CFGR1": {
              "offset": "0x20",
              "size": 32,
              "description": "CHCFG1R1"
            },
            "CH1CFGR2": {
              "offset": "0x24",
              "size": 32,
              "description": "CHCFG1R2"
            },
            "CH1AWSCDR": {
              "offset": "0x28",
              "size": 32,
              "description": "AWSCD1R"
            },
            "CH1WDATR": {
              "offset": "0x2C",
              "size": 32,
              "description": "CHWDAT1R"
            },
            "CH1DATINR": {
              "offset": "0x30",
              "size": 32,
              "description": "CHDATIN1R"
            },
            "CH2CFGR1": {
              "offset": "0x40",
              "size": 32,
              "description": "CHCFG2R1"
            },
            "CH2CFGR2": {
              "offset": "0x44",
              "size": 32,
              "description": "CHCFG2R2"
            },
            "CH2AWSCDR": {
              "offset": "0x48",
              "size": 32,
              "description": "AWSCD2R"
            },
            "CH2WDATR": {
              "offset": "0x4C",
              "size": 32,
              "description": "CHWDAT2R"
            },
            "CH2DATINR": {
              "offset": "0x50",
              "size": 32,
              "description": "CHDATIN2R"
            },
            "CH3CFGR1": {
              "offset": "0x60",
              "size": 32,
              "description": "CHCFG3R1"
            },
            "CH3CFGR2": {
              "offset": "0x64",
              "size": 32,
              "description": "CHCFG3R2"
            },
            "CH3AWSCDR": {
              "offset": "0x68",
              "size": 32,
              "description": "AWSCD3R"
            },
            "CH3WDATR": {
              "offset": "0x6C",
              "size": 32,
              "description": "CHWDAT3R"
            },
            "CH3DATINR": {
              "offset": "0x70",
              "size": 32,
              "description": "CHDATIN3R"
            },
            "CH4CFGR1": {
              "offset": "0x80",
              "size": 32,
              "description": "CHCFG4R1"
            },
            "CH4CFGR2": {
              "offset": "0x84",
              "size": 32,
              "description": "CHCFG4R2"
            },
            "CH4AWSCDR": {
              "offset": "0x88",
              "size": 32,
              "description": "AWSCD4R"
            },
            "CH4WDATR": {
              "offset": "0x8C",
              "size": 32,
              "description": "CHWDAT4R"
            },
            "CH4DATINR": {
              "offset": "0x90",
              "size": 32,
              "description": "CHDATIN4R"
            },
            "CH5CFGR1": {
              "offset": "0xA0",
              "size": 32,
              "description": "CHCFG5R1"
            },
            "CH5CFGR2": {
              "offset": "0xA4",
              "size": 32,
              "description": "CHCFG5R2"
            },
            "CH5AWSCDR": {
              "offset": "0xA8",
              "size": 32,
              "description": "AWSCD5R"
            },
            "CH5WDATR": {
              "offset": "0xAC",
              "size": 32,
              "description": "CHWDAT5R"
            },
            "CH5DATINR": {
              "offset": "0xB0",
              "size": 32,
              "description": "CHDATIN5R"
            },
            "CH6CFGR1": {
              "offset": "0xC0",
              "size": 32,
              "description": "CHCFG6R1"
            },
            "CH6CFGR2": {
              "offset": "0xC4",
              "size": 32,
              "description": "CH6CFGR2"
            },
            "CH6AWSCDR": {
              "offset": "0xC8",
              "size": 32,
              "description": "AWSCD6R"
            },
            "CH6WDATR": {
              "offset": "0xCC",
              "size": 32,
              "description": "CHWDAT6R"
            },
            "CH6DATINR": {
              "offset": "0xD0",
              "size": 32,
              "description": "CHDATIN6R"
            },
            "CH7CFGR1": {
              "offset": "0xE0",
              "size": 32,
              "description": "CHCFG7R1"
            },
            "CH7CFGR2": {
              "offset": "0xE4",
              "size": 32,
              "description": "CHCFG7R2"
            },
            "CH7AWSCDR": {
              "offset": "0xE8",
              "size": 32,
              "description": "AWSCD7R"
            },
            "CH7WDATR": {
              "offset": "0xEC",
              "size": 32,
              "description": "CHWDAT7R"
            },
            "CH7DATINR": {
              "offset": "0xF0",
              "size": 32,
              "description": "CHDATIN7R"
            },
            "FLT0CR1": {
              "offset": "0x100",
              "size": 32,
              "description": "control register 1"
            },
            "FLT0CR2": {
              "offset": "0x104",
              "size": 32,
              "description": "control register 2"
            },
            "FLT0ISR": {
              "offset": "0x108",
              "size": 32,
              "description": "interrupt and status register"
            },
            "FLT0ICR": {
              "offset": "0x10C",
              "size": 32,
              "description": "interrupt flag clear register"
            },
            "FLT0JCHGR": {
              "offset": "0x110",
              "size": 32,
              "description": "injected channel group selection\n            register"
            },
            "FLT0FCR": {
              "offset": "0x114",
              "size": 32,
              "description": "filter control register"
            },
            "FLT0JDATAR": {
              "offset": "0x118",
              "size": 32,
              "description": "data register for injected\n            group"
            },
            "FLT0RDATAR": {
              "offset": "0x11C",
              "size": 32,
              "description": "data register for the regular\n            channel"
            },
            "FLT0AWHTR": {
              "offset": "0x120",
              "size": 32,
              "description": "analog watchdog high threshold\n            register"
            },
            "FLT0AWLTR": {
              "offset": "0x124",
              "size": 32,
              "description": "analog watchdog low threshold\n            register"
            },
            "FLT0AWSR": {
              "offset": "0x128",
              "size": 32,
              "description": "analog watchdog status\n            register"
            },
            "FLT0AWCFR": {
              "offset": "0x12C",
              "size": 32,
              "description": "analog watchdog clear flag\n            register"
            },
            "FLT0EXMAX": {
              "offset": "0x130",
              "size": 32,
              "description": "Extremes detector maximum\n            register"
            },
            "FLT0EXMIN": {
              "offset": "0x134",
              "size": 32,
              "description": "Extremes detector minimum\n            register"
            },
            "FLT0CNVTIMR": {
              "offset": "0x138",
              "size": 32,
              "description": "conversion timer register"
            },
            "FLT1CR1": {
              "offset": "0x180",
              "size": 32,
              "description": "control register 1"
            },
            "FLT1CR2": {
              "offset": "0x184",
              "size": 32,
              "description": "control register 2"
            },
            "FLT1ISR": {
              "offset": "0x188",
              "size": 32,
              "description": "interrupt and status register"
            },
            "FLT1ICR": {
              "offset": "0x18C",
              "size": 32,
              "description": "interrupt flag clear register"
            },
            "FLT1JCHGR": {
              "offset": "0x190",
              "size": 32,
              "description": "injected channel group selection\n            register"
            },
            "FLT1FCR": {
              "offset": "0x194",
              "size": 32,
              "description": "filter control register"
            },
            "FLT1JDATAR": {
              "offset": "0x198",
              "size": 32,
              "description": "data register for injected\n            group"
            },
            "FLT1RDATAR": {
              "offset": "0x19C",
              "size": 32,
              "description": "data register for the regular\n            channel"
            },
            "FLT1AWHTR": {
              "offset": "0x1AC",
              "size": 32,
              "description": "analog watchdog high threshold\n            register"
            },
            "FLT1AWLTR": {
              "offset": "0x1A4",
              "size": 32,
              "description": "analog watchdog low threshold\n            register"
            },
            "FLT1AWSR": {
              "offset": "0x1A8",
              "size": 32,
              "description": "analog watchdog status\n            register"
            },
            "FLT1AWCFR": {
              "offset": "0x1AC",
              "size": 32,
              "description": "analog watchdog clear flag\n            register"
            },
            "FLT1EXMAX": {
              "offset": "0x1B0",
              "size": 32,
              "description": "Extremes detector maximum\n            register"
            },
            "FLT1EXMIN": {
              "offset": "0x1B4",
              "size": 32,
              "description": "Extremes detector minimum\n            register"
            },
            "FLT1CNVTIMR": {
              "offset": "0x1B8",
              "size": 32,
              "description": "conversion timer register"
            },
            "FLT2CR1": {
              "offset": "0x200",
              "size": 32,
              "description": "control register 1"
            },
            "FLT2CR2": {
              "offset": "0x204",
              "size": 32,
              "description": "control register 2"
            },
            "FLT2ISR": {
              "offset": "0x208",
              "size": 32,
              "description": "interrupt and status register"
            },
            "FLT2ICR": {
              "offset": "0x20C",
              "size": 32,
              "description": "interrupt flag clear register"
            },
            "FLT2JCHGR": {
              "offset": "0x210",
              "size": 32,
              "description": "injected channel group selection\n            register"
            },
            "FLT2FCR": {
              "offset": "0x214",
              "size": 32,
              "description": "filter control register"
            },
            "FLT2JDATAR": {
              "offset": "0x218",
              "size": 32,
              "description": "data register for injected\n            group"
            },
            "FLT2RDATAR": {
              "offset": "0x21C",
              "size": 32,
              "description": "data register for the regular\n            channel"
            },
            "FLT2AWHTR": {
              "offset": "0x220",
              "size": 32,
              "description": "analog watchdog high threshold\n            register"
            },
            "FLT2AWLTR": {
              "offset": "0x224",
              "size": 32,
              "description": "analog watchdog low threshold\n            register"
            },
            "FLT2AWSR": {
              "offset": "0x228",
              "size": 32,
              "description": "analog watchdog status\n            register"
            },
            "FLT2AWCFR": {
              "offset": "0x22C",
              "size": 32,
              "description": "analog watchdog clear flag\n            register"
            },
            "FLT2EXMAX": {
              "offset": "0x230",
              "size": 32,
              "description": "Extremes detector maximum\n            register"
            },
            "FLT2EXMIN": {
              "offset": "0x234",
              "size": 32,
              "description": "Extremes detector minimum\n            register"
            },
            "FLT2CNVTIMR": {
              "offset": "0x238",
              "size": 32,
              "description": "conversion timer register"
            },
            "FLT3CR1": {
              "offset": "0x280",
              "size": 32,
              "description": "control register 1"
            },
            "FLT3CR2": {
              "offset": "0x284",
              "size": 32,
              "description": "control register 2"
            },
            "FLT3ISR": {
              "offset": "0x288",
              "size": 32,
              "description": "interrupt and status register"
            },
            "FLT3ICR": {
              "offset": "0x28C",
              "size": 32,
              "description": "interrupt flag clear register"
            },
            "FLT3JCHGR": {
              "offset": "0x290",
              "size": 32,
              "description": "injected channel group selection\n            register"
            },
            "FLT3FCR": {
              "offset": "0x294",
              "size": 32,
              "description": "filter control register"
            },
            "FLT3JDATAR": {
              "offset": "0x298",
              "size": 32,
              "description": "data register for injected\n            group"
            },
            "FLT3RDATAR": {
              "offset": "0x29C",
              "size": 32,
              "description": "data register for the regular\n            channel"
            },
            "FLT3AWHTR": {
              "offset": "0x2A0",
              "size": 32,
              "description": "analog watchdog high threshold\n            register"
            },
            "FLT3AWLTR": {
              "offset": "0x2A4",
              "size": 32,
              "description": "analog watchdog low threshold\n            register"
            },
            "FLT3AWSR": {
              "offset": "0x2A8",
              "size": 32,
              "description": "analog watchdog status\n            register"
            },
            "FLT3AWCFR": {
              "offset": "0x2AC",
              "size": 32,
              "description": "analog watchdog clear flag\n            register"
            },
            "FLT3EXMAX": {
              "offset": "0x2B0",
              "size": 32,
              "description": "Extremes detector maximum\n            register"
            },
            "FLT3EXMIN": {
              "offset": "0x2B4",
              "size": 32,
              "description": "Extremes detector minimum\n            register"
            },
            "FLT3CNVTIMR": {
              "offset": "0x2B8",
              "size": 32,
              "description": "conversion timer register"
            },
            "CH0DLYR": {
              "offset": "0x14",
              "size": 32,
              "description": "DFSDM channel y delay register"
            },
            "CH1DLYR": {
              "offset": "0x34",
              "size": 32,
              "description": "DFSDM channel y delay register"
            },
            "CH2DLYR": {
              "offset": "0x54",
              "size": 32,
              "description": "DFSDM channel y delay register"
            },
            "CH3DLYR": {
              "offset": "0x74",
              "size": 32,
              "description": "DFSDM channel y delay register"
            },
            "CH4DLYR": {
              "offset": "0x94",
              "size": 32,
              "description": "DFSDM channel y delay register"
            },
            "CH5DLYR": {
              "offset": "0xB4",
              "size": 32,
              "description": "DFSDM channel y delay register"
            },
            "CH6DLYR": {
              "offset": "0xD4",
              "size": 32,
              "description": "DFSDM channel y delay register"
            },
            "CH7DLYR": {
              "offset": "0xF4",
              "size": 32,
              "description": "DFSDM channel y delay register"
            }
          },
          "bits": {
            "CH0CFGR1": {
              "DFSDMEN": {
                "bit": 31,
                "description": "DFSDMEN"
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "CKOUTSRC"
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "CKOUTDIV",
                "width": 8
              },
              "DATPACK": {
                "bit": 14,
                "description": "DATPACK",
                "width": 2
              },
              "DATMPX": {
                "bit": 12,
                "description": "DATMPX",
                "width": 2
              },
              "CHINSEL": {
                "bit": 8,
                "description": "CHINSEL"
              },
              "CHEN": {
                "bit": 7,
                "description": "CHEN"
              },
              "CKABEN": {
                "bit": 6,
                "description": "CKABEN"
              },
              "SCDEN": {
                "bit": 5,
                "description": "SCDEN"
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPICKSEL",
                "width": 2
              },
              "SITP": {
                "bit": 0,
                "description": "SITP",
                "width": 2
              }
            },
            "CH0CFGR2": {
              "OFFSET": {
                "bit": 8,
                "description": "OFFSET",
                "width": 24
              },
              "DTRBS": {
                "bit": 3,
                "description": "DTRBS",
                "width": 5
              }
            },
            "CH0AWSCDR": {
              "AWFORD": {
                "bit": 22,
                "description": "AWFORD",
                "width": 2
              },
              "AWFOSR": {
                "bit": 16,
                "description": "AWFOSR",
                "width": 5
              },
              "BKSCD": {
                "bit": 12,
                "description": "BKSCD",
                "width": 4
              },
              "SCDT": {
                "bit": 0,
                "description": "SCDT",
                "width": 8
              }
            },
            "CH0WDATR": {
              "WDATA": {
                "bit": 0,
                "description": "WDATA",
                "width": 16
              }
            },
            "CH0DATINR": {
              "INDAT1": {
                "bit": 16,
                "description": "INDAT1",
                "width": 16
              },
              "INDAT0": {
                "bit": 0,
                "description": "INDAT0",
                "width": 16
              }
            },
            "CH1CFGR1": {
              "DATPACK": {
                "bit": 14,
                "description": "DATPACK",
                "width": 2
              },
              "DATMPX": {
                "bit": 12,
                "description": "DATMPX",
                "width": 2
              },
              "CHINSEL": {
                "bit": 8,
                "description": "CHINSEL"
              },
              "CHEN": {
                "bit": 7,
                "description": "CHEN"
              },
              "CKABEN": {
                "bit": 6,
                "description": "CKABEN"
              },
              "SCDEN": {
                "bit": 5,
                "description": "SCDEN"
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPICKSEL",
                "width": 2
              },
              "SITP": {
                "bit": 0,
                "description": "SITP",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock\n                divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source\n                selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM\n                interface"
              }
            },
            "CH1CFGR2": {
              "OFFSET": {
                "bit": 8,
                "description": "OFFSET",
                "width": 24
              },
              "DTRBS": {
                "bit": 3,
                "description": "DTRBS",
                "width": 5
              }
            },
            "CH1AWSCDR": {
              "AWFORD": {
                "bit": 22,
                "description": "AWFORD",
                "width": 2
              },
              "AWFOSR": {
                "bit": 16,
                "description": "AWFOSR",
                "width": 5
              },
              "BKSCD": {
                "bit": 12,
                "description": "BKSCD",
                "width": 4
              },
              "SCDT": {
                "bit": 0,
                "description": "SCDT",
                "width": 8
              }
            },
            "CH1WDATR": {
              "WDATA": {
                "bit": 0,
                "description": "WDATA",
                "width": 16
              }
            },
            "CH1DATINR": {
              "INDAT1": {
                "bit": 16,
                "description": "INDAT1",
                "width": 16
              },
              "INDAT0": {
                "bit": 0,
                "description": "INDAT0",
                "width": 16
              }
            },
            "CH2CFGR1": {
              "DATPACK": {
                "bit": 14,
                "description": "DATPACK",
                "width": 2
              },
              "DATMPX": {
                "bit": 12,
                "description": "DATMPX",
                "width": 2
              },
              "CHINSEL": {
                "bit": 8,
                "description": "CHINSEL"
              },
              "CHEN": {
                "bit": 7,
                "description": "CHEN"
              },
              "CKABEN": {
                "bit": 6,
                "description": "CKABEN"
              },
              "SCDEN": {
                "bit": 5,
                "description": "SCDEN"
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPICKSEL",
                "width": 2
              },
              "SITP": {
                "bit": 0,
                "description": "SITP",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock\n                divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source\n                selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM\n                interface"
              }
            },
            "CH2CFGR2": {
              "OFFSET": {
                "bit": 8,
                "description": "OFFSET",
                "width": 24
              },
              "DTRBS": {
                "bit": 3,
                "description": "DTRBS",
                "width": 5
              }
            },
            "CH2AWSCDR": {
              "AWFORD": {
                "bit": 22,
                "description": "AWFORD",
                "width": 2
              },
              "AWFOSR": {
                "bit": 16,
                "description": "AWFOSR",
                "width": 5
              },
              "BKSCD": {
                "bit": 12,
                "description": "BKSCD",
                "width": 4
              },
              "SCDT": {
                "bit": 0,
                "description": "SCDT",
                "width": 8
              }
            },
            "CH2WDATR": {
              "WDATA": {
                "bit": 0,
                "description": "WDATA",
                "width": 16
              }
            },
            "CH2DATINR": {
              "INDAT1": {
                "bit": 16,
                "description": "INDAT1",
                "width": 16
              },
              "INDAT0": {
                "bit": 0,
                "description": "INDAT0",
                "width": 16
              }
            },
            "CH3CFGR1": {
              "DATPACK": {
                "bit": 14,
                "description": "DATPACK",
                "width": 2
              },
              "DATMPX": {
                "bit": 12,
                "description": "DATMPX",
                "width": 2
              },
              "CHINSEL": {
                "bit": 8,
                "description": "CHINSEL"
              },
              "CHEN": {
                "bit": 7,
                "description": "CHEN"
              },
              "CKABEN": {
                "bit": 6,
                "description": "CKABEN"
              },
              "SCDEN": {
                "bit": 5,
                "description": "SCDEN"
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPICKSEL",
                "width": 2
              },
              "SITP": {
                "bit": 0,
                "description": "SITP",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock\n                divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source\n                selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM\n                interface"
              }
            },
            "CH3CFGR2": {
              "OFFSET": {
                "bit": 8,
                "description": "OFFSET",
                "width": 24
              },
              "DTRBS": {
                "bit": 3,
                "description": "DTRBS",
                "width": 5
              }
            },
            "CH3AWSCDR": {
              "AWFORD": {
                "bit": 22,
                "description": "AWFORD",
                "width": 2
              },
              "AWFOSR": {
                "bit": 16,
                "description": "AWFOSR",
                "width": 5
              },
              "BKSCD": {
                "bit": 12,
                "description": "BKSCD",
                "width": 4
              },
              "SCDT": {
                "bit": 0,
                "description": "SCDT",
                "width": 8
              }
            },
            "CH3WDATR": {
              "WDATA": {
                "bit": 0,
                "description": "WDATA",
                "width": 16
              }
            },
            "CH3DATINR": {
              "INDAT1": {
                "bit": 16,
                "description": "INDAT1",
                "width": 16
              },
              "INDAT0": {
                "bit": 0,
                "description": "INDAT0",
                "width": 16
              }
            },
            "CH4CFGR1": {
              "DATPACK": {
                "bit": 14,
                "description": "DATPACK",
                "width": 2
              },
              "DATMPX": {
                "bit": 12,
                "description": "DATMPX",
                "width": 2
              },
              "CHINSEL": {
                "bit": 8,
                "description": "CHINSEL"
              },
              "CHEN": {
                "bit": 7,
                "description": "CHEN"
              },
              "CKABEN": {
                "bit": 6,
                "description": "CKABEN"
              },
              "SCDEN": {
                "bit": 5,
                "description": "SCDEN"
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPICKSEL",
                "width": 2
              },
              "SITP": {
                "bit": 0,
                "description": "SITP",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock\n                divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source\n                selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM\n                interface"
              }
            },
            "CH4CFGR2": {
              "OFFSET": {
                "bit": 8,
                "description": "OFFSET",
                "width": 24
              },
              "DTRBS": {
                "bit": 3,
                "description": "DTRBS",
                "width": 5
              }
            },
            "CH4AWSCDR": {
              "AWFORD": {
                "bit": 22,
                "description": "AWFORD",
                "width": 2
              },
              "AWFOSR": {
                "bit": 16,
                "description": "AWFOSR",
                "width": 5
              },
              "BKSCD": {
                "bit": 12,
                "description": "BKSCD",
                "width": 4
              },
              "SCDT": {
                "bit": 0,
                "description": "SCDT",
                "width": 8
              }
            },
            "CH4WDATR": {
              "WDATA": {
                "bit": 0,
                "description": "WDATA",
                "width": 16
              }
            },
            "CH4DATINR": {
              "INDAT1": {
                "bit": 16,
                "description": "INDAT1",
                "width": 16
              },
              "INDAT0": {
                "bit": 0,
                "description": "INDAT0",
                "width": 16
              }
            },
            "CH5CFGR1": {
              "DATPACK": {
                "bit": 14,
                "description": "DATPACK",
                "width": 2
              },
              "DATMPX": {
                "bit": 12,
                "description": "DATMPX",
                "width": 2
              },
              "CHINSEL": {
                "bit": 8,
                "description": "CHINSEL"
              },
              "CHEN": {
                "bit": 7,
                "description": "CHEN"
              },
              "CKABEN": {
                "bit": 6,
                "description": "CKABEN"
              },
              "SCDEN": {
                "bit": 5,
                "description": "SCDEN"
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPICKSEL",
                "width": 2
              },
              "SITP": {
                "bit": 0,
                "description": "SITP",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock\n                divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source\n                selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM\n                interface"
              }
            },
            "CH5CFGR2": {
              "OFFSET": {
                "bit": 8,
                "description": "OFFSET",
                "width": 24
              },
              "DTRBS": {
                "bit": 3,
                "description": "DTRBS",
                "width": 5
              }
            },
            "CH5AWSCDR": {
              "AWFORD": {
                "bit": 22,
                "description": "AWFORD",
                "width": 2
              },
              "AWFOSR": {
                "bit": 16,
                "description": "AWFOSR",
                "width": 5
              },
              "BKSCD": {
                "bit": 12,
                "description": "BKSCD",
                "width": 4
              },
              "SCDT": {
                "bit": 0,
                "description": "SCDT",
                "width": 8
              }
            },
            "CH5WDATR": {
              "WDATA": {
                "bit": 0,
                "description": "WDATA",
                "width": 16
              }
            },
            "CH5DATINR": {
              "INDAT1": {
                "bit": 16,
                "description": "INDAT1",
                "width": 16
              },
              "INDAT0": {
                "bit": 0,
                "description": "INDAT0",
                "width": 16
              }
            },
            "CH6CFGR1": {
              "DATPACK": {
                "bit": 14,
                "description": "DATPACK",
                "width": 2
              },
              "DATMPX": {
                "bit": 12,
                "description": "DATMPX",
                "width": 2
              },
              "CHINSEL": {
                "bit": 8,
                "description": "CHINSEL"
              },
              "CHEN": {
                "bit": 7,
                "description": "CHEN"
              },
              "CKABEN": {
                "bit": 6,
                "description": "CKABEN"
              },
              "SCDEN": {
                "bit": 5,
                "description": "SCDEN"
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPICKSEL",
                "width": 2
              },
              "SITP": {
                "bit": 0,
                "description": "SITP",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock\n                divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source\n                selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM\n                interface"
              }
            },
            "CH6CFGR2": {
              "OFFSET": {
                "bit": 8,
                "description": "OFFSET",
                "width": 24
              },
              "DTRBS": {
                "bit": 3,
                "description": "DTRBS",
                "width": 5
              }
            },
            "CH6AWSCDR": {
              "AWFORD": {
                "bit": 22,
                "description": "AWFORD",
                "width": 2
              },
              "AWFOSR": {
                "bit": 16,
                "description": "AWFOSR",
                "width": 5
              },
              "BKSCD": {
                "bit": 12,
                "description": "BKSCD",
                "width": 4
              },
              "SCDT": {
                "bit": 0,
                "description": "SCDT",
                "width": 8
              }
            },
            "CH6WDATR": {
              "WDATA": {
                "bit": 0,
                "description": "WDATA",
                "width": 16
              }
            },
            "CH6DATINR": {
              "INDAT1": {
                "bit": 16,
                "description": "INDAT1",
                "width": 16
              },
              "INDAT0": {
                "bit": 0,
                "description": "INDAT0",
                "width": 16
              }
            },
            "CH7CFGR1": {
              "DATPACK": {
                "bit": 14,
                "description": "DATPACK",
                "width": 2
              },
              "DATMPX": {
                "bit": 12,
                "description": "DATMPX",
                "width": 2
              },
              "CHINSEL": {
                "bit": 8,
                "description": "CHINSEL"
              },
              "CHEN": {
                "bit": 7,
                "description": "CHEN"
              },
              "CKABEN": {
                "bit": 6,
                "description": "CKABEN"
              },
              "SCDEN": {
                "bit": 5,
                "description": "SCDEN"
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPICKSEL",
                "width": 2
              },
              "SITP": {
                "bit": 0,
                "description": "SITP",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock\n                divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source\n                selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM\n                interface"
              }
            },
            "CH7CFGR2": {
              "OFFSET": {
                "bit": 8,
                "description": "OFFSET",
                "width": 24
              },
              "DTRBS": {
                "bit": 3,
                "description": "DTRBS",
                "width": 5
              }
            },
            "CH7AWSCDR": {
              "AWFORD": {
                "bit": 22,
                "description": "AWFORD",
                "width": 2
              },
              "AWFOSR": {
                "bit": 16,
                "description": "AWFOSR",
                "width": 5
              },
              "BKSCD": {
                "bit": 12,
                "description": "BKSCD",
                "width": 4
              },
              "SCDT": {
                "bit": 0,
                "description": "SCDT",
                "width": 8
              }
            },
            "CH7WDATR": {
              "WDATA": {
                "bit": 0,
                "description": "WDATA",
                "width": 16
              }
            },
            "CH7DATINR": {
              "INDAT1": {
                "bit": 16,
                "description": "INDAT1",
                "width": 16
              },
              "INDAT0": {
                "bit": 0,
                "description": "INDAT0",
                "width": 16
              }
            },
            "FLT0CR1": {
              "AWFSEL": {
                "bit": 30,
                "description": "Analog watchdog fast mode\n                select"
              },
              "FAST": {
                "bit": 29,
                "description": "Fast conversion mode selection for\n                regular conversions"
              },
              "RCH": {
                "bit": 24,
                "description": "Regular channel selection",
                "width": 3
              },
              "RDMAEN": {
                "bit": 21,
                "description": "DMA channel enabled to read data for the\n                regular conversion"
              },
              "RSYNC": {
                "bit": 19,
                "description": "Launch regular conversion synchronously\n                with DFSDM0"
              },
              "RCONT": {
                "bit": 18,
                "description": "Continuous mode selection for regular\n                conversions"
              },
              "RSWSTART": {
                "bit": 17,
                "description": "Software start of a conversion on the\n                regular channel"
              },
              "JEXTEN": {
                "bit": 13,
                "description": "Trigger enable and trigger edge\n                selection for injected conversions",
                "width": 2
              },
              "JEXTSEL": {
                "bit": 8,
                "description": "Trigger signal selection for launching\n                injected conversions",
                "width": 3
              },
              "JDMAEN": {
                "bit": 5,
                "description": "DMA channel enabled to read data for the\n                injected channel group"
              },
              "JSCAN": {
                "bit": 4,
                "description": "Scanning conversion mode for injected\n                conversions"
              },
              "JSYNC": {
                "bit": 3,
                "description": "Launch an injected conversion\n                synchronously with the DFSDM0 JSWSTART\n                trigger"
              },
              "JSWSTART": {
                "bit": 1,
                "description": "Start a conversion of the injected group\n                of channels"
              },
              "DFEN": {
                "bit": 0,
                "description": "DFSDM enable"
              }
            },
            "FLT0CR2": {
              "AWDCH": {
                "bit": 16,
                "description": "Analog watchdog channel\n                selection",
                "width": 8
              },
              "EXCH": {
                "bit": 8,
                "description": "Extremes detector channel\n                selection",
                "width": 8
              },
              "CKABIE": {
                "bit": 6,
                "description": "Clock absence interrupt\n                enable"
              },
              "SCDIE": {
                "bit": 5,
                "description": "Short-circuit detector interrupt\n                enable"
              },
              "AWDIE": {
                "bit": 4,
                "description": "Analog watchdog interrupt\n                enable"
              },
              "ROVRIE": {
                "bit": 3,
                "description": "Regular data overrun interrupt\n                enable"
              },
              "JOVRIE": {
                "bit": 2,
                "description": "Injected data overrun interrupt\n                enable"
              },
              "REOCIE": {
                "bit": 1,
                "description": "Regular end of conversion interrupt\n                enable"
              },
              "JEOCIE": {
                "bit": 0,
                "description": "Injected end of conversion interrupt\n                enable"
              }
            },
            "FLT0ISR": {
              "SCDF": {
                "bit": 24,
                "description": "short-circuit detector\n                flag",
                "width": 8
              },
              "CKABF": {
                "bit": 16,
                "description": "Clock absence flag",
                "width": 8
              },
              "RCIP": {
                "bit": 14,
                "description": "Regular conversion in progress\n                status"
              },
              "JCIP": {
                "bit": 13,
                "description": "Injected conversion in progress\n                status"
              },
              "AWDF": {
                "bit": 4,
                "description": "Analog watchdog"
              },
              "ROVRF": {
                "bit": 3,
                "description": "Regular conversion overrun\n                flag"
              },
              "JOVRF": {
                "bit": 2,
                "description": "Injected conversion overrun\n                flag"
              },
              "REOCF": {
                "bit": 1,
                "description": "End of regular conversion\n                flag"
              },
              "JEOCF": {
                "bit": 0,
                "description": "End of injected conversion\n                flag"
              }
            },
            "FLT0ICR": {
              "CLRSCDF": {
                "bit": 24,
                "description": "Clear the short-circuit detector\n                flag",
                "width": 8
              },
              "CLRCKABF": {
                "bit": 16,
                "description": "Clear the clock absence\n                flag",
                "width": 8
              },
              "CLRROVRF": {
                "bit": 3,
                "description": "Clear the regular conversion overrun\n                flag"
              },
              "CLRJOVRF": {
                "bit": 2,
                "description": "Clear the injected conversion overrun\n                flag"
              }
            },
            "FLT0JCHGR": {
              "JCHG": {
                "bit": 0,
                "description": "Injected channel group\n                selection",
                "width": 8
              }
            },
            "FLT0FCR": {
              "FORD": {
                "bit": 29,
                "description": "Sinc filter order",
                "width": 3
              },
              "FOSR": {
                "bit": 16,
                "description": "Sinc filter oversampling ratio\n                (decimation rate)",
                "width": 10
              },
              "IOSR": {
                "bit": 0,
                "description": "Integrator oversampling ratio (averaging\n                length)",
                "width": 8
              }
            },
            "FLT0JDATAR": {
              "JDATA": {
                "bit": 8,
                "description": "Injected group conversion\n                data",
                "width": 24
              },
              "JDATACH": {
                "bit": 0,
                "description": "Injected channel most recently\n                converted",
                "width": 3
              }
            },
            "FLT0RDATAR": {
              "RDATA": {
                "bit": 8,
                "description": "Regular channel conversion\n                data",
                "width": 24
              },
              "RPEND": {
                "bit": 4,
                "description": "Regular channel pending\n                data"
              },
              "RDATACH": {
                "bit": 0,
                "description": "Regular channel most recently\n                converted",
                "width": 3
              }
            },
            "FLT0AWHTR": {
              "AWHT": {
                "bit": 8,
                "description": "Analog watchdog high\n                threshold",
                "width": 24
              },
              "BKAWH": {
                "bit": 0,
                "description": "Break signal assignment to analog\n                watchdog high threshold event",
                "width": 4
              }
            },
            "FLT0AWLTR": {
              "AWLT": {
                "bit": 8,
                "description": "Analog watchdog low\n                threshold",
                "width": 24
              },
              "BKAWL": {
                "bit": 0,
                "description": "Break signal assignment to analog\n                watchdog low threshold event",
                "width": 4
              }
            },
            "FLT0AWSR": {
              "AWHTF": {
                "bit": 8,
                "description": "Analog watchdog high threshold\n                flag",
                "width": 8
              },
              "AWLTF": {
                "bit": 0,
                "description": "Analog watchdog low threshold\n                flag",
                "width": 8
              }
            },
            "FLT0AWCFR": {
              "CLRAWHTF": {
                "bit": 8,
                "description": "Clear the analog watchdog high threshold\n                flag",
                "width": 8
              },
              "CLRAWLTF": {
                "bit": 0,
                "description": "Clear the analog watchdog low threshold\n                flag",
                "width": 8
              }
            },
            "FLT0EXMAX": {
              "EXMAX": {
                "bit": 8,
                "description": "Extremes detector maximum\n                value",
                "width": 24
              },
              "EXMAXCH": {
                "bit": 0,
                "description": "Extremes detector maximum data\n                channel",
                "width": 3
              }
            },
            "FLT0EXMIN": {
              "EXMIN": {
                "bit": 8,
                "description": "EXMIN",
                "width": 24
              },
              "EXMINCH": {
                "bit": 0,
                "description": "Extremes detector minimum data\n                channel",
                "width": 3
              }
            },
            "FLT0CNVTIMR": {
              "CNVCNT": {
                "bit": 4,
                "description": "28-bit timer counting conversion time t\n                = CNVCNT[27:0] / fDFSDM_CKIN",
                "width": 28
              }
            },
            "FLT1CR1": {
              "AWFSEL": {
                "bit": 30,
                "description": "Analog watchdog fast mode\n                select"
              },
              "FAST": {
                "bit": 29,
                "description": "Fast conversion mode selection for\n                regular conversions"
              },
              "RCH": {
                "bit": 24,
                "description": "Regular channel selection",
                "width": 3
              },
              "RDMAEN": {
                "bit": 21,
                "description": "DMA channel enabled to read data for the\n                regular conversion"
              },
              "RSYNC": {
                "bit": 19,
                "description": "Launch regular conversion synchronously\n                with DFSDM0"
              },
              "RCONT": {
                "bit": 18,
                "description": "Continuous mode selection for regular\n                conversions"
              },
              "RSWSTART": {
                "bit": 17,
                "description": "Software start of a conversion on the\n                regular channel"
              },
              "JEXTEN": {
                "bit": 13,
                "description": "Trigger enable and trigger edge\n                selection for injected conversions",
                "width": 2
              },
              "JEXTSEL": {
                "bit": 8,
                "description": "Trigger signal selection for launching\n                injected conversions",
                "width": 3
              },
              "JDMAEN": {
                "bit": 5,
                "description": "DMA channel enabled to read data for the\n                injected channel group"
              },
              "JSCAN": {
                "bit": 4,
                "description": "Scanning conversion mode for injected\n                conversions"
              },
              "JSYNC": {
                "bit": 3,
                "description": "Launch an injected conversion\n                synchronously with the DFSDM0 JSWSTART\n                trigger"
              },
              "JSWSTART": {
                "bit": 1,
                "description": "Start a conversion of the injected group\n                of channels"
              },
              "DFEN": {
                "bit": 0,
                "description": "DFSDM enable"
              }
            },
            "FLT1CR2": {
              "AWDCH": {
                "bit": 16,
                "description": "Analog watchdog channel\n                selection",
                "width": 8
              },
              "EXCH": {
                "bit": 8,
                "description": "Extremes detector channel\n                selection",
                "width": 8
              },
              "CKABIE": {
                "bit": 6,
                "description": "Clock absence interrupt\n                enable"
              },
              "SCDIE": {
                "bit": 5,
                "description": "Short-circuit detector interrupt\n                enable"
              },
              "AWDIE": {
                "bit": 4,
                "description": "Analog watchdog interrupt\n                enable"
              },
              "ROVRIE": {
                "bit": 3,
                "description": "Regular data overrun interrupt\n                enable"
              },
              "JOVRIE": {
                "bit": 2,
                "description": "Injected data overrun interrupt\n                enable"
              },
              "REOCIE": {
                "bit": 1,
                "description": "Regular end of conversion interrupt\n                enable"
              },
              "JEOCIE": {
                "bit": 0,
                "description": "Injected end of conversion interrupt\n                enable"
              }
            },
            "FLT1ISR": {
              "SCDF": {
                "bit": 24,
                "description": "short-circuit detector\n                flag",
                "width": 8
              },
              "CKABF": {
                "bit": 16,
                "description": "Clock absence flag",
                "width": 8
              },
              "RCIP": {
                "bit": 14,
                "description": "Regular conversion in progress\n                status"
              },
              "JCIP": {
                "bit": 13,
                "description": "Injected conversion in progress\n                status"
              },
              "AWDF": {
                "bit": 4,
                "description": "Analog watchdog"
              },
              "ROVRF": {
                "bit": 3,
                "description": "Regular conversion overrun\n                flag"
              },
              "JOVRF": {
                "bit": 2,
                "description": "Injected conversion overrun\n                flag"
              },
              "REOCF": {
                "bit": 1,
                "description": "End of regular conversion\n                flag"
              },
              "JEOCF": {
                "bit": 0,
                "description": "End of injected conversion\n                flag"
              }
            },
            "FLT1ICR": {
              "CLRSCDF": {
                "bit": 24,
                "description": "Clear the short-circuit detector\n                flag",
                "width": 8
              },
              "CLRCKABF": {
                "bit": 16,
                "description": "Clear the clock absence\n                flag",
                "width": 8
              },
              "CLRROVRF": {
                "bit": 3,
                "description": "Clear the regular conversion overrun\n                flag"
              },
              "CLRJOVRF": {
                "bit": 2,
                "description": "Clear the injected conversion overrun\n                flag"
              }
            },
            "FLT1JCHGR": {
              "JCHG": {
                "bit": 0,
                "description": "Injected channel group\n                selection",
                "width": 8
              }
            },
            "FLT1FCR": {
              "FORD": {
                "bit": 29,
                "description": "Sinc filter order",
                "width": 3
              },
              "FOSR": {
                "bit": 16,
                "description": "Sinc filter oversampling ratio\n                (decimation rate)",
                "width": 10
              },
              "IOSR": {
                "bit": 0,
                "description": "Integrator oversampling ratio (averaging\n                length)",
                "width": 8
              }
            },
            "FLT1JDATAR": {
              "JDATA": {
                "bit": 8,
                "description": "Injected group conversion\n                data",
                "width": 24
              },
              "JDATACH": {
                "bit": 0,
                "description": "Injected channel most recently\n                converted",
                "width": 3
              }
            },
            "FLT1RDATAR": {
              "RDATA": {
                "bit": 8,
                "description": "Regular channel conversion\n                data",
                "width": 24
              },
              "RPEND": {
                "bit": 4,
                "description": "Regular channel pending\n                data"
              },
              "RDATACH": {
                "bit": 0,
                "description": "Regular channel most recently\n                converted",
                "width": 3
              }
            },
            "FLT1AWHTR": {
              "AWHT": {
                "bit": 8,
                "description": "Analog watchdog high\n                threshold",
                "width": 24
              },
              "BKAWH": {
                "bit": 0,
                "description": "Break signal assignment to analog\n                watchdog high threshold event",
                "width": 4
              }
            },
            "FLT1AWLTR": {
              "AWLT": {
                "bit": 8,
                "description": "Analog watchdog low\n                threshold",
                "width": 24
              },
              "BKAWL": {
                "bit": 0,
                "description": "Break signal assignment to analog\n                watchdog low threshold event",
                "width": 4
              }
            },
            "FLT1AWSR": {
              "AWHTF": {
                "bit": 8,
                "description": "Analog watchdog high threshold\n                flag",
                "width": 8
              },
              "AWLTF": {
                "bit": 0,
                "description": "Analog watchdog low threshold\n                flag",
                "width": 8
              }
            },
            "FLT1AWCFR": {
              "CLRAWHTF": {
                "bit": 8,
                "description": "Clear the analog watchdog high threshold\n                flag",
                "width": 8
              },
              "CLRAWLTF": {
                "bit": 0,
                "description": "Clear the analog watchdog low threshold\n                flag",
                "width": 8
              }
            },
            "FLT1EXMAX": {
              "EXMAX": {
                "bit": 8,
                "description": "Extremes detector maximum\n                value",
                "width": 24
              },
              "EXMAXCH": {
                "bit": 0,
                "description": "Extremes detector maximum data\n                channel",
                "width": 3
              }
            },
            "FLT1EXMIN": {
              "EXMIN": {
                "bit": 8,
                "description": "EXMIN",
                "width": 24
              },
              "EXMINCH": {
                "bit": 0,
                "description": "Extremes detector minimum data\n                channel",
                "width": 3
              }
            },
            "FLT1CNVTIMR": {
              "CNVCNT": {
                "bit": 4,
                "description": "28-bit timer counting conversion time t\n                = CNVCNT[27:0] / fDFSDM_CKIN",
                "width": 28
              }
            },
            "FLT2CR1": {
              "AWFSEL": {
                "bit": 30,
                "description": "Analog watchdog fast mode\n                select"
              },
              "FAST": {
                "bit": 29,
                "description": "Fast conversion mode selection for\n                regular conversions"
              },
              "RCH": {
                "bit": 24,
                "description": "Regular channel selection",
                "width": 3
              },
              "RDMAEN": {
                "bit": 21,
                "description": "DMA channel enabled to read data for the\n                regular conversion"
              },
              "RSYNC": {
                "bit": 19,
                "description": "Launch regular conversion synchronously\n                with DFSDM0"
              },
              "RCONT": {
                "bit": 18,
                "description": "Continuous mode selection for regular\n                conversions"
              },
              "RSWSTART": {
                "bit": 17,
                "description": "Software start of a conversion on the\n                regular channel"
              },
              "JEXTEN": {
                "bit": 13,
                "description": "Trigger enable and trigger edge\n                selection for injected conversions",
                "width": 2
              },
              "JEXTSEL": {
                "bit": 8,
                "description": "Trigger signal selection for launching\n                injected conversions",
                "width": 3
              },
              "JDMAEN": {
                "bit": 5,
                "description": "DMA channel enabled to read data for the\n                injected channel group"
              },
              "JSCAN": {
                "bit": 4,
                "description": "Scanning conversion mode for injected\n                conversions"
              },
              "JSYNC": {
                "bit": 3,
                "description": "Launch an injected conversion\n                synchronously with the DFSDM0 JSWSTART\n                trigger"
              },
              "JSWSTART": {
                "bit": 1,
                "description": "Start a conversion of the injected group\n                of channels"
              },
              "DFEN": {
                "bit": 0,
                "description": "DFSDM enable"
              }
            },
            "FLT2CR2": {
              "AWDCH": {
                "bit": 16,
                "description": "Analog watchdog channel\n                selection",
                "width": 8
              },
              "EXCH": {
                "bit": 8,
                "description": "Extremes detector channel\n                selection",
                "width": 8
              },
              "CKABIE": {
                "bit": 6,
                "description": "Clock absence interrupt\n                enable"
              },
              "SCDIE": {
                "bit": 5,
                "description": "Short-circuit detector interrupt\n                enable"
              },
              "AWDIE": {
                "bit": 4,
                "description": "Analog watchdog interrupt\n                enable"
              },
              "ROVRIE": {
                "bit": 3,
                "description": "Regular data overrun interrupt\n                enable"
              },
              "JOVRIE": {
                "bit": 2,
                "description": "Injected data overrun interrupt\n                enable"
              },
              "REOCIE": {
                "bit": 1,
                "description": "Regular end of conversion interrupt\n                enable"
              },
              "JEOCIE": {
                "bit": 0,
                "description": "Injected end of conversion interrupt\n                enable"
              }
            },
            "FLT2ISR": {
              "SCDF": {
                "bit": 24,
                "description": "short-circuit detector\n                flag",
                "width": 8
              },
              "CKABF": {
                "bit": 16,
                "description": "Clock absence flag",
                "width": 8
              },
              "RCIP": {
                "bit": 14,
                "description": "Regular conversion in progress\n                status"
              },
              "JCIP": {
                "bit": 13,
                "description": "Injected conversion in progress\n                status"
              },
              "AWDF": {
                "bit": 4,
                "description": "Analog watchdog"
              },
              "ROVRF": {
                "bit": 3,
                "description": "Regular conversion overrun\n                flag"
              },
              "JOVRF": {
                "bit": 2,
                "description": "Injected conversion overrun\n                flag"
              },
              "REOCF": {
                "bit": 1,
                "description": "End of regular conversion\n                flag"
              },
              "JEOCF": {
                "bit": 0,
                "description": "End of injected conversion\n                flag"
              }
            },
            "FLT2ICR": {
              "CLRSCDF": {
                "bit": 24,
                "description": "Clear the short-circuit detector\n                flag",
                "width": 8
              },
              "CLRCKABF": {
                "bit": 16,
                "description": "Clear the clock absence\n                flag",
                "width": 8
              },
              "CLRROVRF": {
                "bit": 3,
                "description": "Clear the regular conversion overrun\n                flag"
              },
              "CLRJOVRF": {
                "bit": 2,
                "description": "Clear the injected conversion overrun\n                flag"
              }
            },
            "FLT2JCHGR": {
              "JCHG": {
                "bit": 0,
                "description": "Injected channel group\n                selection",
                "width": 8
              }
            },
            "FLT2FCR": {
              "FORD": {
                "bit": 29,
                "description": "Sinc filter order",
                "width": 3
              },
              "FOSR": {
                "bit": 16,
                "description": "Sinc filter oversampling ratio\n                (decimation rate)",
                "width": 10
              },
              "IOSR": {
                "bit": 0,
                "description": "Integrator oversampling ratio (averaging\n                length)",
                "width": 8
              }
            },
            "FLT2JDATAR": {
              "JDATA": {
                "bit": 8,
                "description": "Injected group conversion\n                data",
                "width": 24
              },
              "JDATACH": {
                "bit": 0,
                "description": "Injected channel most recently\n                converted",
                "width": 3
              }
            },
            "FLT2RDATAR": {
              "RDATA": {
                "bit": 8,
                "description": "Regular channel conversion\n                data",
                "width": 24
              },
              "RPEND": {
                "bit": 4,
                "description": "Regular channel pending\n                data"
              },
              "RDATACH": {
                "bit": 0,
                "description": "Regular channel most recently\n                converted",
                "width": 3
              }
            },
            "FLT2AWHTR": {
              "AWHT": {
                "bit": 8,
                "description": "Analog watchdog high\n                threshold",
                "width": 24
              },
              "BKAWH": {
                "bit": 0,
                "description": "Break signal assignment to analog\n                watchdog high threshold event",
                "width": 4
              }
            },
            "FLT2AWLTR": {
              "AWLT": {
                "bit": 8,
                "description": "Analog watchdog low\n                threshold",
                "width": 24
              },
              "BKAWL": {
                "bit": 0,
                "description": "Break signal assignment to analog\n                watchdog low threshold event",
                "width": 4
              }
            },
            "FLT2AWSR": {
              "AWHTF": {
                "bit": 8,
                "description": "Analog watchdog high threshold\n                flag",
                "width": 8
              },
              "AWLTF": {
                "bit": 0,
                "description": "Analog watchdog low threshold\n                flag",
                "width": 8
              }
            },
            "FLT2AWCFR": {
              "CLRAWHTF": {
                "bit": 8,
                "description": "Clear the analog watchdog high threshold\n                flag",
                "width": 8
              },
              "CLRAWLTF": {
                "bit": 0,
                "description": "Clear the analog watchdog low threshold\n                flag",
                "width": 8
              }
            },
            "FLT2EXMAX": {
              "EXMAX": {
                "bit": 8,
                "description": "Extremes detector maximum\n                value",
                "width": 24
              },
              "EXMAXCH": {
                "bit": 0,
                "description": "Extremes detector maximum data\n                channel",
                "width": 3
              }
            },
            "FLT2EXMIN": {
              "EXMIN": {
                "bit": 8,
                "description": "EXMIN",
                "width": 24
              },
              "EXMINCH": {
                "bit": 0,
                "description": "Extremes detector minimum data\n                channel",
                "width": 3
              }
            },
            "FLT2CNVTIMR": {
              "CNVCNT": {
                "bit": 4,
                "description": "28-bit timer counting conversion time t\n                = CNVCNT[27:0] / fDFSDM_CKIN",
                "width": 28
              }
            },
            "FLT3CR1": {
              "AWFSEL": {
                "bit": 30,
                "description": "Analog watchdog fast mode\n                select"
              },
              "FAST": {
                "bit": 29,
                "description": "Fast conversion mode selection for\n                regular conversions"
              },
              "RCH": {
                "bit": 24,
                "description": "Regular channel selection",
                "width": 3
              },
              "RDMAEN": {
                "bit": 21,
                "description": "DMA channel enabled to read data for the\n                regular conversion"
              },
              "RSYNC": {
                "bit": 19,
                "description": "Launch regular conversion synchronously\n                with DFSDM0"
              },
              "RCONT": {
                "bit": 18,
                "description": "Continuous mode selection for regular\n                conversions"
              },
              "RSWSTART": {
                "bit": 17,
                "description": "Software start of a conversion on the\n                regular channel"
              },
              "JEXTEN": {
                "bit": 13,
                "description": "Trigger enable and trigger edge\n                selection for injected conversions",
                "width": 2
              },
              "JEXTSEL": {
                "bit": 8,
                "description": "Trigger signal selection for launching\n                injected conversions",
                "width": 3
              },
              "JDMAEN": {
                "bit": 5,
                "description": "DMA channel enabled to read data for the\n                injected channel group"
              },
              "JSCAN": {
                "bit": 4,
                "description": "Scanning conversion mode for injected\n                conversions"
              },
              "JSYNC": {
                "bit": 3,
                "description": "Launch an injected conversion\n                synchronously with the DFSDM0 JSWSTART\n                trigger"
              },
              "JSWSTART": {
                "bit": 1,
                "description": "Start a conversion of the injected group\n                of channels"
              },
              "DFEN": {
                "bit": 0,
                "description": "DFSDM enable"
              }
            },
            "FLT3CR2": {
              "AWDCH": {
                "bit": 16,
                "description": "Analog watchdog channel\n                selection",
                "width": 8
              },
              "EXCH": {
                "bit": 8,
                "description": "Extremes detector channel\n                selection",
                "width": 8
              },
              "CKABIE": {
                "bit": 6,
                "description": "Clock absence interrupt\n                enable"
              },
              "SCDIE": {
                "bit": 5,
                "description": "Short-circuit detector interrupt\n                enable"
              },
              "AWDIE": {
                "bit": 4,
                "description": "Analog watchdog interrupt\n                enable"
              },
              "ROVRIE": {
                "bit": 3,
                "description": "Regular data overrun interrupt\n                enable"
              },
              "JOVRIE": {
                "bit": 2,
                "description": "Injected data overrun interrupt\n                enable"
              },
              "REOCIE": {
                "bit": 1,
                "description": "Regular end of conversion interrupt\n                enable"
              },
              "JEOCIE": {
                "bit": 0,
                "description": "Injected end of conversion interrupt\n                enable"
              }
            },
            "FLT3ISR": {
              "SCDF": {
                "bit": 24,
                "description": "short-circuit detector\n                flag",
                "width": 8
              },
              "CKABF": {
                "bit": 16,
                "description": "Clock absence flag",
                "width": 8
              },
              "RCIP": {
                "bit": 14,
                "description": "Regular conversion in progress\n                status"
              },
              "JCIP": {
                "bit": 13,
                "description": "Injected conversion in progress\n                status"
              },
              "AWDF": {
                "bit": 4,
                "description": "Analog watchdog"
              },
              "ROVRF": {
                "bit": 3,
                "description": "Regular conversion overrun\n                flag"
              },
              "JOVRF": {
                "bit": 2,
                "description": "Injected conversion overrun\n                flag"
              },
              "REOCF": {
                "bit": 1,
                "description": "End of regular conversion\n                flag"
              },
              "JEOCF": {
                "bit": 0,
                "description": "End of injected conversion\n                flag"
              }
            },
            "FLT3ICR": {
              "CLRSCDF": {
                "bit": 24,
                "description": "Clear the short-circuit detector\n                flag",
                "width": 8
              },
              "CLRCKABF": {
                "bit": 16,
                "description": "Clear the clock absence\n                flag",
                "width": 8
              },
              "CLRROVRF": {
                "bit": 3,
                "description": "Clear the regular conversion overrun\n                flag"
              },
              "CLRJOVRF": {
                "bit": 2,
                "description": "Clear the injected conversion overrun\n                flag"
              }
            },
            "FLT3JCHGR": {
              "JCHG": {
                "bit": 0,
                "description": "Injected channel group\n                selection",
                "width": 8
              }
            },
            "FLT3FCR": {
              "FORD": {
                "bit": 29,
                "description": "Sinc filter order",
                "width": 3
              },
              "FOSR": {
                "bit": 16,
                "description": "Sinc filter oversampling ratio\n                (decimation rate)",
                "width": 10
              },
              "IOSR": {
                "bit": 0,
                "description": "Integrator oversampling ratio (averaging\n                length)",
                "width": 8
              }
            },
            "FLT3JDATAR": {
              "JDATA": {
                "bit": 8,
                "description": "Injected group conversion\n                data",
                "width": 24
              },
              "JDATACH": {
                "bit": 0,
                "description": "Injected channel most recently\n                converted",
                "width": 3
              }
            },
            "FLT3RDATAR": {
              "RDATA": {
                "bit": 8,
                "description": "Regular channel conversion\n                data",
                "width": 24
              },
              "RPEND": {
                "bit": 4,
                "description": "Regular channel pending\n                data"
              },
              "RDATACH": {
                "bit": 0,
                "description": "Regular channel most recently\n                converted",
                "width": 3
              }
            },
            "FLT3AWHTR": {
              "AWHT": {
                "bit": 8,
                "description": "Analog watchdog high\n                threshold",
                "width": 24
              },
              "BKAWH": {
                "bit": 0,
                "description": "Break signal assignment to analog\n                watchdog high threshold event",
                "width": 4
              }
            },
            "FLT3AWLTR": {
              "AWLT": {
                "bit": 8,
                "description": "Analog watchdog low\n                threshold",
                "width": 24
              },
              "BKAWL": {
                "bit": 0,
                "description": "Break signal assignment to analog\n                watchdog low threshold event",
                "width": 4
              }
            },
            "FLT3AWSR": {
              "AWHTF": {
                "bit": 8,
                "description": "Analog watchdog high threshold\n                flag",
                "width": 8
              },
              "AWLTF": {
                "bit": 0,
                "description": "Analog watchdog low threshold\n                flag",
                "width": 8
              }
            },
            "FLT3AWCFR": {
              "CLRAWHTF": {
                "bit": 8,
                "description": "Clear the analog watchdog high threshold\n                flag",
                "width": 8
              },
              "CLRAWLTF": {
                "bit": 0,
                "description": "Clear the analog watchdog low threshold\n                flag",
                "width": 8
              }
            },
            "FLT3EXMAX": {
              "EXMAX": {
                "bit": 8,
                "description": "Extremes detector maximum\n                value",
                "width": 24
              },
              "EXMAXCH": {
                "bit": 0,
                "description": "Extremes detector maximum data\n                channel",
                "width": 3
              }
            },
            "FLT3EXMIN": {
              "EXMIN": {
                "bit": 8,
                "description": "EXMIN",
                "width": 24
              },
              "EXMINCH": {
                "bit": 0,
                "description": "Extremes detector minimum data\n                channel",
                "width": 3
              }
            },
            "FLT3CNVTIMR": {
              "CNVCNT": {
                "bit": 4,
                "description": "28-bit timer counting conversion time t\n                = CNVCNT[27:0] / fDFSDM_CKIN",
                "width": 28
              }
            },
            "CH0DLYR": {
              "PLSSKP": {
                "bit": 0,
                "description": "Pulses to skip for input data skipping\n                function",
                "width": 6
              }
            },
            "CH1DLYR": {
              "PLSSKP": {
                "bit": 0,
                "description": "PLSSKP",
                "width": 6
              }
            },
            "CH2DLYR": {
              "PLSSKP": {
                "bit": 0,
                "description": "PLSSKP",
                "width": 6
              }
            },
            "CH3DLYR": {
              "PLSSKP": {
                "bit": 0,
                "description": "PLSSKP",
                "width": 6
              }
            },
            "CH4DLYR": {
              "PLSSKP": {
                "bit": 0,
                "description": "PLSSKP",
                "width": 6
              }
            },
            "CH5DLYR": {
              "PLSSKP": {
                "bit": 0,
                "description": "read-only",
                "width": 6
              }
            },
            "CH6DLYR": {
              "PLSSKP": {
                "bit": 0,
                "description": "PLSSKP",
                "width": 6
              }
            },
            "CH7DLYR": {
              "PLSSKP": {
                "bit": 0,
                "description": "PLSSKP",
                "width": 6
              }
            }
          }
        },
        "SEC": {
          "instances": [
            {
              "name": "SEC_DFSDM1",
              "base": "0x50016000"
            },
            {
              "name": "SEC_EXTI",
              "base": "0x5002F400"
            },
            {
              "name": "SEC_TAMP",
              "base": "0x50003400"
            },
            {
              "name": "SEC_ICache",
              "base": "0x50030400"
            },
            {
              "name": "SEC_SAI1",
              "base": "0x50015400"
            },
            {
              "name": "SEC_SAI2",
              "base": "0x50015800"
            },
            {
              "name": "SEC_GTZC_MPCBB1",
              "base": "0x50032C00"
            },
            {
              "name": "SEC_GTZC_MPCBB2",
              "base": "0x50033000"
            },
            {
              "name": "SEC_OPAMP",
              "base": "0x50007800"
            },
            {
              "name": "SEC_PKA",
              "base": "0x520C2000"
            },
            {
              "name": "SEC_OTFDEC1",
              "base": "0x520C5000"
            },
            {
              "name": "SEC_GTZC_TZIC",
              "base": "0x50032800"
            },
            {
              "name": "SEC_GTZC_TZSC",
              "base": "0x50032400"
            },
            {
              "name": "SEC_SYSCFG",
              "base": "0x50010000"
            },
            {
              "name": "SEC_VREFBUF",
              "base": "0x50010030"
            },
            {
              "name": "SEC_TSC",
              "base": "0x50024000"
            },
            {
              "name": "SEC_UCPD1",
              "base": "0x5000DC00"
            },
            {
              "name": "SEC_CRC",
              "base": "0x50023000"
            },
            {
              "name": "SEC_CRS",
              "base": "0x50006000"
            },
            {
              "name": "SEC_FMC",
              "base": "0x54020000"
            }
          ],
          "registers": {
            "MPCBB1_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "MPCBB control register"
            },
            "MPCBB1_LCKVTR1": {
              "offset": "0x10",
              "size": 32,
              "description": "MPCBB control register"
            },
            "MPCBB1_LCKVTR2": {
              "offset": "0x14",
              "size": 32,
              "description": "MPCBB control register"
            },
            "MPCBB1_VCTR0": {
              "offset": "0x100",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR1": {
              "offset": "0x104",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR2": {
              "offset": "0x108",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR3": {
              "offset": "0x10C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR4": {
              "offset": "0x110",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR5": {
              "offset": "0x114",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR6": {
              "offset": "0x118",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR7": {
              "offset": "0x11C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR8": {
              "offset": "0x120",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR9": {
              "offset": "0x124",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR10": {
              "offset": "0x128",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR11": {
              "offset": "0x12C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR12": {
              "offset": "0x130",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR13": {
              "offset": "0x134",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR14": {
              "offset": "0x138",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR15": {
              "offset": "0x13C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR16": {
              "offset": "0x140",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR17": {
              "offset": "0x144",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR18": {
              "offset": "0x148",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR19": {
              "offset": "0x14C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR20": {
              "offset": "0x150",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR21": {
              "offset": "0x154",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR22": {
              "offset": "0x158",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR23": {
              "offset": "0x15C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR24": {
              "offset": "0x160",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR25": {
              "offset": "0x164",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR26": {
              "offset": "0x168",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR27": {
              "offset": "0x16C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR28": {
              "offset": "0x170",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR29": {
              "offset": "0x174",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR30": {
              "offset": "0x178",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR31": {
              "offset": "0x17C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR32": {
              "offset": "0x180",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR33": {
              "offset": "0x184",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR34": {
              "offset": "0x188",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR35": {
              "offset": "0x18C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR36": {
              "offset": "0x190",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR37": {
              "offset": "0x194",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR38": {
              "offset": "0x198",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR39": {
              "offset": "0x19C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR40": {
              "offset": "0x1A0",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR41": {
              "offset": "0x1A4",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR42": {
              "offset": "0x1A8",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR43": {
              "offset": "0x1AC",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR44": {
              "offset": "0x1B0",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR45": {
              "offset": "0x1B4",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR46": {
              "offset": "0x1B8",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR47": {
              "offset": "0x1BC",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR48": {
              "offset": "0x1C0",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR49": {
              "offset": "0x1C4",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR50": {
              "offset": "0x1C8",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR51": {
              "offset": "0x1CC",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR52": {
              "offset": "0x1D0",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR53": {
              "offset": "0x1D4",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR54": {
              "offset": "0x1D8",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR55": {
              "offset": "0x1DC",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR56": {
              "offset": "0x1E0",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR57": {
              "offset": "0x1E4",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR58": {
              "offset": "0x1E8",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR59": {
              "offset": "0x1EC",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR60": {
              "offset": "0x1F0",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR61": {
              "offset": "0x1F4",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR62": {
              "offset": "0x1F8",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR63": {
              "offset": "0x1FC",
              "size": 32,
              "description": "MPCBBx vector register"
            }
          },
          "bits": {
            "MPCBB1_CR": {
              "LCK": {
                "bit": 0,
                "description": "LCK"
              },
              "INVSECSTATE": {
                "bit": 30,
                "description": "INVSECSTATE"
              },
              "SRWILADIS": {
                "bit": 31,
                "description": "SRWILADIS"
              }
            },
            "MPCBB1_LCKVTR1": {
              "LCKSB0": {
                "bit": 0,
                "description": "LCKSB0"
              },
              "LCKSB1": {
                "bit": 1,
                "description": "LCKSB1"
              },
              "LCKSB2": {
                "bit": 2,
                "description": "LCKSB2"
              },
              "LCKSB3": {
                "bit": 3,
                "description": "LCKSB3"
              },
              "LCKSB4": {
                "bit": 4,
                "description": "LCKSB4"
              },
              "LCKSB5": {
                "bit": 5,
                "description": "LCKSB5"
              },
              "LCKSB6": {
                "bit": 6,
                "description": "LCKSB6"
              },
              "LCKSB7": {
                "bit": 7,
                "description": "LCKSB7"
              },
              "LCKSB8": {
                "bit": 8,
                "description": "LCKSB8"
              },
              "LCKSB9": {
                "bit": 9,
                "description": "LCKSB9"
              },
              "LCKSB10": {
                "bit": 10,
                "description": "LCKSB10"
              },
              "LCKSB11": {
                "bit": 11,
                "description": "LCKSB11"
              },
              "LCKSB12": {
                "bit": 12,
                "description": "LCKSB12"
              },
              "LCKSB13": {
                "bit": 13,
                "description": "LCKSB13"
              },
              "LCKSB14": {
                "bit": 14,
                "description": "LCKSB14"
              },
              "LCKSB15": {
                "bit": 15,
                "description": "LCKSB15"
              },
              "LCKSB16": {
                "bit": 16,
                "description": "LCKSB16"
              },
              "LCKSB17": {
                "bit": 17,
                "description": "LCKSB17"
              },
              "LCKSB18": {
                "bit": 18,
                "description": "LCKSB18"
              },
              "LCKSB19": {
                "bit": 19,
                "description": "LCKSB19"
              },
              "LCKSB20": {
                "bit": 20,
                "description": "LCKSB20"
              },
              "LCKSB21": {
                "bit": 21,
                "description": "LCKSB21"
              },
              "LCKSB22": {
                "bit": 22,
                "description": "LCKSB22"
              },
              "LCKSB23": {
                "bit": 23,
                "description": "LCKSB23"
              },
              "LCKSB24": {
                "bit": 24,
                "description": "LCKSB24"
              },
              "LCKSB25": {
                "bit": 25,
                "description": "LCKSB25"
              },
              "LCKSB26": {
                "bit": 26,
                "description": "LCKSB26"
              },
              "LCKSB27": {
                "bit": 27,
                "description": "LCKSB27"
              },
              "LCKSB28": {
                "bit": 28,
                "description": "LCKSB28"
              },
              "LCKSB29": {
                "bit": 29,
                "description": "LCKSB29"
              },
              "LCKSB30": {
                "bit": 30,
                "description": "LCKSB30"
              },
              "LCKSB31": {
                "bit": 31,
                "description": "LCKSB31"
              }
            },
            "MPCBB1_LCKVTR2": {
              "LCKSB32": {
                "bit": 0,
                "description": "LCKSB32"
              },
              "LCKSB33": {
                "bit": 1,
                "description": "LCKSB33"
              },
              "LCKSB34": {
                "bit": 2,
                "description": "LCKSB34"
              },
              "LCKSB35": {
                "bit": 3,
                "description": "LCKSB35"
              },
              "LCKSB36": {
                "bit": 4,
                "description": "LCKSB36"
              },
              "LCKSB37": {
                "bit": 5,
                "description": "LCKSB37"
              },
              "LCKSB38": {
                "bit": 6,
                "description": "LCKSB38"
              },
              "LCKSB39": {
                "bit": 7,
                "description": "LCKSB39"
              },
              "LCKSB40": {
                "bit": 8,
                "description": "LCKSB40"
              },
              "LCKSB41": {
                "bit": 9,
                "description": "LCKSB41"
              },
              "LCKSB42": {
                "bit": 10,
                "description": "LCKSB42"
              },
              "LCKSB43": {
                "bit": 11,
                "description": "LCKSB43"
              },
              "LCKSB44": {
                "bit": 12,
                "description": "LCKSB44"
              },
              "LCKSB45": {
                "bit": 13,
                "description": "LCKSB45"
              },
              "LCKSB46": {
                "bit": 14,
                "description": "LCKSB46"
              },
              "LCKSB47": {
                "bit": 15,
                "description": "LCKSB47"
              },
              "LCKSB48": {
                "bit": 16,
                "description": "LCKSB48"
              },
              "LCKSB49": {
                "bit": 17,
                "description": "LCKSB49"
              },
              "LCKSB50": {
                "bit": 18,
                "description": "LCKSB50"
              },
              "LCKSB51": {
                "bit": 19,
                "description": "LCKSB51"
              },
              "LCKSB52": {
                "bit": 20,
                "description": "LCKSB52"
              },
              "LCKSB53": {
                "bit": 21,
                "description": "LCKSB53"
              },
              "LCKSB54": {
                "bit": 22,
                "description": "LCKSB54"
              },
              "LCKSB55": {
                "bit": 23,
                "description": "LCKSB55"
              },
              "LCKSB56": {
                "bit": 24,
                "description": "LCKSB56"
              },
              "LCKSB57": {
                "bit": 25,
                "description": "LCKSB57"
              },
              "LCKSB58": {
                "bit": 26,
                "description": "LCKSB58"
              },
              "LCKSB59": {
                "bit": 27,
                "description": "LCKSB59"
              },
              "LCKSB60": {
                "bit": 28,
                "description": "LCKSB60"
              },
              "LCKSB61": {
                "bit": 29,
                "description": "LCKSB61"
              },
              "LCKSB62": {
                "bit": 30,
                "description": "LCKSB62"
              },
              "LCKSB63": {
                "bit": 31,
                "description": "LCKSB63"
              }
            },
            "MPCBB1_VCTR0": {
              "B0": {
                "bit": 0,
                "description": "B0"
              },
              "B1": {
                "bit": 1,
                "description": "B1"
              },
              "B2": {
                "bit": 2,
                "description": "B2"
              },
              "B3": {
                "bit": 3,
                "description": "B3"
              },
              "B4": {
                "bit": 4,
                "description": "B4"
              },
              "B5": {
                "bit": 5,
                "description": "B5"
              },
              "B6": {
                "bit": 6,
                "description": "B6"
              },
              "B7": {
                "bit": 7,
                "description": "B7"
              },
              "B8": {
                "bit": 8,
                "description": "B8"
              },
              "B9": {
                "bit": 9,
                "description": "B9"
              },
              "B10": {
                "bit": 10,
                "description": "B10"
              },
              "B11": {
                "bit": 11,
                "description": "B11"
              },
              "B12": {
                "bit": 12,
                "description": "B12"
              },
              "B13": {
                "bit": 13,
                "description": "B13"
              },
              "B14": {
                "bit": 14,
                "description": "B14"
              },
              "B15": {
                "bit": 15,
                "description": "B15"
              },
              "B16": {
                "bit": 16,
                "description": "B16"
              },
              "B17": {
                "bit": 17,
                "description": "B17"
              },
              "B18": {
                "bit": 18,
                "description": "B18"
              },
              "B19": {
                "bit": 19,
                "description": "B19"
              },
              "B20": {
                "bit": 20,
                "description": "B20"
              },
              "B21": {
                "bit": 21,
                "description": "B21"
              },
              "B22": {
                "bit": 22,
                "description": "B22"
              },
              "B23": {
                "bit": 23,
                "description": "B23"
              },
              "B24": {
                "bit": 24,
                "description": "B24"
              },
              "B25": {
                "bit": 25,
                "description": "B25"
              },
              "B26": {
                "bit": 26,
                "description": "B26"
              },
              "B27": {
                "bit": 27,
                "description": "B27"
              },
              "B28": {
                "bit": 28,
                "description": "B28"
              },
              "B29": {
                "bit": 29,
                "description": "B29"
              },
              "B30": {
                "bit": 30,
                "description": "B30"
              },
              "B31": {
                "bit": 31,
                "description": "B31"
              }
            },
            "MPCBB1_VCTR1": {
              "B32": {
                "bit": 0,
                "description": "B32"
              },
              "B33": {
                "bit": 1,
                "description": "B33"
              },
              "B34": {
                "bit": 2,
                "description": "B34"
              },
              "B35": {
                "bit": 3,
                "description": "B35"
              },
              "B36": {
                "bit": 4,
                "description": "B36"
              },
              "B37": {
                "bit": 5,
                "description": "B37"
              },
              "B38": {
                "bit": 6,
                "description": "B38"
              },
              "B39": {
                "bit": 7,
                "description": "B39"
              },
              "B40": {
                "bit": 8,
                "description": "B40"
              },
              "B41": {
                "bit": 9,
                "description": "B41"
              },
              "B42": {
                "bit": 10,
                "description": "B42"
              },
              "B43": {
                "bit": 11,
                "description": "B43"
              },
              "B44": {
                "bit": 12,
                "description": "B44"
              },
              "B45": {
                "bit": 13,
                "description": "B45"
              },
              "B46": {
                "bit": 14,
                "description": "B46"
              },
              "B47": {
                "bit": 15,
                "description": "B47"
              },
              "B48": {
                "bit": 16,
                "description": "B48"
              },
              "B49": {
                "bit": 17,
                "description": "B49"
              },
              "B50": {
                "bit": 18,
                "description": "B50"
              },
              "B51": {
                "bit": 19,
                "description": "B51"
              },
              "B52": {
                "bit": 20,
                "description": "B52"
              },
              "B53": {
                "bit": 21,
                "description": "B53"
              },
              "B54": {
                "bit": 22,
                "description": "B54"
              },
              "B55": {
                "bit": 23,
                "description": "B55"
              },
              "B56": {
                "bit": 24,
                "description": "B56"
              },
              "B57": {
                "bit": 25,
                "description": "B57"
              },
              "B58": {
                "bit": 26,
                "description": "B58"
              },
              "B59": {
                "bit": 27,
                "description": "B59"
              },
              "B60": {
                "bit": 28,
                "description": "B60"
              },
              "B61": {
                "bit": 29,
                "description": "B61"
              },
              "B62": {
                "bit": 30,
                "description": "B62"
              },
              "B63": {
                "bit": 31,
                "description": "B63"
              }
            },
            "MPCBB1_VCTR2": {
              "B64": {
                "bit": 0,
                "description": "B64"
              },
              "B65": {
                "bit": 1,
                "description": "B65"
              },
              "B66": {
                "bit": 2,
                "description": "B66"
              },
              "B67": {
                "bit": 3,
                "description": "B67"
              },
              "B68": {
                "bit": 4,
                "description": "B68"
              },
              "B69": {
                "bit": 5,
                "description": "B69"
              },
              "B70": {
                "bit": 6,
                "description": "B70"
              },
              "B71": {
                "bit": 7,
                "description": "B71"
              },
              "B72": {
                "bit": 8,
                "description": "B72"
              },
              "B73": {
                "bit": 9,
                "description": "B73"
              },
              "B74": {
                "bit": 10,
                "description": "B74"
              },
              "B75": {
                "bit": 11,
                "description": "B75"
              },
              "B76": {
                "bit": 12,
                "description": "B76"
              },
              "B77": {
                "bit": 13,
                "description": "B77"
              },
              "B78": {
                "bit": 14,
                "description": "B78"
              },
              "B79": {
                "bit": 15,
                "description": "B79"
              },
              "B80": {
                "bit": 16,
                "description": "B80"
              },
              "B81": {
                "bit": 17,
                "description": "B81"
              },
              "B82": {
                "bit": 18,
                "description": "B82"
              },
              "B83": {
                "bit": 19,
                "description": "B83"
              },
              "B84": {
                "bit": 20,
                "description": "B84"
              },
              "B85": {
                "bit": 21,
                "description": "B85"
              },
              "B86": {
                "bit": 22,
                "description": "B86"
              },
              "B87": {
                "bit": 23,
                "description": "B87"
              },
              "B88": {
                "bit": 24,
                "description": "B88"
              },
              "B89": {
                "bit": 25,
                "description": "B89"
              },
              "B90": {
                "bit": 26,
                "description": "B90"
              },
              "B91": {
                "bit": 27,
                "description": "B91"
              },
              "B92": {
                "bit": 28,
                "description": "B92"
              },
              "B93": {
                "bit": 29,
                "description": "B93"
              },
              "B94": {
                "bit": 30,
                "description": "B94"
              },
              "B95": {
                "bit": 31,
                "description": "B95"
              }
            },
            "MPCBB1_VCTR3": {
              "B96": {
                "bit": 0,
                "description": "B96"
              },
              "B97": {
                "bit": 1,
                "description": "B97"
              },
              "B98": {
                "bit": 2,
                "description": "B98"
              },
              "B99": {
                "bit": 3,
                "description": "B99"
              },
              "B100": {
                "bit": 4,
                "description": "B100"
              },
              "B101": {
                "bit": 5,
                "description": "B101"
              },
              "B102": {
                "bit": 6,
                "description": "B102"
              },
              "B103": {
                "bit": 7,
                "description": "B103"
              },
              "B104": {
                "bit": 8,
                "description": "B104"
              },
              "B105": {
                "bit": 9,
                "description": "B105"
              },
              "B106": {
                "bit": 10,
                "description": "B106"
              },
              "B107": {
                "bit": 11,
                "description": "B107"
              },
              "B108": {
                "bit": 12,
                "description": "B108"
              },
              "B109": {
                "bit": 13,
                "description": "B109"
              },
              "B110": {
                "bit": 14,
                "description": "B110"
              },
              "B111": {
                "bit": 15,
                "description": "B111"
              },
              "B112": {
                "bit": 16,
                "description": "B112"
              },
              "B113": {
                "bit": 17,
                "description": "B113"
              },
              "B114": {
                "bit": 18,
                "description": "B114"
              },
              "B115": {
                "bit": 19,
                "description": "B115"
              },
              "B116": {
                "bit": 20,
                "description": "B116"
              },
              "B117": {
                "bit": 21,
                "description": "B117"
              },
              "B118": {
                "bit": 22,
                "description": "B118"
              },
              "B119": {
                "bit": 23,
                "description": "B119"
              },
              "B120": {
                "bit": 24,
                "description": "B120"
              },
              "B121": {
                "bit": 25,
                "description": "B121"
              },
              "B122": {
                "bit": 26,
                "description": "B122"
              },
              "B123": {
                "bit": 27,
                "description": "B123"
              },
              "B124": {
                "bit": 28,
                "description": "B124"
              },
              "B125": {
                "bit": 29,
                "description": "B125"
              },
              "B126": {
                "bit": 30,
                "description": "B126"
              },
              "B127": {
                "bit": 31,
                "description": "B127"
              }
            },
            "MPCBB1_VCTR4": {
              "B128": {
                "bit": 0,
                "description": "B128"
              },
              "B129": {
                "bit": 1,
                "description": "B129"
              },
              "B130": {
                "bit": 2,
                "description": "B130"
              },
              "B131": {
                "bit": 3,
                "description": "B131"
              },
              "B132": {
                "bit": 4,
                "description": "B132"
              },
              "B133": {
                "bit": 5,
                "description": "B133"
              },
              "B134": {
                "bit": 6,
                "description": "B134"
              },
              "B135": {
                "bit": 7,
                "description": "B135"
              },
              "B136": {
                "bit": 8,
                "description": "B136"
              },
              "B137": {
                "bit": 9,
                "description": "B137"
              },
              "B138": {
                "bit": 10,
                "description": "B138"
              },
              "B139": {
                "bit": 11,
                "description": "B139"
              },
              "B140": {
                "bit": 12,
                "description": "B140"
              },
              "B141": {
                "bit": 13,
                "description": "B141"
              },
              "B142": {
                "bit": 14,
                "description": "B142"
              },
              "B143": {
                "bit": 15,
                "description": "B143"
              },
              "B144": {
                "bit": 16,
                "description": "B144"
              },
              "B145": {
                "bit": 17,
                "description": "B145"
              },
              "B146": {
                "bit": 18,
                "description": "B146"
              },
              "B147": {
                "bit": 19,
                "description": "B147"
              },
              "B148": {
                "bit": 20,
                "description": "B148"
              },
              "B149": {
                "bit": 21,
                "description": "B149"
              },
              "B150": {
                "bit": 22,
                "description": "B150"
              },
              "B151": {
                "bit": 23,
                "description": "B151"
              },
              "B152": {
                "bit": 24,
                "description": "B152"
              },
              "B153": {
                "bit": 25,
                "description": "B153"
              },
              "B154": {
                "bit": 26,
                "description": "B154"
              },
              "B155": {
                "bit": 27,
                "description": "B155"
              },
              "B156": {
                "bit": 28,
                "description": "B156"
              },
              "B157": {
                "bit": 29,
                "description": "B157"
              },
              "B158": {
                "bit": 30,
                "description": "B158"
              },
              "B159": {
                "bit": 31,
                "description": "B159"
              }
            },
            "MPCBB1_VCTR5": {
              "B160": {
                "bit": 0,
                "description": "B160"
              },
              "B161": {
                "bit": 1,
                "description": "B161"
              },
              "B162": {
                "bit": 2,
                "description": "B162"
              },
              "B163": {
                "bit": 3,
                "description": "B163"
              },
              "B164": {
                "bit": 4,
                "description": "B164"
              },
              "B165": {
                "bit": 5,
                "description": "B165"
              },
              "B166": {
                "bit": 6,
                "description": "B166"
              },
              "B167": {
                "bit": 7,
                "description": "B167"
              },
              "B168": {
                "bit": 8,
                "description": "B168"
              },
              "B169": {
                "bit": 9,
                "description": "B169"
              },
              "B170": {
                "bit": 10,
                "description": "B170"
              },
              "B171": {
                "bit": 11,
                "description": "B171"
              },
              "B172": {
                "bit": 12,
                "description": "B172"
              },
              "B173": {
                "bit": 13,
                "description": "B173"
              },
              "B174": {
                "bit": 14,
                "description": "B174"
              },
              "B175": {
                "bit": 15,
                "description": "B175"
              },
              "B176": {
                "bit": 16,
                "description": "B176"
              },
              "B177": {
                "bit": 17,
                "description": "B177"
              },
              "B178": {
                "bit": 18,
                "description": "B178"
              },
              "B179": {
                "bit": 19,
                "description": "B179"
              },
              "B180": {
                "bit": 20,
                "description": "B180"
              },
              "B181": {
                "bit": 21,
                "description": "B181"
              },
              "B182": {
                "bit": 22,
                "description": "B182"
              },
              "B183": {
                "bit": 23,
                "description": "B183"
              },
              "B184": {
                "bit": 24,
                "description": "B184"
              },
              "B185": {
                "bit": 25,
                "description": "B185"
              },
              "B186": {
                "bit": 26,
                "description": "B186"
              },
              "B187": {
                "bit": 27,
                "description": "B187"
              },
              "B188": {
                "bit": 28,
                "description": "B188"
              },
              "B189": {
                "bit": 29,
                "description": "B189"
              },
              "B190": {
                "bit": 30,
                "description": "B190"
              },
              "B191": {
                "bit": 31,
                "description": "B191"
              }
            },
            "MPCBB1_VCTR6": {
              "B192": {
                "bit": 0,
                "description": "B192"
              },
              "B193": {
                "bit": 1,
                "description": "B193"
              },
              "B194": {
                "bit": 2,
                "description": "B194"
              },
              "B195": {
                "bit": 3,
                "description": "B195"
              },
              "B196": {
                "bit": 4,
                "description": "B196"
              },
              "B197": {
                "bit": 5,
                "description": "B197"
              },
              "B198": {
                "bit": 6,
                "description": "B198"
              },
              "B199": {
                "bit": 7,
                "description": "B199"
              },
              "B200": {
                "bit": 8,
                "description": "B200"
              },
              "B201": {
                "bit": 9,
                "description": "B201"
              },
              "B202": {
                "bit": 10,
                "description": "B202"
              },
              "B203": {
                "bit": 11,
                "description": "B203"
              },
              "B204": {
                "bit": 12,
                "description": "B204"
              },
              "B205": {
                "bit": 13,
                "description": "B205"
              },
              "B206": {
                "bit": 14,
                "description": "B206"
              },
              "B207": {
                "bit": 15,
                "description": "B207"
              },
              "B208": {
                "bit": 16,
                "description": "B208"
              },
              "B209": {
                "bit": 17,
                "description": "B209"
              },
              "B210": {
                "bit": 18,
                "description": "B210"
              },
              "B211": {
                "bit": 19,
                "description": "B211"
              },
              "B212": {
                "bit": 20,
                "description": "B212"
              },
              "B213": {
                "bit": 21,
                "description": "B213"
              },
              "B214": {
                "bit": 22,
                "description": "B214"
              },
              "B215": {
                "bit": 23,
                "description": "B215"
              },
              "B216": {
                "bit": 24,
                "description": "B216"
              },
              "B217": {
                "bit": 25,
                "description": "B217"
              },
              "B218": {
                "bit": 26,
                "description": "B218"
              },
              "B219": {
                "bit": 27,
                "description": "B219"
              },
              "B220": {
                "bit": 28,
                "description": "B220"
              },
              "B221": {
                "bit": 29,
                "description": "B221"
              },
              "B222": {
                "bit": 30,
                "description": "B222"
              },
              "B223": {
                "bit": 31,
                "description": "B223"
              }
            },
            "MPCBB1_VCTR7": {
              "B224": {
                "bit": 0,
                "description": "B224"
              },
              "B225": {
                "bit": 1,
                "description": "B225"
              },
              "B226": {
                "bit": 2,
                "description": "B226"
              },
              "B227": {
                "bit": 3,
                "description": "B227"
              },
              "B228": {
                "bit": 4,
                "description": "B228"
              },
              "B229": {
                "bit": 5,
                "description": "B229"
              },
              "B230": {
                "bit": 6,
                "description": "B230"
              },
              "B231": {
                "bit": 7,
                "description": "B231"
              },
              "B232": {
                "bit": 8,
                "description": "B232"
              },
              "B233": {
                "bit": 9,
                "description": "B233"
              },
              "B234": {
                "bit": 10,
                "description": "B234"
              },
              "B235": {
                "bit": 11,
                "description": "B235"
              },
              "B236": {
                "bit": 12,
                "description": "B236"
              },
              "B237": {
                "bit": 13,
                "description": "B237"
              },
              "B238": {
                "bit": 14,
                "description": "B238"
              },
              "B239": {
                "bit": 15,
                "description": "B239"
              },
              "B240": {
                "bit": 16,
                "description": "B240"
              },
              "B241": {
                "bit": 17,
                "description": "B241"
              },
              "B242": {
                "bit": 18,
                "description": "B242"
              },
              "B243": {
                "bit": 19,
                "description": "B243"
              },
              "B244": {
                "bit": 20,
                "description": "B244"
              },
              "B245": {
                "bit": 21,
                "description": "B245"
              },
              "B246": {
                "bit": 22,
                "description": "B246"
              },
              "B247": {
                "bit": 23,
                "description": "B247"
              },
              "B248": {
                "bit": 24,
                "description": "B248"
              },
              "B249": {
                "bit": 25,
                "description": "B249"
              },
              "B250": {
                "bit": 26,
                "description": "B250"
              },
              "B251": {
                "bit": 27,
                "description": "B251"
              },
              "B252": {
                "bit": 28,
                "description": "B252"
              },
              "B253": {
                "bit": 29,
                "description": "B253"
              },
              "B254": {
                "bit": 30,
                "description": "B254"
              },
              "B255": {
                "bit": 31,
                "description": "B255"
              }
            },
            "MPCBB1_VCTR8": {
              "B256": {
                "bit": 0,
                "description": "B256"
              },
              "B257": {
                "bit": 1,
                "description": "B257"
              },
              "B258": {
                "bit": 2,
                "description": "B258"
              },
              "B259": {
                "bit": 3,
                "description": "B259"
              },
              "B260": {
                "bit": 4,
                "description": "B260"
              },
              "B261": {
                "bit": 5,
                "description": "B261"
              },
              "B262": {
                "bit": 6,
                "description": "B262"
              },
              "B263": {
                "bit": 7,
                "description": "B263"
              },
              "B264": {
                "bit": 8,
                "description": "B264"
              },
              "B265": {
                "bit": 9,
                "description": "B265"
              },
              "B266": {
                "bit": 10,
                "description": "B266"
              },
              "B267": {
                "bit": 11,
                "description": "B267"
              },
              "B268": {
                "bit": 12,
                "description": "B268"
              },
              "B269": {
                "bit": 13,
                "description": "B269"
              },
              "B270": {
                "bit": 14,
                "description": "B270"
              },
              "B271": {
                "bit": 15,
                "description": "B271"
              },
              "B272": {
                "bit": 16,
                "description": "B272"
              },
              "B273": {
                "bit": 17,
                "description": "B273"
              },
              "B274": {
                "bit": 18,
                "description": "B274"
              },
              "B275": {
                "bit": 19,
                "description": "B275"
              },
              "B276": {
                "bit": 20,
                "description": "B276"
              },
              "B277": {
                "bit": 21,
                "description": "B277"
              },
              "B278": {
                "bit": 22,
                "description": "B278"
              },
              "B279": {
                "bit": 23,
                "description": "B279"
              },
              "B280": {
                "bit": 24,
                "description": "B280"
              },
              "B281": {
                "bit": 25,
                "description": "B281"
              },
              "B282": {
                "bit": 26,
                "description": "B282"
              },
              "B283": {
                "bit": 27,
                "description": "B283"
              },
              "B284": {
                "bit": 28,
                "description": "B284"
              },
              "B285": {
                "bit": 29,
                "description": "B285"
              },
              "B286": {
                "bit": 30,
                "description": "B286"
              },
              "B287": {
                "bit": 31,
                "description": "B287"
              }
            },
            "MPCBB1_VCTR9": {
              "B288": {
                "bit": 0,
                "description": "B288"
              },
              "B289": {
                "bit": 1,
                "description": "B289"
              },
              "B290": {
                "bit": 2,
                "description": "B290"
              },
              "B291": {
                "bit": 3,
                "description": "B291"
              },
              "B292": {
                "bit": 4,
                "description": "B292"
              },
              "B293": {
                "bit": 5,
                "description": "B293"
              },
              "B294": {
                "bit": 6,
                "description": "B294"
              },
              "B295": {
                "bit": 7,
                "description": "B295"
              },
              "B296": {
                "bit": 8,
                "description": "B296"
              },
              "B297": {
                "bit": 9,
                "description": "B297"
              },
              "B298": {
                "bit": 10,
                "description": "B298"
              },
              "B299": {
                "bit": 11,
                "description": "B299"
              },
              "B300": {
                "bit": 12,
                "description": "B300"
              },
              "B301": {
                "bit": 13,
                "description": "B301"
              },
              "B302": {
                "bit": 14,
                "description": "B302"
              },
              "B303": {
                "bit": 15,
                "description": "B303"
              },
              "B304": {
                "bit": 16,
                "description": "B304"
              },
              "B305": {
                "bit": 17,
                "description": "B305"
              },
              "B306": {
                "bit": 18,
                "description": "B306"
              },
              "B307": {
                "bit": 19,
                "description": "B307"
              },
              "B308": {
                "bit": 20,
                "description": "B308"
              },
              "B309": {
                "bit": 21,
                "description": "B309"
              },
              "B310": {
                "bit": 22,
                "description": "B310"
              },
              "B311": {
                "bit": 23,
                "description": "B311"
              },
              "B312": {
                "bit": 24,
                "description": "B312"
              },
              "B313": {
                "bit": 25,
                "description": "B313"
              },
              "B314": {
                "bit": 26,
                "description": "B314"
              },
              "B315": {
                "bit": 27,
                "description": "B315"
              },
              "B316": {
                "bit": 28,
                "description": "B316"
              },
              "B317": {
                "bit": 29,
                "description": "B317"
              },
              "B318": {
                "bit": 30,
                "description": "B318"
              },
              "B319": {
                "bit": 31,
                "description": "B319"
              }
            },
            "MPCBB1_VCTR10": {
              "B320": {
                "bit": 0,
                "description": "B320"
              },
              "B321": {
                "bit": 1,
                "description": "B321"
              },
              "B322": {
                "bit": 2,
                "description": "B322"
              },
              "B323": {
                "bit": 3,
                "description": "B323"
              },
              "B324": {
                "bit": 4,
                "description": "B324"
              },
              "B325": {
                "bit": 5,
                "description": "B325"
              },
              "B326": {
                "bit": 6,
                "description": "B326"
              },
              "B327": {
                "bit": 7,
                "description": "B327"
              },
              "B328": {
                "bit": 8,
                "description": "B328"
              },
              "B329": {
                "bit": 9,
                "description": "B329"
              },
              "B330": {
                "bit": 10,
                "description": "B330"
              },
              "B331": {
                "bit": 11,
                "description": "B331"
              },
              "B332": {
                "bit": 12,
                "description": "B332"
              },
              "B333": {
                "bit": 13,
                "description": "B333"
              },
              "B334": {
                "bit": 14,
                "description": "B334"
              },
              "B335": {
                "bit": 15,
                "description": "B335"
              },
              "B336": {
                "bit": 16,
                "description": "B336"
              },
              "B337": {
                "bit": 17,
                "description": "B337"
              },
              "B338": {
                "bit": 18,
                "description": "B338"
              },
              "B339": {
                "bit": 19,
                "description": "B339"
              },
              "B340": {
                "bit": 20,
                "description": "B340"
              },
              "B341": {
                "bit": 21,
                "description": "B341"
              },
              "B342": {
                "bit": 22,
                "description": "B342"
              },
              "B343": {
                "bit": 23,
                "description": "B343"
              },
              "B344": {
                "bit": 24,
                "description": "B344"
              },
              "B345": {
                "bit": 25,
                "description": "B345"
              },
              "B346": {
                "bit": 26,
                "description": "B346"
              },
              "B347": {
                "bit": 27,
                "description": "B347"
              },
              "B348": {
                "bit": 28,
                "description": "B348"
              },
              "B349": {
                "bit": 29,
                "description": "B349"
              },
              "B350": {
                "bit": 30,
                "description": "B350"
              },
              "B351": {
                "bit": 31,
                "description": "B351"
              }
            },
            "MPCBB1_VCTR11": {
              "B352": {
                "bit": 0,
                "description": "B352"
              },
              "B353": {
                "bit": 1,
                "description": "B353"
              },
              "B354": {
                "bit": 2,
                "description": "B354"
              },
              "B355": {
                "bit": 3,
                "description": "B355"
              },
              "B356": {
                "bit": 4,
                "description": "B356"
              },
              "B357": {
                "bit": 5,
                "description": "B357"
              },
              "B358": {
                "bit": 6,
                "description": "B358"
              },
              "B359": {
                "bit": 7,
                "description": "B359"
              },
              "B360": {
                "bit": 8,
                "description": "B360"
              },
              "B361": {
                "bit": 9,
                "description": "B361"
              },
              "B362": {
                "bit": 10,
                "description": "B362"
              },
              "B363": {
                "bit": 11,
                "description": "B363"
              },
              "B364": {
                "bit": 12,
                "description": "B364"
              },
              "B365": {
                "bit": 13,
                "description": "B365"
              },
              "B366": {
                "bit": 14,
                "description": "B366"
              },
              "B367": {
                "bit": 15,
                "description": "B367"
              },
              "B368": {
                "bit": 16,
                "description": "B368"
              },
              "B369": {
                "bit": 17,
                "description": "B369"
              },
              "B370": {
                "bit": 18,
                "description": "B370"
              },
              "B371": {
                "bit": 19,
                "description": "B371"
              },
              "B372": {
                "bit": 20,
                "description": "B372"
              },
              "B373": {
                "bit": 21,
                "description": "B373"
              },
              "B374": {
                "bit": 22,
                "description": "B374"
              },
              "B375": {
                "bit": 23,
                "description": "B375"
              },
              "B376": {
                "bit": 24,
                "description": "B376"
              },
              "B377": {
                "bit": 25,
                "description": "B377"
              },
              "B378": {
                "bit": 26,
                "description": "B378"
              },
              "B379": {
                "bit": 27,
                "description": "B379"
              },
              "B380": {
                "bit": 28,
                "description": "B380"
              },
              "B381": {
                "bit": 29,
                "description": "B381"
              },
              "B382": {
                "bit": 30,
                "description": "B382"
              },
              "B383": {
                "bit": 31,
                "description": "B383"
              }
            },
            "MPCBB1_VCTR12": {
              "B384": {
                "bit": 0,
                "description": "B384"
              },
              "B385": {
                "bit": 1,
                "description": "B385"
              },
              "B386": {
                "bit": 2,
                "description": "B386"
              },
              "B387": {
                "bit": 3,
                "description": "B387"
              },
              "B388": {
                "bit": 4,
                "description": "B388"
              },
              "B389": {
                "bit": 5,
                "description": "B389"
              },
              "B390": {
                "bit": 6,
                "description": "B390"
              },
              "B391": {
                "bit": 7,
                "description": "B391"
              },
              "B392": {
                "bit": 8,
                "description": "B392"
              },
              "B393": {
                "bit": 9,
                "description": "B393"
              },
              "B394": {
                "bit": 10,
                "description": "B394"
              },
              "B395": {
                "bit": 11,
                "description": "B395"
              },
              "B396": {
                "bit": 12,
                "description": "B396"
              },
              "B397": {
                "bit": 13,
                "description": "B397"
              },
              "B398": {
                "bit": 14,
                "description": "B398"
              },
              "B399": {
                "bit": 15,
                "description": "B399"
              },
              "B400": {
                "bit": 16,
                "description": "B400"
              },
              "B401": {
                "bit": 17,
                "description": "B401"
              },
              "B402": {
                "bit": 18,
                "description": "B402"
              },
              "B403": {
                "bit": 19,
                "description": "B403"
              },
              "B404": {
                "bit": 20,
                "description": "B404"
              },
              "B405": {
                "bit": 21,
                "description": "B405"
              },
              "B406": {
                "bit": 22,
                "description": "B406"
              },
              "B407": {
                "bit": 23,
                "description": "B407"
              },
              "B408": {
                "bit": 24,
                "description": "B408"
              },
              "B409": {
                "bit": 25,
                "description": "B409"
              },
              "B410": {
                "bit": 26,
                "description": "B410"
              },
              "B411": {
                "bit": 27,
                "description": "B411"
              },
              "B412": {
                "bit": 28,
                "description": "B412"
              },
              "B413": {
                "bit": 29,
                "description": "B413"
              },
              "B414": {
                "bit": 30,
                "description": "B414"
              },
              "B415": {
                "bit": 31,
                "description": "B415"
              }
            },
            "MPCBB1_VCTR13": {
              "B416": {
                "bit": 0,
                "description": "B416"
              },
              "B417": {
                "bit": 1,
                "description": "B417"
              },
              "B418": {
                "bit": 2,
                "description": "B418"
              },
              "B419": {
                "bit": 3,
                "description": "B419"
              },
              "B420": {
                "bit": 4,
                "description": "B420"
              },
              "B421": {
                "bit": 5,
                "description": "B421"
              },
              "B422": {
                "bit": 6,
                "description": "B422"
              },
              "B423": {
                "bit": 7,
                "description": "B423"
              },
              "B424": {
                "bit": 8,
                "description": "B424"
              },
              "B425": {
                "bit": 9,
                "description": "B425"
              },
              "B426": {
                "bit": 10,
                "description": "B426"
              },
              "B427": {
                "bit": 11,
                "description": "B427"
              },
              "B428": {
                "bit": 12,
                "description": "B428"
              },
              "B429": {
                "bit": 13,
                "description": "B429"
              },
              "B430": {
                "bit": 14,
                "description": "B430"
              },
              "B431": {
                "bit": 15,
                "description": "B431"
              },
              "B432": {
                "bit": 16,
                "description": "B432"
              },
              "B433": {
                "bit": 17,
                "description": "B433"
              },
              "B434": {
                "bit": 18,
                "description": "B434"
              },
              "B435": {
                "bit": 19,
                "description": "B435"
              },
              "B436": {
                "bit": 20,
                "description": "B436"
              },
              "B437": {
                "bit": 21,
                "description": "B437"
              },
              "B438": {
                "bit": 22,
                "description": "B438"
              },
              "B439": {
                "bit": 23,
                "description": "B439"
              },
              "B440": {
                "bit": 24,
                "description": "B440"
              },
              "B441": {
                "bit": 25,
                "description": "B441"
              },
              "B442": {
                "bit": 26,
                "description": "B442"
              },
              "B443": {
                "bit": 27,
                "description": "B443"
              },
              "B444": {
                "bit": 28,
                "description": "B444"
              },
              "B445": {
                "bit": 29,
                "description": "B445"
              },
              "B446": {
                "bit": 30,
                "description": "B446"
              },
              "B447": {
                "bit": 31,
                "description": "B447"
              }
            },
            "MPCBB1_VCTR14": {
              "B448": {
                "bit": 0,
                "description": "B448"
              },
              "B449": {
                "bit": 1,
                "description": "B449"
              },
              "B450": {
                "bit": 2,
                "description": "B450"
              },
              "B451": {
                "bit": 3,
                "description": "B451"
              },
              "B452": {
                "bit": 4,
                "description": "B452"
              },
              "B453": {
                "bit": 5,
                "description": "B453"
              },
              "B454": {
                "bit": 6,
                "description": "B454"
              },
              "B455": {
                "bit": 7,
                "description": "B455"
              },
              "B456": {
                "bit": 8,
                "description": "B456"
              },
              "B457": {
                "bit": 9,
                "description": "B457"
              },
              "B458": {
                "bit": 10,
                "description": "B458"
              },
              "B459": {
                "bit": 11,
                "description": "B459"
              },
              "B460": {
                "bit": 12,
                "description": "B460"
              },
              "B461": {
                "bit": 13,
                "description": "B461"
              },
              "B462": {
                "bit": 14,
                "description": "B462"
              },
              "B463": {
                "bit": 15,
                "description": "B463"
              },
              "B464": {
                "bit": 16,
                "description": "B464"
              },
              "B465": {
                "bit": 17,
                "description": "B465"
              },
              "B466": {
                "bit": 18,
                "description": "B466"
              },
              "B467": {
                "bit": 19,
                "description": "B467"
              },
              "B468": {
                "bit": 20,
                "description": "B468"
              },
              "B469": {
                "bit": 21,
                "description": "B469"
              },
              "B470": {
                "bit": 22,
                "description": "B470"
              },
              "B471": {
                "bit": 23,
                "description": "B471"
              },
              "B472": {
                "bit": 24,
                "description": "B472"
              },
              "B473": {
                "bit": 25,
                "description": "B473"
              },
              "B474": {
                "bit": 26,
                "description": "B474"
              },
              "B475": {
                "bit": 27,
                "description": "B475"
              },
              "B476": {
                "bit": 28,
                "description": "B476"
              },
              "B477": {
                "bit": 29,
                "description": "B477"
              },
              "B478": {
                "bit": 30,
                "description": "B478"
              },
              "B479": {
                "bit": 31,
                "description": "B479"
              }
            },
            "MPCBB1_VCTR15": {
              "B480": {
                "bit": 0,
                "description": "B480"
              },
              "B481": {
                "bit": 1,
                "description": "B481"
              },
              "B482": {
                "bit": 2,
                "description": "B482"
              },
              "B483": {
                "bit": 3,
                "description": "B483"
              },
              "B484": {
                "bit": 4,
                "description": "B484"
              },
              "B485": {
                "bit": 5,
                "description": "B485"
              },
              "B486": {
                "bit": 6,
                "description": "B486"
              },
              "B487": {
                "bit": 7,
                "description": "B487"
              },
              "B488": {
                "bit": 8,
                "description": "B488"
              },
              "B489": {
                "bit": 9,
                "description": "B489"
              },
              "B490": {
                "bit": 10,
                "description": "B490"
              },
              "B491": {
                "bit": 11,
                "description": "B491"
              },
              "B492": {
                "bit": 12,
                "description": "B492"
              },
              "B493": {
                "bit": 13,
                "description": "B493"
              },
              "B494": {
                "bit": 14,
                "description": "B494"
              },
              "B495": {
                "bit": 15,
                "description": "B495"
              },
              "B496": {
                "bit": 16,
                "description": "B496"
              },
              "B497": {
                "bit": 17,
                "description": "B497"
              },
              "B498": {
                "bit": 18,
                "description": "B498"
              },
              "B499": {
                "bit": 19,
                "description": "B499"
              },
              "B500": {
                "bit": 20,
                "description": "B500"
              },
              "B501": {
                "bit": 21,
                "description": "B501"
              },
              "B502": {
                "bit": 22,
                "description": "B502"
              },
              "B503": {
                "bit": 23,
                "description": "B503"
              },
              "B504": {
                "bit": 24,
                "description": "B504"
              },
              "B505": {
                "bit": 25,
                "description": "B505"
              },
              "B506": {
                "bit": 26,
                "description": "B506"
              },
              "B507": {
                "bit": 27,
                "description": "B507"
              },
              "B508": {
                "bit": 28,
                "description": "B508"
              },
              "B509": {
                "bit": 29,
                "description": "B509"
              },
              "B510": {
                "bit": 30,
                "description": "B510"
              },
              "B511": {
                "bit": 31,
                "description": "B511"
              }
            },
            "MPCBB1_VCTR16": {
              "B512": {
                "bit": 0,
                "description": "B512"
              },
              "B513": {
                "bit": 1,
                "description": "B513"
              },
              "B514": {
                "bit": 2,
                "description": "B514"
              },
              "B515": {
                "bit": 3,
                "description": "B515"
              },
              "B516": {
                "bit": 4,
                "description": "B516"
              },
              "B517": {
                "bit": 5,
                "description": "B517"
              },
              "B518": {
                "bit": 6,
                "description": "B518"
              },
              "B519": {
                "bit": 7,
                "description": "B519"
              },
              "B520": {
                "bit": 8,
                "description": "B520"
              },
              "B521": {
                "bit": 9,
                "description": "B521"
              },
              "B522": {
                "bit": 10,
                "description": "B522"
              },
              "B523": {
                "bit": 11,
                "description": "B523"
              },
              "B524": {
                "bit": 12,
                "description": "B524"
              },
              "B525": {
                "bit": 13,
                "description": "B525"
              },
              "B526": {
                "bit": 14,
                "description": "B526"
              },
              "B527": {
                "bit": 15,
                "description": "B527"
              },
              "B528": {
                "bit": 16,
                "description": "B528"
              },
              "B529": {
                "bit": 17,
                "description": "B529"
              },
              "B530": {
                "bit": 18,
                "description": "B530"
              },
              "B531": {
                "bit": 19,
                "description": "B531"
              },
              "B532": {
                "bit": 20,
                "description": "B532"
              },
              "B533": {
                "bit": 21,
                "description": "B533"
              },
              "B534": {
                "bit": 22,
                "description": "B534"
              },
              "B535": {
                "bit": 23,
                "description": "B535"
              },
              "B536": {
                "bit": 24,
                "description": "B536"
              },
              "B537": {
                "bit": 25,
                "description": "B537"
              },
              "B538": {
                "bit": 26,
                "description": "B538"
              },
              "B539": {
                "bit": 27,
                "description": "B539"
              },
              "B540": {
                "bit": 28,
                "description": "B540"
              },
              "B541": {
                "bit": 29,
                "description": "B541"
              },
              "B542": {
                "bit": 30,
                "description": "B542"
              },
              "B543": {
                "bit": 31,
                "description": "B543"
              }
            },
            "MPCBB1_VCTR17": {
              "B544": {
                "bit": 0,
                "description": "B544"
              },
              "B545": {
                "bit": 1,
                "description": "B545"
              },
              "B546": {
                "bit": 2,
                "description": "B546"
              },
              "B547": {
                "bit": 3,
                "description": "B547"
              },
              "B548": {
                "bit": 4,
                "description": "B548"
              },
              "B549": {
                "bit": 5,
                "description": "B549"
              },
              "B550": {
                "bit": 6,
                "description": "B550"
              },
              "B551": {
                "bit": 7,
                "description": "B551"
              },
              "B552": {
                "bit": 8,
                "description": "B552"
              },
              "B553": {
                "bit": 9,
                "description": "B553"
              },
              "B554": {
                "bit": 10,
                "description": "B554"
              },
              "B555": {
                "bit": 11,
                "description": "B555"
              },
              "B556": {
                "bit": 12,
                "description": "B556"
              },
              "B557": {
                "bit": 13,
                "description": "B557"
              },
              "B558": {
                "bit": 14,
                "description": "B558"
              },
              "B559": {
                "bit": 15,
                "description": "B559"
              },
              "B560": {
                "bit": 16,
                "description": "B560"
              },
              "B561": {
                "bit": 17,
                "description": "B561"
              },
              "B562": {
                "bit": 18,
                "description": "B562"
              },
              "B563": {
                "bit": 19,
                "description": "B563"
              },
              "B564": {
                "bit": 20,
                "description": "B564"
              },
              "B565": {
                "bit": 21,
                "description": "B565"
              },
              "B566": {
                "bit": 22,
                "description": "B566"
              },
              "B567": {
                "bit": 23,
                "description": "B567"
              },
              "B568": {
                "bit": 24,
                "description": "B568"
              },
              "B569": {
                "bit": 25,
                "description": "B569"
              },
              "B570": {
                "bit": 26,
                "description": "B570"
              },
              "B571": {
                "bit": 27,
                "description": "B571"
              },
              "B572": {
                "bit": 28,
                "description": "B572"
              },
              "B573": {
                "bit": 29,
                "description": "B573"
              },
              "B574": {
                "bit": 30,
                "description": "B574"
              },
              "B575": {
                "bit": 31,
                "description": "B575"
              }
            },
            "MPCBB1_VCTR18": {
              "B576": {
                "bit": 0,
                "description": "B576"
              },
              "B577": {
                "bit": 1,
                "description": "B577"
              },
              "B578": {
                "bit": 2,
                "description": "B578"
              },
              "B579": {
                "bit": 3,
                "description": "B579"
              },
              "B580": {
                "bit": 4,
                "description": "B580"
              },
              "B581": {
                "bit": 5,
                "description": "B581"
              },
              "B582": {
                "bit": 6,
                "description": "B582"
              },
              "B583": {
                "bit": 7,
                "description": "B583"
              },
              "B584": {
                "bit": 8,
                "description": "B584"
              },
              "B585": {
                "bit": 9,
                "description": "B585"
              },
              "B586": {
                "bit": 10,
                "description": "B586"
              },
              "B587": {
                "bit": 11,
                "description": "B587"
              },
              "B588": {
                "bit": 12,
                "description": "B588"
              },
              "B589": {
                "bit": 13,
                "description": "B589"
              },
              "B590": {
                "bit": 14,
                "description": "B590"
              },
              "B591": {
                "bit": 15,
                "description": "B591"
              },
              "B592": {
                "bit": 16,
                "description": "B592"
              },
              "B593": {
                "bit": 17,
                "description": "B593"
              },
              "B594": {
                "bit": 18,
                "description": "B594"
              },
              "B595": {
                "bit": 19,
                "description": "B595"
              },
              "B596": {
                "bit": 20,
                "description": "B596"
              },
              "B597": {
                "bit": 21,
                "description": "B597"
              },
              "B598": {
                "bit": 22,
                "description": "B598"
              },
              "B599": {
                "bit": 23,
                "description": "B599"
              },
              "B600": {
                "bit": 24,
                "description": "B600"
              },
              "B601": {
                "bit": 25,
                "description": "B601"
              },
              "B602": {
                "bit": 26,
                "description": "B602"
              },
              "B603": {
                "bit": 27,
                "description": "B603"
              },
              "B604": {
                "bit": 28,
                "description": "B604"
              },
              "B605": {
                "bit": 29,
                "description": "B605"
              },
              "B606": {
                "bit": 30,
                "description": "B606"
              },
              "B607": {
                "bit": 31,
                "description": "B607"
              }
            },
            "MPCBB1_VCTR19": {
              "B608": {
                "bit": 0,
                "description": "B608"
              },
              "B609": {
                "bit": 1,
                "description": "B609"
              },
              "B610": {
                "bit": 2,
                "description": "B610"
              },
              "B611": {
                "bit": 3,
                "description": "B611"
              },
              "B612": {
                "bit": 4,
                "description": "B612"
              },
              "B613": {
                "bit": 5,
                "description": "B613"
              },
              "B614": {
                "bit": 6,
                "description": "B614"
              },
              "B615": {
                "bit": 7,
                "description": "B615"
              },
              "B616": {
                "bit": 8,
                "description": "B616"
              },
              "B617": {
                "bit": 9,
                "description": "B617"
              },
              "B618": {
                "bit": 10,
                "description": "B618"
              },
              "B619": {
                "bit": 11,
                "description": "B619"
              },
              "B620": {
                "bit": 12,
                "description": "B620"
              },
              "B621": {
                "bit": 13,
                "description": "B621"
              },
              "B622": {
                "bit": 14,
                "description": "B622"
              },
              "B623": {
                "bit": 15,
                "description": "B623"
              },
              "B624": {
                "bit": 16,
                "description": "B624"
              },
              "B625": {
                "bit": 17,
                "description": "B625"
              },
              "B626": {
                "bit": 18,
                "description": "B626"
              },
              "B627": {
                "bit": 19,
                "description": "B627"
              },
              "B628": {
                "bit": 20,
                "description": "B628"
              },
              "B629": {
                "bit": 21,
                "description": "B629"
              },
              "B630": {
                "bit": 22,
                "description": "B630"
              },
              "B631": {
                "bit": 23,
                "description": "B631"
              },
              "B632": {
                "bit": 24,
                "description": "B632"
              },
              "B633": {
                "bit": 25,
                "description": "B633"
              },
              "B634": {
                "bit": 26,
                "description": "B634"
              },
              "B635": {
                "bit": 27,
                "description": "B635"
              },
              "B636": {
                "bit": 28,
                "description": "B636"
              },
              "B637": {
                "bit": 29,
                "description": "B637"
              },
              "B638": {
                "bit": 30,
                "description": "B638"
              },
              "B639": {
                "bit": 31,
                "description": "B639"
              }
            },
            "MPCBB1_VCTR20": {
              "B640": {
                "bit": 0,
                "description": "B640"
              },
              "B641": {
                "bit": 1,
                "description": "B641"
              },
              "B642": {
                "bit": 2,
                "description": "B642"
              },
              "B643": {
                "bit": 3,
                "description": "B643"
              },
              "B644": {
                "bit": 4,
                "description": "B644"
              },
              "B645": {
                "bit": 5,
                "description": "B645"
              },
              "B646": {
                "bit": 6,
                "description": "B646"
              },
              "B647": {
                "bit": 7,
                "description": "B647"
              },
              "B648": {
                "bit": 8,
                "description": "B648"
              },
              "B649": {
                "bit": 9,
                "description": "B649"
              },
              "B650": {
                "bit": 10,
                "description": "B650"
              },
              "B651": {
                "bit": 11,
                "description": "B651"
              },
              "B652": {
                "bit": 12,
                "description": "B652"
              },
              "B653": {
                "bit": 13,
                "description": "B653"
              },
              "B654": {
                "bit": 14,
                "description": "B654"
              },
              "B655": {
                "bit": 15,
                "description": "B655"
              },
              "B656": {
                "bit": 16,
                "description": "B656"
              },
              "B657": {
                "bit": 17,
                "description": "B657"
              },
              "B658": {
                "bit": 18,
                "description": "B658"
              },
              "B659": {
                "bit": 19,
                "description": "B659"
              },
              "B660": {
                "bit": 20,
                "description": "B660"
              },
              "B661": {
                "bit": 21,
                "description": "B661"
              },
              "B662": {
                "bit": 22,
                "description": "B662"
              },
              "B663": {
                "bit": 23,
                "description": "B663"
              },
              "B664": {
                "bit": 24,
                "description": "B664"
              },
              "B665": {
                "bit": 25,
                "description": "B665"
              },
              "B666": {
                "bit": 26,
                "description": "B666"
              },
              "B667": {
                "bit": 27,
                "description": "B667"
              },
              "B668": {
                "bit": 28,
                "description": "B668"
              },
              "B669": {
                "bit": 29,
                "description": "B669"
              },
              "B670": {
                "bit": 30,
                "description": "B670"
              },
              "B671": {
                "bit": 31,
                "description": "B671"
              }
            },
            "MPCBB1_VCTR21": {
              "B672": {
                "bit": 0,
                "description": "B672"
              },
              "B673": {
                "bit": 1,
                "description": "B673"
              },
              "B674": {
                "bit": 2,
                "description": "B674"
              },
              "B675": {
                "bit": 3,
                "description": "B675"
              },
              "B676": {
                "bit": 4,
                "description": "B676"
              },
              "B677": {
                "bit": 5,
                "description": "B677"
              },
              "B678": {
                "bit": 6,
                "description": "B678"
              },
              "B679": {
                "bit": 7,
                "description": "B679"
              },
              "B680": {
                "bit": 8,
                "description": "B680"
              },
              "B681": {
                "bit": 9,
                "description": "B681"
              },
              "B682": {
                "bit": 10,
                "description": "B682"
              },
              "B683": {
                "bit": 11,
                "description": "B683"
              },
              "B684": {
                "bit": 12,
                "description": "B684"
              },
              "B685": {
                "bit": 13,
                "description": "B685"
              },
              "B686": {
                "bit": 14,
                "description": "B686"
              },
              "B687": {
                "bit": 15,
                "description": "B687"
              },
              "B688": {
                "bit": 16,
                "description": "B688"
              },
              "B689": {
                "bit": 17,
                "description": "B689"
              },
              "B690": {
                "bit": 18,
                "description": "B690"
              },
              "B691": {
                "bit": 19,
                "description": "B691"
              },
              "B692": {
                "bit": 20,
                "description": "B692"
              },
              "B693": {
                "bit": 21,
                "description": "B693"
              },
              "B694": {
                "bit": 22,
                "description": "B694"
              },
              "B695": {
                "bit": 23,
                "description": "B695"
              },
              "B696": {
                "bit": 24,
                "description": "B696"
              },
              "B697": {
                "bit": 25,
                "description": "B697"
              },
              "B698": {
                "bit": 26,
                "description": "B698"
              },
              "B699": {
                "bit": 27,
                "description": "B699"
              },
              "B700": {
                "bit": 28,
                "description": "B700"
              },
              "B701": {
                "bit": 29,
                "description": "B701"
              },
              "B702": {
                "bit": 30,
                "description": "B702"
              },
              "B703": {
                "bit": 31,
                "description": "B703"
              }
            },
            "MPCBB1_VCTR22": {
              "B704": {
                "bit": 0,
                "description": "B704"
              },
              "B705": {
                "bit": 1,
                "description": "B705"
              },
              "B706": {
                "bit": 2,
                "description": "B706"
              },
              "B707": {
                "bit": 3,
                "description": "B707"
              },
              "B708": {
                "bit": 4,
                "description": "B708"
              },
              "B709": {
                "bit": 5,
                "description": "B709"
              },
              "B710": {
                "bit": 6,
                "description": "B710"
              },
              "B711": {
                "bit": 7,
                "description": "B711"
              },
              "B712": {
                "bit": 8,
                "description": "B712"
              },
              "B713": {
                "bit": 9,
                "description": "B713"
              },
              "B714": {
                "bit": 10,
                "description": "B714"
              },
              "B715": {
                "bit": 11,
                "description": "B715"
              },
              "B716": {
                "bit": 12,
                "description": "B716"
              },
              "B717": {
                "bit": 13,
                "description": "B717"
              },
              "B718": {
                "bit": 14,
                "description": "B718"
              },
              "B719": {
                "bit": 15,
                "description": "B719"
              },
              "B720": {
                "bit": 16,
                "description": "B720"
              },
              "B721": {
                "bit": 17,
                "description": "B721"
              },
              "B722": {
                "bit": 18,
                "description": "B722"
              },
              "B723": {
                "bit": 19,
                "description": "B723"
              },
              "B724": {
                "bit": 20,
                "description": "B724"
              },
              "B725": {
                "bit": 21,
                "description": "B725"
              },
              "B726": {
                "bit": 22,
                "description": "B726"
              },
              "B727": {
                "bit": 23,
                "description": "B727"
              },
              "B728": {
                "bit": 24,
                "description": "B728"
              },
              "B729": {
                "bit": 25,
                "description": "B729"
              },
              "B730": {
                "bit": 26,
                "description": "B730"
              },
              "B731": {
                "bit": 27,
                "description": "B731"
              },
              "B732": {
                "bit": 28,
                "description": "B732"
              },
              "B733": {
                "bit": 29,
                "description": "B733"
              },
              "B734": {
                "bit": 30,
                "description": "B734"
              },
              "B735": {
                "bit": 31,
                "description": "B735"
              }
            },
            "MPCBB1_VCTR23": {
              "B736": {
                "bit": 0,
                "description": "B736"
              },
              "B737": {
                "bit": 1,
                "description": "B737"
              },
              "B738": {
                "bit": 2,
                "description": "B738"
              },
              "B739": {
                "bit": 3,
                "description": "B739"
              },
              "B740": {
                "bit": 4,
                "description": "B740"
              },
              "B741": {
                "bit": 5,
                "description": "B741"
              },
              "B742": {
                "bit": 6,
                "description": "B742"
              },
              "B743": {
                "bit": 7,
                "description": "B743"
              },
              "B744": {
                "bit": 8,
                "description": "B744"
              },
              "B745": {
                "bit": 9,
                "description": "B745"
              },
              "B746": {
                "bit": 10,
                "description": "B746"
              },
              "B747": {
                "bit": 11,
                "description": "B747"
              },
              "B748": {
                "bit": 12,
                "description": "B748"
              },
              "B749": {
                "bit": 13,
                "description": "B749"
              },
              "B750": {
                "bit": 14,
                "description": "B750"
              },
              "B751": {
                "bit": 15,
                "description": "B751"
              },
              "B752": {
                "bit": 16,
                "description": "B752"
              },
              "B753": {
                "bit": 17,
                "description": "B753"
              },
              "B754": {
                "bit": 18,
                "description": "B754"
              },
              "B755": {
                "bit": 19,
                "description": "B755"
              },
              "B756": {
                "bit": 20,
                "description": "B756"
              },
              "B757": {
                "bit": 21,
                "description": "B757"
              },
              "B758": {
                "bit": 22,
                "description": "B758"
              },
              "B759": {
                "bit": 23,
                "description": "B759"
              },
              "B760": {
                "bit": 24,
                "description": "B760"
              },
              "B761": {
                "bit": 25,
                "description": "B761"
              },
              "B762": {
                "bit": 26,
                "description": "B762"
              },
              "B763": {
                "bit": 27,
                "description": "B763"
              },
              "B764": {
                "bit": 28,
                "description": "B764"
              },
              "B765": {
                "bit": 29,
                "description": "B765"
              },
              "B766": {
                "bit": 30,
                "description": "B766"
              },
              "B767": {
                "bit": 31,
                "description": "B767"
              }
            },
            "MPCBB1_VCTR24": {
              "B768": {
                "bit": 0,
                "description": "B768"
              },
              "B769": {
                "bit": 1,
                "description": "B769"
              },
              "B770": {
                "bit": 2,
                "description": "B770"
              },
              "B771": {
                "bit": 3,
                "description": "B771"
              },
              "B772": {
                "bit": 4,
                "description": "B772"
              },
              "B773": {
                "bit": 5,
                "description": "B773"
              },
              "B774": {
                "bit": 6,
                "description": "B774"
              },
              "B775": {
                "bit": 7,
                "description": "B775"
              },
              "B776": {
                "bit": 8,
                "description": "B776"
              },
              "B777": {
                "bit": 9,
                "description": "B777"
              },
              "B778": {
                "bit": 10,
                "description": "B778"
              },
              "B779": {
                "bit": 11,
                "description": "B779"
              },
              "B780": {
                "bit": 12,
                "description": "B780"
              },
              "B781": {
                "bit": 13,
                "description": "B781"
              },
              "B782": {
                "bit": 14,
                "description": "B782"
              },
              "B783": {
                "bit": 15,
                "description": "B783"
              },
              "B784": {
                "bit": 16,
                "description": "B784"
              },
              "B785": {
                "bit": 17,
                "description": "B785"
              },
              "B786": {
                "bit": 18,
                "description": "B786"
              },
              "B787": {
                "bit": 19,
                "description": "B787"
              },
              "B788": {
                "bit": 20,
                "description": "B788"
              },
              "B789": {
                "bit": 21,
                "description": "B789"
              },
              "B790": {
                "bit": 22,
                "description": "B790"
              },
              "B791": {
                "bit": 23,
                "description": "B791"
              },
              "B792": {
                "bit": 24,
                "description": "B792"
              },
              "B793": {
                "bit": 25,
                "description": "B793"
              },
              "B794": {
                "bit": 26,
                "description": "B794"
              },
              "B795": {
                "bit": 27,
                "description": "B795"
              },
              "B796": {
                "bit": 28,
                "description": "B796"
              },
              "B797": {
                "bit": 29,
                "description": "B797"
              },
              "B798": {
                "bit": 30,
                "description": "B798"
              },
              "B799": {
                "bit": 31,
                "description": "B799"
              }
            },
            "MPCBB1_VCTR25": {
              "B800": {
                "bit": 0,
                "description": "B800"
              },
              "B801": {
                "bit": 1,
                "description": "B801"
              },
              "B802": {
                "bit": 2,
                "description": "B802"
              },
              "B803": {
                "bit": 3,
                "description": "B803"
              },
              "B804": {
                "bit": 4,
                "description": "B804"
              },
              "B805": {
                "bit": 5,
                "description": "B805"
              },
              "B806": {
                "bit": 6,
                "description": "B806"
              },
              "B807": {
                "bit": 7,
                "description": "B807"
              },
              "B808": {
                "bit": 8,
                "description": "B808"
              },
              "B809": {
                "bit": 9,
                "description": "B809"
              },
              "B810": {
                "bit": 10,
                "description": "B810"
              },
              "B811": {
                "bit": 11,
                "description": "B811"
              },
              "B812": {
                "bit": 12,
                "description": "B812"
              },
              "B813": {
                "bit": 13,
                "description": "B813"
              },
              "B814": {
                "bit": 14,
                "description": "B814"
              },
              "B815": {
                "bit": 15,
                "description": "B815"
              },
              "B816": {
                "bit": 16,
                "description": "B816"
              },
              "B817": {
                "bit": 17,
                "description": "B817"
              },
              "B818": {
                "bit": 18,
                "description": "B818"
              },
              "B819": {
                "bit": 19,
                "description": "B819"
              },
              "B820": {
                "bit": 20,
                "description": "B820"
              },
              "B821": {
                "bit": 21,
                "description": "B821"
              },
              "B822": {
                "bit": 22,
                "description": "B822"
              },
              "B823": {
                "bit": 23,
                "description": "B823"
              },
              "B824": {
                "bit": 24,
                "description": "B824"
              },
              "B825": {
                "bit": 25,
                "description": "B825"
              },
              "B826": {
                "bit": 26,
                "description": "B826"
              },
              "B827": {
                "bit": 27,
                "description": "B827"
              },
              "B828": {
                "bit": 28,
                "description": "B828"
              },
              "B829": {
                "bit": 29,
                "description": "B829"
              },
              "B830": {
                "bit": 30,
                "description": "B830"
              },
              "B831": {
                "bit": 31,
                "description": "B831"
              }
            },
            "MPCBB1_VCTR26": {
              "B832": {
                "bit": 0,
                "description": "B832"
              },
              "B833": {
                "bit": 1,
                "description": "B833"
              },
              "B834": {
                "bit": 2,
                "description": "B834"
              },
              "B835": {
                "bit": 3,
                "description": "B835"
              },
              "B836": {
                "bit": 4,
                "description": "B836"
              },
              "B837": {
                "bit": 5,
                "description": "B837"
              },
              "B838": {
                "bit": 6,
                "description": "B838"
              },
              "B839": {
                "bit": 7,
                "description": "B839"
              },
              "B840": {
                "bit": 8,
                "description": "B840"
              },
              "B841": {
                "bit": 9,
                "description": "B841"
              },
              "B842": {
                "bit": 10,
                "description": "B842"
              },
              "B843": {
                "bit": 11,
                "description": "B843"
              },
              "B844": {
                "bit": 12,
                "description": "B844"
              },
              "B845": {
                "bit": 13,
                "description": "B845"
              },
              "B846": {
                "bit": 14,
                "description": "B846"
              },
              "B847": {
                "bit": 15,
                "description": "B847"
              },
              "B848": {
                "bit": 16,
                "description": "B848"
              },
              "B849": {
                "bit": 17,
                "description": "B849"
              },
              "B850": {
                "bit": 18,
                "description": "B850"
              },
              "B851": {
                "bit": 19,
                "description": "B851"
              },
              "B852": {
                "bit": 20,
                "description": "B852"
              },
              "B853": {
                "bit": 21,
                "description": "B853"
              },
              "B854": {
                "bit": 22,
                "description": "B854"
              },
              "B855": {
                "bit": 23,
                "description": "B855"
              },
              "B856": {
                "bit": 24,
                "description": "B856"
              },
              "B857": {
                "bit": 25,
                "description": "B857"
              },
              "B858": {
                "bit": 26,
                "description": "B858"
              },
              "B859": {
                "bit": 27,
                "description": "B859"
              },
              "B860": {
                "bit": 28,
                "description": "B860"
              },
              "B861": {
                "bit": 29,
                "description": "B861"
              },
              "B862": {
                "bit": 30,
                "description": "B862"
              },
              "B863": {
                "bit": 31,
                "description": "B863"
              }
            },
            "MPCBB1_VCTR27": {
              "B864": {
                "bit": 0,
                "description": "B864"
              },
              "B865": {
                "bit": 1,
                "description": "B865"
              },
              "B866": {
                "bit": 2,
                "description": "B866"
              },
              "B867": {
                "bit": 3,
                "description": "B867"
              },
              "B868": {
                "bit": 4,
                "description": "B868"
              },
              "B869": {
                "bit": 5,
                "description": "B869"
              },
              "B870": {
                "bit": 6,
                "description": "B870"
              },
              "B871": {
                "bit": 7,
                "description": "B871"
              },
              "B872": {
                "bit": 8,
                "description": "B872"
              },
              "B873": {
                "bit": 9,
                "description": "B873"
              },
              "B874": {
                "bit": 10,
                "description": "B874"
              },
              "B875": {
                "bit": 11,
                "description": "B875"
              },
              "B876": {
                "bit": 12,
                "description": "B876"
              },
              "B877": {
                "bit": 13,
                "description": "B877"
              },
              "B878": {
                "bit": 14,
                "description": "B878"
              },
              "B879": {
                "bit": 15,
                "description": "B879"
              },
              "B880": {
                "bit": 16,
                "description": "B880"
              },
              "B881": {
                "bit": 17,
                "description": "B881"
              },
              "B882": {
                "bit": 18,
                "description": "B882"
              },
              "B883": {
                "bit": 19,
                "description": "B883"
              },
              "B884": {
                "bit": 20,
                "description": "B884"
              },
              "B885": {
                "bit": 21,
                "description": "B885"
              },
              "B886": {
                "bit": 22,
                "description": "B886"
              },
              "B887": {
                "bit": 23,
                "description": "B887"
              },
              "B888": {
                "bit": 24,
                "description": "B888"
              },
              "B889": {
                "bit": 25,
                "description": "B889"
              },
              "B890": {
                "bit": 26,
                "description": "B890"
              },
              "B891": {
                "bit": 27,
                "description": "B891"
              },
              "B892": {
                "bit": 28,
                "description": "B892"
              },
              "B893": {
                "bit": 29,
                "description": "B893"
              },
              "B894": {
                "bit": 30,
                "description": "B894"
              },
              "B895": {
                "bit": 31,
                "description": "B895"
              }
            },
            "MPCBB1_VCTR28": {
              "B896": {
                "bit": 0,
                "description": "B896"
              },
              "B897": {
                "bit": 1,
                "description": "B897"
              },
              "B898": {
                "bit": 2,
                "description": "B898"
              },
              "B899": {
                "bit": 3,
                "description": "B899"
              },
              "B900": {
                "bit": 4,
                "description": "B900"
              },
              "B901": {
                "bit": 5,
                "description": "B901"
              },
              "B902": {
                "bit": 6,
                "description": "B902"
              },
              "B903": {
                "bit": 7,
                "description": "B903"
              },
              "B904": {
                "bit": 8,
                "description": "B904"
              },
              "B905": {
                "bit": 9,
                "description": "B905"
              },
              "B906": {
                "bit": 10,
                "description": "B906"
              },
              "B907": {
                "bit": 11,
                "description": "B907"
              },
              "B908": {
                "bit": 12,
                "description": "B908"
              },
              "B909": {
                "bit": 13,
                "description": "B909"
              },
              "B910": {
                "bit": 14,
                "description": "B910"
              },
              "B911": {
                "bit": 15,
                "description": "B911"
              },
              "B912": {
                "bit": 16,
                "description": "B912"
              },
              "B913": {
                "bit": 17,
                "description": "B913"
              },
              "B914": {
                "bit": 18,
                "description": "B914"
              },
              "B915": {
                "bit": 19,
                "description": "B915"
              },
              "B916": {
                "bit": 20,
                "description": "B916"
              },
              "B917": {
                "bit": 21,
                "description": "B917"
              },
              "B918": {
                "bit": 22,
                "description": "B918"
              },
              "B919": {
                "bit": 23,
                "description": "B919"
              },
              "B920": {
                "bit": 24,
                "description": "B920"
              },
              "B921": {
                "bit": 25,
                "description": "B921"
              },
              "B922": {
                "bit": 26,
                "description": "B922"
              },
              "B923": {
                "bit": 27,
                "description": "B923"
              },
              "B924": {
                "bit": 28,
                "description": "B924"
              },
              "B925": {
                "bit": 29,
                "description": "B925"
              },
              "B926": {
                "bit": 30,
                "description": "B926"
              },
              "B927": {
                "bit": 31,
                "description": "B927"
              }
            },
            "MPCBB1_VCTR29": {
              "B928": {
                "bit": 0,
                "description": "B928"
              },
              "B929": {
                "bit": 1,
                "description": "B929"
              },
              "B930": {
                "bit": 2,
                "description": "B930"
              },
              "B931": {
                "bit": 3,
                "description": "B931"
              },
              "B932": {
                "bit": 4,
                "description": "B932"
              },
              "B933": {
                "bit": 5,
                "description": "B933"
              },
              "B934": {
                "bit": 6,
                "description": "B934"
              },
              "B935": {
                "bit": 7,
                "description": "B935"
              },
              "B936": {
                "bit": 8,
                "description": "B936"
              },
              "B937": {
                "bit": 9,
                "description": "B937"
              },
              "B938": {
                "bit": 10,
                "description": "B938"
              },
              "B939": {
                "bit": 11,
                "description": "B939"
              },
              "B940": {
                "bit": 12,
                "description": "B940"
              },
              "B941": {
                "bit": 13,
                "description": "B941"
              },
              "B942": {
                "bit": 14,
                "description": "B942"
              },
              "B943": {
                "bit": 15,
                "description": "B943"
              },
              "B944": {
                "bit": 16,
                "description": "B944"
              },
              "B945": {
                "bit": 17,
                "description": "B945"
              },
              "B946": {
                "bit": 18,
                "description": "B946"
              },
              "B947": {
                "bit": 19,
                "description": "B947"
              },
              "B948": {
                "bit": 20,
                "description": "B948"
              },
              "B949": {
                "bit": 21,
                "description": "B949"
              },
              "B950": {
                "bit": 22,
                "description": "B950"
              },
              "B951": {
                "bit": 23,
                "description": "B951"
              },
              "B952": {
                "bit": 24,
                "description": "B952"
              },
              "B953": {
                "bit": 25,
                "description": "B953"
              },
              "B954": {
                "bit": 26,
                "description": "B954"
              },
              "B955": {
                "bit": 27,
                "description": "B955"
              },
              "B956": {
                "bit": 28,
                "description": "B956"
              },
              "B957": {
                "bit": 29,
                "description": "B957"
              },
              "B958": {
                "bit": 30,
                "description": "B958"
              },
              "B959": {
                "bit": 31,
                "description": "B959"
              }
            },
            "MPCBB1_VCTR30": {
              "B960": {
                "bit": 0,
                "description": "B960"
              },
              "B961": {
                "bit": 1,
                "description": "B961"
              },
              "B962": {
                "bit": 2,
                "description": "B962"
              },
              "B963": {
                "bit": 3,
                "description": "B963"
              },
              "B964": {
                "bit": 4,
                "description": "B964"
              },
              "B965": {
                "bit": 5,
                "description": "B965"
              },
              "B966": {
                "bit": 6,
                "description": "B966"
              },
              "B967": {
                "bit": 7,
                "description": "B967"
              },
              "B968": {
                "bit": 8,
                "description": "B968"
              },
              "B969": {
                "bit": 9,
                "description": "B969"
              },
              "B970": {
                "bit": 10,
                "description": "B970"
              },
              "B971": {
                "bit": 11,
                "description": "B971"
              },
              "B972": {
                "bit": 12,
                "description": "B972"
              },
              "B973": {
                "bit": 13,
                "description": "B973"
              },
              "B974": {
                "bit": 14,
                "description": "B974"
              },
              "B975": {
                "bit": 15,
                "description": "B975"
              },
              "B976": {
                "bit": 16,
                "description": "B976"
              },
              "B977": {
                "bit": 17,
                "description": "B977"
              },
              "B978": {
                "bit": 18,
                "description": "B978"
              },
              "B979": {
                "bit": 19,
                "description": "B979"
              },
              "B980": {
                "bit": 20,
                "description": "B980"
              },
              "B981": {
                "bit": 21,
                "description": "B981"
              },
              "B982": {
                "bit": 22,
                "description": "B982"
              },
              "B983": {
                "bit": 23,
                "description": "B983"
              },
              "B984": {
                "bit": 24,
                "description": "B984"
              },
              "B985": {
                "bit": 25,
                "description": "B985"
              },
              "B986": {
                "bit": 26,
                "description": "B986"
              },
              "B987": {
                "bit": 27,
                "description": "B987"
              },
              "B988": {
                "bit": 28,
                "description": "B988"
              },
              "B989": {
                "bit": 29,
                "description": "B989"
              },
              "B990": {
                "bit": 30,
                "description": "B990"
              },
              "B991": {
                "bit": 31,
                "description": "B991"
              }
            },
            "MPCBB1_VCTR31": {
              "B992": {
                "bit": 0,
                "description": "B992"
              },
              "B993": {
                "bit": 1,
                "description": "B993"
              },
              "B994": {
                "bit": 2,
                "description": "B994"
              },
              "B995": {
                "bit": 3,
                "description": "B995"
              },
              "B996": {
                "bit": 4,
                "description": "B996"
              },
              "B997": {
                "bit": 5,
                "description": "B997"
              },
              "B998": {
                "bit": 6,
                "description": "B998"
              },
              "B999": {
                "bit": 7,
                "description": "B999"
              },
              "B1000": {
                "bit": 8,
                "description": "B1000"
              },
              "B1001": {
                "bit": 9,
                "description": "B1001"
              },
              "B1002": {
                "bit": 10,
                "description": "B1002"
              },
              "B1003": {
                "bit": 11,
                "description": "B1003"
              },
              "B1004": {
                "bit": 12,
                "description": "B1004"
              },
              "B1005": {
                "bit": 13,
                "description": "B1005"
              },
              "B1006": {
                "bit": 14,
                "description": "B1006"
              },
              "B1007": {
                "bit": 15,
                "description": "B1007"
              },
              "B1008": {
                "bit": 16,
                "description": "B1008"
              },
              "B1009": {
                "bit": 17,
                "description": "B1009"
              },
              "B1010": {
                "bit": 18,
                "description": "B1010"
              },
              "B1011": {
                "bit": 19,
                "description": "B1011"
              },
              "B1012": {
                "bit": 20,
                "description": "B1012"
              },
              "B1013": {
                "bit": 21,
                "description": "B1013"
              },
              "B1014": {
                "bit": 22,
                "description": "B1014"
              },
              "B1015": {
                "bit": 23,
                "description": "B1015"
              },
              "B1016": {
                "bit": 24,
                "description": "B1016"
              },
              "B1017": {
                "bit": 25,
                "description": "B1017"
              },
              "B1018": {
                "bit": 26,
                "description": "B1018"
              },
              "B1019": {
                "bit": 27,
                "description": "B1019"
              },
              "B1020": {
                "bit": 28,
                "description": "B1020"
              },
              "B1021": {
                "bit": 29,
                "description": "B1021"
              },
              "B1022": {
                "bit": 30,
                "description": "B1022"
              },
              "B1023": {
                "bit": 31,
                "description": "B1023"
              }
            },
            "MPCBB1_VCTR32": {
              "B1024": {
                "bit": 0,
                "description": "B1024"
              },
              "B1025": {
                "bit": 1,
                "description": "B1025"
              },
              "B1026": {
                "bit": 2,
                "description": "B1026"
              },
              "B1027": {
                "bit": 3,
                "description": "B1027"
              },
              "B1028": {
                "bit": 4,
                "description": "B1028"
              },
              "B1029": {
                "bit": 5,
                "description": "B1029"
              },
              "B1030": {
                "bit": 6,
                "description": "B1030"
              },
              "B1031": {
                "bit": 7,
                "description": "B1031"
              },
              "B1032": {
                "bit": 8,
                "description": "B1032"
              },
              "B1033": {
                "bit": 9,
                "description": "B1033"
              },
              "B1034": {
                "bit": 10,
                "description": "B1034"
              },
              "B1035": {
                "bit": 11,
                "description": "B1035"
              },
              "B1036": {
                "bit": 12,
                "description": "B1036"
              },
              "B1037": {
                "bit": 13,
                "description": "B1037"
              },
              "B1038": {
                "bit": 14,
                "description": "B1038"
              },
              "B1039": {
                "bit": 15,
                "description": "B1039"
              },
              "B1040": {
                "bit": 16,
                "description": "B1040"
              },
              "B1041": {
                "bit": 17,
                "description": "B1041"
              },
              "B1042": {
                "bit": 18,
                "description": "B1042"
              },
              "B1043": {
                "bit": 19,
                "description": "B1043"
              },
              "B1044": {
                "bit": 20,
                "description": "B1044"
              },
              "B1045": {
                "bit": 21,
                "description": "B1045"
              },
              "B1046": {
                "bit": 22,
                "description": "B1046"
              },
              "B1047": {
                "bit": 23,
                "description": "B1047"
              },
              "B1048": {
                "bit": 24,
                "description": "B1048"
              },
              "B1049": {
                "bit": 25,
                "description": "B1049"
              },
              "B1050": {
                "bit": 26,
                "description": "B1050"
              },
              "B1051": {
                "bit": 27,
                "description": "B1051"
              },
              "B1052": {
                "bit": 28,
                "description": "B1052"
              },
              "B1053": {
                "bit": 29,
                "description": "B1053"
              },
              "B1054": {
                "bit": 30,
                "description": "B1054"
              },
              "B1055": {
                "bit": 31,
                "description": "B1055"
              }
            },
            "MPCBB1_VCTR33": {
              "B1056": {
                "bit": 0,
                "description": "B1056"
              },
              "B1057": {
                "bit": 1,
                "description": "B1057"
              },
              "B1058": {
                "bit": 2,
                "description": "B1058"
              },
              "B1059": {
                "bit": 3,
                "description": "B1059"
              },
              "B1060": {
                "bit": 4,
                "description": "B1060"
              },
              "B1061": {
                "bit": 5,
                "description": "B1061"
              },
              "B1062": {
                "bit": 6,
                "description": "B1062"
              },
              "B1063": {
                "bit": 7,
                "description": "B1063"
              },
              "B1064": {
                "bit": 8,
                "description": "B1064"
              },
              "B1065": {
                "bit": 9,
                "description": "B1065"
              },
              "B1066": {
                "bit": 10,
                "description": "B1066"
              },
              "B1067": {
                "bit": 11,
                "description": "B1067"
              },
              "B1068": {
                "bit": 12,
                "description": "B1068"
              },
              "B1069": {
                "bit": 13,
                "description": "B1069"
              },
              "B1070": {
                "bit": 14,
                "description": "B1070"
              },
              "B1071": {
                "bit": 15,
                "description": "B1071"
              },
              "B1072": {
                "bit": 16,
                "description": "B1072"
              },
              "B1073": {
                "bit": 17,
                "description": "B1073"
              },
              "B1074": {
                "bit": 18,
                "description": "B1074"
              },
              "B1075": {
                "bit": 19,
                "description": "B1075"
              },
              "B1076": {
                "bit": 20,
                "description": "B1076"
              },
              "B1077": {
                "bit": 21,
                "description": "B1077"
              },
              "B1078": {
                "bit": 22,
                "description": "B1078"
              },
              "B1079": {
                "bit": 23,
                "description": "B1079"
              },
              "B1080": {
                "bit": 24,
                "description": "B1080"
              },
              "B1081": {
                "bit": 25,
                "description": "B1081"
              },
              "B1082": {
                "bit": 26,
                "description": "B1082"
              },
              "B1083": {
                "bit": 27,
                "description": "B1083"
              },
              "B1084": {
                "bit": 28,
                "description": "B1084"
              },
              "B1085": {
                "bit": 29,
                "description": "B1085"
              },
              "B1086": {
                "bit": 30,
                "description": "B1086"
              },
              "B1087": {
                "bit": 31,
                "description": "B1087"
              }
            },
            "MPCBB1_VCTR34": {
              "B1088": {
                "bit": 0,
                "description": "B1088"
              },
              "B1089": {
                "bit": 1,
                "description": "B1089"
              },
              "B1090": {
                "bit": 2,
                "description": "B1090"
              },
              "B1091": {
                "bit": 3,
                "description": "B1091"
              },
              "B1092": {
                "bit": 4,
                "description": "B1092"
              },
              "B1093": {
                "bit": 5,
                "description": "B1093"
              },
              "B1094": {
                "bit": 6,
                "description": "B1094"
              },
              "B1095": {
                "bit": 7,
                "description": "B1095"
              },
              "B1096": {
                "bit": 8,
                "description": "B1096"
              },
              "B1097": {
                "bit": 9,
                "description": "B1097"
              },
              "B1098": {
                "bit": 10,
                "description": "B1098"
              },
              "B1099": {
                "bit": 11,
                "description": "B1099"
              },
              "B1100": {
                "bit": 12,
                "description": "B1100"
              },
              "B1101": {
                "bit": 13,
                "description": "B1101"
              },
              "B1102": {
                "bit": 14,
                "description": "B1102"
              },
              "B1103": {
                "bit": 15,
                "description": "B1103"
              },
              "B1104": {
                "bit": 16,
                "description": "B1104"
              },
              "B1105": {
                "bit": 17,
                "description": "B1105"
              },
              "B1106": {
                "bit": 18,
                "description": "B1106"
              },
              "B1107": {
                "bit": 19,
                "description": "B1107"
              },
              "B1108": {
                "bit": 20,
                "description": "B1108"
              },
              "B1109": {
                "bit": 21,
                "description": "B1109"
              },
              "B1110": {
                "bit": 22,
                "description": "B1110"
              },
              "B1111": {
                "bit": 23,
                "description": "B1111"
              },
              "B1112": {
                "bit": 24,
                "description": "B1112"
              },
              "B1113": {
                "bit": 25,
                "description": "B1113"
              },
              "B1114": {
                "bit": 26,
                "description": "B1114"
              },
              "B1115": {
                "bit": 27,
                "description": "B1115"
              },
              "B1116": {
                "bit": 28,
                "description": "B1116"
              },
              "B1117": {
                "bit": 29,
                "description": "B1117"
              },
              "B1118": {
                "bit": 30,
                "description": "B1118"
              },
              "B1119": {
                "bit": 31,
                "description": "B1119"
              }
            },
            "MPCBB1_VCTR35": {
              "B1120": {
                "bit": 0,
                "description": "B1120"
              },
              "B1121": {
                "bit": 1,
                "description": "B1121"
              },
              "B1122": {
                "bit": 2,
                "description": "B1122"
              },
              "B1123": {
                "bit": 3,
                "description": "B1123"
              },
              "B1124": {
                "bit": 4,
                "description": "B1124"
              },
              "B1125": {
                "bit": 5,
                "description": "B1125"
              },
              "B1126": {
                "bit": 6,
                "description": "B1126"
              },
              "B1127": {
                "bit": 7,
                "description": "B1127"
              },
              "B1128": {
                "bit": 8,
                "description": "B1128"
              },
              "B1129": {
                "bit": 9,
                "description": "B1129"
              },
              "B1130": {
                "bit": 10,
                "description": "B1130"
              },
              "B1131": {
                "bit": 11,
                "description": "B1131"
              },
              "B1132": {
                "bit": 12,
                "description": "B1132"
              },
              "B1133": {
                "bit": 13,
                "description": "B1133"
              },
              "B1134": {
                "bit": 14,
                "description": "B1134"
              },
              "B1135": {
                "bit": 15,
                "description": "B1135"
              },
              "B1136": {
                "bit": 16,
                "description": "B1136"
              },
              "B1137": {
                "bit": 17,
                "description": "B1137"
              },
              "B1138": {
                "bit": 18,
                "description": "B1138"
              },
              "B1139": {
                "bit": 19,
                "description": "B1139"
              },
              "B1140": {
                "bit": 20,
                "description": "B1140"
              },
              "B1141": {
                "bit": 21,
                "description": "B1141"
              },
              "B1142": {
                "bit": 22,
                "description": "B1142"
              },
              "B1143": {
                "bit": 23,
                "description": "B1143"
              },
              "B1144": {
                "bit": 24,
                "description": "B1144"
              },
              "B1145": {
                "bit": 25,
                "description": "B1145"
              },
              "B1146": {
                "bit": 26,
                "description": "B1146"
              },
              "B1147": {
                "bit": 27,
                "description": "B1147"
              },
              "B1148": {
                "bit": 28,
                "description": "B1148"
              },
              "B1149": {
                "bit": 29,
                "description": "B1149"
              },
              "B1150": {
                "bit": 30,
                "description": "B1150"
              },
              "B1151": {
                "bit": 31,
                "description": "B1151"
              }
            },
            "MPCBB1_VCTR36": {
              "B1152": {
                "bit": 0,
                "description": "B1152"
              },
              "B1153": {
                "bit": 1,
                "description": "B1153"
              },
              "B1154": {
                "bit": 2,
                "description": "B1154"
              },
              "B1155": {
                "bit": 3,
                "description": "B1155"
              },
              "B1156": {
                "bit": 4,
                "description": "B1156"
              },
              "B1157": {
                "bit": 5,
                "description": "B1157"
              },
              "B1158": {
                "bit": 6,
                "description": "B1158"
              },
              "B1159": {
                "bit": 7,
                "description": "B1159"
              },
              "B1160": {
                "bit": 8,
                "description": "B1160"
              },
              "B1161": {
                "bit": 9,
                "description": "B1161"
              },
              "B1162": {
                "bit": 10,
                "description": "B1162"
              },
              "B1163": {
                "bit": 11,
                "description": "B1163"
              },
              "B1164": {
                "bit": 12,
                "description": "B1164"
              },
              "B1165": {
                "bit": 13,
                "description": "B1165"
              },
              "B1166": {
                "bit": 14,
                "description": "B1166"
              },
              "B1167": {
                "bit": 15,
                "description": "B1167"
              },
              "B1168": {
                "bit": 16,
                "description": "B1168"
              },
              "B1169": {
                "bit": 17,
                "description": "B1169"
              },
              "B1170": {
                "bit": 18,
                "description": "B1170"
              },
              "B1171": {
                "bit": 19,
                "description": "B1171"
              },
              "B1172": {
                "bit": 20,
                "description": "B1172"
              },
              "B1173": {
                "bit": 21,
                "description": "B1173"
              },
              "B1174": {
                "bit": 22,
                "description": "B1174"
              },
              "B1175": {
                "bit": 23,
                "description": "B1175"
              },
              "B1176": {
                "bit": 24,
                "description": "B1176"
              },
              "B1177": {
                "bit": 25,
                "description": "B1177"
              },
              "B1178": {
                "bit": 26,
                "description": "B1178"
              },
              "B1179": {
                "bit": 27,
                "description": "B1179"
              },
              "B1180": {
                "bit": 28,
                "description": "B1180"
              },
              "B1181": {
                "bit": 29,
                "description": "B1181"
              },
              "B1182": {
                "bit": 30,
                "description": "B1182"
              },
              "B1183": {
                "bit": 31,
                "description": "B1183"
              }
            },
            "MPCBB1_VCTR37": {
              "B1184": {
                "bit": 0,
                "description": "B1184"
              },
              "B1185": {
                "bit": 1,
                "description": "B1185"
              },
              "B1186": {
                "bit": 2,
                "description": "B1186"
              },
              "B1187": {
                "bit": 3,
                "description": "B1187"
              },
              "B1188": {
                "bit": 4,
                "description": "B1188"
              },
              "B1189": {
                "bit": 5,
                "description": "B1189"
              },
              "B1190": {
                "bit": 6,
                "description": "B1190"
              },
              "B1191": {
                "bit": 7,
                "description": "B1191"
              },
              "B1192": {
                "bit": 8,
                "description": "B1192"
              },
              "B1193": {
                "bit": 9,
                "description": "B1193"
              },
              "B1194": {
                "bit": 10,
                "description": "B1194"
              },
              "B1195": {
                "bit": 11,
                "description": "B1195"
              },
              "B1196": {
                "bit": 12,
                "description": "B1196"
              },
              "B1197": {
                "bit": 13,
                "description": "B1197"
              },
              "B1198": {
                "bit": 14,
                "description": "B1198"
              },
              "B1199": {
                "bit": 15,
                "description": "B1199"
              },
              "B1200": {
                "bit": 16,
                "description": "B1200"
              },
              "B1201": {
                "bit": 17,
                "description": "B1201"
              },
              "B1202": {
                "bit": 18,
                "description": "B1202"
              },
              "B1203": {
                "bit": 19,
                "description": "B1203"
              },
              "B1204": {
                "bit": 20,
                "description": "B1204"
              },
              "B1205": {
                "bit": 21,
                "description": "B1205"
              },
              "B1206": {
                "bit": 22,
                "description": "B1206"
              },
              "B1207": {
                "bit": 23,
                "description": "B1207"
              },
              "B1208": {
                "bit": 24,
                "description": "B1208"
              },
              "B1209": {
                "bit": 25,
                "description": "B1209"
              },
              "B1210": {
                "bit": 26,
                "description": "B1210"
              },
              "B1211": {
                "bit": 27,
                "description": "B1211"
              },
              "B1212": {
                "bit": 28,
                "description": "B1212"
              },
              "B1213": {
                "bit": 29,
                "description": "B1213"
              },
              "B1214": {
                "bit": 30,
                "description": "B1214"
              },
              "B1215": {
                "bit": 31,
                "description": "B1215"
              }
            },
            "MPCBB1_VCTR38": {
              "B1216": {
                "bit": 0,
                "description": "B1216"
              },
              "B1217": {
                "bit": 1,
                "description": "B1217"
              },
              "B1218": {
                "bit": 2,
                "description": "B1218"
              },
              "B1219": {
                "bit": 3,
                "description": "B1219"
              },
              "B1220": {
                "bit": 4,
                "description": "B1220"
              },
              "B1221": {
                "bit": 5,
                "description": "B1221"
              },
              "B1222": {
                "bit": 6,
                "description": "B1222"
              },
              "B1223": {
                "bit": 7,
                "description": "B1223"
              },
              "B1224": {
                "bit": 8,
                "description": "B1224"
              },
              "B1225": {
                "bit": 9,
                "description": "B1225"
              },
              "B1226": {
                "bit": 10,
                "description": "B1226"
              },
              "B1227": {
                "bit": 11,
                "description": "B1227"
              },
              "B1228": {
                "bit": 12,
                "description": "B1228"
              },
              "B1229": {
                "bit": 13,
                "description": "B1229"
              },
              "B1230": {
                "bit": 14,
                "description": "B1230"
              },
              "B1231": {
                "bit": 15,
                "description": "B1231"
              },
              "B1232": {
                "bit": 16,
                "description": "B1232"
              },
              "B1233": {
                "bit": 17,
                "description": "B1233"
              },
              "B1234": {
                "bit": 18,
                "description": "B1234"
              },
              "B1235": {
                "bit": 19,
                "description": "B1235"
              },
              "B1236": {
                "bit": 20,
                "description": "B1236"
              },
              "B1237": {
                "bit": 21,
                "description": "B1237"
              },
              "B1238": {
                "bit": 22,
                "description": "B1238"
              },
              "B1239": {
                "bit": 23,
                "description": "B1239"
              },
              "B1240": {
                "bit": 24,
                "description": "B1240"
              },
              "B1241": {
                "bit": 25,
                "description": "B1241"
              },
              "B1242": {
                "bit": 26,
                "description": "B1242"
              },
              "B1243": {
                "bit": 27,
                "description": "B1243"
              },
              "B1244": {
                "bit": 28,
                "description": "B1244"
              },
              "B1245": {
                "bit": 29,
                "description": "B1245"
              },
              "B1246": {
                "bit": 30,
                "description": "B1246"
              },
              "B1247": {
                "bit": 31,
                "description": "B1247"
              }
            },
            "MPCBB1_VCTR39": {
              "B1248": {
                "bit": 0,
                "description": "B1248"
              },
              "B1249": {
                "bit": 1,
                "description": "B1249"
              },
              "B1250": {
                "bit": 2,
                "description": "B1250"
              },
              "B1251": {
                "bit": 3,
                "description": "B1251"
              },
              "B1252": {
                "bit": 4,
                "description": "B1252"
              },
              "B1253": {
                "bit": 5,
                "description": "B1253"
              },
              "B1254": {
                "bit": 6,
                "description": "B1254"
              },
              "B1255": {
                "bit": 7,
                "description": "B1255"
              },
              "B1256": {
                "bit": 8,
                "description": "B1256"
              },
              "B1257": {
                "bit": 9,
                "description": "B1257"
              },
              "B1258": {
                "bit": 10,
                "description": "B1258"
              },
              "B1259": {
                "bit": 11,
                "description": "B1259"
              },
              "B1260": {
                "bit": 12,
                "description": "B1260"
              },
              "B1261": {
                "bit": 13,
                "description": "B1261"
              },
              "B1262": {
                "bit": 14,
                "description": "B1262"
              },
              "B1263": {
                "bit": 15,
                "description": "B1263"
              },
              "B1264": {
                "bit": 16,
                "description": "B1264"
              },
              "B1265": {
                "bit": 17,
                "description": "B1265"
              },
              "B1266": {
                "bit": 18,
                "description": "B1266"
              },
              "B1267": {
                "bit": 19,
                "description": "B1267"
              },
              "B1268": {
                "bit": 20,
                "description": "B1268"
              },
              "B1269": {
                "bit": 21,
                "description": "B1269"
              },
              "B1270": {
                "bit": 22,
                "description": "B1270"
              },
              "B1271": {
                "bit": 23,
                "description": "B1271"
              },
              "B1272": {
                "bit": 24,
                "description": "B1272"
              },
              "B1273": {
                "bit": 25,
                "description": "B1273"
              },
              "B1274": {
                "bit": 26,
                "description": "B1274"
              },
              "B1275": {
                "bit": 27,
                "description": "B1275"
              },
              "B1276": {
                "bit": 28,
                "description": "B1276"
              },
              "B1277": {
                "bit": 29,
                "description": "B1277"
              },
              "B1278": {
                "bit": 30,
                "description": "B1278"
              },
              "B1279": {
                "bit": 31,
                "description": "B1279"
              }
            },
            "MPCBB1_VCTR40": {
              "B1280": {
                "bit": 0,
                "description": "B1280"
              },
              "B1281": {
                "bit": 1,
                "description": "B1281"
              },
              "B1282": {
                "bit": 2,
                "description": "B1282"
              },
              "B1283": {
                "bit": 3,
                "description": "B1283"
              },
              "B1284": {
                "bit": 4,
                "description": "B1284"
              },
              "B1285": {
                "bit": 5,
                "description": "B1285"
              },
              "B1286": {
                "bit": 6,
                "description": "B1286"
              },
              "B1287": {
                "bit": 7,
                "description": "B1287"
              },
              "B1288": {
                "bit": 8,
                "description": "B1288"
              },
              "B1289": {
                "bit": 9,
                "description": "B1289"
              },
              "B1290": {
                "bit": 10,
                "description": "B1290"
              },
              "B1291": {
                "bit": 11,
                "description": "B1291"
              },
              "B1292": {
                "bit": 12,
                "description": "B1292"
              },
              "B1293": {
                "bit": 13,
                "description": "B1293"
              },
              "B1294": {
                "bit": 14,
                "description": "B1294"
              },
              "B1295": {
                "bit": 15,
                "description": "B1295"
              },
              "B1296": {
                "bit": 16,
                "description": "B1296"
              },
              "B1297": {
                "bit": 17,
                "description": "B1297"
              },
              "B1298": {
                "bit": 18,
                "description": "B1298"
              },
              "B1299": {
                "bit": 19,
                "description": "B1299"
              },
              "B1300": {
                "bit": 20,
                "description": "B1300"
              },
              "B1301": {
                "bit": 21,
                "description": "B1301"
              },
              "B1302": {
                "bit": 22,
                "description": "B1302"
              },
              "B1303": {
                "bit": 23,
                "description": "B1303"
              },
              "B1304": {
                "bit": 24,
                "description": "B1304"
              },
              "B1305": {
                "bit": 25,
                "description": "B1305"
              },
              "B1306": {
                "bit": 26,
                "description": "B1306"
              },
              "B1307": {
                "bit": 27,
                "description": "B1307"
              },
              "B1308": {
                "bit": 28,
                "description": "B1308"
              },
              "B1309": {
                "bit": 29,
                "description": "B1309"
              },
              "B1310": {
                "bit": 30,
                "description": "B1310"
              },
              "B1311": {
                "bit": 31,
                "description": "B1311"
              }
            },
            "MPCBB1_VCTR41": {
              "B1312": {
                "bit": 0,
                "description": "B1312"
              },
              "B1313": {
                "bit": 1,
                "description": "B1313"
              },
              "B1314": {
                "bit": 2,
                "description": "B1314"
              },
              "B1315": {
                "bit": 3,
                "description": "B1315"
              },
              "B1316": {
                "bit": 4,
                "description": "B1316"
              },
              "B1317": {
                "bit": 5,
                "description": "B1317"
              },
              "B1318": {
                "bit": 6,
                "description": "B1318"
              },
              "B1319": {
                "bit": 7,
                "description": "B1319"
              },
              "B1320": {
                "bit": 8,
                "description": "B1320"
              },
              "B1321": {
                "bit": 9,
                "description": "B1321"
              },
              "B1322": {
                "bit": 10,
                "description": "B1322"
              },
              "B1323": {
                "bit": 11,
                "description": "B1323"
              },
              "B1324": {
                "bit": 12,
                "description": "B1324"
              },
              "B1325": {
                "bit": 13,
                "description": "B1325"
              },
              "B1326": {
                "bit": 14,
                "description": "B1326"
              },
              "B1327": {
                "bit": 15,
                "description": "B1327"
              },
              "B1328": {
                "bit": 16,
                "description": "B1328"
              },
              "B1329": {
                "bit": 17,
                "description": "B1329"
              },
              "B1330": {
                "bit": 18,
                "description": "B1330"
              },
              "B1331": {
                "bit": 19,
                "description": "B1331"
              },
              "B1332": {
                "bit": 20,
                "description": "B1332"
              },
              "B1333": {
                "bit": 21,
                "description": "B1333"
              },
              "B1334": {
                "bit": 22,
                "description": "B1334"
              },
              "B1335": {
                "bit": 23,
                "description": "B1335"
              },
              "B1336": {
                "bit": 24,
                "description": "B1336"
              },
              "B1337": {
                "bit": 25,
                "description": "B1337"
              },
              "B1338": {
                "bit": 26,
                "description": "B1338"
              },
              "B1339": {
                "bit": 27,
                "description": "B1339"
              },
              "B1340": {
                "bit": 28,
                "description": "B1340"
              },
              "B1341": {
                "bit": 29,
                "description": "B1341"
              },
              "B1342": {
                "bit": 30,
                "description": "B1342"
              },
              "B1343": {
                "bit": 31,
                "description": "B1343"
              }
            },
            "MPCBB1_VCTR42": {
              "B1344": {
                "bit": 0,
                "description": "B1344"
              },
              "B1345": {
                "bit": 1,
                "description": "B1345"
              },
              "B1346": {
                "bit": 2,
                "description": "B1346"
              },
              "B1347": {
                "bit": 3,
                "description": "B1347"
              },
              "B1348": {
                "bit": 4,
                "description": "B1348"
              },
              "B1349": {
                "bit": 5,
                "description": "B1349"
              },
              "B1350": {
                "bit": 6,
                "description": "B1350"
              },
              "B1351": {
                "bit": 7,
                "description": "B1351"
              },
              "B1352": {
                "bit": 8,
                "description": "B1352"
              },
              "B1353": {
                "bit": 9,
                "description": "B1353"
              },
              "B1354": {
                "bit": 10,
                "description": "B1354"
              },
              "B1355": {
                "bit": 11,
                "description": "B1355"
              },
              "B1356": {
                "bit": 12,
                "description": "B1356"
              },
              "B1357": {
                "bit": 13,
                "description": "B1357"
              },
              "B1358": {
                "bit": 14,
                "description": "B1358"
              },
              "B1359": {
                "bit": 15,
                "description": "B1359"
              },
              "B1360": {
                "bit": 16,
                "description": "B1360"
              },
              "B1361": {
                "bit": 17,
                "description": "B1361"
              },
              "B1362": {
                "bit": 18,
                "description": "B1362"
              },
              "B1363": {
                "bit": 19,
                "description": "B1363"
              },
              "B1364": {
                "bit": 20,
                "description": "B1364"
              },
              "B1365": {
                "bit": 21,
                "description": "B1365"
              },
              "B1366": {
                "bit": 22,
                "description": "B1366"
              },
              "B1367": {
                "bit": 23,
                "description": "B1367"
              },
              "B1368": {
                "bit": 24,
                "description": "B1368"
              },
              "B1369": {
                "bit": 25,
                "description": "B1369"
              },
              "B1370": {
                "bit": 26,
                "description": "B1370"
              },
              "B1371": {
                "bit": 27,
                "description": "B1371"
              },
              "B1372": {
                "bit": 28,
                "description": "B1372"
              },
              "B1373": {
                "bit": 29,
                "description": "B1373"
              },
              "B1374": {
                "bit": 30,
                "description": "B1374"
              },
              "B1375": {
                "bit": 31,
                "description": "B1375"
              }
            },
            "MPCBB1_VCTR43": {
              "B1376": {
                "bit": 0,
                "description": "B1376"
              },
              "B1377": {
                "bit": 1,
                "description": "B1377"
              },
              "B1378": {
                "bit": 2,
                "description": "B1378"
              },
              "B1379": {
                "bit": 3,
                "description": "B1379"
              },
              "B1380": {
                "bit": 4,
                "description": "B1380"
              },
              "B1381": {
                "bit": 5,
                "description": "B1381"
              },
              "B1382": {
                "bit": 6,
                "description": "B1382"
              },
              "B1383": {
                "bit": 7,
                "description": "B1383"
              },
              "B1384": {
                "bit": 8,
                "description": "B1384"
              },
              "B1385": {
                "bit": 9,
                "description": "B1385"
              },
              "B1386": {
                "bit": 10,
                "description": "B1386"
              },
              "B1387": {
                "bit": 11,
                "description": "B1387"
              },
              "B1388": {
                "bit": 12,
                "description": "B1388"
              },
              "B1389": {
                "bit": 13,
                "description": "B1389"
              },
              "B1390": {
                "bit": 14,
                "description": "B1390"
              },
              "B1391": {
                "bit": 15,
                "description": "B1391"
              },
              "B1392": {
                "bit": 16,
                "description": "B1392"
              },
              "B1393": {
                "bit": 17,
                "description": "B1393"
              },
              "B1394": {
                "bit": 18,
                "description": "B1394"
              },
              "B1395": {
                "bit": 19,
                "description": "B1395"
              },
              "B1396": {
                "bit": 20,
                "description": "B1396"
              },
              "B1397": {
                "bit": 21,
                "description": "B1397"
              },
              "B1398": {
                "bit": 22,
                "description": "B1398"
              },
              "B1399": {
                "bit": 23,
                "description": "B1399"
              },
              "B1400": {
                "bit": 24,
                "description": "B1400"
              },
              "B1401": {
                "bit": 25,
                "description": "B1401"
              },
              "B1402": {
                "bit": 26,
                "description": "B1402"
              },
              "B1403": {
                "bit": 27,
                "description": "B1403"
              },
              "B1404": {
                "bit": 28,
                "description": "B1404"
              },
              "B1405": {
                "bit": 29,
                "description": "B1405"
              },
              "B1406": {
                "bit": 30,
                "description": "B1406"
              },
              "B1407": {
                "bit": 31,
                "description": "B1407"
              }
            },
            "MPCBB1_VCTR44": {
              "B1408": {
                "bit": 0,
                "description": "B1408"
              },
              "B1409": {
                "bit": 1,
                "description": "B1409"
              },
              "B1410": {
                "bit": 2,
                "description": "B1410"
              },
              "B1411": {
                "bit": 3,
                "description": "B1411"
              },
              "B1412": {
                "bit": 4,
                "description": "B1412"
              },
              "B1413": {
                "bit": 5,
                "description": "B1413"
              },
              "B1414": {
                "bit": 6,
                "description": "B1414"
              },
              "B1415": {
                "bit": 7,
                "description": "B1415"
              },
              "B1416": {
                "bit": 8,
                "description": "B1416"
              },
              "B1417": {
                "bit": 9,
                "description": "B1417"
              },
              "B1418": {
                "bit": 10,
                "description": "B1418"
              },
              "B1419": {
                "bit": 11,
                "description": "B1419"
              },
              "B1420": {
                "bit": 12,
                "description": "B1420"
              },
              "B1421": {
                "bit": 13,
                "description": "B1421"
              },
              "B1422": {
                "bit": 14,
                "description": "B1422"
              },
              "B1423": {
                "bit": 15,
                "description": "B1423"
              },
              "B1424": {
                "bit": 16,
                "description": "B1424"
              },
              "B1425": {
                "bit": 17,
                "description": "B1425"
              },
              "B1426": {
                "bit": 18,
                "description": "B1426"
              },
              "B1427": {
                "bit": 19,
                "description": "B1427"
              },
              "B1428": {
                "bit": 20,
                "description": "B1428"
              },
              "B1429": {
                "bit": 21,
                "description": "B1429"
              },
              "B1430": {
                "bit": 22,
                "description": "B1430"
              },
              "B1431": {
                "bit": 23,
                "description": "B1431"
              },
              "B1432": {
                "bit": 24,
                "description": "B1432"
              },
              "B1433": {
                "bit": 25,
                "description": "B1433"
              },
              "B1434": {
                "bit": 26,
                "description": "B1434"
              },
              "B1435": {
                "bit": 27,
                "description": "B1435"
              },
              "B1436": {
                "bit": 28,
                "description": "B1436"
              },
              "B1437": {
                "bit": 29,
                "description": "B1437"
              },
              "B1438": {
                "bit": 30,
                "description": "B1438"
              },
              "B1439": {
                "bit": 31,
                "description": "B1439"
              }
            },
            "MPCBB1_VCTR45": {
              "B1440": {
                "bit": 0,
                "description": "B1440"
              },
              "B1441": {
                "bit": 1,
                "description": "B1441"
              },
              "B1442": {
                "bit": 2,
                "description": "B1442"
              },
              "B1443": {
                "bit": 3,
                "description": "B1443"
              },
              "B1444": {
                "bit": 4,
                "description": "B1444"
              },
              "B1445": {
                "bit": 5,
                "description": "B1445"
              },
              "B1446": {
                "bit": 6,
                "description": "B1446"
              },
              "B1447": {
                "bit": 7,
                "description": "B1447"
              },
              "B1448": {
                "bit": 8,
                "description": "B1448"
              },
              "B1449": {
                "bit": 9,
                "description": "B1449"
              },
              "B1450": {
                "bit": 10,
                "description": "B1450"
              },
              "B1451": {
                "bit": 11,
                "description": "B1451"
              },
              "B1452": {
                "bit": 12,
                "description": "B1452"
              },
              "B1453": {
                "bit": 13,
                "description": "B1453"
              },
              "B1454": {
                "bit": 14,
                "description": "B1454"
              },
              "B1455": {
                "bit": 15,
                "description": "B1455"
              },
              "B1456": {
                "bit": 16,
                "description": "B1456"
              },
              "B1457": {
                "bit": 17,
                "description": "B1457"
              },
              "B1458": {
                "bit": 18,
                "description": "B1458"
              },
              "B1459": {
                "bit": 19,
                "description": "B1459"
              },
              "B1460": {
                "bit": 20,
                "description": "B1460"
              },
              "B1461": {
                "bit": 21,
                "description": "B1461"
              },
              "B1462": {
                "bit": 22,
                "description": "B1462"
              },
              "B1463": {
                "bit": 23,
                "description": "B1463"
              },
              "B1464": {
                "bit": 24,
                "description": "B1464"
              },
              "B1465": {
                "bit": 25,
                "description": "B1465"
              },
              "B1466": {
                "bit": 26,
                "description": "B1466"
              },
              "B1467": {
                "bit": 27,
                "description": "B1467"
              },
              "B1468": {
                "bit": 28,
                "description": "B1468"
              },
              "B1469": {
                "bit": 29,
                "description": "B1469"
              },
              "B1470": {
                "bit": 30,
                "description": "B1470"
              },
              "B1471": {
                "bit": 31,
                "description": "B1471"
              }
            },
            "MPCBB1_VCTR46": {
              "B1472": {
                "bit": 0,
                "description": "B1472"
              },
              "B1473": {
                "bit": 1,
                "description": "B1473"
              },
              "B1474": {
                "bit": 2,
                "description": "B1474"
              },
              "B1475": {
                "bit": 3,
                "description": "B1475"
              },
              "B1476": {
                "bit": 4,
                "description": "B1476"
              },
              "B1477": {
                "bit": 5,
                "description": "B1477"
              },
              "B1478": {
                "bit": 6,
                "description": "B1478"
              },
              "B1479": {
                "bit": 7,
                "description": "B1479"
              },
              "B1480": {
                "bit": 8,
                "description": "B1480"
              },
              "B1481": {
                "bit": 9,
                "description": "B1481"
              },
              "B1482": {
                "bit": 10,
                "description": "B1482"
              },
              "B1483": {
                "bit": 11,
                "description": "B1483"
              },
              "B1484": {
                "bit": 12,
                "description": "B1484"
              },
              "B1485": {
                "bit": 13,
                "description": "B1485"
              },
              "B1486": {
                "bit": 14,
                "description": "B1486"
              },
              "B1487": {
                "bit": 15,
                "description": "B1487"
              },
              "B1488": {
                "bit": 16,
                "description": "B1488"
              },
              "B1489": {
                "bit": 17,
                "description": "B1489"
              },
              "B1490": {
                "bit": 18,
                "description": "B1490"
              },
              "B1491": {
                "bit": 19,
                "description": "B1491"
              },
              "B1492": {
                "bit": 20,
                "description": "B1492"
              },
              "B1493": {
                "bit": 21,
                "description": "B1493"
              },
              "B1494": {
                "bit": 22,
                "description": "B1494"
              },
              "B1495": {
                "bit": 23,
                "description": "B1495"
              },
              "B1496": {
                "bit": 24,
                "description": "B1496"
              },
              "B1497": {
                "bit": 25,
                "description": "B1497"
              },
              "B1498": {
                "bit": 26,
                "description": "B1498"
              },
              "B1499": {
                "bit": 27,
                "description": "B1499"
              },
              "B1500": {
                "bit": 28,
                "description": "B1500"
              },
              "B1501": {
                "bit": 29,
                "description": "B1501"
              },
              "B1502": {
                "bit": 30,
                "description": "B1502"
              },
              "B1503": {
                "bit": 31,
                "description": "B1503"
              }
            },
            "MPCBB1_VCTR47": {
              "B1504": {
                "bit": 0,
                "description": "B1504"
              },
              "B1505": {
                "bit": 1,
                "description": "B1505"
              },
              "B1506": {
                "bit": 2,
                "description": "B1506"
              },
              "B1507": {
                "bit": 3,
                "description": "B1507"
              },
              "B1508": {
                "bit": 4,
                "description": "B1508"
              },
              "B1509": {
                "bit": 5,
                "description": "B1509"
              },
              "B1510": {
                "bit": 6,
                "description": "B1510"
              },
              "B1511": {
                "bit": 7,
                "description": "B1511"
              },
              "B1512": {
                "bit": 8,
                "description": "B1512"
              },
              "B1513": {
                "bit": 9,
                "description": "B1513"
              },
              "B1514": {
                "bit": 10,
                "description": "B1514"
              },
              "B1515": {
                "bit": 11,
                "description": "B1515"
              },
              "B1516": {
                "bit": 12,
                "description": "B1516"
              },
              "B1517": {
                "bit": 13,
                "description": "B1517"
              },
              "B1518": {
                "bit": 14,
                "description": "B1518"
              },
              "B1519": {
                "bit": 15,
                "description": "B1519"
              },
              "B1520": {
                "bit": 16,
                "description": "B1520"
              },
              "B1521": {
                "bit": 17,
                "description": "B1521"
              },
              "B1522": {
                "bit": 18,
                "description": "B1522"
              },
              "B1523": {
                "bit": 19,
                "description": "B1523"
              },
              "B1524": {
                "bit": 20,
                "description": "B1524"
              },
              "B1525": {
                "bit": 21,
                "description": "B1525"
              },
              "B1526": {
                "bit": 22,
                "description": "B1526"
              },
              "B1527": {
                "bit": 23,
                "description": "B1527"
              },
              "B1528": {
                "bit": 24,
                "description": "B1528"
              },
              "B1529": {
                "bit": 25,
                "description": "B1529"
              },
              "B1530": {
                "bit": 26,
                "description": "B1530"
              },
              "B1531": {
                "bit": 27,
                "description": "B1531"
              },
              "B1532": {
                "bit": 28,
                "description": "B1532"
              },
              "B1533": {
                "bit": 29,
                "description": "B1533"
              },
              "B1534": {
                "bit": 30,
                "description": "B1534"
              },
              "B1535": {
                "bit": 31,
                "description": "B1535"
              }
            },
            "MPCBB1_VCTR48": {
              "B1536": {
                "bit": 0,
                "description": "B1536"
              },
              "B1537": {
                "bit": 1,
                "description": "B1537"
              },
              "B1538": {
                "bit": 2,
                "description": "B1538"
              },
              "B1539": {
                "bit": 3,
                "description": "B1539"
              },
              "B1540": {
                "bit": 4,
                "description": "B1540"
              },
              "B1541": {
                "bit": 5,
                "description": "B1541"
              },
              "B1542": {
                "bit": 6,
                "description": "B1542"
              },
              "B1543": {
                "bit": 7,
                "description": "B1543"
              },
              "B1544": {
                "bit": 8,
                "description": "B1544"
              },
              "B1545": {
                "bit": 9,
                "description": "B1545"
              },
              "B1546": {
                "bit": 10,
                "description": "B1546"
              },
              "B1547": {
                "bit": 11,
                "description": "B1547"
              },
              "B1548": {
                "bit": 12,
                "description": "B1548"
              },
              "B1549": {
                "bit": 13,
                "description": "B1549"
              },
              "B1550": {
                "bit": 14,
                "description": "B1550"
              },
              "B1551": {
                "bit": 15,
                "description": "B1551"
              },
              "B1552": {
                "bit": 16,
                "description": "B1552"
              },
              "B1553": {
                "bit": 17,
                "description": "B1553"
              },
              "B1554": {
                "bit": 18,
                "description": "B1554"
              },
              "B1555": {
                "bit": 19,
                "description": "B1555"
              },
              "B1556": {
                "bit": 20,
                "description": "B1556"
              },
              "B1557": {
                "bit": 21,
                "description": "B1557"
              },
              "B1558": {
                "bit": 22,
                "description": "B1558"
              },
              "B1559": {
                "bit": 23,
                "description": "B1559"
              },
              "B1560": {
                "bit": 24,
                "description": "B1560"
              },
              "B1561": {
                "bit": 25,
                "description": "B1561"
              },
              "B1562": {
                "bit": 26,
                "description": "B1562"
              },
              "B1563": {
                "bit": 27,
                "description": "B1563"
              },
              "B1564": {
                "bit": 28,
                "description": "B1564"
              },
              "B1565": {
                "bit": 29,
                "description": "B1565"
              },
              "B1566": {
                "bit": 30,
                "description": "B1566"
              },
              "B1567": {
                "bit": 31,
                "description": "B1567"
              }
            },
            "MPCBB1_VCTR49": {
              "B1568": {
                "bit": 0,
                "description": "B1568"
              },
              "B1569": {
                "bit": 1,
                "description": "B1569"
              },
              "B1570": {
                "bit": 2,
                "description": "B1570"
              },
              "B1571": {
                "bit": 3,
                "description": "B1571"
              },
              "B1572": {
                "bit": 4,
                "description": "B1572"
              },
              "B1573": {
                "bit": 5,
                "description": "B1573"
              },
              "B1574": {
                "bit": 6,
                "description": "B1574"
              },
              "B1575": {
                "bit": 7,
                "description": "B1575"
              },
              "B1576": {
                "bit": 8,
                "description": "B1576"
              },
              "B1577": {
                "bit": 9,
                "description": "B1577"
              },
              "B1578": {
                "bit": 10,
                "description": "B1578"
              },
              "B1579": {
                "bit": 11,
                "description": "B1579"
              },
              "B1580": {
                "bit": 12,
                "description": "B1580"
              },
              "B1581": {
                "bit": 13,
                "description": "B1581"
              },
              "B1582": {
                "bit": 14,
                "description": "B1582"
              },
              "B1583": {
                "bit": 15,
                "description": "B1583"
              },
              "B1584": {
                "bit": 16,
                "description": "B1584"
              },
              "B1585": {
                "bit": 17,
                "description": "B1585"
              },
              "B1586": {
                "bit": 18,
                "description": "B1586"
              },
              "B1587": {
                "bit": 19,
                "description": "B1587"
              },
              "B1588": {
                "bit": 20,
                "description": "B1588"
              },
              "B1589": {
                "bit": 21,
                "description": "B1589"
              },
              "B1590": {
                "bit": 22,
                "description": "B1590"
              },
              "B1591": {
                "bit": 23,
                "description": "B1591"
              },
              "B1592": {
                "bit": 24,
                "description": "B1592"
              },
              "B1593": {
                "bit": 25,
                "description": "B1593"
              },
              "B1594": {
                "bit": 26,
                "description": "B1594"
              },
              "B1595": {
                "bit": 27,
                "description": "B1595"
              },
              "B1596": {
                "bit": 28,
                "description": "B1596"
              },
              "B1597": {
                "bit": 29,
                "description": "B1597"
              },
              "B1598": {
                "bit": 30,
                "description": "B1598"
              },
              "B1599": {
                "bit": 31,
                "description": "B1599"
              }
            },
            "MPCBB1_VCTR50": {
              "B1600": {
                "bit": 0,
                "description": "B1600"
              },
              "B1601": {
                "bit": 1,
                "description": "B1601"
              },
              "B1602": {
                "bit": 2,
                "description": "B1602"
              },
              "B1603": {
                "bit": 3,
                "description": "B1603"
              },
              "B1604": {
                "bit": 4,
                "description": "B1604"
              },
              "B1605": {
                "bit": 5,
                "description": "B1605"
              },
              "B1606": {
                "bit": 6,
                "description": "B1606"
              },
              "B1607": {
                "bit": 7,
                "description": "B1607"
              },
              "B1608": {
                "bit": 8,
                "description": "B1608"
              },
              "B1609": {
                "bit": 9,
                "description": "B1609"
              },
              "B1610": {
                "bit": 10,
                "description": "B1610"
              },
              "B1611": {
                "bit": 11,
                "description": "B1611"
              },
              "B1612": {
                "bit": 12,
                "description": "B1612"
              },
              "B1613": {
                "bit": 13,
                "description": "B1613"
              },
              "B1614": {
                "bit": 14,
                "description": "B1614"
              },
              "B1615": {
                "bit": 15,
                "description": "B1615"
              },
              "B1616": {
                "bit": 16,
                "description": "B1616"
              },
              "B1617": {
                "bit": 17,
                "description": "B1617"
              },
              "B1618": {
                "bit": 18,
                "description": "B1618"
              },
              "B1619": {
                "bit": 19,
                "description": "B1619"
              },
              "B1620": {
                "bit": 20,
                "description": "B1620"
              },
              "B1621": {
                "bit": 21,
                "description": "B1621"
              },
              "B1622": {
                "bit": 22,
                "description": "B1622"
              },
              "B1623": {
                "bit": 23,
                "description": "B1623"
              },
              "B1624": {
                "bit": 24,
                "description": "B1624"
              },
              "B1625": {
                "bit": 25,
                "description": "B1625"
              },
              "B1626": {
                "bit": 26,
                "description": "B1626"
              },
              "B1627": {
                "bit": 27,
                "description": "B1627"
              },
              "B1628": {
                "bit": 28,
                "description": "B1628"
              },
              "B1629": {
                "bit": 29,
                "description": "B1629"
              },
              "B1630": {
                "bit": 30,
                "description": "B1630"
              },
              "B1631": {
                "bit": 31,
                "description": "B1631"
              }
            },
            "MPCBB1_VCTR51": {
              "B1632": {
                "bit": 0,
                "description": "B1632"
              },
              "B1633": {
                "bit": 1,
                "description": "B1633"
              },
              "B1634": {
                "bit": 2,
                "description": "B1634"
              },
              "B1635": {
                "bit": 3,
                "description": "B1635"
              },
              "B1636": {
                "bit": 4,
                "description": "B1636"
              },
              "B1637": {
                "bit": 5,
                "description": "B1637"
              },
              "B1638": {
                "bit": 6,
                "description": "B1638"
              },
              "B1639": {
                "bit": 7,
                "description": "B1639"
              },
              "B1640": {
                "bit": 8,
                "description": "B1640"
              },
              "B1641": {
                "bit": 9,
                "description": "B1641"
              },
              "B1642": {
                "bit": 10,
                "description": "B1642"
              },
              "B1643": {
                "bit": 11,
                "description": "B1643"
              },
              "B1644": {
                "bit": 12,
                "description": "B1644"
              },
              "B1645": {
                "bit": 13,
                "description": "B1645"
              },
              "B1646": {
                "bit": 14,
                "description": "B1646"
              },
              "B1647": {
                "bit": 15,
                "description": "B1647"
              },
              "B1648": {
                "bit": 16,
                "description": "B1648"
              },
              "B1649": {
                "bit": 17,
                "description": "B1649"
              },
              "B1650": {
                "bit": 18,
                "description": "B1650"
              },
              "B1651": {
                "bit": 19,
                "description": "B1651"
              },
              "B1652": {
                "bit": 20,
                "description": "B1652"
              },
              "B1653": {
                "bit": 21,
                "description": "B1653"
              },
              "B1654": {
                "bit": 22,
                "description": "B1654"
              },
              "B1655": {
                "bit": 23,
                "description": "B1655"
              },
              "B1656": {
                "bit": 24,
                "description": "B1656"
              },
              "B1657": {
                "bit": 25,
                "description": "B1657"
              },
              "B1658": {
                "bit": 26,
                "description": "B1658"
              },
              "B1659": {
                "bit": 27,
                "description": "B1659"
              },
              "B1660": {
                "bit": 28,
                "description": "B1660"
              },
              "B1661": {
                "bit": 29,
                "description": "B1661"
              },
              "B1662": {
                "bit": 30,
                "description": "B1662"
              },
              "B1663": {
                "bit": 31,
                "description": "B1663"
              }
            },
            "MPCBB1_VCTR52": {
              "B1664": {
                "bit": 0,
                "description": "B1664"
              },
              "B1665": {
                "bit": 1,
                "description": "B1665"
              },
              "B1666": {
                "bit": 2,
                "description": "B1666"
              },
              "B1667": {
                "bit": 3,
                "description": "B1667"
              },
              "B1668": {
                "bit": 4,
                "description": "B1668"
              },
              "B1669": {
                "bit": 5,
                "description": "B1669"
              },
              "B1670": {
                "bit": 6,
                "description": "B1670"
              },
              "B1671": {
                "bit": 7,
                "description": "B1671"
              },
              "B1672": {
                "bit": 8,
                "description": "B1672"
              },
              "B1673": {
                "bit": 9,
                "description": "B1673"
              },
              "B1674": {
                "bit": 10,
                "description": "B1674"
              },
              "B1675": {
                "bit": 11,
                "description": "B1675"
              },
              "B1676": {
                "bit": 12,
                "description": "B1676"
              },
              "B1677": {
                "bit": 13,
                "description": "B1677"
              },
              "B1678": {
                "bit": 14,
                "description": "B1678"
              },
              "B1679": {
                "bit": 15,
                "description": "B1679"
              },
              "B1680": {
                "bit": 16,
                "description": "B1680"
              },
              "B1681": {
                "bit": 17,
                "description": "B1681"
              },
              "B1682": {
                "bit": 18,
                "description": "B1682"
              },
              "B1683": {
                "bit": 19,
                "description": "B1683"
              },
              "B1684": {
                "bit": 20,
                "description": "B1684"
              },
              "B1685": {
                "bit": 21,
                "description": "B1685"
              },
              "B1686": {
                "bit": 22,
                "description": "B1686"
              },
              "B1687": {
                "bit": 23,
                "description": "B1687"
              },
              "B1688": {
                "bit": 24,
                "description": "B1688"
              },
              "B1689": {
                "bit": 25,
                "description": "B1689"
              },
              "B1690": {
                "bit": 26,
                "description": "B1690"
              },
              "B1691": {
                "bit": 27,
                "description": "B1691"
              },
              "B1692": {
                "bit": 28,
                "description": "B1692"
              },
              "B1693": {
                "bit": 29,
                "description": "B1693"
              },
              "B1694": {
                "bit": 30,
                "description": "B1694"
              },
              "B1695": {
                "bit": 31,
                "description": "B1695"
              }
            },
            "MPCBB1_VCTR53": {
              "B1696": {
                "bit": 0,
                "description": "B1696"
              },
              "B1697": {
                "bit": 1,
                "description": "B1697"
              },
              "B1698": {
                "bit": 2,
                "description": "B1698"
              },
              "B1699": {
                "bit": 3,
                "description": "B1699"
              },
              "B1700": {
                "bit": 4,
                "description": "B1700"
              },
              "B1701": {
                "bit": 5,
                "description": "B1701"
              },
              "B1702": {
                "bit": 6,
                "description": "B1702"
              },
              "B1703": {
                "bit": 7,
                "description": "B1703"
              },
              "B1704": {
                "bit": 8,
                "description": "B1704"
              },
              "B1705": {
                "bit": 9,
                "description": "B1705"
              },
              "B1706": {
                "bit": 10,
                "description": "B1706"
              },
              "B1707": {
                "bit": 11,
                "description": "B1707"
              },
              "B1708": {
                "bit": 12,
                "description": "B1708"
              },
              "B1709": {
                "bit": 13,
                "description": "B1709"
              },
              "B1710": {
                "bit": 14,
                "description": "B1710"
              },
              "B1711": {
                "bit": 15,
                "description": "B1711"
              },
              "B1712": {
                "bit": 16,
                "description": "B1712"
              },
              "B1713": {
                "bit": 17,
                "description": "B1713"
              },
              "B1714": {
                "bit": 18,
                "description": "B1714"
              },
              "B1715": {
                "bit": 19,
                "description": "B1715"
              },
              "B1716": {
                "bit": 20,
                "description": "B1716"
              },
              "B1717": {
                "bit": 21,
                "description": "B1717"
              },
              "B1718": {
                "bit": 22,
                "description": "B1718"
              },
              "B1719": {
                "bit": 23,
                "description": "B1719"
              },
              "B1720": {
                "bit": 24,
                "description": "B1720"
              },
              "B1721": {
                "bit": 25,
                "description": "B1721"
              },
              "B1722": {
                "bit": 26,
                "description": "B1722"
              },
              "B1723": {
                "bit": 27,
                "description": "B1723"
              },
              "B1724": {
                "bit": 28,
                "description": "B1724"
              },
              "B1725": {
                "bit": 29,
                "description": "B1725"
              },
              "B1726": {
                "bit": 30,
                "description": "B1726"
              },
              "B1727": {
                "bit": 31,
                "description": "B1727"
              }
            },
            "MPCBB1_VCTR54": {
              "B1728": {
                "bit": 0,
                "description": "B1728"
              },
              "B1729": {
                "bit": 1,
                "description": "B1729"
              },
              "B1730": {
                "bit": 2,
                "description": "B1730"
              },
              "B1731": {
                "bit": 3,
                "description": "B1731"
              },
              "B1732": {
                "bit": 4,
                "description": "B1732"
              },
              "B1733": {
                "bit": 5,
                "description": "B1733"
              },
              "B1734": {
                "bit": 6,
                "description": "B1734"
              },
              "B1735": {
                "bit": 7,
                "description": "B1735"
              },
              "B1736": {
                "bit": 8,
                "description": "B1736"
              },
              "B1737": {
                "bit": 9,
                "description": "B1737"
              },
              "B1738": {
                "bit": 10,
                "description": "B1738"
              },
              "B1739": {
                "bit": 11,
                "description": "B1739"
              },
              "B1740": {
                "bit": 12,
                "description": "B1740"
              },
              "B1741": {
                "bit": 13,
                "description": "B1741"
              },
              "B1742": {
                "bit": 14,
                "description": "B1742"
              },
              "B1743": {
                "bit": 15,
                "description": "B1743"
              },
              "B1744": {
                "bit": 16,
                "description": "B1744"
              },
              "B1745": {
                "bit": 17,
                "description": "B1745"
              },
              "B1746": {
                "bit": 18,
                "description": "B1746"
              },
              "B1747": {
                "bit": 19,
                "description": "B1747"
              },
              "B1748": {
                "bit": 20,
                "description": "B1748"
              },
              "B1749": {
                "bit": 21,
                "description": "B1749"
              },
              "B1750": {
                "bit": 22,
                "description": "B1750"
              },
              "B1751": {
                "bit": 23,
                "description": "B1751"
              },
              "B1752": {
                "bit": 24,
                "description": "B1752"
              },
              "B1753": {
                "bit": 25,
                "description": "B1753"
              },
              "B1754": {
                "bit": 26,
                "description": "B1754"
              },
              "B1755": {
                "bit": 27,
                "description": "B1755"
              },
              "B1756": {
                "bit": 28,
                "description": "B1756"
              },
              "B1757": {
                "bit": 29,
                "description": "B1757"
              },
              "B1758": {
                "bit": 30,
                "description": "B1758"
              },
              "B1759": {
                "bit": 31,
                "description": "B1759"
              }
            },
            "MPCBB1_VCTR55": {
              "B1760": {
                "bit": 0,
                "description": "B1760"
              },
              "B1761": {
                "bit": 1,
                "description": "B1761"
              },
              "B1762": {
                "bit": 2,
                "description": "B1762"
              },
              "B1763": {
                "bit": 3,
                "description": "B1763"
              },
              "B1764": {
                "bit": 4,
                "description": "B1764"
              },
              "B1765": {
                "bit": 5,
                "description": "B1765"
              },
              "B1766": {
                "bit": 6,
                "description": "B1766"
              },
              "B1767": {
                "bit": 7,
                "description": "B1767"
              },
              "B1768": {
                "bit": 8,
                "description": "B1768"
              },
              "B1769": {
                "bit": 9,
                "description": "B1769"
              },
              "B1770": {
                "bit": 10,
                "description": "B1770"
              },
              "B1771": {
                "bit": 11,
                "description": "B1771"
              },
              "B1772": {
                "bit": 12,
                "description": "B1772"
              },
              "B1773": {
                "bit": 13,
                "description": "B1773"
              },
              "B1774": {
                "bit": 14,
                "description": "B1774"
              },
              "B1775": {
                "bit": 15,
                "description": "B1775"
              },
              "B1776": {
                "bit": 16,
                "description": "B1776"
              },
              "B1777": {
                "bit": 17,
                "description": "B1777"
              },
              "B1778": {
                "bit": 18,
                "description": "B1778"
              },
              "B1779": {
                "bit": 19,
                "description": "B1779"
              },
              "B1780": {
                "bit": 20,
                "description": "B1780"
              },
              "B1781": {
                "bit": 21,
                "description": "B1781"
              },
              "B1782": {
                "bit": 22,
                "description": "B1782"
              },
              "B1783": {
                "bit": 23,
                "description": "B1783"
              },
              "B1784": {
                "bit": 24,
                "description": "B1784"
              },
              "B1785": {
                "bit": 25,
                "description": "B1785"
              },
              "B1786": {
                "bit": 26,
                "description": "B1786"
              },
              "B1787": {
                "bit": 27,
                "description": "B1787"
              },
              "B1788": {
                "bit": 28,
                "description": "B1788"
              },
              "B1789": {
                "bit": 29,
                "description": "B1789"
              },
              "B1790": {
                "bit": 30,
                "description": "B1790"
              },
              "B1791": {
                "bit": 31,
                "description": "B1791"
              }
            },
            "MPCBB1_VCTR56": {
              "B1792": {
                "bit": 0,
                "description": "B1792"
              },
              "B1793": {
                "bit": 1,
                "description": "B1793"
              },
              "B1794": {
                "bit": 2,
                "description": "B1794"
              },
              "B1795": {
                "bit": 3,
                "description": "B1795"
              },
              "B1796": {
                "bit": 4,
                "description": "B1796"
              },
              "B1797": {
                "bit": 5,
                "description": "B1797"
              },
              "B1798": {
                "bit": 6,
                "description": "B1798"
              },
              "B1799": {
                "bit": 7,
                "description": "B1799"
              },
              "B1800": {
                "bit": 8,
                "description": "B1800"
              },
              "B1801": {
                "bit": 9,
                "description": "B1801"
              },
              "B1802": {
                "bit": 10,
                "description": "B1802"
              },
              "B1803": {
                "bit": 11,
                "description": "B1803"
              },
              "B1804": {
                "bit": 12,
                "description": "B1804"
              },
              "B1805": {
                "bit": 13,
                "description": "B1805"
              },
              "B1806": {
                "bit": 14,
                "description": "B1806"
              },
              "B1807": {
                "bit": 15,
                "description": "B1807"
              },
              "B1808": {
                "bit": 16,
                "description": "B1808"
              },
              "B1809": {
                "bit": 17,
                "description": "B1809"
              },
              "B1810": {
                "bit": 18,
                "description": "B1810"
              },
              "B1811": {
                "bit": 19,
                "description": "B1811"
              },
              "B1812": {
                "bit": 20,
                "description": "B1812"
              },
              "B1813": {
                "bit": 21,
                "description": "B1813"
              },
              "B1814": {
                "bit": 22,
                "description": "B1814"
              },
              "B1815": {
                "bit": 23,
                "description": "B1815"
              },
              "B1816": {
                "bit": 24,
                "description": "B1816"
              },
              "B1817": {
                "bit": 25,
                "description": "B1817"
              },
              "B1818": {
                "bit": 26,
                "description": "B1818"
              },
              "B1819": {
                "bit": 27,
                "description": "B1819"
              },
              "B1820": {
                "bit": 28,
                "description": "B1820"
              },
              "B1821": {
                "bit": 29,
                "description": "B1821"
              },
              "B1822": {
                "bit": 30,
                "description": "B1822"
              },
              "B1823": {
                "bit": 31,
                "description": "B1823"
              }
            },
            "MPCBB1_VCTR57": {
              "B1824": {
                "bit": 0,
                "description": "B1824"
              },
              "B1825": {
                "bit": 1,
                "description": "B1825"
              },
              "B1826": {
                "bit": 2,
                "description": "B1826"
              },
              "B1827": {
                "bit": 3,
                "description": "B1827"
              },
              "B1828": {
                "bit": 4,
                "description": "B1828"
              },
              "B1829": {
                "bit": 5,
                "description": "B1829"
              },
              "B1830": {
                "bit": 6,
                "description": "B1830"
              },
              "B1831": {
                "bit": 7,
                "description": "B1831"
              },
              "B1832": {
                "bit": 8,
                "description": "B1832"
              },
              "B1833": {
                "bit": 9,
                "description": "B1833"
              },
              "B1834": {
                "bit": 10,
                "description": "B1834"
              },
              "B1835": {
                "bit": 11,
                "description": "B1835"
              },
              "B1836": {
                "bit": 12,
                "description": "B1836"
              },
              "B1837": {
                "bit": 13,
                "description": "B1837"
              },
              "B1838": {
                "bit": 14,
                "description": "B1838"
              },
              "B1839": {
                "bit": 15,
                "description": "B1839"
              },
              "B1840": {
                "bit": 16,
                "description": "B1840"
              },
              "B1841": {
                "bit": 17,
                "description": "B1841"
              },
              "B1842": {
                "bit": 18,
                "description": "B1842"
              },
              "B1843": {
                "bit": 19,
                "description": "B1843"
              },
              "B1844": {
                "bit": 20,
                "description": "B1844"
              },
              "B1845": {
                "bit": 21,
                "description": "B1845"
              },
              "B1846": {
                "bit": 22,
                "description": "B1846"
              },
              "B1847": {
                "bit": 23,
                "description": "B1847"
              },
              "B1848": {
                "bit": 24,
                "description": "B1848"
              },
              "B1849": {
                "bit": 25,
                "description": "B1849"
              },
              "B1850": {
                "bit": 26,
                "description": "B1850"
              },
              "B1851": {
                "bit": 27,
                "description": "B1851"
              },
              "B1852": {
                "bit": 28,
                "description": "B1852"
              },
              "B1853": {
                "bit": 29,
                "description": "B1853"
              },
              "B1854": {
                "bit": 30,
                "description": "B1854"
              },
              "B1855": {
                "bit": 31,
                "description": "B1855"
              }
            },
            "MPCBB1_VCTR58": {
              "B1856": {
                "bit": 0,
                "description": "B1856"
              },
              "B1857": {
                "bit": 1,
                "description": "B1857"
              },
              "B1858": {
                "bit": 2,
                "description": "B1858"
              },
              "B1859": {
                "bit": 3,
                "description": "B1859"
              },
              "B1860": {
                "bit": 4,
                "description": "B1860"
              },
              "B1861": {
                "bit": 5,
                "description": "B1861"
              },
              "B1862": {
                "bit": 6,
                "description": "B1862"
              },
              "B1863": {
                "bit": 7,
                "description": "B1863"
              },
              "B1864": {
                "bit": 8,
                "description": "B1864"
              },
              "B1865": {
                "bit": 9,
                "description": "B1865"
              },
              "B1866": {
                "bit": 10,
                "description": "B1866"
              },
              "B1867": {
                "bit": 11,
                "description": "B1867"
              },
              "B1868": {
                "bit": 12,
                "description": "B1868"
              },
              "B1869": {
                "bit": 13,
                "description": "B1869"
              },
              "B1870": {
                "bit": 14,
                "description": "B1870"
              },
              "B1871": {
                "bit": 15,
                "description": "B1871"
              },
              "B1872": {
                "bit": 16,
                "description": "B1872"
              },
              "B1873": {
                "bit": 17,
                "description": "B1873"
              },
              "B1874": {
                "bit": 18,
                "description": "B1874"
              },
              "B1875": {
                "bit": 19,
                "description": "B1875"
              },
              "B1876": {
                "bit": 20,
                "description": "B1876"
              },
              "B1877": {
                "bit": 21,
                "description": "B1877"
              },
              "B1878": {
                "bit": 22,
                "description": "B1878"
              },
              "B1879": {
                "bit": 23,
                "description": "B1879"
              },
              "B1880": {
                "bit": 24,
                "description": "B1880"
              },
              "B1881": {
                "bit": 25,
                "description": "B1881"
              },
              "B1882": {
                "bit": 26,
                "description": "B1882"
              },
              "B1883": {
                "bit": 27,
                "description": "B1883"
              },
              "B1884": {
                "bit": 28,
                "description": "B1884"
              },
              "B1885": {
                "bit": 29,
                "description": "B1885"
              },
              "B1886": {
                "bit": 30,
                "description": "B1886"
              },
              "B1887": {
                "bit": 31,
                "description": "B1887"
              }
            },
            "MPCBB1_VCTR59": {
              "B1888": {
                "bit": 0,
                "description": "B1888"
              },
              "B1889": {
                "bit": 1,
                "description": "B1889"
              },
              "B1890": {
                "bit": 2,
                "description": "B1890"
              },
              "B1891": {
                "bit": 3,
                "description": "B1891"
              },
              "B1892": {
                "bit": 4,
                "description": "B1892"
              },
              "B1893": {
                "bit": 5,
                "description": "B1893"
              },
              "B1894": {
                "bit": 6,
                "description": "B1894"
              },
              "B1895": {
                "bit": 7,
                "description": "B1895"
              },
              "B1896": {
                "bit": 8,
                "description": "B1896"
              },
              "B1897": {
                "bit": 9,
                "description": "B1897"
              },
              "B1898": {
                "bit": 10,
                "description": "B1898"
              },
              "B1899": {
                "bit": 11,
                "description": "B1899"
              },
              "B1900": {
                "bit": 12,
                "description": "B1900"
              },
              "B1901": {
                "bit": 13,
                "description": "B1901"
              },
              "B1902": {
                "bit": 14,
                "description": "B1902"
              },
              "B1903": {
                "bit": 15,
                "description": "B1903"
              },
              "B1904": {
                "bit": 16,
                "description": "B1904"
              },
              "B1905": {
                "bit": 17,
                "description": "B1905"
              },
              "B1906": {
                "bit": 18,
                "description": "B1906"
              },
              "B1907": {
                "bit": 19,
                "description": "B1907"
              },
              "B1908": {
                "bit": 20,
                "description": "B1908"
              },
              "B1909": {
                "bit": 21,
                "description": "B1909"
              },
              "B1910": {
                "bit": 22,
                "description": "B1910"
              },
              "B1911": {
                "bit": 23,
                "description": "B1911"
              },
              "B1912": {
                "bit": 24,
                "description": "B1912"
              },
              "B1913": {
                "bit": 25,
                "description": "B1913"
              },
              "B1914": {
                "bit": 26,
                "description": "B1914"
              },
              "B1915": {
                "bit": 27,
                "description": "B1915"
              },
              "B1916": {
                "bit": 28,
                "description": "B1916"
              },
              "B1917": {
                "bit": 29,
                "description": "B1917"
              },
              "B1918": {
                "bit": 30,
                "description": "B1918"
              },
              "B1919": {
                "bit": 31,
                "description": "B1919"
              }
            },
            "MPCBB1_VCTR60": {
              "B1920": {
                "bit": 0,
                "description": "B1920"
              },
              "B1921": {
                "bit": 1,
                "description": "B1921"
              },
              "B1922": {
                "bit": 2,
                "description": "B1922"
              },
              "B1923": {
                "bit": 3,
                "description": "B1923"
              },
              "B1924": {
                "bit": 4,
                "description": "B1924"
              },
              "B1925": {
                "bit": 5,
                "description": "B1925"
              },
              "B1926": {
                "bit": 6,
                "description": "B1926"
              },
              "B1927": {
                "bit": 7,
                "description": "B1927"
              },
              "B1928": {
                "bit": 8,
                "description": "B1928"
              },
              "B1929": {
                "bit": 9,
                "description": "B1929"
              },
              "B1930": {
                "bit": 10,
                "description": "B1930"
              },
              "B1931": {
                "bit": 11,
                "description": "B1931"
              },
              "B1932": {
                "bit": 12,
                "description": "B1932"
              },
              "B1933": {
                "bit": 13,
                "description": "B1933"
              },
              "B1934": {
                "bit": 14,
                "description": "B1934"
              },
              "B1935": {
                "bit": 15,
                "description": "B1935"
              },
              "B1936": {
                "bit": 16,
                "description": "B1936"
              },
              "B1937": {
                "bit": 17,
                "description": "B1937"
              },
              "B1938": {
                "bit": 18,
                "description": "B1938"
              },
              "B1939": {
                "bit": 19,
                "description": "B1939"
              },
              "B1940": {
                "bit": 20,
                "description": "B1940"
              },
              "B1941": {
                "bit": 21,
                "description": "B1941"
              },
              "B1942": {
                "bit": 22,
                "description": "B1942"
              },
              "B1943": {
                "bit": 23,
                "description": "B1943"
              },
              "B1944": {
                "bit": 24,
                "description": "B1944"
              },
              "B1945": {
                "bit": 25,
                "description": "B1945"
              },
              "B1946": {
                "bit": 26,
                "description": "B1946"
              },
              "B1947": {
                "bit": 27,
                "description": "B1947"
              },
              "B1948": {
                "bit": 28,
                "description": "B1948"
              },
              "B1949": {
                "bit": 29,
                "description": "B1949"
              },
              "B1950": {
                "bit": 30,
                "description": "B1950"
              },
              "B1951": {
                "bit": 31,
                "description": "B1951"
              }
            },
            "MPCBB1_VCTR61": {
              "B1952": {
                "bit": 0,
                "description": "B1952"
              },
              "B1953": {
                "bit": 1,
                "description": "B1953"
              },
              "B1954": {
                "bit": 2,
                "description": "B1954"
              },
              "B1955": {
                "bit": 3,
                "description": "B1955"
              },
              "B1956": {
                "bit": 4,
                "description": "B1956"
              },
              "B1957": {
                "bit": 5,
                "description": "B1957"
              },
              "B1958": {
                "bit": 6,
                "description": "B1958"
              },
              "B1959": {
                "bit": 7,
                "description": "B1959"
              },
              "B1960": {
                "bit": 8,
                "description": "B1960"
              },
              "B1961": {
                "bit": 9,
                "description": "B1961"
              },
              "B1962": {
                "bit": 10,
                "description": "B1962"
              },
              "B1963": {
                "bit": 11,
                "description": "B1963"
              },
              "B1964": {
                "bit": 12,
                "description": "B1964"
              },
              "B1965": {
                "bit": 13,
                "description": "B1965"
              },
              "B1966": {
                "bit": 14,
                "description": "B1966"
              },
              "B1967": {
                "bit": 15,
                "description": "B1967"
              },
              "B1968": {
                "bit": 16,
                "description": "B1968"
              },
              "B1969": {
                "bit": 17,
                "description": "B1969"
              },
              "B1970": {
                "bit": 18,
                "description": "B1970"
              },
              "B1971": {
                "bit": 19,
                "description": "B1971"
              },
              "B1972": {
                "bit": 20,
                "description": "B1972"
              },
              "B1973": {
                "bit": 21,
                "description": "B1973"
              },
              "B1974": {
                "bit": 22,
                "description": "B1974"
              },
              "B1975": {
                "bit": 23,
                "description": "B1975"
              },
              "B1976": {
                "bit": 24,
                "description": "B1976"
              },
              "B1977": {
                "bit": 25,
                "description": "B1977"
              },
              "B1978": {
                "bit": 26,
                "description": "B1978"
              },
              "B1979": {
                "bit": 27,
                "description": "B1979"
              },
              "B1980": {
                "bit": 28,
                "description": "B1980"
              },
              "B1981": {
                "bit": 29,
                "description": "B1981"
              },
              "B1982": {
                "bit": 30,
                "description": "B1982"
              },
              "B1983": {
                "bit": 31,
                "description": "B1983"
              }
            },
            "MPCBB1_VCTR62": {
              "B1984": {
                "bit": 0,
                "description": "B1984"
              },
              "B1985": {
                "bit": 1,
                "description": "B1985"
              },
              "B1986": {
                "bit": 2,
                "description": "B1986"
              },
              "B1987": {
                "bit": 3,
                "description": "B1987"
              },
              "B1988": {
                "bit": 4,
                "description": "B1988"
              },
              "B1989": {
                "bit": 5,
                "description": "B1989"
              },
              "B1990": {
                "bit": 6,
                "description": "B1990"
              },
              "B1991": {
                "bit": 7,
                "description": "B1991"
              },
              "B1992": {
                "bit": 8,
                "description": "B1992"
              },
              "B1993": {
                "bit": 9,
                "description": "B1993"
              },
              "B1994": {
                "bit": 10,
                "description": "B1994"
              },
              "B1995": {
                "bit": 11,
                "description": "B1995"
              },
              "B1996": {
                "bit": 12,
                "description": "B1996"
              },
              "B1997": {
                "bit": 13,
                "description": "B1997"
              },
              "B1998": {
                "bit": 14,
                "description": "B1998"
              },
              "B1999": {
                "bit": 15,
                "description": "B1999"
              },
              "B2000": {
                "bit": 16,
                "description": "B2000"
              },
              "B2001": {
                "bit": 17,
                "description": "B2001"
              },
              "B2002": {
                "bit": 18,
                "description": "B2002"
              },
              "B2003": {
                "bit": 19,
                "description": "B2003"
              },
              "B2004": {
                "bit": 20,
                "description": "B2004"
              },
              "B2005": {
                "bit": 21,
                "description": "B2005"
              },
              "B2006": {
                "bit": 22,
                "description": "B2006"
              },
              "B2007": {
                "bit": 23,
                "description": "B2007"
              },
              "B2008": {
                "bit": 24,
                "description": "B2008"
              },
              "B2009": {
                "bit": 25,
                "description": "B2009"
              },
              "B2010": {
                "bit": 26,
                "description": "B2010"
              },
              "B2011": {
                "bit": 27,
                "description": "B2011"
              },
              "B2012": {
                "bit": 28,
                "description": "B2012"
              },
              "B2013": {
                "bit": 29,
                "description": "B2013"
              },
              "B2014": {
                "bit": 30,
                "description": "B2014"
              },
              "B2015": {
                "bit": 31,
                "description": "B2015"
              }
            },
            "MPCBB1_VCTR63": {
              "B2016": {
                "bit": 0,
                "description": "B2016"
              },
              "B2017": {
                "bit": 1,
                "description": "B2017"
              },
              "B2018": {
                "bit": 2,
                "description": "B2018"
              },
              "B2019": {
                "bit": 3,
                "description": "B2019"
              },
              "B2020": {
                "bit": 4,
                "description": "B2020"
              },
              "B2021": {
                "bit": 5,
                "description": "B2021"
              },
              "B2022": {
                "bit": 6,
                "description": "B2022"
              },
              "B2023": {
                "bit": 7,
                "description": "B2023"
              },
              "B2024": {
                "bit": 8,
                "description": "B2024"
              },
              "B2025": {
                "bit": 9,
                "description": "B2025"
              },
              "B2026": {
                "bit": 10,
                "description": "B2026"
              },
              "B2027": {
                "bit": 11,
                "description": "B2027"
              },
              "B2028": {
                "bit": 12,
                "description": "B2028"
              },
              "B2029": {
                "bit": 13,
                "description": "B2029"
              },
              "B2030": {
                "bit": 14,
                "description": "B2030"
              },
              "B2031": {
                "bit": 15,
                "description": "B2031"
              },
              "B2032": {
                "bit": 16,
                "description": "B2032"
              },
              "B2033": {
                "bit": 17,
                "description": "B2033"
              },
              "B2034": {
                "bit": 18,
                "description": "B2034"
              },
              "B2035": {
                "bit": 19,
                "description": "B2035"
              },
              "B2036": {
                "bit": 20,
                "description": "B2036"
              },
              "B2037": {
                "bit": 21,
                "description": "B2037"
              },
              "B2038": {
                "bit": 22,
                "description": "B2038"
              },
              "B2039": {
                "bit": 23,
                "description": "B2039"
              },
              "B2040": {
                "bit": 24,
                "description": "B2040"
              },
              "B2041": {
                "bit": 25,
                "description": "B2041"
              },
              "B2042": {
                "bit": 26,
                "description": "B2042"
              },
              "B2043": {
                "bit": 27,
                "description": "B2043"
              },
              "B2044": {
                "bit": 28,
                "description": "B2044"
              },
              "B2045": {
                "bit": 29,
                "description": "B2045"
              },
              "B2046": {
                "bit": 30,
                "description": "B2046"
              },
              "B2047": {
                "bit": 31,
                "description": "B2047"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMAMUX1",
              "base": "0x40020800",
              "irq": 27
            },
            {
              "name": "SEC_DMAMUX1",
              "base": "0x50020800"
            },
            {
              "name": "DMA1",
              "base": "0x40020000",
              "irq": 29
            },
            {
              "name": "SEC_DMA1",
              "base": "0x50020000"
            },
            {
              "name": "DMA2",
              "base": "0x40020400",
              "irq": 80
            },
            {
              "name": "SEC_DMA2",
              "base": "0x50020400"
            }
          ],
          "registers": {
            "C0CR": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA Multiplexer Channel 0 Control\n            register"
            },
            "C1CR": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA Multiplexer Channel 1 Control\n            register"
            },
            "C2CR": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA Multiplexer Channel 2 Control\n            register"
            },
            "C3CR": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA Multiplexer Channel 3 Control\n            register"
            },
            "C4CR": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA Multiplexer Channel 4 Control\n            register"
            },
            "C5CR": {
              "offset": "0x14",
              "size": 32,
              "description": "DMA Multiplexer Channel 5 Control\n            register"
            },
            "C6CR": {
              "offset": "0x18",
              "size": 32,
              "description": "DMA Multiplexer Channel 6 Control\n            register"
            },
            "C7CR": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA Multiplexer Channel 7 Control\n            register"
            },
            "C8CR": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA Multiplexer Channel 8 Control\n            register"
            },
            "C9CR": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA Multiplexer Channel 9 Control\n            register"
            },
            "C10CR": {
              "offset": "0x28",
              "size": 32,
              "description": "DMA Multiplexer Channel 10 Control\n            register"
            },
            "C11CR": {
              "offset": "0x2C",
              "size": 32,
              "description": "DMA Multiplexer Channel 11 Control\n            register"
            },
            "C12CR": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA Multiplexer Channel 12 Control\n            register"
            },
            "C13CR": {
              "offset": "0x34",
              "size": 32,
              "description": "DMA Multiplexer Channel 13 Control\n            register"
            },
            "CSR": {
              "offset": "0x80",
              "size": 32,
              "description": "DMA Multiplexer Channel Status\n            register"
            },
            "CCFR": {
              "offset": "0x84",
              "size": 32,
              "description": "DMA Channel Clear Flag\n            Register"
            },
            "RG0CR": {
              "offset": "0x100",
              "size": 32,
              "description": "DMA Request Generator 0 Control\n            Register"
            },
            "RG1CR": {
              "offset": "0x104",
              "size": 32,
              "description": "DMA Request Generator 1 Control\n            Register"
            },
            "RG2CR": {
              "offset": "0x108",
              "size": 32,
              "description": "DMA Request Generator 2 Control\n            Register"
            },
            "RG3CR": {
              "offset": "0x10C",
              "size": 32,
              "description": "DMA Request Generator 3 Control\n            Register"
            },
            "RGSR": {
              "offset": "0x140",
              "size": 32,
              "description": "DMA Request Generator Status\n            Register"
            },
            "RGCFR": {
              "offset": "0x144",
              "size": 32,
              "description": "DMA Request Generator Clear Flag\n            Register"
            },
            "C14CR": {
              "offset": "0x138",
              "size": 32,
              "description": "DMA Multiplexer Channel 10 Control\n            register"
            },
            "C15CR": {
              "offset": "0x13C",
              "size": 32,
              "description": "DMA Multiplexer Channel 10 Control\n            register"
            }
          },
          "bits": {
            "C0CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "SYNC_ID",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Nb request",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Sync polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event Generation Enable"
              },
              "SOIE": {
                "bit": 8,
                "description": "Synchronization Overrun Interrupt\n                Enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA Request ID",
                "width": 7
              }
            },
            "C1CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "SYNC_ID",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Nb request",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Sync polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event Generation Enable"
              },
              "SOIE": {
                "bit": 8,
                "description": "Synchronization Overrun Interrupt\n                Enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA Request ID",
                "width": 7
              }
            },
            "C2CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "SYNC_ID",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Nb request",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Sync polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event Generation Enable"
              },
              "SOIE": {
                "bit": 8,
                "description": "Synchronization Overrun Interrupt\n                Enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA Request ID",
                "width": 7
              }
            },
            "C3CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "SYNC_ID",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Nb request",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Sync polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event Generation Enable"
              },
              "SOIE": {
                "bit": 8,
                "description": "Synchronization Overrun Interrupt\n                Enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA Request ID",
                "width": 7
              }
            },
            "C4CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "SYNC_ID",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Nb request",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Sync polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event Generation Enable"
              },
              "SOIE": {
                "bit": 8,
                "description": "Synchronization Overrun Interrupt\n                Enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA Request ID",
                "width": 7
              }
            },
            "C5CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "SYNC_ID",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Nb request",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Sync polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event Generation Enable"
              },
              "OIE": {
                "bit": 8,
                "description": "Synchronization Overrun Interrupt\n                Enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA Request ID",
                "width": 7
              }
            },
            "C6CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "SYNC_ID",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Nb request",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Sync polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event Generation Enable"
              },
              "SOIE": {
                "bit": 8,
                "description": "Synchronization Overrun Interrupt\n                Enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA Request ID",
                "width": 7
              }
            },
            "C7CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "SYNC_ID",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Nb request",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Sync polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event Generation Enable"
              },
              "SOIE": {
                "bit": 8,
                "description": "Synchronization Overrun Interrupt\n                Enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA Request ID",
                "width": 7
              }
            },
            "C8CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "SYNC_ID",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Nb request",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Sync polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event Generation Enable"
              },
              "SOIE": {
                "bit": 8,
                "description": "Synchronization Overrun Interrupt\n                Enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA Request ID",
                "width": 7
              }
            },
            "C9CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "SYNC_ID",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Nb request",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Sync polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event Generation Enable"
              },
              "SOIE": {
                "bit": 8,
                "description": "Synchronization Overrun Interrupt\n                Enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA Request ID",
                "width": 7
              }
            },
            "C10CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "SYNC_ID",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Nb request",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Sync polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event Generation Enable"
              },
              "SOIE": {
                "bit": 8,
                "description": "Synchronization Overrun Interrupt\n                Enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA Request ID",
                "width": 7
              }
            },
            "C11CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "SYNC_ID",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Nb request",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Sync polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event Generation Enable"
              },
              "SOIE": {
                "bit": 8,
                "description": "Synchronization Overrun Interrupt\n                Enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA Request ID",
                "width": 7
              }
            },
            "C12CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "SYNC_ID",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Nb request",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Sync polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event Generation Enable"
              },
              "SOIE": {
                "bit": 8,
                "description": "Synchronization Overrun Interrupt\n                Enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA Request ID",
                "width": 7
              }
            },
            "C13CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "SYNC_ID",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Nb request",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Sync polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event Generation Enable"
              },
              "SOIE": {
                "bit": 8,
                "description": "Synchronization Overrun Interrupt\n                Enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA Request ID",
                "width": 7
              }
            },
            "CSR": {
              "SOF0": {
                "bit": 0,
                "description": "Synchronization Overrun Flag\n                0"
              },
              "SOF1": {
                "bit": 1,
                "description": "Synchronization Overrun Flag\n                1"
              },
              "SOF2": {
                "bit": 2,
                "description": "Synchronization Overrun Flag\n                2"
              },
              "SOF3": {
                "bit": 3,
                "description": "Synchronization Overrun Flag\n                3"
              },
              "SOF4": {
                "bit": 4,
                "description": "Synchronization Overrun Flag\n                4"
              },
              "SOF5": {
                "bit": 5,
                "description": "Synchronization Overrun Flag\n                5"
              },
              "SOF6": {
                "bit": 6,
                "description": "Synchronization Overrun Flag\n                6"
              },
              "SOF7": {
                "bit": 7,
                "description": "Synchronization Overrun Flag\n                7"
              },
              "SOF8": {
                "bit": 8,
                "description": "Synchronization Overrun Flag\n                8"
              },
              "SOF9": {
                "bit": 9,
                "description": "Synchronization Overrun Flag\n                9"
              },
              "SOF10": {
                "bit": 10,
                "description": "Synchronization Overrun Flag\n                10"
              },
              "SOF11": {
                "bit": 11,
                "description": "Synchronization Overrun Flag\n                11"
              },
              "SOF12": {
                "bit": 12,
                "description": "Synchronization Overrun Flag\n                12"
              },
              "SOF13": {
                "bit": 13,
                "description": "Synchronization Overrun Flag\n                13"
              },
              "SOF14": {
                "bit": 14,
                "description": "Synchronization Overrun Flag\n                13"
              },
              "SOF15": {
                "bit": 15,
                "description": "Synchronization Overrun Flag\n                13"
              }
            },
            "CCFR": {
              "CSOF0": {
                "bit": 0,
                "description": "Synchronization Clear Overrun Flag\n                0"
              },
              "CSOF1": {
                "bit": 1,
                "description": "Synchronization Clear Overrun Flag\n                1"
              },
              "CSOF2": {
                "bit": 2,
                "description": "Synchronization Clear Overrun Flag\n                2"
              },
              "CSOF3": {
                "bit": 3,
                "description": "Synchronization Clear Overrun Flag\n                3"
              },
              "CSOF4": {
                "bit": 4,
                "description": "Synchronization Clear Overrun Flag\n                4"
              },
              "CSOF5": {
                "bit": 5,
                "description": "Synchronization Clear Overrun Flag\n                5"
              },
              "CSOF6": {
                "bit": 6,
                "description": "Synchronization Clear Overrun Flag\n                6"
              },
              "CSOF7": {
                "bit": 7,
                "description": "Synchronization Clear Overrun Flag\n                7"
              },
              "CSOF8": {
                "bit": 8,
                "description": "Synchronization Clear Overrun Flag\n                8"
              },
              "CSOF9": {
                "bit": 9,
                "description": "Synchronization Clear Overrun Flag\n                9"
              },
              "CSOF10": {
                "bit": 10,
                "description": "Synchronization Clear Overrun Flag\n                10"
              },
              "CSOF11": {
                "bit": 11,
                "description": "Synchronization Clear Overrun Flag\n                11"
              },
              "CSOF12": {
                "bit": 12,
                "description": "Synchronization Clear Overrun Flag\n                12"
              },
              "CSOF13": {
                "bit": 13,
                "description": "Synchronization Clear Overrun Flag\n                13"
              },
              "CSOF14": {
                "bit": 14,
                "description": "Synchronization Clear Overrun Flag\n                13"
              },
              "CSOF15": {
                "bit": 15,
                "description": "Synchronization Clear Overrun Flag\n                13"
              }
            },
            "RG0CR": {
              "GNBREQ": {
                "bit": 19,
                "description": "Number of Request",
                "width": 5
              },
              "GPOL": {
                "bit": 17,
                "description": "Generation Polarity",
                "width": 2
              },
              "GE": {
                "bit": 16,
                "description": "Generation Enable"
              },
              "OIE": {
                "bit": 8,
                "description": "Overrun Interrupt Enable"
              },
              "SIG_ID": {
                "bit": 0,
                "description": "Signal ID",
                "width": 5
              }
            },
            "RG1CR": {
              "GNBREQ": {
                "bit": 19,
                "description": "Number of Request",
                "width": 5
              },
              "GPOL": {
                "bit": 17,
                "description": "Generation Polarity",
                "width": 2
              },
              "GE": {
                "bit": 16,
                "description": "Generation Enable"
              },
              "OIE": {
                "bit": 8,
                "description": "Overrun Interrupt Enable"
              },
              "SIG_ID": {
                "bit": 0,
                "description": "Signal ID",
                "width": 5
              }
            },
            "RG2CR": {
              "GNBREQ": {
                "bit": 19,
                "description": "Number of Request",
                "width": 5
              },
              "GPOL": {
                "bit": 17,
                "description": "Generation Polarity",
                "width": 2
              },
              "GE": {
                "bit": 16,
                "description": "Generation Enable"
              },
              "OIE": {
                "bit": 8,
                "description": "Overrun Interrupt Enable"
              },
              "SIG_ID": {
                "bit": 0,
                "description": "Signal ID",
                "width": 5
              }
            },
            "RG3CR": {
              "GNBREQ": {
                "bit": 19,
                "description": "Number of Request",
                "width": 5
              },
              "GPOL": {
                "bit": 17,
                "description": "Generation Polarity",
                "width": 2
              },
              "GE": {
                "bit": 16,
                "description": "Generation Enable"
              },
              "OIE": {
                "bit": 8,
                "description": "Overrun Interrupt Enable"
              },
              "SIG_ID": {
                "bit": 0,
                "description": "Signal ID",
                "width": 5
              }
            },
            "RGSR": {
              "OF0": {
                "bit": 0,
                "description": "Generator Overrun Flag 0"
              },
              "OF1": {
                "bit": 1,
                "description": "Generator Overrun Flag 1"
              },
              "OF2": {
                "bit": 2,
                "description": "Generator Overrun Flag 2"
              },
              "OF3": {
                "bit": 3,
                "description": "Generator Overrun Flag 3"
              }
            },
            "RGCFR": {
              "CSOF0": {
                "bit": 0,
                "description": "Generator Clear Overrun Flag\n                0"
              },
              "CSOF1": {
                "bit": 1,
                "description": "Generator Clear Overrun Flag\n                1"
              },
              "CSOF2": {
                "bit": 2,
                "description": "Generator Clear Overrun Flag\n                2"
              },
              "CSOF3": {
                "bit": 3,
                "description": "Generator Clear Overrun Flag\n                3"
              }
            },
            "C14CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "Synchronization\n                identification",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Number of DMA requests minus 1 to\n                forward",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Synchronization polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event generation enable"
              },
              "SOIE": {
                "bit": 8,
                "description": "Synchronization overrun interrupt\n                enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA request identification",
                "width": 7
              }
            },
            "C15CR": {
              "SYNC_ID": {
                "bit": 24,
                "description": "Synchronization\n                identification",
                "width": 5
              },
              "NBREQ": {
                "bit": 19,
                "description": "Number of DMA requests minus 1 to\n                forward",
                "width": 5
              },
              "SPOL": {
                "bit": 17,
                "description": "Synchronization polarity",
                "width": 2
              },
              "SE": {
                "bit": 16,
                "description": "Synchronization enable"
              },
              "EGE": {
                "bit": 9,
                "description": "Event generation enable"
              },
              "SOIE": {
                "bit": 8,
                "description": "Synchronization overrun interrupt\n                enable"
              },
              "DMAREQ_ID": {
                "bit": 0,
                "description": "DMA request identification",
                "width": 7
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x4002F400",
              "irq": 1
            }
          ],
          "registers": {
            "RTSR1": {
              "offset": "0x00",
              "size": 32,
              "description": "EXTI rising trigger selection\n            register"
            },
            "FTSR1": {
              "offset": "0x04",
              "size": 32,
              "description": "EXTI falling trigger selection\n            register"
            },
            "SWIER1": {
              "offset": "0x08",
              "size": 32,
              "description": "EXTI software interrupt event\n            register"
            },
            "RPR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "EXTI rising edge pending\n            register"
            },
            "FPR1": {
              "offset": "0x10",
              "size": 32,
              "description": "EXTI falling edge pending\n            register"
            },
            "SECCFGR1": {
              "offset": "0x14",
              "size": 32,
              "description": "EXTI security configuration\n            register"
            },
            "PRIVCFGR1": {
              "offset": "0x18",
              "size": 32,
              "description": "EXTI privilege configuration\n            register"
            },
            "RTSR2": {
              "offset": "0x20",
              "size": 32,
              "description": "EXTI rising trigger selection\n            register"
            },
            "FTSR2": {
              "offset": "0x24",
              "size": 32,
              "description": "EXTI falling trigger selection\n            register"
            },
            "SWIER2": {
              "offset": "0x28",
              "size": 32,
              "description": "EXTI software interrupt event\n            register"
            },
            "RPR2": {
              "offset": "0x2C",
              "size": 32,
              "description": "EXTI rising edge pending\n            register"
            },
            "FPR2": {
              "offset": "0x30",
              "size": 32,
              "description": "EXTI falling edge pending\n            register"
            },
            "SECCFGR2": {
              "offset": "0x38",
              "size": 32,
              "description": "EXTI security enable register"
            },
            "PRIVCFGR2": {
              "offset": "0x34",
              "size": 32,
              "description": "EXTI security enable register"
            },
            "EXTICR1": {
              "offset": "0x60",
              "size": 32,
              "description": "EXTI external interrupt selection\n            register"
            },
            "EXTICR2": {
              "offset": "0x64",
              "size": 32,
              "description": "EXTI external interrupt selection\n            register"
            },
            "EXTICR3": {
              "offset": "0x68",
              "size": 32,
              "description": "EXTI external interrupt selection\n            register"
            },
            "EXTICR4": {
              "offset": "0x6C",
              "size": 32,
              "description": "EXTI external interrupt selection\n            register"
            },
            "LOCKRG": {
              "offset": "0x70",
              "size": 32,
              "description": "EXTI lock register"
            },
            "IMR1": {
              "offset": "0x80",
              "size": 32,
              "description": "EXTI CPU wakeup with interrupt mask\n            register"
            },
            "EMR1": {
              "offset": "0x84",
              "size": 32,
              "description": "EXTI CPU wakeup with event mask\n            register"
            },
            "IMR2": {
              "offset": "0x90",
              "size": 32,
              "description": "EXTI CPUm wakeup with interrupt mask\n            register"
            },
            "EMR2": {
              "offset": "0x94",
              "size": 32,
              "description": "EXTI CPU wakeup with event mask\n            register"
            }
          },
          "bits": {
            "RTSR1": {
              "RT0": {
                "bit": 0,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT1": {
                "bit": 1,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT2": {
                "bit": 2,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT3": {
                "bit": 3,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT4": {
                "bit": 4,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT5": {
                "bit": 5,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT6": {
                "bit": 6,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT7": {
                "bit": 7,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT8": {
                "bit": 8,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT9": {
                "bit": 9,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT10": {
                "bit": 10,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT11": {
                "bit": 11,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT12": {
                "bit": 12,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT13": {
                "bit": 13,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT14": {
                "bit": 14,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT15": {
                "bit": 15,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT16": {
                "bit": 16,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT21": {
                "bit": 21,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT22": {
                "bit": 22,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              }
            },
            "FTSR1": {
              "FT0": {
                "bit": 0,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT1": {
                "bit": 1,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT2": {
                "bit": 2,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT3": {
                "bit": 3,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT4": {
                "bit": 4,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT5": {
                "bit": 5,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT6": {
                "bit": 6,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT7": {
                "bit": 7,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT8": {
                "bit": 8,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT9": {
                "bit": 9,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT10": {
                "bit": 10,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT11": {
                "bit": 11,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT12": {
                "bit": 12,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT13": {
                "bit": 13,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT14": {
                "bit": 14,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT15": {
                "bit": 15,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT16": {
                "bit": 16,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT21": {
                "bit": 21,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              },
              "FT22": {
                "bit": 22,
                "description": "Falling trigger event configuration bit\n                of configurable event input x"
              }
            },
            "SWIER1": {
              "SWI0": {
                "bit": 0,
                "description": "Software interrupt on event\n                x"
              },
              "SWI1": {
                "bit": 1,
                "description": "Software interrupt on event\n                x"
              },
              "SWI2": {
                "bit": 2,
                "description": "Software interrupt on event\n                x"
              },
              "SWI3": {
                "bit": 3,
                "description": "Software interrupt on event\n                x"
              },
              "SWI4": {
                "bit": 4,
                "description": "Software interrupt on event\n                x"
              },
              "SWI5": {
                "bit": 5,
                "description": "Software interrupt on event\n                x"
              },
              "SWI6": {
                "bit": 6,
                "description": "Software interrupt on event\n                x"
              },
              "SWI7": {
                "bit": 7,
                "description": "Software interrupt on event\n                x"
              },
              "SWI8": {
                "bit": 8,
                "description": "Software interrupt on event\n                x"
              },
              "SWI9": {
                "bit": 9,
                "description": "Software interrupt on event\n                x"
              },
              "SWI10": {
                "bit": 10,
                "description": "Software interrupt on event\n                x"
              },
              "SWI11": {
                "bit": 11,
                "description": "Software interrupt on event\n                x"
              },
              "SWI12": {
                "bit": 12,
                "description": "Software interrupt on event\n                x"
              },
              "SWI13": {
                "bit": 13,
                "description": "Software interrupt on event\n                x"
              },
              "SWI14": {
                "bit": 14,
                "description": "Software interrupt on event\n                x"
              },
              "SWI15": {
                "bit": 15,
                "description": "Software interrupt on event\n                x"
              },
              "SWI16": {
                "bit": 16,
                "description": "Software interrupt on event\n                x"
              },
              "SWI21": {
                "bit": 21,
                "description": "Software interrupt on event\n                x"
              },
              "SWI22": {
                "bit": 22,
                "description": "Software interrupt on event\n                x"
              }
            },
            "RPR1": {
              "RPIF0": {
                "bit": 0,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF1": {
                "bit": 1,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF2": {
                "bit": 2,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF3": {
                "bit": 3,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF4": {
                "bit": 4,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF5": {
                "bit": 5,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF6": {
                "bit": 6,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF7": {
                "bit": 7,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF8": {
                "bit": 8,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF9": {
                "bit": 9,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF10": {
                "bit": 10,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF11": {
                "bit": 11,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF12": {
                "bit": 12,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF13": {
                "bit": 13,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF14": {
                "bit": 14,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF15": {
                "bit": 15,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF16": {
                "bit": 16,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF21": {
                "bit": 21,
                "description": "configurable event inputs x rising edge\n                pending bit"
              },
              "RPIF22": {
                "bit": 22,
                "description": "configurable event inputs x rising edge\n                pending bit"
              }
            },
            "FPR1": {
              "FPIF0": {
                "bit": 0,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF1": {
                "bit": 1,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF2": {
                "bit": 2,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF3": {
                "bit": 3,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF4": {
                "bit": 4,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF5": {
                "bit": 5,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF6": {
                "bit": 6,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF7": {
                "bit": 7,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF8": {
                "bit": 8,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF9": {
                "bit": 9,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF10": {
                "bit": 10,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF11": {
                "bit": 11,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF12": {
                "bit": 12,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF13": {
                "bit": 13,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF14": {
                "bit": 14,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF15": {
                "bit": 15,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF16": {
                "bit": 16,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF21": {
                "bit": 21,
                "description": "configurable event inputs x falling edge\n                pending bit."
              },
              "FPIF22": {
                "bit": 22,
                "description": "configurable event inputs x falling edge\n                pending bit."
              }
            },
            "SECCFGR1": {
              "SEC0": {
                "bit": 0,
                "description": "Security enable on event input\n                x"
              },
              "SEC1": {
                "bit": 1,
                "description": "Security enable on event input\n                x"
              },
              "SEC2": {
                "bit": 2,
                "description": "Security enable on event input\n                x"
              },
              "SEC3": {
                "bit": 3,
                "description": "Security enable on event input\n                x"
              },
              "SEC4": {
                "bit": 4,
                "description": "Security enable on event input\n                x"
              },
              "SEC5": {
                "bit": 5,
                "description": "Security enable on event input\n                x"
              },
              "SEC6": {
                "bit": 6,
                "description": "Security enable on event input\n                x"
              },
              "SEC7": {
                "bit": 7,
                "description": "Security enable on event input\n                x"
              },
              "SEC8": {
                "bit": 8,
                "description": "Security enable on event input\n                x"
              },
              "SEC9": {
                "bit": 9,
                "description": "Security enable on event input\n                x"
              },
              "SEC10": {
                "bit": 10,
                "description": "Security enable on event input\n                x"
              },
              "SEC11": {
                "bit": 11,
                "description": "Security enable on event input\n                x"
              },
              "SEC12": {
                "bit": 12,
                "description": "Security enable on event input\n                x"
              },
              "SEC13": {
                "bit": 13,
                "description": "Security enable on event input\n                x"
              },
              "SEC14": {
                "bit": 14,
                "description": "Security enable on event input\n                x"
              },
              "SEC15": {
                "bit": 15,
                "description": "Security enable on event input\n                x"
              },
              "SEC16": {
                "bit": 16,
                "description": "Security enable on event input\n                x"
              },
              "SEC17": {
                "bit": 17,
                "description": "Security enable on event input\n                x"
              },
              "SEC18": {
                "bit": 18,
                "description": "Security enable on event input\n                x"
              },
              "SEC19": {
                "bit": 19,
                "description": "Security enable on event input\n                x"
              },
              "SEC20": {
                "bit": 20,
                "description": "Security enable on event input\n                x"
              },
              "SEC21": {
                "bit": 21,
                "description": "Security enable on event input\n                x"
              },
              "SEC22": {
                "bit": 22,
                "description": "Security enable on event input\n                x"
              },
              "SEC23": {
                "bit": 23,
                "description": "Security enable on event input\n                x"
              },
              "SEC24": {
                "bit": 24,
                "description": "Security enable on event input\n                x"
              },
              "SEC25": {
                "bit": 25,
                "description": "Security enable on event input\n                x"
              },
              "SEC26": {
                "bit": 26,
                "description": "Security enable on event input\n                x"
              },
              "SEC27": {
                "bit": 27,
                "description": "Security enable on event input\n                x"
              },
              "SEC28": {
                "bit": 28,
                "description": "Security enable on event input\n                x"
              },
              "SEC29": {
                "bit": 29,
                "description": "Security enable on event input\n                x"
              },
              "SEC30": {
                "bit": 30,
                "description": "Security enable on event input\n                x"
              },
              "SEC31": {
                "bit": 31,
                "description": "Security enable on event input\n                x"
              }
            },
            "PRIVCFGR1": {
              "PRIV0": {
                "bit": 0,
                "description": "Security enable on event input\n                x"
              },
              "PRIV1": {
                "bit": 1,
                "description": "Security enable on event input\n                x"
              },
              "PRIV2": {
                "bit": 2,
                "description": "Security enable on event input\n                x"
              },
              "PRIV3": {
                "bit": 3,
                "description": "Security enable on event input\n                x"
              },
              "PRIV4": {
                "bit": 4,
                "description": "Security enable on event input\n                x"
              },
              "PRIV5": {
                "bit": 5,
                "description": "Security enable on event input\n                x"
              },
              "PRIV6": {
                "bit": 6,
                "description": "Security enable on event input\n                x"
              },
              "PRIV7": {
                "bit": 7,
                "description": "Security enable on event input\n                x"
              },
              "PRIV8": {
                "bit": 8,
                "description": "Security enable on event input\n                x"
              },
              "PRIV9": {
                "bit": 9,
                "description": "Security enable on event input\n                x"
              },
              "PRIV10": {
                "bit": 10,
                "description": "Security enable on event input\n                x"
              },
              "PRIV11": {
                "bit": 11,
                "description": "Security enable on event input\n                x"
              },
              "PRIV12": {
                "bit": 12,
                "description": "Security enable on event input\n                x"
              },
              "PRIV13": {
                "bit": 13,
                "description": "Security enable on event input\n                x"
              },
              "PRIV14": {
                "bit": 14,
                "description": "Security enable on event input\n                x"
              },
              "PRIV15": {
                "bit": 15,
                "description": "Security enable on event input\n                x"
              },
              "PRIV16": {
                "bit": 16,
                "description": "Security enable on event input\n                x"
              },
              "PRIV17": {
                "bit": 17,
                "description": "Security enable on event input\n                x"
              },
              "PRIV18": {
                "bit": 18,
                "description": "Security enable on event input\n                x"
              },
              "PRIV19": {
                "bit": 19,
                "description": "Security enable on event input\n                x"
              },
              "PRIV20": {
                "bit": 20,
                "description": "Security enable on event input\n                x"
              },
              "PRIV21": {
                "bit": 21,
                "description": "Security enable on event input\n                x"
              },
              "PRIV22": {
                "bit": 22,
                "description": "Security enable on event input\n                x"
              },
              "PRIV23": {
                "bit": 23,
                "description": "Security enable on event input\n                x"
              },
              "PRIV24": {
                "bit": 24,
                "description": "Security enable on event input\n                x"
              },
              "PRIV25": {
                "bit": 25,
                "description": "Security enable on event input\n                x"
              },
              "PRIV26": {
                "bit": 26,
                "description": "Security enable on event input\n                x"
              },
              "PRIV27": {
                "bit": 27,
                "description": "Security enable on event input\n                x"
              },
              "PRIV28": {
                "bit": 28,
                "description": "Security enable on event input\n                x"
              },
              "PRIV29": {
                "bit": 29,
                "description": "Security enable on event input\n                x"
              },
              "PRIV30": {
                "bit": 30,
                "description": "Security enable on event input\n                x"
              },
              "PRIV31": {
                "bit": 31,
                "description": "Security enable on event input\n                x"
              }
            },
            "RTSR2": {
              "RT35": {
                "bit": 3,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT36": {
                "bit": 4,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT37": {
                "bit": 5,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              },
              "RT38": {
                "bit": 6,
                "description": "Rising trigger event configuration bit\n                of configurable event input x"
              }
            },
            "FTSR2": {
              "FT35": {
                "bit": 3,
                "description": "FT35"
              },
              "FT36": {
                "bit": 4,
                "description": "FT36"
              },
              "FT37": {
                "bit": 5,
                "description": "FT37"
              },
              "FT38": {
                "bit": 6,
                "description": "FT38"
              }
            },
            "SWIER2": {
              "SWI35": {
                "bit": 3,
                "description": "SWI35"
              },
              "SWI36": {
                "bit": 4,
                "description": "SWI36"
              },
              "SWI37": {
                "bit": 5,
                "description": "SWI37"
              },
              "SWI38": {
                "bit": 6,
                "description": "SWI38"
              }
            },
            "RPR2": {
              "RPIF35": {
                "bit": 3,
                "description": "RPIF35"
              },
              "RPIF36": {
                "bit": 4,
                "description": "RPIF36"
              },
              "RPIF37": {
                "bit": 5,
                "description": "RPIF37"
              },
              "RPIF38": {
                "bit": 6,
                "description": "RPIF38"
              }
            },
            "FPR2": {
              "FPIF35": {
                "bit": 3,
                "description": "FPIF35"
              },
              "FPIF36": {
                "bit": 4,
                "description": "FPIF36"
              },
              "FPIF37": {
                "bit": 5,
                "description": "FPIF37"
              },
              "FPIF38": {
                "bit": 6,
                "description": "FPIF38"
              }
            },
            "SECCFGR2": {
              "SEC32": {
                "bit": 0,
                "description": "SEC32"
              },
              "SEC33": {
                "bit": 1,
                "description": "SEC33"
              },
              "SEC34": {
                "bit": 2,
                "description": "SEC34"
              },
              "SEC35": {
                "bit": 3,
                "description": "SEC35"
              },
              "SEC36": {
                "bit": 4,
                "description": "SEC36"
              },
              "SEC37": {
                "bit": 5,
                "description": "SEC37"
              },
              "SEC38": {
                "bit": 6,
                "description": "SEC38"
              },
              "SEC39": {
                "bit": 7,
                "description": "SEC39"
              },
              "SEC40": {
                "bit": 8,
                "description": "SEC40"
              },
              "SEC41": {
                "bit": 9,
                "description": "SEC41"
              },
              "SEC42": {
                "bit": 10,
                "description": "SEC42"
              }
            },
            "PRIVCFGR2": {
              "PRIV32": {
                "bit": 0,
                "description": "PRIV32"
              },
              "PRIV33": {
                "bit": 1,
                "description": "PRIV33"
              },
              "PRIV34": {
                "bit": 2,
                "description": "PRIV34"
              },
              "PRIV35": {
                "bit": 3,
                "description": "PRIV35"
              },
              "PRIV36": {
                "bit": 4,
                "description": "PRIV36"
              },
              "PRIV37": {
                "bit": 5,
                "description": "PRIV37"
              },
              "PRIV38": {
                "bit": 6,
                "description": "PRIV38"
              },
              "PRIV39": {
                "bit": 7,
                "description": "PRIV39"
              },
              "PRIV40": {
                "bit": 8,
                "description": "PRIV40"
              },
              "PRIV41": {
                "bit": 9,
                "description": "PRIV41"
              },
              "PRIV42": {
                "bit": 10,
                "description": "PRIV42"
              }
            },
            "EXTICR1": {
              "EXTI0_7": {
                "bit": 0,
                "description": "EXTIm GPIO port selection",
                "width": 8
              },
              "EXTI8_15": {
                "bit": 8,
                "description": "EXTIm+1 GPIO port\n                selection",
                "width": 8
              },
              "EXTI16_23": {
                "bit": 16,
                "description": "EXTIm+2 GPIO port\n                selection",
                "width": 8
              },
              "EXTI24_31": {
                "bit": 24,
                "description": "EXTIm+3 GPIO port\n                selection",
                "width": 8
              }
            },
            "EXTICR2": {
              "EXTI0_7": {
                "bit": 0,
                "description": "EXTIm GPIO port selection",
                "width": 8
              },
              "EXTI8_15": {
                "bit": 8,
                "description": "EXTIm+1 GPIO port\n                selection",
                "width": 8
              },
              "EXTI16_23": {
                "bit": 16,
                "description": "EXTIm+2 GPIO port\n                selection",
                "width": 8
              },
              "EXTI24_31": {
                "bit": 24,
                "description": "EXTIm+3 GPIO port\n                selection",
                "width": 8
              }
            },
            "EXTICR3": {
              "EXTI0_7": {
                "bit": 0,
                "description": "EXTIm GPIO port selection",
                "width": 8
              },
              "EXTI8_15": {
                "bit": 8,
                "description": "EXTIm+1 GPIO port\n                selection",
                "width": 8
              },
              "EXTI16_23": {
                "bit": 16,
                "description": "EXTIm+2 GPIO port\n                selection",
                "width": 8
              },
              "EXTI24_31": {
                "bit": 24,
                "description": "EXTIm+3 GPIO port\n                selection",
                "width": 8
              }
            },
            "EXTICR4": {
              "EXTI0_7": {
                "bit": 0,
                "description": "EXTIm GPIO port selection",
                "width": 8
              },
              "EXTI8_15": {
                "bit": 8,
                "description": "EXTIm+1 GPIO port\n                selection",
                "width": 8
              },
              "EXTI16_23": {
                "bit": 16,
                "description": "EXTIm+2 GPIO port\n                selection",
                "width": 8
              },
              "EXTI24_31": {
                "bit": 24,
                "description": "EXTIm+3 GPIO port\n                selection",
                "width": 8
              }
            },
            "LOCKRG": {
              "LOCK": {
                "bit": 0,
                "description": "LOCK"
              }
            },
            "IMR1": {
              "IM0": {
                "bit": 0,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM1": {
                "bit": 1,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM2": {
                "bit": 2,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM3": {
                "bit": 3,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM4": {
                "bit": 4,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM5": {
                "bit": 5,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM6": {
                "bit": 6,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM7": {
                "bit": 7,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM8": {
                "bit": 8,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM9": {
                "bit": 9,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM10": {
                "bit": 10,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM11": {
                "bit": 11,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM12": {
                "bit": 12,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM13": {
                "bit": 13,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM14": {
                "bit": 14,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM15": {
                "bit": 15,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM16": {
                "bit": 16,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM17": {
                "bit": 17,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM18": {
                "bit": 18,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM19": {
                "bit": 19,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM20": {
                "bit": 20,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM21": {
                "bit": 21,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM22": {
                "bit": 22,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM23": {
                "bit": 23,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM24": {
                "bit": 24,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM25": {
                "bit": 25,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM26": {
                "bit": 26,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM27": {
                "bit": 27,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM28": {
                "bit": 28,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM29": {
                "bit": 29,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM30": {
                "bit": 30,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM31": {
                "bit": 31,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              }
            },
            "EMR1": {
              "EM0": {
                "bit": 0,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM1": {
                "bit": 1,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM2": {
                "bit": 2,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM3": {
                "bit": 3,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM4": {
                "bit": 4,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM5": {
                "bit": 5,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM6": {
                "bit": 6,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM7": {
                "bit": 7,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM8": {
                "bit": 8,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM9": {
                "bit": 9,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM10": {
                "bit": 10,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM11": {
                "bit": 11,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM12": {
                "bit": 12,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM13": {
                "bit": 13,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM14": {
                "bit": 14,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM15": {
                "bit": 15,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM16": {
                "bit": 16,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM17": {
                "bit": 17,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM18": {
                "bit": 18,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM19": {
                "bit": 19,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM20": {
                "bit": 20,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM21": {
                "bit": 21,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM22": {
                "bit": 22,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM23": {
                "bit": 23,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM24": {
                "bit": 24,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM25": {
                "bit": 25,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM26": {
                "bit": 26,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM27": {
                "bit": 27,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM28": {
                "bit": 28,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM29": {
                "bit": 29,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM30": {
                "bit": 30,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM31": {
                "bit": 31,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              }
            },
            "IMR2": {
              "IM32": {
                "bit": 0,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM33": {
                "bit": 1,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM34": {
                "bit": 2,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM35": {
                "bit": 3,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM36": {
                "bit": 4,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM37": {
                "bit": 5,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM38": {
                "bit": 6,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM40": {
                "bit": 8,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM41": {
                "bit": 9,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "IM42": {
                "bit": 10,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              }
            },
            "EMR2": {
              "EM32": {
                "bit": 0,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM33": {
                "bit": 1,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM34": {
                "bit": 2,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM35": {
                "bit": 3,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM36": {
                "bit": 4,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM37": {
                "bit": 5,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM38": {
                "bit": 6,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM40": {
                "bit": 8,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM41": {
                "bit": 9,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              },
              "EM42": {
                "bit": 10,
                "description": "CPU wakeup with interrupt mask on event\n                input"
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASH",
              "base": "0x40022000",
              "irq": 6
            },
            {
              "name": "SEC_FLASH",
              "base": "0x50022000"
            }
          ],
          "registers": {
            "ACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Access control register"
            },
            "PDKEYR": {
              "offset": "0x04",
              "size": 32,
              "description": "Power down key register"
            },
            "NSKEYR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash non-secure key register"
            },
            "SECKEYR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Flash secure key register"
            },
            "OPTKEYR": {
              "offset": "0x10",
              "size": 32,
              "description": "Flash option key register"
            },
            "LVEKEYR": {
              "offset": "0x14",
              "size": 32,
              "description": "Flash low voltage key register"
            },
            "NSSR": {
              "offset": "0x20",
              "size": 32,
              "description": "Flash status register"
            },
            "SECSR": {
              "offset": "0x24",
              "size": 32,
              "description": "Flash status register"
            },
            "NSCR": {
              "offset": "0x28",
              "size": 32,
              "description": "Flash non-secure control\n            register"
            },
            "SECCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Flash secure control register"
            },
            "ECCR": {
              "offset": "0x30",
              "size": 32,
              "description": "Flash ECC register"
            },
            "OPTR": {
              "offset": "0x40",
              "size": 32,
              "description": "Flash option register"
            },
            "NSBOOTADD0R": {
              "offset": "0x44",
              "size": 32,
              "description": "Flash non-secure boot address 0\n            register"
            },
            "NSBOOTADD1R": {
              "offset": "0x48",
              "size": 32,
              "description": "Flash non-secure boot address 1\n            register"
            },
            "SECBOOTADD0R": {
              "offset": "0x4C",
              "size": 32,
              "description": "FFlash secure boot address 0\n            register"
            },
            "SECWM1R1": {
              "offset": "0x50",
              "size": 32,
              "description": "Flash bank 1 secure watermak1\n            register"
            },
            "SECWM1R2": {
              "offset": "0x54",
              "size": 32,
              "description": "Flash secure watermak1 register\n            2"
            },
            "WRP1AR": {
              "offset": "0x58",
              "size": 32,
              "description": "Flash Bank 1 WRP area A address\n            register"
            },
            "WRP1BR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Flash Bank 1 WRP area B address\n            register"
            },
            "SECWM2R1": {
              "offset": "0x60",
              "size": 32,
              "description": "Flash secure watermak2\n            register"
            },
            "SECWM2R2": {
              "offset": "0x64",
              "size": 32,
              "description": "Flash secure watermak2\n            register2"
            },
            "WRP2AR": {
              "offset": "0x68",
              "size": 32,
              "description": "Flash WPR2 area A address\n            register"
            },
            "WRP2BR": {
              "offset": "0x6C",
              "size": 32,
              "description": "Flash WPR2 area B address\n            register"
            },
            "SECBB1R1": {
              "offset": "0x80",
              "size": 32,
              "description": "FLASH secure block based bank 1\n            register"
            },
            "SECBB1R2": {
              "offset": "0x84",
              "size": 32,
              "description": "FLASH secure block based bank 1\n            register"
            },
            "SECBB1R3": {
              "offset": "0x88",
              "size": 32,
              "description": "FLASH secure block based bank 1\n            register"
            },
            "SECBB1R4": {
              "offset": "0x8C",
              "size": 32,
              "description": "FLASH secure block based bank 1\n            register"
            },
            "SECBB2R1": {
              "offset": "0xA0",
              "size": 32,
              "description": "FLASH secure block based bank 2\n            register"
            },
            "SECBB2R2": {
              "offset": "0xA4",
              "size": 32,
              "description": "FLASH secure block based bank 2\n            register"
            },
            "SECBB2R3": {
              "offset": "0xA8",
              "size": 32,
              "description": "FLASH secure block based bank 2\n            register"
            },
            "SECBB2R4": {
              "offset": "0xAC",
              "size": 32,
              "description": "FLASH secure block based bank 2\n            register"
            },
            "SECHDPCR": {
              "offset": "0xC0",
              "size": 32,
              "description": "FLASH secure HDP control\n            register"
            },
            "PRIVCFGR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Power privilege configuration\n            register"
            }
          },
          "bits": {
            "ACR": {
              "LATENCY": {
                "bit": 0,
                "description": "Latency",
                "width": 4
              },
              "RUN_PD": {
                "bit": 13,
                "description": "Flash Power-down mode during Low-power\n                run mode"
              },
              "SLEEP_PD": {
                "bit": 14,
                "description": "Flash Power-down mode during Low-power\n                sleep mode"
              },
              "LVEN": {
                "bit": 15,
                "description": "LVEN"
              }
            },
            "PDKEYR": {
              "PDKEYR": {
                "bit": 0,
                "description": "RUN_PD in FLASH_ACR key",
                "width": 32
              }
            },
            "NSKEYR": {
              "NSKEYR": {
                "bit": 0,
                "description": "NSKEYR",
                "width": 32
              }
            },
            "SECKEYR": {
              "SECKEYR": {
                "bit": 0,
                "description": "SECKEYR",
                "width": 32
              }
            },
            "OPTKEYR": {
              "OPTKEYR": {
                "bit": 0,
                "description": "OPTKEYR",
                "width": 32
              }
            },
            "LVEKEYR": {
              "LVEKEYR": {
                "bit": 0,
                "description": "LVEKEYR",
                "width": 32
              }
            },
            "NSSR": {
              "NSEOP": {
                "bit": 0,
                "description": "NSEOP"
              },
              "NSOPERR": {
                "bit": 1,
                "description": "NSOPERR"
              },
              "NSPROGERR": {
                "bit": 3,
                "description": "NSPROGERR"
              },
              "NSWRPERR": {
                "bit": 4,
                "description": "NSWRPERR"
              },
              "NSPGAERR": {
                "bit": 5,
                "description": "NSPGAERR"
              },
              "NSSIZERR": {
                "bit": 6,
                "description": "NSSIZERR"
              },
              "NSPGSERR": {
                "bit": 7,
                "description": "NSPGSERR"
              },
              "OPTWERR": {
                "bit": 13,
                "description": "OPTWERR"
              },
              "OPTVERR": {
                "bit": 15,
                "description": "OPTVERR"
              },
              "NSBSY": {
                "bit": 16,
                "description": "NSBusy"
              }
            },
            "SECSR": {
              "SECEOP": {
                "bit": 0,
                "description": "SECEOP"
              },
              "SECOPERR": {
                "bit": 1,
                "description": "SECOPERR"
              },
              "SECPROGERR": {
                "bit": 3,
                "description": "SECPROGERR"
              },
              "SECWRPERR": {
                "bit": 4,
                "description": "SECWRPERR"
              },
              "SECPGAERR": {
                "bit": 5,
                "description": "SECPGAERR"
              },
              "SECSIZERR": {
                "bit": 6,
                "description": "SECSIZERR"
              },
              "SECPGSERR": {
                "bit": 7,
                "description": "SECPGSERR"
              },
              "SECRDERR": {
                "bit": 14,
                "description": "Secure read protection\n                error"
              },
              "SECBSY": {
                "bit": 16,
                "description": "SECBusy"
              }
            },
            "NSCR": {
              "NSPG": {
                "bit": 0,
                "description": "NSPG"
              },
              "NSPER": {
                "bit": 1,
                "description": "NSPER"
              },
              "NSMER1": {
                "bit": 2,
                "description": "NSMER1"
              },
              "NSPNB": {
                "bit": 3,
                "description": "NSPNB",
                "width": 7
              },
              "NSBKER": {
                "bit": 11,
                "description": "NSBKER"
              },
              "NSMER2": {
                "bit": 15,
                "description": "NSMER2"
              },
              "NSSTRT": {
                "bit": 16,
                "description": "Options modification start"
              },
              "OPTSTRT": {
                "bit": 17,
                "description": "Options modification start"
              },
              "NSEOPIE": {
                "bit": 24,
                "description": "NSEOPIE"
              },
              "NSERRIE": {
                "bit": 25,
                "description": "NSERRIE"
              },
              "OBL_LAUNCH": {
                "bit": 27,
                "description": "Force the option byte\n                loading"
              },
              "OPTLOCK": {
                "bit": 30,
                "description": "Options Lock"
              },
              "NSLOCK": {
                "bit": 31,
                "description": "NSLOCK"
              }
            },
            "SECCR": {
              "SECPG": {
                "bit": 0,
                "description": "SECPG"
              },
              "SECPER": {
                "bit": 1,
                "description": "SECPER"
              },
              "SECMER1": {
                "bit": 2,
                "description": "SECMER1"
              },
              "SECPNB": {
                "bit": 3,
                "description": "SECPNB",
                "width": 7
              },
              "SECBKER": {
                "bit": 11,
                "description": "SECBKER"
              },
              "SECMER2": {
                "bit": 15,
                "description": "SECMER2"
              },
              "SECSTRT": {
                "bit": 16,
                "description": "SECSTRT"
              },
              "SECEOPIE": {
                "bit": 24,
                "description": "SECEOPIE"
              },
              "SECERRIE": {
                "bit": 25,
                "description": "SECERRIE"
              },
              "SECRDERRIE": {
                "bit": 26,
                "description": "SECRDERRIE"
              },
              "SECINV": {
                "bit": 29,
                "description": "SECINV"
              },
              "SECLOCK": {
                "bit": 31,
                "description": "SECLOCK"
              }
            },
            "ECCR": {
              "ADDR_ECC": {
                "bit": 0,
                "description": "ECC fail address",
                "width": 19
              },
              "BK_ECC": {
                "bit": 21,
                "description": "BK_ECC"
              },
              "SYSF_ECC": {
                "bit": 22,
                "description": "SYSF_ECC"
              },
              "ECCIE": {
                "bit": 24,
                "description": "ECC correction interrupt\n                enable"
              },
              "ECCC2": {
                "bit": 28,
                "description": "ECCC2"
              },
              "ECCD2": {
                "bit": 29,
                "description": "ECCD2"
              },
              "ECCC": {
                "bit": 30,
                "description": "ECC correction"
              },
              "ECCD": {
                "bit": 31,
                "description": "ECC detection"
              }
            },
            "OPTR": {
              "RDP": {
                "bit": 0,
                "description": "Read protection level",
                "width": 8
              },
              "BOR_LEV": {
                "bit": 8,
                "description": "BOR reset Level",
                "width": 3
              },
              "nRST_STOP": {
                "bit": 12,
                "description": "nRST_STOP"
              },
              "nRST_STDBY": {
                "bit": 13,
                "description": "nRST_STDBY"
              },
              "nRST_SHDW": {
                "bit": 14,
                "description": "nRST_SHDW"
              },
              "IWDG_SW": {
                "bit": 16,
                "description": "Independent watchdog\n                selection"
              },
              "IWDG_STOP": {
                "bit": 17,
                "description": "Independent watchdog counter freeze in\n                Stop mode"
              },
              "IWDG_STDBY": {
                "bit": 18,
                "description": "Independent watchdog counter freeze in\n                Standby mode"
              },
              "WWDG_SW": {
                "bit": 19,
                "description": "Window watchdog selection"
              },
              "SWAP_BANK": {
                "bit": 20,
                "description": "SWAP_BANK"
              },
              "DB256K": {
                "bit": 21,
                "description": "DB256K"
              },
              "DBANK": {
                "bit": 22,
                "description": "DBANK"
              },
              "SRAM2_PE": {
                "bit": 24,
                "description": "SRAM2 parity check enable"
              },
              "SRAM2_RST": {
                "bit": 25,
                "description": "SRAM2 Erase when system\n                reset"
              },
              "nSWBOOT0": {
                "bit": 26,
                "description": "nSWBOOT0"
              },
              "nBOOT0": {
                "bit": 27,
                "description": "nBOOT0"
              },
              "PA15_PUPEN": {
                "bit": 28,
                "description": "PA15_PUPEN"
              },
              "TZEN": {
                "bit": 31,
                "description": "TZEN"
              }
            },
            "NSBOOTADD0R": {
              "NSBOOTADD0": {
                "bit": 7,
                "description": "NSBOOTADD0",
                "width": 25
              }
            },
            "NSBOOTADD1R": {
              "NSBOOTADD1": {
                "bit": 7,
                "description": "NSBOOTADD1",
                "width": 25
              }
            },
            "SECBOOTADD0R": {
              "BOOT_LOCK": {
                "bit": 0,
                "description": "BOOT_LOCK"
              },
              "SECBOOTADD0": {
                "bit": 7,
                "description": "SECBOOTADD0",
                "width": 25
              }
            },
            "SECWM1R1": {
              "SECWM1_PSTRT": {
                "bit": 0,
                "description": "SECWM1_PSTRT",
                "width": 7
              },
              "SECWM1_PEND": {
                "bit": 16,
                "description": "SECWM1_PEND",
                "width": 7
              }
            },
            "SECWM1R2": {
              "PCROP1_PSTRT": {
                "bit": 0,
                "description": "PCROP1_PSTRT",
                "width": 7
              },
              "PCROP1EN": {
                "bit": 15,
                "description": "PCROP1EN"
              },
              "HDP1_PEND": {
                "bit": 16,
                "description": "HDP1_PEND",
                "width": 7
              },
              "HDP1EN": {
                "bit": 31,
                "description": "HDP1EN"
              }
            },
            "WRP1AR": {
              "WRP1A_PSTRT": {
                "bit": 0,
                "description": "WRP1A_PSTRT",
                "width": 7
              },
              "WRP1A_PEND": {
                "bit": 16,
                "description": "WRP1A_PEND",
                "width": 7
              }
            },
            "WRP1BR": {
              "WRP1B_PSTRT": {
                "bit": 0,
                "description": "WRP1B_PSTRT",
                "width": 7
              },
              "WRP1B_PEND": {
                "bit": 16,
                "description": "WRP1B_PEND",
                "width": 7
              }
            },
            "SECWM2R1": {
              "SECWM2_PSTRT": {
                "bit": 0,
                "description": "SECWM2_PSTRT",
                "width": 7
              },
              "SECWM2_PEND": {
                "bit": 16,
                "description": "SECWM2_PEND",
                "width": 7
              }
            },
            "SECWM2R2": {
              "PCROP2_PSTRT": {
                "bit": 0,
                "description": "PCROP2_PSTRT",
                "width": 7
              },
              "PCROP2EN": {
                "bit": 15,
                "description": "PCROP2EN"
              },
              "HDP2_PEND": {
                "bit": 16,
                "description": "HDP2_PEND",
                "width": 7
              },
              "HDP2EN": {
                "bit": 31,
                "description": "HDP2EN"
              }
            },
            "WRP2AR": {
              "WRP2A_PSTRT": {
                "bit": 0,
                "description": "WRP2A_PSTRT",
                "width": 7
              },
              "WRP2A_PEND": {
                "bit": 16,
                "description": "WRP2A_PEND",
                "width": 7
              }
            },
            "WRP2BR": {
              "WRP2B_PSTRT": {
                "bit": 0,
                "description": "WRP2B_PSTRT",
                "width": 7
              },
              "WRP2B_PEND": {
                "bit": 16,
                "description": "WRP2B_PEND",
                "width": 7
              }
            },
            "SECBB1R1": {
              "SECBB1": {
                "bit": 0,
                "description": "SECBB1",
                "width": 32
              }
            },
            "SECBB1R2": {
              "SECBB1": {
                "bit": 0,
                "description": "SECBB1",
                "width": 32
              }
            },
            "SECBB1R3": {
              "SECBB1": {
                "bit": 0,
                "description": "SECBB1",
                "width": 32
              }
            },
            "SECBB1R4": {
              "SECBB1": {
                "bit": 0,
                "description": "SECBB1",
                "width": 32
              }
            },
            "SECBB2R1": {
              "SECBB2": {
                "bit": 0,
                "description": "SECBB2",
                "width": 32
              }
            },
            "SECBB2R2": {
              "SECBB2": {
                "bit": 0,
                "description": "SECBB2",
                "width": 32
              }
            },
            "SECBB2R3": {
              "SECBB2": {
                "bit": 0,
                "description": "SECBB2",
                "width": 32
              }
            },
            "SECBB2R4": {
              "SECBB2": {
                "bit": 0,
                "description": "SECBB2",
                "width": 32
              }
            },
            "SECHDPCR": {
              "HDP1_ACCDIS": {
                "bit": 0,
                "description": "HDP1_ACCDIS"
              },
              "HDP2_ACCDIS": {
                "bit": 1,
                "description": "HDP2_ACCDIS"
              }
            },
            "PRIVCFGR": {
              "PRIV": {
                "bit": 0,
                "description": "PRIV"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x42020000"
            },
            {
              "name": "SEC_GPIOA",
              "base": "0x52020000"
            },
            {
              "name": "GPIOB",
              "base": "0x42020400"
            },
            {
              "name": "SEC_GPIOB",
              "base": "0x52020400"
            },
            {
              "name": "GPIOC",
              "base": "0x42020800"
            },
            {
              "name": "GPIOD",
              "base": "0x42020C00"
            },
            {
              "name": "GPIOE",
              "base": "0x42021000"
            },
            {
              "name": "GPIOF",
              "base": "0x42021400"
            },
            {
              "name": "GPIOG",
              "base": "0x42021800"
            },
            {
              "name": "SEC_GPIOC",
              "base": "0x52020800"
            },
            {
              "name": "SEC_GPIOD",
              "base": "0x52020C00"
            },
            {
              "name": "SEC_GPIOE",
              "base": "0x52021000"
            },
            {
              "name": "SEC_GPIOF",
              "base": "0x52021400"
            },
            {
              "name": "SEC_GPIOG",
              "base": "0x52021800"
            },
            {
              "name": "GPIOH",
              "base": "0x42021C00"
            },
            {
              "name": "SEC_GPIOH",
              "base": "0x52021C00"
            }
          ],
          "registers": {
            "MODER": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO port mode register"
            },
            "OTYPER": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO port output type register"
            },
            "OSPEEDR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO port output speed\n            register"
            },
            "PUPDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO port pull-up/pull-down\n            register"
            },
            "IDR": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO port input data register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO port output data register"
            },
            "BSRR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO port bit set/reset\n            register"
            },
            "LCKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO port configuration lock\n            register"
            },
            "AFRL": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO alternate function low\n            register"
            },
            "AFRH": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO alternate function high\n            register"
            },
            "BRR": {
              "offset": "0x28",
              "size": 32,
              "description": "GPIO port bit reset register"
            },
            "SECCFGR": {
              "offset": "0x30",
              "size": 32,
              "description": "GPIO secure configuration\n            register"
            }
          },
          "bits": {
            "MODER": {
              "MODER15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "MODER14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "MODER13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "MODER12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "MODER11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "MODER10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "MODER9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "MODER8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "MODER7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "MODER6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "MODER5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "MODER4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "MODER3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "MODER2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "MODER1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "MODER0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              }
            },
            "OTYPER": {
              "OT15": {
                "bit": 15,
                "description": "Port x configuration bits (y =\n                0..15)"
              },
              "OT14": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n                0..15)"
              },
              "OT13": {
                "bit": 13,
                "description": "Port x configuration bits (y =\n                0..15)"
              },
              "OT12": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n                0..15)"
              },
              "OT11": {
                "bit": 11,
                "description": "Port x configuration bits (y =\n                0..15)"
              },
              "OT10": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n                0..15)"
              },
              "OT9": {
                "bit": 9,
                "description": "Port x configuration bits (y =\n                0..15)"
              },
              "OT8": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n                0..15)"
              },
              "OT7": {
                "bit": 7,
                "description": "Port x configuration bits (y =\n                0..15)"
              },
              "OT6": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n                0..15)"
              },
              "OT5": {
                "bit": 5,
                "description": "Port x configuration bits (y =\n                0..15)"
              },
              "OT4": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n                0..15)"
              },
              "OT3": {
                "bit": 3,
                "description": "Port x configuration bits (y =\n                0..15)"
              },
              "OT2": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n                0..15)"
              },
              "OT1": {
                "bit": 1,
                "description": "Port x configuration bits (y =\n                0..15)"
              },
              "OT0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n                0..15)"
              }
            },
            "OSPEEDR": {
              "OSPEEDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "OSPEEDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "OSPEEDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "OSPEEDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "OSPEEDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "OSPEEDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "OSPEEDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "OSPEEDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "OSPEEDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "OSPEEDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "OSPEEDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "OSPEEDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "OSPEEDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "OSPEEDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "OSPEEDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "OSPEEDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              }
            },
            "PUPDR": {
              "PUPDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "PUPDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "PUPDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "PUPDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "PUPDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "PUPDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "PUPDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "PUPDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "PUPDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "PUPDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "PUPDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "PUPDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "PUPDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "PUPDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "PUPDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              },
              "PUPDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n                0..15)",
                "width": 2
              }
            },
            "IDR": {
              "IDR15": {
                "bit": 15,
                "description": "Port input data (y =\n                0..15)"
              },
              "IDR14": {
                "bit": 14,
                "description": "Port input data (y =\n                0..15)"
              },
              "IDR13": {
                "bit": 13,
                "description": "Port input data (y =\n                0..15)"
              },
              "IDR12": {
                "bit": 12,
                "description": "Port input data (y =\n                0..15)"
              },
              "IDR11": {
                "bit": 11,
                "description": "Port input data (y =\n                0..15)"
              },
              "IDR10": {
                "bit": 10,
                "description": "Port input data (y =\n                0..15)"
              },
              "IDR9": {
                "bit": 9,
                "description": "Port input data (y =\n                0..15)"
              },
              "IDR8": {
                "bit": 8,
                "description": "Port input data (y =\n                0..15)"
              },
              "IDR7": {
                "bit": 7,
                "description": "Port input data (y =\n                0..15)"
              },
              "IDR6": {
                "bit": 6,
                "description": "Port input data (y =\n                0..15)"
              },
              "IDR5": {
                "bit": 5,
                "description": "Port input data (y =\n                0..15)"
              },
              "IDR4": {
                "bit": 4,
                "description": "Port input data (y =\n                0..15)"
              },
              "IDR3": {
                "bit": 3,
                "description": "Port input data (y =\n                0..15)"
              },
              "IDR2": {
                "bit": 2,
                "description": "Port input data (y =\n                0..15)"
              },
              "IDR1": {
                "bit": 1,
                "description": "Port input data (y =\n                0..15)"
              },
              "IDR0": {
                "bit": 0,
                "description": "Port input data (y =\n                0..15)"
              }
            },
            "ODR": {
              "ODR15": {
                "bit": 15,
                "description": "Port output data (y =\n                0..15)"
              },
              "ODR14": {
                "bit": 14,
                "description": "Port output data (y =\n                0..15)"
              },
              "ODR13": {
                "bit": 13,
                "description": "Port output data (y =\n                0..15)"
              },
              "ODR12": {
                "bit": 12,
                "description": "Port output data (y =\n                0..15)"
              },
              "ODR11": {
                "bit": 11,
                "description": "Port output data (y =\n                0..15)"
              },
              "ODR10": {
                "bit": 10,
                "description": "Port output data (y =\n                0..15)"
              },
              "ODR9": {
                "bit": 9,
                "description": "Port output data (y =\n                0..15)"
              },
              "ODR8": {
                "bit": 8,
                "description": "Port output data (y =\n                0..15)"
              },
              "ODR7": {
                "bit": 7,
                "description": "Port output data (y =\n                0..15)"
              },
              "ODR6": {
                "bit": 6,
                "description": "Port output data (y =\n                0..15)"
              },
              "ODR5": {
                "bit": 5,
                "description": "Port output data (y =\n                0..15)"
              },
              "ODR4": {
                "bit": 4,
                "description": "Port output data (y =\n                0..15)"
              },
              "ODR3": {
                "bit": 3,
                "description": "Port output data (y =\n                0..15)"
              },
              "ODR2": {
                "bit": 2,
                "description": "Port output data (y =\n                0..15)"
              },
              "ODR1": {
                "bit": 1,
                "description": "Port output data (y =\n                0..15)"
              },
              "ODR0": {
                "bit": 0,
                "description": "Port output data (y =\n                0..15)"
              }
            },
            "BSRR": {
              "BR15": {
                "bit": 31,
                "description": "Port x reset bit y (y =\n                0..15)"
              },
              "BR14": {
                "bit": 30,
                "description": "Port x reset bit y (y =\n                0..15)"
              },
              "BR13": {
                "bit": 29,
                "description": "Port x reset bit y (y =\n                0..15)"
              },
              "BR12": {
                "bit": 28,
                "description": "Port x reset bit y (y =\n                0..15)"
              },
              "BR11": {
                "bit": 27,
                "description": "Port x reset bit y (y =\n                0..15)"
              },
              "BR10": {
                "bit": 26,
                "description": "Port x reset bit y (y =\n                0..15)"
              },
              "BR9": {
                "bit": 25,
                "description": "Port x reset bit y (y =\n                0..15)"
              },
              "BR8": {
                "bit": 24,
                "description": "Port x reset bit y (y =\n                0..15)"
              },
              "BR7": {
                "bit": 23,
                "description": "Port x reset bit y (y =\n                0..15)"
              },
              "BR6": {
                "bit": 22,
                "description": "Port x reset bit y (y =\n                0..15)"
              },
              "BR5": {
                "bit": 21,
                "description": "Port x reset bit y (y =\n                0..15)"
              },
              "BR4": {
                "bit": 20,
                "description": "Port x reset bit y (y =\n                0..15)"
              },
              "BR3": {
                "bit": 19,
                "description": "Port x reset bit y (y =\n                0..15)"
              },
              "BR2": {
                "bit": 18,
                "description": "Port x reset bit y (y =\n                0..15)"
              },
              "BR1": {
                "bit": 17,
                "description": "Port x reset bit y (y =\n                0..15)"
              },
              "BR0": {
                "bit": 16,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS15": {
                "bit": 15,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS14": {
                "bit": 14,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS13": {
                "bit": 13,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS12": {
                "bit": 12,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS11": {
                "bit": 11,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS10": {
                "bit": 10,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS9": {
                "bit": 9,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS8": {
                "bit": 8,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS7": {
                "bit": 7,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS6": {
                "bit": 6,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS5": {
                "bit": 5,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS4": {
                "bit": 4,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS3": {
                "bit": 3,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS2": {
                "bit": 2,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS1": {
                "bit": 1,
                "description": "Port x set bit y (y=\n                0..15)"
              },
              "BS0": {
                "bit": 0,
                "description": "Port x set bit y (y=\n                0..15)"
              }
            },
            "LCKR": {
              "LCKK": {
                "bit": 16,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK15": {
                "bit": 15,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK14": {
                "bit": 14,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK13": {
                "bit": 13,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK12": {
                "bit": 12,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK11": {
                "bit": 11,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK10": {
                "bit": 10,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK9": {
                "bit": 9,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK8": {
                "bit": 8,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK7": {
                "bit": 7,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK6": {
                "bit": 6,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK5": {
                "bit": 5,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK4": {
                "bit": 4,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK3": {
                "bit": 3,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK2": {
                "bit": 2,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK1": {
                "bit": 1,
                "description": "Port x lock bit y (y=\n                0..15)"
              },
              "LCK0": {
                "bit": 0,
                "description": "Port x lock bit y (y=\n                0..15)"
              }
            },
            "AFRL": {
              "AFSEL7": {
                "bit": 28,
                "description": "Alternate function selection for port x\n                bit y (y = 0..7)",
                "width": 4
              },
              "AFSEL6": {
                "bit": 24,
                "description": "Alternate function selection for port x\n                bit y (y = 0..7)",
                "width": 4
              },
              "AFSEL5": {
                "bit": 20,
                "description": "Alternate function selection for port x\n                bit y (y = 0..7)",
                "width": 4
              },
              "AFSEL4": {
                "bit": 16,
                "description": "Alternate function selection for port x\n                bit y (y = 0..7)",
                "width": 4
              },
              "AFSEL3": {
                "bit": 12,
                "description": "Alternate function selection for port x\n                bit y (y = 0..7)",
                "width": 4
              },
              "AFSEL2": {
                "bit": 8,
                "description": "Alternate function selection for port x\n                bit y (y = 0..7)",
                "width": 4
              },
              "AFSEL1": {
                "bit": 4,
                "description": "Alternate function selection for port x\n                bit y (y = 0..7)",
                "width": 4
              },
              "AFSEL0": {
                "bit": 0,
                "description": "Alternate function selection for port x\n                bit y (y = 0..7)",
                "width": 4
              }
            },
            "AFRH": {
              "AFSEL15": {
                "bit": 28,
                "description": "Alternate function selection for port x\n                bit y (y = 8..15)",
                "width": 4
              },
              "AFSEL14": {
                "bit": 24,
                "description": "Alternate function selection for port x\n                bit y (y = 8..15)",
                "width": 4
              },
              "AFSEL13": {
                "bit": 20,
                "description": "Alternate function selection for port x\n                bit y (y = 8..15)",
                "width": 4
              },
              "AFSEL12": {
                "bit": 16,
                "description": "Alternate function selection for port x\n                bit y (y = 8..15)",
                "width": 4
              },
              "AFSEL11": {
                "bit": 12,
                "description": "Alternate function selection for port x\n                bit y (y = 8..15)",
                "width": 4
              },
              "AFSEL10": {
                "bit": 8,
                "description": "Alternate function selection for port x\n                bit y (y = 8..15)",
                "width": 4
              },
              "AFSEL9": {
                "bit": 4,
                "description": "Alternate function selection for port x\n                bit y (y = 8..15)",
                "width": 4
              },
              "AFSEL8": {
                "bit": 0,
                "description": "Alternate function selection for port x\n                bit y (y = 8..15)",
                "width": 4
              }
            },
            "BRR": {
              "BR0": {
                "bit": 0,
                "description": "Port x reset IO pin y"
              },
              "BR1": {
                "bit": 1,
                "description": "Port x reset IO pin y"
              },
              "BR2": {
                "bit": 2,
                "description": "Port x reset IO pin y"
              },
              "BR3": {
                "bit": 3,
                "description": "Port x reset IO pin y"
              },
              "BR4": {
                "bit": 4,
                "description": "Port x reset IO pin y"
              },
              "BR5": {
                "bit": 5,
                "description": "Port x reset IO pin y"
              },
              "BR6": {
                "bit": 6,
                "description": "Port x reset IO pin y"
              },
              "BR7": {
                "bit": 7,
                "description": "Port x reset IO pin y"
              },
              "BR8": {
                "bit": 8,
                "description": "Port x reset IO pin y"
              },
              "BR9": {
                "bit": 9,
                "description": "Port x reset IO pin y"
              },
              "BR10": {
                "bit": 10,
                "description": "Port x reset IO pin y"
              },
              "BR11": {
                "bit": 11,
                "description": "Port x reset IO pin y"
              },
              "BR12": {
                "bit": 12,
                "description": "Port x reset IO pin y"
              },
              "BR13": {
                "bit": 13,
                "description": "Port x reset IO pin y"
              },
              "BR14": {
                "bit": 14,
                "description": "Port x reset IO pin y"
              },
              "BR15": {
                "bit": 15,
                "description": "Port x reset IO pin y"
              }
            },
            "SECCFGR": {
              "SEC0": {
                "bit": 0,
                "description": "I/O pin of Port x secure bit\n                enable"
              },
              "SEC1": {
                "bit": 1,
                "description": "I/O pin of Port x secure bit\n                enable"
              },
              "SEC2": {
                "bit": 2,
                "description": "I/O pin of Port x secure bit\n                enable"
              },
              "SEC3": {
                "bit": 3,
                "description": "I/O pin of Port x secure bit\n                enable"
              },
              "SEC4": {
                "bit": 4,
                "description": "I/O pin of Port x secure bit\n                enable"
              },
              "SEC5": {
                "bit": 5,
                "description": "I/O pin of Port x secure bit\n                enable"
              },
              "SEC6": {
                "bit": 6,
                "description": "I/O pin of Port x secure bit\n                enable"
              },
              "SEC7": {
                "bit": 7,
                "description": "I/O pin of Port x secure bit\n                enable"
              },
              "SEC8": {
                "bit": 8,
                "description": "I/O pin of Port x secure bit\n                enable"
              },
              "SEC9": {
                "bit": 9,
                "description": "I/O pin of Port x secure bit\n                enable"
              },
              "SEC10": {
                "bit": 10,
                "description": "I/O pin of Port x secure bit\n                enable"
              },
              "SEC11": {
                "bit": 11,
                "description": "I/O pin of Port x secure bit\n                enable"
              },
              "SEC12": {
                "bit": 12,
                "description": "I/O pin of Port x secure bit\n                enable"
              },
              "SEC13": {
                "bit": 13,
                "description": "I/O pin of Port x secure bit\n                enable"
              },
              "SEC14": {
                "bit": 14,
                "description": "I/O pin of Port x secure bit\n                enable"
              },
              "SEC15": {
                "bit": 15,
                "description": "I/O pin of Port x secure bit\n                enable"
              }
            }
          }
        },
        "TAMP": {
          "instances": [
            {
              "name": "TAMP",
              "base": "0x40003400"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "CR3": {
              "offset": "0x08",
              "size": 32,
              "description": "control register 3"
            },
            "FLTCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "TAMP filter control register"
            },
            "ATCR1": {
              "offset": "0x10",
              "size": 32,
              "description": "TAMP active tamper control register 1"
            },
            "ATSEEDR": {
              "offset": "0x14",
              "size": 32,
              "description": "TAMP active tamper seed register"
            },
            "ATOR": {
              "offset": "0x18",
              "size": 32,
              "description": "TAMP active tamper output register"
            },
            "ATCR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "TAMP active tamper control register 2"
            },
            "SMCR": {
              "offset": "0x20",
              "size": 32,
              "description": "TAMP secure mode register"
            },
            "PRIVCR": {
              "offset": "0x24",
              "size": 32,
              "description": "TAMP privilege mode control register"
            },
            "IER": {
              "offset": "0x2C",
              "size": 32,
              "description": "TAMP interrupt enable register"
            },
            "SR": {
              "offset": "0x30",
              "size": 32,
              "description": "TAMP status register"
            },
            "MISR": {
              "offset": "0x34",
              "size": 32,
              "description": "TAMP masked interrupt status\n            register"
            },
            "SMISR": {
              "offset": "0x38",
              "size": 32,
              "description": "TAMP secure masked interrupt status register"
            },
            "SCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "TAMP status clear register"
            },
            "COUNTR": {
              "offset": "0x40",
              "size": 32,
              "description": "TAMP monotonic counter register"
            },
            "CFGR": {
              "offset": "0x50",
              "size": 32,
              "description": "TAMP configuration register"
            },
            "BKP0R": {
              "offset": "0x100",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP1R": {
              "offset": "0x104",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP2R": {
              "offset": "0x108",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP3R": {
              "offset": "0x10C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP4R": {
              "offset": "0x110",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP5R": {
              "offset": "0x114",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP6R": {
              "offset": "0x118",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP7R": {
              "offset": "0x11C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP8R": {
              "offset": "0x120",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP9R": {
              "offset": "0x124",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP10R": {
              "offset": "0x128",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP11R": {
              "offset": "0x12C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP12R": {
              "offset": "0x130",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP13R": {
              "offset": "0x134",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP14R": {
              "offset": "0x138",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP15R": {
              "offset": "0x13C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP16R": {
              "offset": "0x140",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP17R": {
              "offset": "0x144",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP18R": {
              "offset": "0x148",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP19R": {
              "offset": "0x14C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP20R": {
              "offset": "0x150",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP21R": {
              "offset": "0x154",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP22R": {
              "offset": "0x158",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP23R": {
              "offset": "0x15C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP24R": {
              "offset": "0x160",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP25R": {
              "offset": "0x164",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP26R": {
              "offset": "0x168",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP27R": {
              "offset": "0x16C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP28R": {
              "offset": "0x170",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP29R": {
              "offset": "0x174",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP30R": {
              "offset": "0x178",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP31R": {
              "offset": "0x17C",
              "size": 32,
              "description": "TAMP backup register"
            }
          },
          "bits": {
            "CR1": {
              "TAMP1E": {
                "bit": 0,
                "description": "TAMP1E"
              },
              "TAMP2E": {
                "bit": 1,
                "description": "TAMP2E"
              },
              "TAMP3E": {
                "bit": 2,
                "description": "TAMP3E"
              },
              "TAMP4E": {
                "bit": 3,
                "description": "TAMP4E"
              },
              "TAMP5E": {
                "bit": 4,
                "description": "TAMP5E"
              },
              "TAMP6E": {
                "bit": 5,
                "description": "TAMP6E"
              },
              "TAMP7E": {
                "bit": 6,
                "description": "TAMP7E"
              },
              "TAMP8E": {
                "bit": 7,
                "description": "TAMP8E"
              },
              "ITAMP1E": {
                "bit": 16,
                "description": "ITAMP1E"
              },
              "ITAMP2E": {
                "bit": 17,
                "description": "ITAMP2E"
              },
              "ITAMP3E": {
                "bit": 18,
                "description": "ITAMP3E"
              },
              "ITAMP5E": {
                "bit": 20,
                "description": "ITAMP5E"
              },
              "ITAMP8E": {
                "bit": 23,
                "description": "ITAMP5E"
              }
            },
            "CR2": {
              "TAMP1NOER": {
                "bit": 0,
                "description": "TAMP1NOER"
              },
              "TAMP2NOER": {
                "bit": 1,
                "description": "TAMP2NOER"
              },
              "TAMP3NOER": {
                "bit": 2,
                "description": "TAMP3NOER"
              },
              "TAMP4NOER": {
                "bit": 3,
                "description": "TAMP4NOER"
              },
              "TAMP5NOER": {
                "bit": 4,
                "description": "TAMP5NOER"
              },
              "TAMP6NOER": {
                "bit": 5,
                "description": "TAMP6NOER"
              },
              "TAMP7NOER": {
                "bit": 6,
                "description": "TAMP7NOER"
              },
              "TAMP8NOER": {
                "bit": 7,
                "description": "TAMP8NOER"
              },
              "TAMP1MSK": {
                "bit": 16,
                "description": "TAMP1MSK"
              },
              "TAMP2MSK": {
                "bit": 17,
                "description": "TAMP2MSK"
              },
              "TAMP3MSK": {
                "bit": 18,
                "description": "TAMP3MSK"
              },
              "BKERASE": {
                "bit": 23,
                "description": "BKERASE"
              },
              "TAMP1TRG": {
                "bit": 24,
                "description": "TAMP1TRG"
              },
              "TAMP2TRG": {
                "bit": 25,
                "description": "TAMP2TRG"
              },
              "TAMP3TRG": {
                "bit": 26,
                "description": "TAMP3TRG"
              },
              "TAMP4TRG": {
                "bit": 27,
                "description": "TAMP4TRG"
              },
              "TAMP5TRG": {
                "bit": 28,
                "description": "TAMP5TRG"
              },
              "TAMP6TRG": {
                "bit": 29,
                "description": "TAMP6TRG"
              },
              "TAMP7TRG": {
                "bit": 30,
                "description": "TAMP7TRG"
              },
              "TAMP8TRG": {
                "bit": 31,
                "description": "TAMP8TRG"
              }
            },
            "CR3": {
              "ITAMP1NOER": {
                "bit": 0,
                "description": "ITAMP1NOER"
              },
              "ITAMP2NOER": {
                "bit": 1,
                "description": "ITAMP2NOER"
              },
              "ITAMP3NOER": {
                "bit": 2,
                "description": "ITAMP3NOER"
              },
              "ITAMP5NOER": {
                "bit": 4,
                "description": "ITAMP5NOER"
              },
              "ITAMP8NOER": {
                "bit": 7,
                "description": "ITAMP8NOER"
              }
            },
            "FLTCR": {
              "TAMPFREQ": {
                "bit": 0,
                "description": "TAMPFREQ",
                "width": 3
              },
              "TAMPFLT": {
                "bit": 3,
                "description": "TAMPFLT",
                "width": 2
              },
              "TAMPPRCH": {
                "bit": 5,
                "description": "TAMPPRCH",
                "width": 2
              },
              "TAMPPUDIS": {
                "bit": 7,
                "description": "TAMPPUDIS"
              }
            },
            "ATCR1": {
              "TAMP1AM": {
                "bit": 0,
                "description": "TAMP1AM"
              },
              "TAMP2AM": {
                "bit": 1,
                "description": "TAMP2AM"
              },
              "TAMP3AM": {
                "bit": 2,
                "description": "TAMP3AM"
              },
              "TAMP4AM": {
                "bit": 3,
                "description": "TAMP4AM"
              },
              "TAMP5AM": {
                "bit": 4,
                "description": "TAMP5AM"
              },
              "TAMP6AM": {
                "bit": 5,
                "description": "TAMP6AM"
              },
              "TAMP7AM": {
                "bit": 6,
                "description": "TAMP7AM"
              },
              "TAMP8AM": {
                "bit": 7,
                "description": "TAMP8AM"
              },
              "ATOSEL1": {
                "bit": 8,
                "description": "ATOSEL1",
                "width": 2
              },
              "ATOSEL2": {
                "bit": 10,
                "description": "ATOSEL2",
                "width": 2
              },
              "ATOSEL3": {
                "bit": 12,
                "description": "ATOSEL3",
                "width": 2
              },
              "ATOSEL4": {
                "bit": 14,
                "description": "ATOSEL4",
                "width": 2
              },
              "ATCKSEL": {
                "bit": 16,
                "description": "ATCKSEL",
                "width": 2
              },
              "ATPER": {
                "bit": 24,
                "description": "ATPER",
                "width": 2
              },
              "ATOSHARE": {
                "bit": 30,
                "description": "ATOSHARE"
              },
              "FLTEN": {
                "bit": 31,
                "description": "FLTEN"
              }
            },
            "ATSEEDR": {
              "SEED": {
                "bit": 0,
                "description": "Pseudo-random generator seed value",
                "width": 32
              }
            },
            "ATOR": {
              "PRNG": {
                "bit": 0,
                "description": "Pseudo-random generator value",
                "width": 8
              },
              "SEEDF": {
                "bit": 14,
                "description": "Seed running flag"
              },
              "INITS": {
                "bit": 15,
                "description": "Active tamper initialization status"
              }
            },
            "ATCR2": {
              "ATOSEL1": {
                "bit": 8,
                "description": "ATOSEL1",
                "width": 3
              },
              "ATOSEL2": {
                "bit": 11,
                "description": "ATOSEL2",
                "width": 3
              },
              "ATOSEL3": {
                "bit": 14,
                "description": "ATOSEL3",
                "width": 3
              },
              "ATOSEL4": {
                "bit": 17,
                "description": "ATOSEL4",
                "width": 3
              },
              "ATOSEL5": {
                "bit": 20,
                "description": "ATOSEL5",
                "width": 3
              },
              "ATOSEL6": {
                "bit": 23,
                "description": "ATOSEL6",
                "width": 3
              },
              "ATOSEL7": {
                "bit": 26,
                "description": "ATOSEL7",
                "width": 3
              },
              "ATOSEL8": {
                "bit": 29,
                "description": "ATOSEL8",
                "width": 3
              }
            },
            "SMCR": {
              "BKPRWDPROT": {
                "bit": 0,
                "description": "Backup registers read/write protection offset",
                "width": 8
              },
              "BKPWDPROT": {
                "bit": 16,
                "description": "Backup registers write protection offset",
                "width": 8
              },
              "TAMPDPROT": {
                "bit": 31,
                "description": "Tamper protection"
              }
            },
            "PRIVCR": {
              "BKPRWPRIV": {
                "bit": 29,
                "description": "Backup registers zone 1 privilege protection"
              },
              "BKPWPRIV": {
                "bit": 30,
                "description": "Backup registers zone 2 privilege protection"
              },
              "TAMPPRIV": {
                "bit": 31,
                "description": "Tamper privilege protection"
              }
            },
            "IER": {
              "TAMP1IE": {
                "bit": 0,
                "description": "TAMP1IE"
              },
              "TAMP2IE": {
                "bit": 1,
                "description": "TAMP2IE"
              },
              "TAMP3IE": {
                "bit": 2,
                "description": "TAMP3IE"
              },
              "TAMP4IE": {
                "bit": 3,
                "description": "TAMP4IE"
              },
              "TAMP5IE": {
                "bit": 4,
                "description": "TAMP5IE"
              },
              "TAMP6IE": {
                "bit": 5,
                "description": "TAMP6IE"
              },
              "TAMP7IE": {
                "bit": 6,
                "description": "TAMP7IE"
              },
              "TAMP8IE": {
                "bit": 7,
                "description": "TAMP8IE"
              },
              "ITAMP1IE": {
                "bit": 16,
                "description": "ITAMP1IE"
              },
              "ITAMP2IE": {
                "bit": 17,
                "description": "ITAMP2IE"
              },
              "ITAMP3IE": {
                "bit": 18,
                "description": "ITAMP3IE"
              },
              "ITAMP5IE": {
                "bit": 20,
                "description": "ITAMP5IE"
              },
              "ITAMP8IE": {
                "bit": 23,
                "description": "ITAMP8IE"
              }
            },
            "SR": {
              "TAMP1F": {
                "bit": 0,
                "description": "TAMP1F"
              },
              "TAMP2F": {
                "bit": 1,
                "description": "TAMP2F"
              },
              "TAMP3F": {
                "bit": 2,
                "description": "TAMP3F"
              },
              "TAMP4F": {
                "bit": 3,
                "description": "TAMP4F"
              },
              "TAMP5F": {
                "bit": 4,
                "description": "TAMP5F"
              },
              "TAMP6F": {
                "bit": 5,
                "description": "TAMP6F"
              },
              "TAMP7F": {
                "bit": 6,
                "description": "TAMP7F"
              },
              "TAMP8F": {
                "bit": 7,
                "description": "TAMP8F"
              },
              "ITAMP1F": {
                "bit": 16,
                "description": "ITAMP1F"
              },
              "ITAMP2F": {
                "bit": 17,
                "description": "ITAMP2F"
              },
              "ITAMP3F": {
                "bit": 18,
                "description": "ITAMP3F"
              },
              "ITAMP5F": {
                "bit": 20,
                "description": "ITAMP5F"
              },
              "ITAMP8F": {
                "bit": 23,
                "description": "ITAMP8F"
              }
            },
            "MISR": {
              "TAMP1MF": {
                "bit": 0,
                "description": "TAMP1MF:"
              },
              "TAMP2MF": {
                "bit": 1,
                "description": "TAMP2MF"
              },
              "TAMP3MF": {
                "bit": 2,
                "description": "TAMP3MF"
              },
              "TAMP4MF": {
                "bit": 3,
                "description": "TAMP4MF"
              },
              "TAMP5MF": {
                "bit": 4,
                "description": "TAMP5MF"
              },
              "TAMP6MF": {
                "bit": 5,
                "description": "TAMP6MF"
              },
              "TAMP7MF": {
                "bit": 6,
                "description": "TAMP7MF:"
              },
              "TAMP8MF": {
                "bit": 7,
                "description": "TAMP8MF"
              },
              "ITAMP1MF": {
                "bit": 16,
                "description": "ITAMP1MF"
              },
              "ITAMP2MF": {
                "bit": 17,
                "description": "ITAMP2MF"
              },
              "ITAMP3MF": {
                "bit": 18,
                "description": "ITAMP3MF"
              },
              "ITAMP5MF": {
                "bit": 20,
                "description": "ITAMP5MF"
              },
              "ITAMP8MF": {
                "bit": 23,
                "description": "ITAMP8MF"
              }
            },
            "SMISR": {
              "TAMP1MF": {
                "bit": 0,
                "description": "TAMP1MF:"
              },
              "TAMP2MF": {
                "bit": 1,
                "description": "TAMP2MF"
              },
              "TAMP3MF": {
                "bit": 2,
                "description": "TAMP3MF"
              },
              "TAMP4MF": {
                "bit": 3,
                "description": "TAMP4MF"
              },
              "TAMP5MF": {
                "bit": 4,
                "description": "TAMP5MF"
              },
              "TAMP6MF": {
                "bit": 5,
                "description": "TAMP6MF"
              },
              "TAMP7MF": {
                "bit": 6,
                "description": "TAMP7MF:"
              },
              "TAMP8MF": {
                "bit": 7,
                "description": "TAMP8MF"
              },
              "ITAMP1MF": {
                "bit": 16,
                "description": "ITAMP1MF"
              },
              "ITAMP2MF": {
                "bit": 17,
                "description": "ITAMP2MF"
              },
              "ITAMP3MF": {
                "bit": 18,
                "description": "ITAMP3MF"
              },
              "ITAMP5MF": {
                "bit": 20,
                "description": "ITAMP5MF"
              },
              "ITAMP8MF": {
                "bit": 23,
                "description": "ITAMP8MF"
              }
            },
            "SCR": {
              "CTAMP1F": {
                "bit": 0,
                "description": "CTAMP1F"
              },
              "CTAMP2F": {
                "bit": 1,
                "description": "CTAMP2F"
              },
              "CTAMP3F": {
                "bit": 2,
                "description": "CTAMP3F"
              },
              "CTAMP4F": {
                "bit": 3,
                "description": "CTAMP4F"
              },
              "CTAMP5F": {
                "bit": 4,
                "description": "CTAMP5F"
              },
              "CTAMP6F": {
                "bit": 5,
                "description": "CTAMP6F"
              },
              "CTAMP7F": {
                "bit": 6,
                "description": "CTAMP7F"
              },
              "CTAMP8F": {
                "bit": 7,
                "description": "CTAMP8F"
              },
              "CITAMP1F": {
                "bit": 16,
                "description": "CITAMP1F"
              },
              "CITAMP2F": {
                "bit": 17,
                "description": "CITAMP2F"
              },
              "CITAMP3F": {
                "bit": 18,
                "description": "CITAMP3F"
              },
              "CITAMP5F": {
                "bit": 20,
                "description": "CITAMP5F"
              },
              "CITAMP8F": {
                "bit": 23,
                "description": "CITAMP8F"
              }
            },
            "COUNTR": {
              "COUNT": {
                "bit": 0,
                "description": "COUNT",
                "width": 32
              }
            },
            "CFGR": {
              "TMONEN": {
                "bit": 1,
                "description": "TMONEN"
              },
              "VMONEN": {
                "bit": 2,
                "description": "VMONEN"
              },
              "WUTMONEN": {
                "bit": 3,
                "description": "WUTMONEN"
              }
            },
            "BKP0R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP1R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP2R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP3R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP4R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP5R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP6R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP7R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP8R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP9R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP10R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP11R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP12R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP13R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP14R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP15R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP16R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP17R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP18R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP19R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP20R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP21R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP22R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP23R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP24R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP25R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP26R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP27R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP28R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP29R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP30R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP31R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C1",
              "base": "0x40005400",
              "irq": 55
            },
            {
              "name": "I2C2",
              "base": "0x40005800",
              "irq": 57
            },
            {
              "name": "I2C3",
              "base": "0x40005C00",
              "irq": 88
            },
            {
              "name": "I2C4",
              "base": "0x40008400",
              "irq": 100
            },
            {
              "name": "SEC_I2C1",
              "base": "0x50005400"
            },
            {
              "name": "SEC_I2C2",
              "base": "0x50005800"
            },
            {
              "name": "SEC_I2C3",
              "base": "0x50005C00"
            },
            {
              "name": "SEC_I2C4",
              "base": "0x50008400"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "OAR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Own address register 1"
            },
            "OAR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Own address register 2"
            },
            "TIMINGR": {
              "offset": "0x10",
              "size": 32,
              "description": "Timing register"
            },
            "TIMEOUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "Status register 1"
            },
            "ISR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt and Status register"
            },
            "ICR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt clear register"
            },
            "PECR": {
              "offset": "0x20",
              "size": 32,
              "description": "PEC register"
            },
            "RXDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TXDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            }
          },
          "bits": {
            "CR1": {
              "PE": {
                "bit": 0,
                "description": "Peripheral enable"
              },
              "TXIE": {
                "bit": 1,
                "description": "TX Interrupt enable"
              },
              "RXIE": {
                "bit": 2,
                "description": "RX Interrupt enable"
              },
              "ADDRIE": {
                "bit": 3,
                "description": "Address match interrupt enable (slave\n                only)"
              },
              "NACKIE": {
                "bit": 4,
                "description": "Not acknowledge received interrupt\n                enable"
              },
              "STOPIE": {
                "bit": 5,
                "description": "STOP detection Interrupt\n                enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transfer Complete interrupt\n                enable"
              },
              "ERRIE": {
                "bit": 7,
                "description": "Error interrupts enable"
              },
              "DNF": {
                "bit": 8,
                "description": "Digital noise filter",
                "width": 4
              },
              "ANFOFF": {
                "bit": 12,
                "description": "Analog noise filter OFF"
              },
              "TXDMAEN": {
                "bit": 14,
                "description": "DMA transmission requests\n                enable"
              },
              "RXDMAEN": {
                "bit": 15,
                "description": "DMA reception requests\n                enable"
              },
              "SBC": {
                "bit": 16,
                "description": "Slave byte control"
              },
              "NOSTRETCH": {
                "bit": 17,
                "description": "Clock stretching disable"
              },
              "WUPEN": {
                "bit": 18,
                "description": "Wakeup from STOP enable"
              },
              "GCEN": {
                "bit": 19,
                "description": "General call enable"
              },
              "SMBHEN": {
                "bit": 20,
                "description": "SMBus Host address enable"
              },
              "SMBDEN": {
                "bit": 21,
                "description": "SMBus Device Default address\n                enable"
              },
              "ALERTEN": {
                "bit": 22,
                "description": "SMBUS alert enable"
              },
              "PECEN": {
                "bit": 23,
                "description": "PEC enable"
              }
            },
            "CR2": {
              "PECBYTE": {
                "bit": 26,
                "description": "Packet error checking byte"
              },
              "AUTOEND": {
                "bit": 25,
                "description": "Automatic end mode (master\n                mode)"
              },
              "RELOAD": {
                "bit": 24,
                "description": "NBYTES reload mode"
              },
              "NBYTES": {
                "bit": 16,
                "description": "Number of bytes",
                "width": 8
              },
              "NACK": {
                "bit": 15,
                "description": "NACK generation (slave\n                mode)"
              },
              "STOP": {
                "bit": 14,
                "description": "Stop generation (master\n                mode)"
              },
              "START": {
                "bit": 13,
                "description": "Start generation"
              },
              "HEAD10R": {
                "bit": 12,
                "description": "10-bit address header only read\n                direction (master receiver mode)"
              },
              "ADD10": {
                "bit": 11,
                "description": "10-bit addressing mode (master\n                mode)"
              },
              "RD_WRN": {
                "bit": 10,
                "description": "Transfer direction (master\n                mode)"
              },
              "SADD": {
                "bit": 0,
                "description": "Slave address bit (master\n                mode)",
                "width": 10
              }
            },
            "OAR1": {
              "OA1": {
                "bit": 0,
                "description": "Interface address",
                "width": 10
              },
              "OA1MODE": {
                "bit": 10,
                "description": "Own Address 1 10-bit mode"
              },
              "OA1EN": {
                "bit": 15,
                "description": "Own Address 1 enable"
              }
            },
            "OAR2": {
              "OA2": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "OA2MSK": {
                "bit": 8,
                "description": "Own Address 2 masks",
                "width": 3
              },
              "OA2EN": {
                "bit": 15,
                "description": "Own Address 2 enable"
              }
            },
            "TIMINGR": {
              "SCLL": {
                "bit": 0,
                "description": "SCL low period (master\n                mode)",
                "width": 8
              },
              "SCLH": {
                "bit": 8,
                "description": "SCL high period (master\n                mode)",
                "width": 8
              },
              "SDADEL": {
                "bit": 16,
                "description": "Data hold time",
                "width": 4
              },
              "SCLDEL": {
                "bit": 20,
                "description": "Data setup time",
                "width": 4
              },
              "PRESC": {
                "bit": 28,
                "description": "Timing prescaler",
                "width": 4
              }
            },
            "TIMEOUTR": {
              "TIMEOUTA": {
                "bit": 0,
                "description": "Bus timeout A",
                "width": 12
              },
              "TIDLE": {
                "bit": 12,
                "description": "Idle clock timeout\n                detection"
              },
              "TIMOUTEN": {
                "bit": 15,
                "description": "Clock timeout enable"
              },
              "TIMEOUTB": {
                "bit": 16,
                "description": "Bus timeout B",
                "width": 12
              },
              "TEXTEN": {
                "bit": 31,
                "description": "Extended clock timeout\n                enable"
              }
            },
            "ISR": {
              "ADDCODE": {
                "bit": 17,
                "description": "Address match code (Slave\n                mode)",
                "width": 7
              },
              "DIR": {
                "bit": 16,
                "description": "Transfer direction (Slave\n                mode)"
              },
              "BUSY": {
                "bit": 15,
                "description": "Bus busy"
              },
              "ALERT": {
                "bit": 13,
                "description": "SMBus alert"
              },
              "TIMEOUT": {
                "bit": 12,
                "description": "Timeout or t_low detection\n                flag"
              },
              "PECERR": {
                "bit": 11,
                "description": "PEC Error in reception"
              },
              "OVR": {
                "bit": 10,
                "description": "Overrun/Underrun (slave\n                mode)"
              },
              "ARLO": {
                "bit": 9,
                "description": "Arbitration lost"
              },
              "BERR": {
                "bit": 8,
                "description": "Bus error"
              },
              "TCR": {
                "bit": 7,
                "description": "Transfer Complete Reload"
              },
              "TC": {
                "bit": 6,
                "description": "Transfer Complete (master\n                mode)"
              },
              "STOPF": {
                "bit": 5,
                "description": "Stop detection flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "Not acknowledge received\n                flag"
              },
              "ADDR": {
                "bit": 3,
                "description": "Address matched (slave\n                mode)"
              },
              "RXNE": {
                "bit": 2,
                "description": "Receive data register not empty\n                (receivers)"
              },
              "TXIS": {
                "bit": 1,
                "description": "Transmit interrupt status\n                (transmitters)"
              },
              "TXE": {
                "bit": 0,
                "description": "Transmit data register empty\n                (transmitters)"
              }
            },
            "ICR": {
              "ALERTCF": {
                "bit": 13,
                "description": "Alert flag clear"
              },
              "TIMOUTCF": {
                "bit": 12,
                "description": "Timeout detection flag\n                clear"
              },
              "PECCF": {
                "bit": 11,
                "description": "PEC Error flag clear"
              },
              "OVRCF": {
                "bit": 10,
                "description": "Overrun/Underrun flag\n                clear"
              },
              "ARLOCF": {
                "bit": 9,
                "description": "Arbitration lost flag\n                clear"
              },
              "BERRCF": {
                "bit": 8,
                "description": "Bus error flag clear"
              },
              "STOPCF": {
                "bit": 5,
                "description": "Stop detection flag clear"
              },
              "NACKCF": {
                "bit": 4,
                "description": "Not Acknowledge flag clear"
              },
              "ADDRCF": {
                "bit": 3,
                "description": "Address Matched flag clear"
              }
            },
            "PECR": {
              "PEC": {
                "bit": 0,
                "description": "Packet error checking\n                register",
                "width": 8
              }
            },
            "RXDR": {
              "RXDATA": {
                "bit": 0,
                "description": "8-bit receive data",
                "width": 8
              }
            },
            "TXDR": {
              "TXDATA": {
                "bit": 0,
                "description": "8-bit transmit data",
                "width": 8
              }
            }
          }
        },
        "ICache": {
          "instances": [
            {
              "name": "ICache",
              "base": "0x40030400",
              "irq": 107
            }
          ],
          "registers": {
            "ICACHE_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "ICACHE control register"
            },
            "ICACHE_SR": {
              "offset": "0x04",
              "size": 32,
              "description": "ICACHE status register"
            },
            "ICACHE_IER": {
              "offset": "0x08",
              "size": 32,
              "description": "ICACHE interrupt enable\n            register"
            },
            "ICACHE_FCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "ICACHE flag clear register"
            },
            "ICACHE_HMONR": {
              "offset": "0x10",
              "size": 32,
              "description": "ICACHE hit monitor register"
            },
            "ICACHE_MMONR": {
              "offset": "0x14",
              "size": 32,
              "description": "ICACHE miss monitor register"
            },
            "ICACHE_CRR0": {
              "offset": "0x20",
              "size": 32,
              "description": "ICACHE region configuration\n            register"
            },
            "ICACHE_CRR1": {
              "offset": "0x24",
              "size": 32,
              "description": "ICACHE region configuration\n            register"
            },
            "ICACHE_CRR2": {
              "offset": "0x28",
              "size": 32,
              "description": "ICACHE region configuration\n            register"
            },
            "ICACHE_CRR3": {
              "offset": "0x2C",
              "size": 32,
              "description": "ICACHE region configuration\n            register"
            }
          },
          "bits": {
            "ICACHE_CR": {
              "EN": {
                "bit": 0,
                "description": "EN"
              },
              "CACHEINV": {
                "bit": 1,
                "description": "CACHEINV"
              },
              "WAYSEL": {
                "bit": 2,
                "description": "WAYSEL"
              },
              "HITMEN": {
                "bit": 16,
                "description": "HITMEN"
              },
              "MISSMEN": {
                "bit": 17,
                "description": "MISSMEN"
              },
              "HITMRST": {
                "bit": 18,
                "description": "HITMRST"
              },
              "MISSMRST": {
                "bit": 19,
                "description": "MISSMRST"
              }
            },
            "ICACHE_SR": {
              "BUSYF": {
                "bit": 0,
                "description": "BUSYF"
              },
              "BSYENDF": {
                "bit": 1,
                "description": "BSYENDF"
              },
              "ERRF": {
                "bit": 2,
                "description": "ERRF"
              }
            },
            "ICACHE_IER": {
              "BSYENDIE": {
                "bit": 1,
                "description": "BSYENDIE"
              },
              "ERRIE": {
                "bit": 2,
                "description": "ERRIE"
              }
            },
            "ICACHE_FCR": {
              "CBSYENDF": {
                "bit": 1,
                "description": "CBSYENDF"
              },
              "CERRF": {
                "bit": 2,
                "description": "CERRF"
              }
            },
            "ICACHE_HMONR": {
              "HITMON": {
                "bit": 0,
                "description": "HITMON",
                "width": 32
              }
            },
            "ICACHE_MMONR": {
              "MISSMON": {
                "bit": 0,
                "description": "MISSMON",
                "width": 16
              }
            },
            "ICACHE_CRR0": {
              "BASEADDR": {
                "bit": 0,
                "description": "BASEADDR",
                "width": 8
              },
              "RSIZE": {
                "bit": 9,
                "description": "RSIZE",
                "width": 3
              },
              "REN": {
                "bit": 15,
                "description": "REN"
              },
              "REMAPADDR": {
                "bit": 16,
                "description": "REMAPADDR",
                "width": 11
              },
              "MSTSEL": {
                "bit": 28,
                "description": "MSTSEL"
              },
              "HBURST": {
                "bit": 31,
                "description": "HBURST"
              }
            },
            "ICACHE_CRR1": {
              "BASEADDR": {
                "bit": 0,
                "description": "BASEADDR",
                "width": 8
              },
              "RSIZE": {
                "bit": 9,
                "description": "RSIZE",
                "width": 3
              },
              "REN": {
                "bit": 15,
                "description": "REN"
              },
              "REMAPADDR": {
                "bit": 16,
                "description": "REMAPADDR",
                "width": 11
              },
              "MSTSEL": {
                "bit": 28,
                "description": "MSTSEL"
              },
              "HBURST": {
                "bit": 31,
                "description": "HBURST"
              }
            },
            "ICACHE_CRR2": {
              "BASEADDR": {
                "bit": 0,
                "description": "BASEADDR",
                "width": 8
              },
              "RSIZE": {
                "bit": 9,
                "description": "RSIZE",
                "width": 3
              },
              "REN": {
                "bit": 15,
                "description": "REN"
              },
              "REMAPADDR": {
                "bit": 16,
                "description": "REMAPADDR",
                "width": 11
              },
              "MSTSEL": {
                "bit": 28,
                "description": "MSTSEL"
              },
              "HBURST": {
                "bit": 31,
                "description": "HBURST"
              }
            },
            "ICACHE_CRR3": {
              "BASEADDR": {
                "bit": 0,
                "description": "BASEADDR",
                "width": 8
              },
              "RSIZE": {
                "bit": 9,
                "description": "RSIZE",
                "width": 3
              },
              "REN": {
                "bit": 15,
                "description": "REN"
              },
              "REMAPADDR": {
                "bit": 16,
                "description": "REMAPADDR",
                "width": 11
              },
              "MSTSEL": {
                "bit": 28,
                "description": "MSTSEL"
              },
              "HBURST": {
                "bit": 31,
                "description": "HBURST"
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "IWDG",
              "base": "0x40003000"
            },
            {
              "name": "SEC_IWDG",
              "base": "0x50003000"
            },
            {
              "name": "WWDG",
              "base": "0x40002C00",
              "irq": 0
            },
            {
              "name": "SEC_WWDG",
              "base": "0x50002C00"
            }
          ],
          "registers": {
            "KR": {
              "offset": "0x00",
              "size": 32,
              "description": "Key register"
            },
            "PR": {
              "offset": "0x04",
              "size": 32,
              "description": "Prescaler register"
            },
            "RLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Reload register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            },
            "WINR": {
              "offset": "0x10",
              "size": 32,
              "description": "Window register"
            }
          },
          "bits": {
            "KR": {
              "KEY": {
                "bit": 0,
                "description": "Key value (write only, read\n                0x0000)",
                "width": 16
              }
            },
            "PR": {
              "PR": {
                "bit": 0,
                "description": "Prescaler divider",
                "width": 3
              }
            },
            "RLR": {
              "RL": {
                "bit": 0,
                "description": "Watchdog counter reload\n                value",
                "width": 12
              }
            },
            "SR": {
              "WVU": {
                "bit": 2,
                "description": "Watchdog counter window value\n                update"
              },
              "RVU": {
                "bit": 1,
                "description": "Watchdog counter reload value\n                update"
              },
              "PVU": {
                "bit": 0,
                "description": "Watchdog prescaler value\n                update"
              }
            },
            "WINR": {
              "WIN": {
                "bit": 0,
                "description": "Watchdog counter window\n                value",
                "width": 12
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "LPTIM1",
              "base": "0x40007C00",
              "irq": 67
            },
            {
              "name": "LPTIM2",
              "base": "0x40009400"
            },
            {
              "name": "LPTIM3",
              "base": "0x40009800",
              "irq": 98
            },
            {
              "name": "SEC_LPTIM1",
              "base": "0x50007C00"
            },
            {
              "name": "SEC_LPTIM2",
              "base": "0x50009400"
            },
            {
              "name": "SEC_LPTIM3",
              "base": "0x50009800"
            },
            {
              "name": "TIM1",
              "base": "0x40012C00",
              "irq": 41
            },
            {
              "name": "SEC_TIM1",
              "base": "0x50012C00"
            },
            {
              "name": "TIM15",
              "base": "0x40014000",
              "irq": 69
            },
            {
              "name": "SEC_TIM15",
              "base": "0x50014000"
            },
            {
              "name": "TIM16",
              "base": "0x40014400",
              "irq": 70
            },
            {
              "name": "SEC_TIM16",
              "base": "0x50014400"
            },
            {
              "name": "TIM17",
              "base": "0x40014800",
              "irq": 71
            },
            {
              "name": "SEC_TIM17",
              "base": "0x50014800"
            },
            {
              "name": "TIM2",
              "base": "0x40000000",
              "irq": 45
            },
            {
              "name": "SEC_TIM2",
              "base": "0x50000000"
            },
            {
              "name": "TIM3",
              "base": "0x40000400"
            },
            {
              "name": "SEC_TIM3",
              "base": "0x50000400"
            },
            {
              "name": "TIM4",
              "base": "0x40000800"
            },
            {
              "name": "SEC_TIM4",
              "base": "0x50000800"
            },
            {
              "name": "TIM5",
              "base": "0x40000C00"
            },
            {
              "name": "SEC_TIM5",
              "base": "0x50000C00"
            },
            {
              "name": "TIM6",
              "base": "0x40001000"
            },
            {
              "name": "SEC_TIM6",
              "base": "0x50001000"
            },
            {
              "name": "TIM7",
              "base": "0x40001400"
            },
            {
              "name": "SEC_TIM7",
              "base": "0x50001400"
            },
            {
              "name": "TIM8",
              "base": "0x40013400",
              "irq": 51
            },
            {
              "name": "SEC_TIM8",
              "base": "0x50013400"
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt and Status Register"
            },
            "ICR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Clear Register"
            },
            "IER": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "CFGR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Configuration Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "Control Register"
            },
            "CMP": {
              "offset": "0x14",
              "size": 32,
              "description": "Compare Register"
            },
            "ARR": {
              "offset": "0x18",
              "size": 32,
              "description": "Autoreload Register"
            },
            "CNT": {
              "offset": "0x1C",
              "size": 32,
              "description": "Counter Register"
            },
            "OR": {
              "offset": "0x20",
              "size": 32,
              "description": "LPTIM option register"
            },
            "RCR": {
              "offset": "0x28",
              "size": 32,
              "description": "LPTIM repetition register"
            }
          },
          "bits": {
            "ISR": {
              "DOWN": {
                "bit": 6,
                "description": "Counter direction change up to\n                down"
              },
              "UP": {
                "bit": 5,
                "description": "Counter direction change down to\n                up"
              },
              "ARROK": {
                "bit": 4,
                "description": "Autoreload register update\n                OK"
              },
              "CMPOK": {
                "bit": 3,
                "description": "Compare register update OK"
              },
              "EXTTRIG": {
                "bit": 2,
                "description": "External trigger edge\n                event"
              },
              "ARRM": {
                "bit": 1,
                "description": "Autoreload match"
              },
              "CMPM": {
                "bit": 0,
                "description": "Compare match"
              },
              "UE": {
                "bit": 7,
                "description": "LPTIM update event\n                occurred"
              },
              "REPOK": {
                "bit": 8,
                "description": "Repetition register update\n                Ok"
              }
            },
            "ICR": {
              "DOWNCF": {
                "bit": 6,
                "description": "Direction change to down Clear\n                Flag"
              },
              "UPCF": {
                "bit": 5,
                "description": "Direction change to UP Clear\n                Flag"
              },
              "ARROKCF": {
                "bit": 4,
                "description": "Autoreload register update OK Clear\n                Flag"
              },
              "CMPOKCF": {
                "bit": 3,
                "description": "Compare register update OK Clear\n                Flag"
              },
              "EXTTRIGCF": {
                "bit": 2,
                "description": "External trigger valid edge Clear\n                Flag"
              },
              "ARRMCF": {
                "bit": 1,
                "description": "Autoreload match Clear\n                Flag"
              },
              "CMPMCF": {
                "bit": 0,
                "description": "compare match Clear Flag"
              },
              "UECF": {
                "bit": 7,
                "description": "Update event clear flag"
              },
              "REPOKCF": {
                "bit": 8,
                "description": "Repetition register update OK clear\n                flag"
              }
            },
            "IER": {
              "DOWNIE": {
                "bit": 6,
                "description": "Direction change to down Interrupt\n                Enable"
              },
              "UPIE": {
                "bit": 5,
                "description": "Direction change to UP Interrupt\n                Enable"
              },
              "ARROKIE": {
                "bit": 4,
                "description": "Autoreload register update OK Interrupt\n                Enable"
              },
              "CMPOKIE": {
                "bit": 3,
                "description": "Compare register update OK Interrupt\n                Enable"
              },
              "EXTTRIGIE": {
                "bit": 2,
                "description": "External trigger valid edge Interrupt\n                Enable"
              },
              "ARRMIE": {
                "bit": 1,
                "description": "Autoreload match Interrupt\n                Enable"
              },
              "CMPMIE": {
                "bit": 0,
                "description": "Compare match Interrupt\n                Enable"
              },
              "UEIE": {
                "bit": 7,
                "description": "Update event interrupt\n                enable"
              },
              "REPOKIE": {
                "bit": 8,
                "description": "REPOKIE"
              }
            },
            "CFGR": {
              "ENC": {
                "bit": 24,
                "description": "Encoder mode enable"
              },
              "COUNTMODE": {
                "bit": 23,
                "description": "counter mode enabled"
              },
              "PRELOAD": {
                "bit": 22,
                "description": "Registers update mode"
              },
              "WAVPOL": {
                "bit": 21,
                "description": "Waveform shape polarity"
              },
              "WAVE": {
                "bit": 20,
                "description": "Waveform shape"
              },
              "TIMOUT": {
                "bit": 19,
                "description": "Timeout enable"
              },
              "TRIGEN": {
                "bit": 17,
                "description": "Trigger enable and\n                polarity",
                "width": 2
              },
              "TRIGSEL": {
                "bit": 13,
                "description": "Trigger selector",
                "width": 3
              },
              "PRESC": {
                "bit": 9,
                "description": "Clock prescaler",
                "width": 3
              },
              "TRGFLT": {
                "bit": 6,
                "description": "Configurable digital filter for\n                trigger",
                "width": 2
              },
              "CKFLT": {
                "bit": 3,
                "description": "Configurable digital filter for external\n                clock",
                "width": 2
              },
              "CKPOL": {
                "bit": 1,
                "description": "Clock Polarity",
                "width": 2
              },
              "CKSEL": {
                "bit": 0,
                "description": "Clock selector"
              }
            },
            "CR": {
              "CNTSTRT": {
                "bit": 2,
                "description": "Timer start in continuous\n                mode"
              },
              "SNGSTRT": {
                "bit": 1,
                "description": "LPTIM start in single mode"
              },
              "ENABLE": {
                "bit": 0,
                "description": "LPTIM Enable"
              },
              "COUNTRST": {
                "bit": 4,
                "description": "Counter reset"
              },
              "RSTARE": {
                "bit": 3,
                "description": "Reset after read enable"
              }
            },
            "CMP": {
              "CMP": {
                "bit": 0,
                "description": "Compare value",
                "width": 16
              }
            },
            "ARR": {
              "ARR": {
                "bit": 0,
                "description": "Auto reload value",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 16
              }
            },
            "OR": {
              "OR_0": {
                "bit": 0,
                "description": "Option register bit 0"
              },
              "OR_1": {
                "bit": 1,
                "description": "Option register bit 1"
              }
            },
            "RCR": {
              "REP": {
                "bit": 0,
                "description": "Repetition register value",
                "width": 8
              }
            }
          }
        },
        "GTZC": {
          "instances": [
            {
              "name": "GTZC_MPCBB1",
              "base": "0x40032C00"
            },
            {
              "name": "GTZC_MPCBB2",
              "base": "0x40033000"
            },
            {
              "name": "GTZC_TZIC",
              "base": "0x40032800"
            },
            {
              "name": "GTZC_TZSC",
              "base": "0x40032400"
            }
          ],
          "registers": {
            "MPCBB1_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "MPCBB control register"
            },
            "MPCBB1_LCKVTR1": {
              "offset": "0x10",
              "size": 32,
              "description": "MPCBB control register"
            },
            "MPCBB1_LCKVTR2": {
              "offset": "0x14",
              "size": 32,
              "description": "MPCBB control register"
            },
            "MPCBB1_VCTR0": {
              "offset": "0x100",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR1": {
              "offset": "0x104",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR2": {
              "offset": "0x108",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR3": {
              "offset": "0x10C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR4": {
              "offset": "0x110",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR5": {
              "offset": "0x114",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR6": {
              "offset": "0x118",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR7": {
              "offset": "0x11C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR8": {
              "offset": "0x120",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR9": {
              "offset": "0x124",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR10": {
              "offset": "0x128",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR11": {
              "offset": "0x12C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR12": {
              "offset": "0x130",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR13": {
              "offset": "0x134",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR14": {
              "offset": "0x138",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR15": {
              "offset": "0x13C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR16": {
              "offset": "0x140",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR17": {
              "offset": "0x144",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR18": {
              "offset": "0x148",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR19": {
              "offset": "0x14C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR20": {
              "offset": "0x150",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR21": {
              "offset": "0x154",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR22": {
              "offset": "0x158",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR23": {
              "offset": "0x15C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR24": {
              "offset": "0x160",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR25": {
              "offset": "0x164",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR26": {
              "offset": "0x168",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR27": {
              "offset": "0x16C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR28": {
              "offset": "0x170",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR29": {
              "offset": "0x174",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR30": {
              "offset": "0x178",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR31": {
              "offset": "0x17C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR32": {
              "offset": "0x180",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR33": {
              "offset": "0x184",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR34": {
              "offset": "0x188",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR35": {
              "offset": "0x18C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR36": {
              "offset": "0x190",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR37": {
              "offset": "0x194",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR38": {
              "offset": "0x198",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR39": {
              "offset": "0x19C",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR40": {
              "offset": "0x1A0",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR41": {
              "offset": "0x1A4",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR42": {
              "offset": "0x1A8",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR43": {
              "offset": "0x1AC",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR44": {
              "offset": "0x1B0",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR45": {
              "offset": "0x1B4",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR46": {
              "offset": "0x1B8",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR47": {
              "offset": "0x1BC",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR48": {
              "offset": "0x1C0",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR49": {
              "offset": "0x1C4",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR50": {
              "offset": "0x1C8",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR51": {
              "offset": "0x1CC",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR52": {
              "offset": "0x1D0",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR53": {
              "offset": "0x1D4",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR54": {
              "offset": "0x1D8",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR55": {
              "offset": "0x1DC",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR56": {
              "offset": "0x1E0",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR57": {
              "offset": "0x1E4",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR58": {
              "offset": "0x1E8",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR59": {
              "offset": "0x1EC",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR60": {
              "offset": "0x1F0",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR61": {
              "offset": "0x1F4",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR62": {
              "offset": "0x1F8",
              "size": 32,
              "description": "MPCBBx vector register"
            },
            "MPCBB1_VCTR63": {
              "offset": "0x1FC",
              "size": 32,
              "description": "MPCBBx vector register"
            }
          },
          "bits": {
            "MPCBB1_CR": {
              "LCK": {
                "bit": 0,
                "description": "LCK"
              },
              "INVSECSTATE": {
                "bit": 30,
                "description": "INVSECSTATE"
              },
              "SRWILADIS": {
                "bit": 31,
                "description": "SRWILADIS"
              }
            },
            "MPCBB1_LCKVTR1": {
              "LCKSB0": {
                "bit": 0,
                "description": "LCKSB0"
              },
              "LCKSB1": {
                "bit": 1,
                "description": "LCKSB1"
              },
              "LCKSB2": {
                "bit": 2,
                "description": "LCKSB2"
              },
              "LCKSB3": {
                "bit": 3,
                "description": "LCKSB3"
              },
              "LCKSB4": {
                "bit": 4,
                "description": "LCKSB4"
              },
              "LCKSB5": {
                "bit": 5,
                "description": "LCKSB5"
              },
              "LCKSB6": {
                "bit": 6,
                "description": "LCKSB6"
              },
              "LCKSB7": {
                "bit": 7,
                "description": "LCKSB7"
              },
              "LCKSB8": {
                "bit": 8,
                "description": "LCKSB8"
              },
              "LCKSB9": {
                "bit": 9,
                "description": "LCKSB9"
              },
              "LCKSB10": {
                "bit": 10,
                "description": "LCKSB10"
              },
              "LCKSB11": {
                "bit": 11,
                "description": "LCKSB11"
              },
              "LCKSB12": {
                "bit": 12,
                "description": "LCKSB12"
              },
              "LCKSB13": {
                "bit": 13,
                "description": "LCKSB13"
              },
              "LCKSB14": {
                "bit": 14,
                "description": "LCKSB14"
              },
              "LCKSB15": {
                "bit": 15,
                "description": "LCKSB15"
              },
              "LCKSB16": {
                "bit": 16,
                "description": "LCKSB16"
              },
              "LCKSB17": {
                "bit": 17,
                "description": "LCKSB17"
              },
              "LCKSB18": {
                "bit": 18,
                "description": "LCKSB18"
              },
              "LCKSB19": {
                "bit": 19,
                "description": "LCKSB19"
              },
              "LCKSB20": {
                "bit": 20,
                "description": "LCKSB20"
              },
              "LCKSB21": {
                "bit": 21,
                "description": "LCKSB21"
              },
              "LCKSB22": {
                "bit": 22,
                "description": "LCKSB22"
              },
              "LCKSB23": {
                "bit": 23,
                "description": "LCKSB23"
              },
              "LCKSB24": {
                "bit": 24,
                "description": "LCKSB24"
              },
              "LCKSB25": {
                "bit": 25,
                "description": "LCKSB25"
              },
              "LCKSB26": {
                "bit": 26,
                "description": "LCKSB26"
              },
              "LCKSB27": {
                "bit": 27,
                "description": "LCKSB27"
              },
              "LCKSB28": {
                "bit": 28,
                "description": "LCKSB28"
              },
              "LCKSB29": {
                "bit": 29,
                "description": "LCKSB29"
              },
              "LCKSB30": {
                "bit": 30,
                "description": "LCKSB30"
              },
              "LCKSB31": {
                "bit": 31,
                "description": "LCKSB31"
              }
            },
            "MPCBB1_LCKVTR2": {
              "LCKSB32": {
                "bit": 0,
                "description": "LCKSB32"
              },
              "LCKSB33": {
                "bit": 1,
                "description": "LCKSB33"
              },
              "LCKSB34": {
                "bit": 2,
                "description": "LCKSB34"
              },
              "LCKSB35": {
                "bit": 3,
                "description": "LCKSB35"
              },
              "LCKSB36": {
                "bit": 4,
                "description": "LCKSB36"
              },
              "LCKSB37": {
                "bit": 5,
                "description": "LCKSB37"
              },
              "LCKSB38": {
                "bit": 6,
                "description": "LCKSB38"
              },
              "LCKSB39": {
                "bit": 7,
                "description": "LCKSB39"
              },
              "LCKSB40": {
                "bit": 8,
                "description": "LCKSB40"
              },
              "LCKSB41": {
                "bit": 9,
                "description": "LCKSB41"
              },
              "LCKSB42": {
                "bit": 10,
                "description": "LCKSB42"
              },
              "LCKSB43": {
                "bit": 11,
                "description": "LCKSB43"
              },
              "LCKSB44": {
                "bit": 12,
                "description": "LCKSB44"
              },
              "LCKSB45": {
                "bit": 13,
                "description": "LCKSB45"
              },
              "LCKSB46": {
                "bit": 14,
                "description": "LCKSB46"
              },
              "LCKSB47": {
                "bit": 15,
                "description": "LCKSB47"
              },
              "LCKSB48": {
                "bit": 16,
                "description": "LCKSB48"
              },
              "LCKSB49": {
                "bit": 17,
                "description": "LCKSB49"
              },
              "LCKSB50": {
                "bit": 18,
                "description": "LCKSB50"
              },
              "LCKSB51": {
                "bit": 19,
                "description": "LCKSB51"
              },
              "LCKSB52": {
                "bit": 20,
                "description": "LCKSB52"
              },
              "LCKSB53": {
                "bit": 21,
                "description": "LCKSB53"
              },
              "LCKSB54": {
                "bit": 22,
                "description": "LCKSB54"
              },
              "LCKSB55": {
                "bit": 23,
                "description": "LCKSB55"
              },
              "LCKSB56": {
                "bit": 24,
                "description": "LCKSB56"
              },
              "LCKSB57": {
                "bit": 25,
                "description": "LCKSB57"
              },
              "LCKSB58": {
                "bit": 26,
                "description": "LCKSB58"
              },
              "LCKSB59": {
                "bit": 27,
                "description": "LCKSB59"
              },
              "LCKSB60": {
                "bit": 28,
                "description": "LCKSB60"
              },
              "LCKSB61": {
                "bit": 29,
                "description": "LCKSB61"
              },
              "LCKSB62": {
                "bit": 30,
                "description": "LCKSB62"
              },
              "LCKSB63": {
                "bit": 31,
                "description": "LCKSB63"
              }
            },
            "MPCBB1_VCTR0": {
              "B0": {
                "bit": 0,
                "description": "B0"
              },
              "B1": {
                "bit": 1,
                "description": "B1"
              },
              "B2": {
                "bit": 2,
                "description": "B2"
              },
              "B3": {
                "bit": 3,
                "description": "B3"
              },
              "B4": {
                "bit": 4,
                "description": "B4"
              },
              "B5": {
                "bit": 5,
                "description": "B5"
              },
              "B6": {
                "bit": 6,
                "description": "B6"
              },
              "B7": {
                "bit": 7,
                "description": "B7"
              },
              "B8": {
                "bit": 8,
                "description": "B8"
              },
              "B9": {
                "bit": 9,
                "description": "B9"
              },
              "B10": {
                "bit": 10,
                "description": "B10"
              },
              "B11": {
                "bit": 11,
                "description": "B11"
              },
              "B12": {
                "bit": 12,
                "description": "B12"
              },
              "B13": {
                "bit": 13,
                "description": "B13"
              },
              "B14": {
                "bit": 14,
                "description": "B14"
              },
              "B15": {
                "bit": 15,
                "description": "B15"
              },
              "B16": {
                "bit": 16,
                "description": "B16"
              },
              "B17": {
                "bit": 17,
                "description": "B17"
              },
              "B18": {
                "bit": 18,
                "description": "B18"
              },
              "B19": {
                "bit": 19,
                "description": "B19"
              },
              "B20": {
                "bit": 20,
                "description": "B20"
              },
              "B21": {
                "bit": 21,
                "description": "B21"
              },
              "B22": {
                "bit": 22,
                "description": "B22"
              },
              "B23": {
                "bit": 23,
                "description": "B23"
              },
              "B24": {
                "bit": 24,
                "description": "B24"
              },
              "B25": {
                "bit": 25,
                "description": "B25"
              },
              "B26": {
                "bit": 26,
                "description": "B26"
              },
              "B27": {
                "bit": 27,
                "description": "B27"
              },
              "B28": {
                "bit": 28,
                "description": "B28"
              },
              "B29": {
                "bit": 29,
                "description": "B29"
              },
              "B30": {
                "bit": 30,
                "description": "B30"
              },
              "B31": {
                "bit": 31,
                "description": "B31"
              }
            },
            "MPCBB1_VCTR1": {
              "B32": {
                "bit": 0,
                "description": "B32"
              },
              "B33": {
                "bit": 1,
                "description": "B33"
              },
              "B34": {
                "bit": 2,
                "description": "B34"
              },
              "B35": {
                "bit": 3,
                "description": "B35"
              },
              "B36": {
                "bit": 4,
                "description": "B36"
              },
              "B37": {
                "bit": 5,
                "description": "B37"
              },
              "B38": {
                "bit": 6,
                "description": "B38"
              },
              "B39": {
                "bit": 7,
                "description": "B39"
              },
              "B40": {
                "bit": 8,
                "description": "B40"
              },
              "B41": {
                "bit": 9,
                "description": "B41"
              },
              "B42": {
                "bit": 10,
                "description": "B42"
              },
              "B43": {
                "bit": 11,
                "description": "B43"
              },
              "B44": {
                "bit": 12,
                "description": "B44"
              },
              "B45": {
                "bit": 13,
                "description": "B45"
              },
              "B46": {
                "bit": 14,
                "description": "B46"
              },
              "B47": {
                "bit": 15,
                "description": "B47"
              },
              "B48": {
                "bit": 16,
                "description": "B48"
              },
              "B49": {
                "bit": 17,
                "description": "B49"
              },
              "B50": {
                "bit": 18,
                "description": "B50"
              },
              "B51": {
                "bit": 19,
                "description": "B51"
              },
              "B52": {
                "bit": 20,
                "description": "B52"
              },
              "B53": {
                "bit": 21,
                "description": "B53"
              },
              "B54": {
                "bit": 22,
                "description": "B54"
              },
              "B55": {
                "bit": 23,
                "description": "B55"
              },
              "B56": {
                "bit": 24,
                "description": "B56"
              },
              "B57": {
                "bit": 25,
                "description": "B57"
              },
              "B58": {
                "bit": 26,
                "description": "B58"
              },
              "B59": {
                "bit": 27,
                "description": "B59"
              },
              "B60": {
                "bit": 28,
                "description": "B60"
              },
              "B61": {
                "bit": 29,
                "description": "B61"
              },
              "B62": {
                "bit": 30,
                "description": "B62"
              },
              "B63": {
                "bit": 31,
                "description": "B63"
              }
            },
            "MPCBB1_VCTR2": {
              "B64": {
                "bit": 0,
                "description": "B64"
              },
              "B65": {
                "bit": 1,
                "description": "B65"
              },
              "B66": {
                "bit": 2,
                "description": "B66"
              },
              "B67": {
                "bit": 3,
                "description": "B67"
              },
              "B68": {
                "bit": 4,
                "description": "B68"
              },
              "B69": {
                "bit": 5,
                "description": "B69"
              },
              "B70": {
                "bit": 6,
                "description": "B70"
              },
              "B71": {
                "bit": 7,
                "description": "B71"
              },
              "B72": {
                "bit": 8,
                "description": "B72"
              },
              "B73": {
                "bit": 9,
                "description": "B73"
              },
              "B74": {
                "bit": 10,
                "description": "B74"
              },
              "B75": {
                "bit": 11,
                "description": "B75"
              },
              "B76": {
                "bit": 12,
                "description": "B76"
              },
              "B77": {
                "bit": 13,
                "description": "B77"
              },
              "B78": {
                "bit": 14,
                "description": "B78"
              },
              "B79": {
                "bit": 15,
                "description": "B79"
              },
              "B80": {
                "bit": 16,
                "description": "B80"
              },
              "B81": {
                "bit": 17,
                "description": "B81"
              },
              "B82": {
                "bit": 18,
                "description": "B82"
              },
              "B83": {
                "bit": 19,
                "description": "B83"
              },
              "B84": {
                "bit": 20,
                "description": "B84"
              },
              "B85": {
                "bit": 21,
                "description": "B85"
              },
              "B86": {
                "bit": 22,
                "description": "B86"
              },
              "B87": {
                "bit": 23,
                "description": "B87"
              },
              "B88": {
                "bit": 24,
                "description": "B88"
              },
              "B89": {
                "bit": 25,
                "description": "B89"
              },
              "B90": {
                "bit": 26,
                "description": "B90"
              },
              "B91": {
                "bit": 27,
                "description": "B91"
              },
              "B92": {
                "bit": 28,
                "description": "B92"
              },
              "B93": {
                "bit": 29,
                "description": "B93"
              },
              "B94": {
                "bit": 30,
                "description": "B94"
              },
              "B95": {
                "bit": 31,
                "description": "B95"
              }
            },
            "MPCBB1_VCTR3": {
              "B96": {
                "bit": 0,
                "description": "B96"
              },
              "B97": {
                "bit": 1,
                "description": "B97"
              },
              "B98": {
                "bit": 2,
                "description": "B98"
              },
              "B99": {
                "bit": 3,
                "description": "B99"
              },
              "B100": {
                "bit": 4,
                "description": "B100"
              },
              "B101": {
                "bit": 5,
                "description": "B101"
              },
              "B102": {
                "bit": 6,
                "description": "B102"
              },
              "B103": {
                "bit": 7,
                "description": "B103"
              },
              "B104": {
                "bit": 8,
                "description": "B104"
              },
              "B105": {
                "bit": 9,
                "description": "B105"
              },
              "B106": {
                "bit": 10,
                "description": "B106"
              },
              "B107": {
                "bit": 11,
                "description": "B107"
              },
              "B108": {
                "bit": 12,
                "description": "B108"
              },
              "B109": {
                "bit": 13,
                "description": "B109"
              },
              "B110": {
                "bit": 14,
                "description": "B110"
              },
              "B111": {
                "bit": 15,
                "description": "B111"
              },
              "B112": {
                "bit": 16,
                "description": "B112"
              },
              "B113": {
                "bit": 17,
                "description": "B113"
              },
              "B114": {
                "bit": 18,
                "description": "B114"
              },
              "B115": {
                "bit": 19,
                "description": "B115"
              },
              "B116": {
                "bit": 20,
                "description": "B116"
              },
              "B117": {
                "bit": 21,
                "description": "B117"
              },
              "B118": {
                "bit": 22,
                "description": "B118"
              },
              "B119": {
                "bit": 23,
                "description": "B119"
              },
              "B120": {
                "bit": 24,
                "description": "B120"
              },
              "B121": {
                "bit": 25,
                "description": "B121"
              },
              "B122": {
                "bit": 26,
                "description": "B122"
              },
              "B123": {
                "bit": 27,
                "description": "B123"
              },
              "B124": {
                "bit": 28,
                "description": "B124"
              },
              "B125": {
                "bit": 29,
                "description": "B125"
              },
              "B126": {
                "bit": 30,
                "description": "B126"
              },
              "B127": {
                "bit": 31,
                "description": "B127"
              }
            },
            "MPCBB1_VCTR4": {
              "B128": {
                "bit": 0,
                "description": "B128"
              },
              "B129": {
                "bit": 1,
                "description": "B129"
              },
              "B130": {
                "bit": 2,
                "description": "B130"
              },
              "B131": {
                "bit": 3,
                "description": "B131"
              },
              "B132": {
                "bit": 4,
                "description": "B132"
              },
              "B133": {
                "bit": 5,
                "description": "B133"
              },
              "B134": {
                "bit": 6,
                "description": "B134"
              },
              "B135": {
                "bit": 7,
                "description": "B135"
              },
              "B136": {
                "bit": 8,
                "description": "B136"
              },
              "B137": {
                "bit": 9,
                "description": "B137"
              },
              "B138": {
                "bit": 10,
                "description": "B138"
              },
              "B139": {
                "bit": 11,
                "description": "B139"
              },
              "B140": {
                "bit": 12,
                "description": "B140"
              },
              "B141": {
                "bit": 13,
                "description": "B141"
              },
              "B142": {
                "bit": 14,
                "description": "B142"
              },
              "B143": {
                "bit": 15,
                "description": "B143"
              },
              "B144": {
                "bit": 16,
                "description": "B144"
              },
              "B145": {
                "bit": 17,
                "description": "B145"
              },
              "B146": {
                "bit": 18,
                "description": "B146"
              },
              "B147": {
                "bit": 19,
                "description": "B147"
              },
              "B148": {
                "bit": 20,
                "description": "B148"
              },
              "B149": {
                "bit": 21,
                "description": "B149"
              },
              "B150": {
                "bit": 22,
                "description": "B150"
              },
              "B151": {
                "bit": 23,
                "description": "B151"
              },
              "B152": {
                "bit": 24,
                "description": "B152"
              },
              "B153": {
                "bit": 25,
                "description": "B153"
              },
              "B154": {
                "bit": 26,
                "description": "B154"
              },
              "B155": {
                "bit": 27,
                "description": "B155"
              },
              "B156": {
                "bit": 28,
                "description": "B156"
              },
              "B157": {
                "bit": 29,
                "description": "B157"
              },
              "B158": {
                "bit": 30,
                "description": "B158"
              },
              "B159": {
                "bit": 31,
                "description": "B159"
              }
            },
            "MPCBB1_VCTR5": {
              "B160": {
                "bit": 0,
                "description": "B160"
              },
              "B161": {
                "bit": 1,
                "description": "B161"
              },
              "B162": {
                "bit": 2,
                "description": "B162"
              },
              "B163": {
                "bit": 3,
                "description": "B163"
              },
              "B164": {
                "bit": 4,
                "description": "B164"
              },
              "B165": {
                "bit": 5,
                "description": "B165"
              },
              "B166": {
                "bit": 6,
                "description": "B166"
              },
              "B167": {
                "bit": 7,
                "description": "B167"
              },
              "B168": {
                "bit": 8,
                "description": "B168"
              },
              "B169": {
                "bit": 9,
                "description": "B169"
              },
              "B170": {
                "bit": 10,
                "description": "B170"
              },
              "B171": {
                "bit": 11,
                "description": "B171"
              },
              "B172": {
                "bit": 12,
                "description": "B172"
              },
              "B173": {
                "bit": 13,
                "description": "B173"
              },
              "B174": {
                "bit": 14,
                "description": "B174"
              },
              "B175": {
                "bit": 15,
                "description": "B175"
              },
              "B176": {
                "bit": 16,
                "description": "B176"
              },
              "B177": {
                "bit": 17,
                "description": "B177"
              },
              "B178": {
                "bit": 18,
                "description": "B178"
              },
              "B179": {
                "bit": 19,
                "description": "B179"
              },
              "B180": {
                "bit": 20,
                "description": "B180"
              },
              "B181": {
                "bit": 21,
                "description": "B181"
              },
              "B182": {
                "bit": 22,
                "description": "B182"
              },
              "B183": {
                "bit": 23,
                "description": "B183"
              },
              "B184": {
                "bit": 24,
                "description": "B184"
              },
              "B185": {
                "bit": 25,
                "description": "B185"
              },
              "B186": {
                "bit": 26,
                "description": "B186"
              },
              "B187": {
                "bit": 27,
                "description": "B187"
              },
              "B188": {
                "bit": 28,
                "description": "B188"
              },
              "B189": {
                "bit": 29,
                "description": "B189"
              },
              "B190": {
                "bit": 30,
                "description": "B190"
              },
              "B191": {
                "bit": 31,
                "description": "B191"
              }
            },
            "MPCBB1_VCTR6": {
              "B192": {
                "bit": 0,
                "description": "B192"
              },
              "B193": {
                "bit": 1,
                "description": "B193"
              },
              "B194": {
                "bit": 2,
                "description": "B194"
              },
              "B195": {
                "bit": 3,
                "description": "B195"
              },
              "B196": {
                "bit": 4,
                "description": "B196"
              },
              "B197": {
                "bit": 5,
                "description": "B197"
              },
              "B198": {
                "bit": 6,
                "description": "B198"
              },
              "B199": {
                "bit": 7,
                "description": "B199"
              },
              "B200": {
                "bit": 8,
                "description": "B200"
              },
              "B201": {
                "bit": 9,
                "description": "B201"
              },
              "B202": {
                "bit": 10,
                "description": "B202"
              },
              "B203": {
                "bit": 11,
                "description": "B203"
              },
              "B204": {
                "bit": 12,
                "description": "B204"
              },
              "B205": {
                "bit": 13,
                "description": "B205"
              },
              "B206": {
                "bit": 14,
                "description": "B206"
              },
              "B207": {
                "bit": 15,
                "description": "B207"
              },
              "B208": {
                "bit": 16,
                "description": "B208"
              },
              "B209": {
                "bit": 17,
                "description": "B209"
              },
              "B210": {
                "bit": 18,
                "description": "B210"
              },
              "B211": {
                "bit": 19,
                "description": "B211"
              },
              "B212": {
                "bit": 20,
                "description": "B212"
              },
              "B213": {
                "bit": 21,
                "description": "B213"
              },
              "B214": {
                "bit": 22,
                "description": "B214"
              },
              "B215": {
                "bit": 23,
                "description": "B215"
              },
              "B216": {
                "bit": 24,
                "description": "B216"
              },
              "B217": {
                "bit": 25,
                "description": "B217"
              },
              "B218": {
                "bit": 26,
                "description": "B218"
              },
              "B219": {
                "bit": 27,
                "description": "B219"
              },
              "B220": {
                "bit": 28,
                "description": "B220"
              },
              "B221": {
                "bit": 29,
                "description": "B221"
              },
              "B222": {
                "bit": 30,
                "description": "B222"
              },
              "B223": {
                "bit": 31,
                "description": "B223"
              }
            },
            "MPCBB1_VCTR7": {
              "B224": {
                "bit": 0,
                "description": "B224"
              },
              "B225": {
                "bit": 1,
                "description": "B225"
              },
              "B226": {
                "bit": 2,
                "description": "B226"
              },
              "B227": {
                "bit": 3,
                "description": "B227"
              },
              "B228": {
                "bit": 4,
                "description": "B228"
              },
              "B229": {
                "bit": 5,
                "description": "B229"
              },
              "B230": {
                "bit": 6,
                "description": "B230"
              },
              "B231": {
                "bit": 7,
                "description": "B231"
              },
              "B232": {
                "bit": 8,
                "description": "B232"
              },
              "B233": {
                "bit": 9,
                "description": "B233"
              },
              "B234": {
                "bit": 10,
                "description": "B234"
              },
              "B235": {
                "bit": 11,
                "description": "B235"
              },
              "B236": {
                "bit": 12,
                "description": "B236"
              },
              "B237": {
                "bit": 13,
                "description": "B237"
              },
              "B238": {
                "bit": 14,
                "description": "B238"
              },
              "B239": {
                "bit": 15,
                "description": "B239"
              },
              "B240": {
                "bit": 16,
                "description": "B240"
              },
              "B241": {
                "bit": 17,
                "description": "B241"
              },
              "B242": {
                "bit": 18,
                "description": "B242"
              },
              "B243": {
                "bit": 19,
                "description": "B243"
              },
              "B244": {
                "bit": 20,
                "description": "B244"
              },
              "B245": {
                "bit": 21,
                "description": "B245"
              },
              "B246": {
                "bit": 22,
                "description": "B246"
              },
              "B247": {
                "bit": 23,
                "description": "B247"
              },
              "B248": {
                "bit": 24,
                "description": "B248"
              },
              "B249": {
                "bit": 25,
                "description": "B249"
              },
              "B250": {
                "bit": 26,
                "description": "B250"
              },
              "B251": {
                "bit": 27,
                "description": "B251"
              },
              "B252": {
                "bit": 28,
                "description": "B252"
              },
              "B253": {
                "bit": 29,
                "description": "B253"
              },
              "B254": {
                "bit": 30,
                "description": "B254"
              },
              "B255": {
                "bit": 31,
                "description": "B255"
              }
            },
            "MPCBB1_VCTR8": {
              "B256": {
                "bit": 0,
                "description": "B256"
              },
              "B257": {
                "bit": 1,
                "description": "B257"
              },
              "B258": {
                "bit": 2,
                "description": "B258"
              },
              "B259": {
                "bit": 3,
                "description": "B259"
              },
              "B260": {
                "bit": 4,
                "description": "B260"
              },
              "B261": {
                "bit": 5,
                "description": "B261"
              },
              "B262": {
                "bit": 6,
                "description": "B262"
              },
              "B263": {
                "bit": 7,
                "description": "B263"
              },
              "B264": {
                "bit": 8,
                "description": "B264"
              },
              "B265": {
                "bit": 9,
                "description": "B265"
              },
              "B266": {
                "bit": 10,
                "description": "B266"
              },
              "B267": {
                "bit": 11,
                "description": "B267"
              },
              "B268": {
                "bit": 12,
                "description": "B268"
              },
              "B269": {
                "bit": 13,
                "description": "B269"
              },
              "B270": {
                "bit": 14,
                "description": "B270"
              },
              "B271": {
                "bit": 15,
                "description": "B271"
              },
              "B272": {
                "bit": 16,
                "description": "B272"
              },
              "B273": {
                "bit": 17,
                "description": "B273"
              },
              "B274": {
                "bit": 18,
                "description": "B274"
              },
              "B275": {
                "bit": 19,
                "description": "B275"
              },
              "B276": {
                "bit": 20,
                "description": "B276"
              },
              "B277": {
                "bit": 21,
                "description": "B277"
              },
              "B278": {
                "bit": 22,
                "description": "B278"
              },
              "B279": {
                "bit": 23,
                "description": "B279"
              },
              "B280": {
                "bit": 24,
                "description": "B280"
              },
              "B281": {
                "bit": 25,
                "description": "B281"
              },
              "B282": {
                "bit": 26,
                "description": "B282"
              },
              "B283": {
                "bit": 27,
                "description": "B283"
              },
              "B284": {
                "bit": 28,
                "description": "B284"
              },
              "B285": {
                "bit": 29,
                "description": "B285"
              },
              "B286": {
                "bit": 30,
                "description": "B286"
              },
              "B287": {
                "bit": 31,
                "description": "B287"
              }
            },
            "MPCBB1_VCTR9": {
              "B288": {
                "bit": 0,
                "description": "B288"
              },
              "B289": {
                "bit": 1,
                "description": "B289"
              },
              "B290": {
                "bit": 2,
                "description": "B290"
              },
              "B291": {
                "bit": 3,
                "description": "B291"
              },
              "B292": {
                "bit": 4,
                "description": "B292"
              },
              "B293": {
                "bit": 5,
                "description": "B293"
              },
              "B294": {
                "bit": 6,
                "description": "B294"
              },
              "B295": {
                "bit": 7,
                "description": "B295"
              },
              "B296": {
                "bit": 8,
                "description": "B296"
              },
              "B297": {
                "bit": 9,
                "description": "B297"
              },
              "B298": {
                "bit": 10,
                "description": "B298"
              },
              "B299": {
                "bit": 11,
                "description": "B299"
              },
              "B300": {
                "bit": 12,
                "description": "B300"
              },
              "B301": {
                "bit": 13,
                "description": "B301"
              },
              "B302": {
                "bit": 14,
                "description": "B302"
              },
              "B303": {
                "bit": 15,
                "description": "B303"
              },
              "B304": {
                "bit": 16,
                "description": "B304"
              },
              "B305": {
                "bit": 17,
                "description": "B305"
              },
              "B306": {
                "bit": 18,
                "description": "B306"
              },
              "B307": {
                "bit": 19,
                "description": "B307"
              },
              "B308": {
                "bit": 20,
                "description": "B308"
              },
              "B309": {
                "bit": 21,
                "description": "B309"
              },
              "B310": {
                "bit": 22,
                "description": "B310"
              },
              "B311": {
                "bit": 23,
                "description": "B311"
              },
              "B312": {
                "bit": 24,
                "description": "B312"
              },
              "B313": {
                "bit": 25,
                "description": "B313"
              },
              "B314": {
                "bit": 26,
                "description": "B314"
              },
              "B315": {
                "bit": 27,
                "description": "B315"
              },
              "B316": {
                "bit": 28,
                "description": "B316"
              },
              "B317": {
                "bit": 29,
                "description": "B317"
              },
              "B318": {
                "bit": 30,
                "description": "B318"
              },
              "B319": {
                "bit": 31,
                "description": "B319"
              }
            },
            "MPCBB1_VCTR10": {
              "B320": {
                "bit": 0,
                "description": "B320"
              },
              "B321": {
                "bit": 1,
                "description": "B321"
              },
              "B322": {
                "bit": 2,
                "description": "B322"
              },
              "B323": {
                "bit": 3,
                "description": "B323"
              },
              "B324": {
                "bit": 4,
                "description": "B324"
              },
              "B325": {
                "bit": 5,
                "description": "B325"
              },
              "B326": {
                "bit": 6,
                "description": "B326"
              },
              "B327": {
                "bit": 7,
                "description": "B327"
              },
              "B328": {
                "bit": 8,
                "description": "B328"
              },
              "B329": {
                "bit": 9,
                "description": "B329"
              },
              "B330": {
                "bit": 10,
                "description": "B330"
              },
              "B331": {
                "bit": 11,
                "description": "B331"
              },
              "B332": {
                "bit": 12,
                "description": "B332"
              },
              "B333": {
                "bit": 13,
                "description": "B333"
              },
              "B334": {
                "bit": 14,
                "description": "B334"
              },
              "B335": {
                "bit": 15,
                "description": "B335"
              },
              "B336": {
                "bit": 16,
                "description": "B336"
              },
              "B337": {
                "bit": 17,
                "description": "B337"
              },
              "B338": {
                "bit": 18,
                "description": "B338"
              },
              "B339": {
                "bit": 19,
                "description": "B339"
              },
              "B340": {
                "bit": 20,
                "description": "B340"
              },
              "B341": {
                "bit": 21,
                "description": "B341"
              },
              "B342": {
                "bit": 22,
                "description": "B342"
              },
              "B343": {
                "bit": 23,
                "description": "B343"
              },
              "B344": {
                "bit": 24,
                "description": "B344"
              },
              "B345": {
                "bit": 25,
                "description": "B345"
              },
              "B346": {
                "bit": 26,
                "description": "B346"
              },
              "B347": {
                "bit": 27,
                "description": "B347"
              },
              "B348": {
                "bit": 28,
                "description": "B348"
              },
              "B349": {
                "bit": 29,
                "description": "B349"
              },
              "B350": {
                "bit": 30,
                "description": "B350"
              },
              "B351": {
                "bit": 31,
                "description": "B351"
              }
            },
            "MPCBB1_VCTR11": {
              "B352": {
                "bit": 0,
                "description": "B352"
              },
              "B353": {
                "bit": 1,
                "description": "B353"
              },
              "B354": {
                "bit": 2,
                "description": "B354"
              },
              "B355": {
                "bit": 3,
                "description": "B355"
              },
              "B356": {
                "bit": 4,
                "description": "B356"
              },
              "B357": {
                "bit": 5,
                "description": "B357"
              },
              "B358": {
                "bit": 6,
                "description": "B358"
              },
              "B359": {
                "bit": 7,
                "description": "B359"
              },
              "B360": {
                "bit": 8,
                "description": "B360"
              },
              "B361": {
                "bit": 9,
                "description": "B361"
              },
              "B362": {
                "bit": 10,
                "description": "B362"
              },
              "B363": {
                "bit": 11,
                "description": "B363"
              },
              "B364": {
                "bit": 12,
                "description": "B364"
              },
              "B365": {
                "bit": 13,
                "description": "B365"
              },
              "B366": {
                "bit": 14,
                "description": "B366"
              },
              "B367": {
                "bit": 15,
                "description": "B367"
              },
              "B368": {
                "bit": 16,
                "description": "B368"
              },
              "B369": {
                "bit": 17,
                "description": "B369"
              },
              "B370": {
                "bit": 18,
                "description": "B370"
              },
              "B371": {
                "bit": 19,
                "description": "B371"
              },
              "B372": {
                "bit": 20,
                "description": "B372"
              },
              "B373": {
                "bit": 21,
                "description": "B373"
              },
              "B374": {
                "bit": 22,
                "description": "B374"
              },
              "B375": {
                "bit": 23,
                "description": "B375"
              },
              "B376": {
                "bit": 24,
                "description": "B376"
              },
              "B377": {
                "bit": 25,
                "description": "B377"
              },
              "B378": {
                "bit": 26,
                "description": "B378"
              },
              "B379": {
                "bit": 27,
                "description": "B379"
              },
              "B380": {
                "bit": 28,
                "description": "B380"
              },
              "B381": {
                "bit": 29,
                "description": "B381"
              },
              "B382": {
                "bit": 30,
                "description": "B382"
              },
              "B383": {
                "bit": 31,
                "description": "B383"
              }
            },
            "MPCBB1_VCTR12": {
              "B384": {
                "bit": 0,
                "description": "B384"
              },
              "B385": {
                "bit": 1,
                "description": "B385"
              },
              "B386": {
                "bit": 2,
                "description": "B386"
              },
              "B387": {
                "bit": 3,
                "description": "B387"
              },
              "B388": {
                "bit": 4,
                "description": "B388"
              },
              "B389": {
                "bit": 5,
                "description": "B389"
              },
              "B390": {
                "bit": 6,
                "description": "B390"
              },
              "B391": {
                "bit": 7,
                "description": "B391"
              },
              "B392": {
                "bit": 8,
                "description": "B392"
              },
              "B393": {
                "bit": 9,
                "description": "B393"
              },
              "B394": {
                "bit": 10,
                "description": "B394"
              },
              "B395": {
                "bit": 11,
                "description": "B395"
              },
              "B396": {
                "bit": 12,
                "description": "B396"
              },
              "B397": {
                "bit": 13,
                "description": "B397"
              },
              "B398": {
                "bit": 14,
                "description": "B398"
              },
              "B399": {
                "bit": 15,
                "description": "B399"
              },
              "B400": {
                "bit": 16,
                "description": "B400"
              },
              "B401": {
                "bit": 17,
                "description": "B401"
              },
              "B402": {
                "bit": 18,
                "description": "B402"
              },
              "B403": {
                "bit": 19,
                "description": "B403"
              },
              "B404": {
                "bit": 20,
                "description": "B404"
              },
              "B405": {
                "bit": 21,
                "description": "B405"
              },
              "B406": {
                "bit": 22,
                "description": "B406"
              },
              "B407": {
                "bit": 23,
                "description": "B407"
              },
              "B408": {
                "bit": 24,
                "description": "B408"
              },
              "B409": {
                "bit": 25,
                "description": "B409"
              },
              "B410": {
                "bit": 26,
                "description": "B410"
              },
              "B411": {
                "bit": 27,
                "description": "B411"
              },
              "B412": {
                "bit": 28,
                "description": "B412"
              },
              "B413": {
                "bit": 29,
                "description": "B413"
              },
              "B414": {
                "bit": 30,
                "description": "B414"
              },
              "B415": {
                "bit": 31,
                "description": "B415"
              }
            },
            "MPCBB1_VCTR13": {
              "B416": {
                "bit": 0,
                "description": "B416"
              },
              "B417": {
                "bit": 1,
                "description": "B417"
              },
              "B418": {
                "bit": 2,
                "description": "B418"
              },
              "B419": {
                "bit": 3,
                "description": "B419"
              },
              "B420": {
                "bit": 4,
                "description": "B420"
              },
              "B421": {
                "bit": 5,
                "description": "B421"
              },
              "B422": {
                "bit": 6,
                "description": "B422"
              },
              "B423": {
                "bit": 7,
                "description": "B423"
              },
              "B424": {
                "bit": 8,
                "description": "B424"
              },
              "B425": {
                "bit": 9,
                "description": "B425"
              },
              "B426": {
                "bit": 10,
                "description": "B426"
              },
              "B427": {
                "bit": 11,
                "description": "B427"
              },
              "B428": {
                "bit": 12,
                "description": "B428"
              },
              "B429": {
                "bit": 13,
                "description": "B429"
              },
              "B430": {
                "bit": 14,
                "description": "B430"
              },
              "B431": {
                "bit": 15,
                "description": "B431"
              },
              "B432": {
                "bit": 16,
                "description": "B432"
              },
              "B433": {
                "bit": 17,
                "description": "B433"
              },
              "B434": {
                "bit": 18,
                "description": "B434"
              },
              "B435": {
                "bit": 19,
                "description": "B435"
              },
              "B436": {
                "bit": 20,
                "description": "B436"
              },
              "B437": {
                "bit": 21,
                "description": "B437"
              },
              "B438": {
                "bit": 22,
                "description": "B438"
              },
              "B439": {
                "bit": 23,
                "description": "B439"
              },
              "B440": {
                "bit": 24,
                "description": "B440"
              },
              "B441": {
                "bit": 25,
                "description": "B441"
              },
              "B442": {
                "bit": 26,
                "description": "B442"
              },
              "B443": {
                "bit": 27,
                "description": "B443"
              },
              "B444": {
                "bit": 28,
                "description": "B444"
              },
              "B445": {
                "bit": 29,
                "description": "B445"
              },
              "B446": {
                "bit": 30,
                "description": "B446"
              },
              "B447": {
                "bit": 31,
                "description": "B447"
              }
            },
            "MPCBB1_VCTR14": {
              "B448": {
                "bit": 0,
                "description": "B448"
              },
              "B449": {
                "bit": 1,
                "description": "B449"
              },
              "B450": {
                "bit": 2,
                "description": "B450"
              },
              "B451": {
                "bit": 3,
                "description": "B451"
              },
              "B452": {
                "bit": 4,
                "description": "B452"
              },
              "B453": {
                "bit": 5,
                "description": "B453"
              },
              "B454": {
                "bit": 6,
                "description": "B454"
              },
              "B455": {
                "bit": 7,
                "description": "B455"
              },
              "B456": {
                "bit": 8,
                "description": "B456"
              },
              "B457": {
                "bit": 9,
                "description": "B457"
              },
              "B458": {
                "bit": 10,
                "description": "B458"
              },
              "B459": {
                "bit": 11,
                "description": "B459"
              },
              "B460": {
                "bit": 12,
                "description": "B460"
              },
              "B461": {
                "bit": 13,
                "description": "B461"
              },
              "B462": {
                "bit": 14,
                "description": "B462"
              },
              "B463": {
                "bit": 15,
                "description": "B463"
              },
              "B464": {
                "bit": 16,
                "description": "B464"
              },
              "B465": {
                "bit": 17,
                "description": "B465"
              },
              "B466": {
                "bit": 18,
                "description": "B466"
              },
              "B467": {
                "bit": 19,
                "description": "B467"
              },
              "B468": {
                "bit": 20,
                "description": "B468"
              },
              "B469": {
                "bit": 21,
                "description": "B469"
              },
              "B470": {
                "bit": 22,
                "description": "B470"
              },
              "B471": {
                "bit": 23,
                "description": "B471"
              },
              "B472": {
                "bit": 24,
                "description": "B472"
              },
              "B473": {
                "bit": 25,
                "description": "B473"
              },
              "B474": {
                "bit": 26,
                "description": "B474"
              },
              "B475": {
                "bit": 27,
                "description": "B475"
              },
              "B476": {
                "bit": 28,
                "description": "B476"
              },
              "B477": {
                "bit": 29,
                "description": "B477"
              },
              "B478": {
                "bit": 30,
                "description": "B478"
              },
              "B479": {
                "bit": 31,
                "description": "B479"
              }
            },
            "MPCBB1_VCTR15": {
              "B480": {
                "bit": 0,
                "description": "B480"
              },
              "B481": {
                "bit": 1,
                "description": "B481"
              },
              "B482": {
                "bit": 2,
                "description": "B482"
              },
              "B483": {
                "bit": 3,
                "description": "B483"
              },
              "B484": {
                "bit": 4,
                "description": "B484"
              },
              "B485": {
                "bit": 5,
                "description": "B485"
              },
              "B486": {
                "bit": 6,
                "description": "B486"
              },
              "B487": {
                "bit": 7,
                "description": "B487"
              },
              "B488": {
                "bit": 8,
                "description": "B488"
              },
              "B489": {
                "bit": 9,
                "description": "B489"
              },
              "B490": {
                "bit": 10,
                "description": "B490"
              },
              "B491": {
                "bit": 11,
                "description": "B491"
              },
              "B492": {
                "bit": 12,
                "description": "B492"
              },
              "B493": {
                "bit": 13,
                "description": "B493"
              },
              "B494": {
                "bit": 14,
                "description": "B494"
              },
              "B495": {
                "bit": 15,
                "description": "B495"
              },
              "B496": {
                "bit": 16,
                "description": "B496"
              },
              "B497": {
                "bit": 17,
                "description": "B497"
              },
              "B498": {
                "bit": 18,
                "description": "B498"
              },
              "B499": {
                "bit": 19,
                "description": "B499"
              },
              "B500": {
                "bit": 20,
                "description": "B500"
              },
              "B501": {
                "bit": 21,
                "description": "B501"
              },
              "B502": {
                "bit": 22,
                "description": "B502"
              },
              "B503": {
                "bit": 23,
                "description": "B503"
              },
              "B504": {
                "bit": 24,
                "description": "B504"
              },
              "B505": {
                "bit": 25,
                "description": "B505"
              },
              "B506": {
                "bit": 26,
                "description": "B506"
              },
              "B507": {
                "bit": 27,
                "description": "B507"
              },
              "B508": {
                "bit": 28,
                "description": "B508"
              },
              "B509": {
                "bit": 29,
                "description": "B509"
              },
              "B510": {
                "bit": 30,
                "description": "B510"
              },
              "B511": {
                "bit": 31,
                "description": "B511"
              }
            },
            "MPCBB1_VCTR16": {
              "B512": {
                "bit": 0,
                "description": "B512"
              },
              "B513": {
                "bit": 1,
                "description": "B513"
              },
              "B514": {
                "bit": 2,
                "description": "B514"
              },
              "B515": {
                "bit": 3,
                "description": "B515"
              },
              "B516": {
                "bit": 4,
                "description": "B516"
              },
              "B517": {
                "bit": 5,
                "description": "B517"
              },
              "B518": {
                "bit": 6,
                "description": "B518"
              },
              "B519": {
                "bit": 7,
                "description": "B519"
              },
              "B520": {
                "bit": 8,
                "description": "B520"
              },
              "B521": {
                "bit": 9,
                "description": "B521"
              },
              "B522": {
                "bit": 10,
                "description": "B522"
              },
              "B523": {
                "bit": 11,
                "description": "B523"
              },
              "B524": {
                "bit": 12,
                "description": "B524"
              },
              "B525": {
                "bit": 13,
                "description": "B525"
              },
              "B526": {
                "bit": 14,
                "description": "B526"
              },
              "B527": {
                "bit": 15,
                "description": "B527"
              },
              "B528": {
                "bit": 16,
                "description": "B528"
              },
              "B529": {
                "bit": 17,
                "description": "B529"
              },
              "B530": {
                "bit": 18,
                "description": "B530"
              },
              "B531": {
                "bit": 19,
                "description": "B531"
              },
              "B532": {
                "bit": 20,
                "description": "B532"
              },
              "B533": {
                "bit": 21,
                "description": "B533"
              },
              "B534": {
                "bit": 22,
                "description": "B534"
              },
              "B535": {
                "bit": 23,
                "description": "B535"
              },
              "B536": {
                "bit": 24,
                "description": "B536"
              },
              "B537": {
                "bit": 25,
                "description": "B537"
              },
              "B538": {
                "bit": 26,
                "description": "B538"
              },
              "B539": {
                "bit": 27,
                "description": "B539"
              },
              "B540": {
                "bit": 28,
                "description": "B540"
              },
              "B541": {
                "bit": 29,
                "description": "B541"
              },
              "B542": {
                "bit": 30,
                "description": "B542"
              },
              "B543": {
                "bit": 31,
                "description": "B543"
              }
            },
            "MPCBB1_VCTR17": {
              "B544": {
                "bit": 0,
                "description": "B544"
              },
              "B545": {
                "bit": 1,
                "description": "B545"
              },
              "B546": {
                "bit": 2,
                "description": "B546"
              },
              "B547": {
                "bit": 3,
                "description": "B547"
              },
              "B548": {
                "bit": 4,
                "description": "B548"
              },
              "B549": {
                "bit": 5,
                "description": "B549"
              },
              "B550": {
                "bit": 6,
                "description": "B550"
              },
              "B551": {
                "bit": 7,
                "description": "B551"
              },
              "B552": {
                "bit": 8,
                "description": "B552"
              },
              "B553": {
                "bit": 9,
                "description": "B553"
              },
              "B554": {
                "bit": 10,
                "description": "B554"
              },
              "B555": {
                "bit": 11,
                "description": "B555"
              },
              "B556": {
                "bit": 12,
                "description": "B556"
              },
              "B557": {
                "bit": 13,
                "description": "B557"
              },
              "B558": {
                "bit": 14,
                "description": "B558"
              },
              "B559": {
                "bit": 15,
                "description": "B559"
              },
              "B560": {
                "bit": 16,
                "description": "B560"
              },
              "B561": {
                "bit": 17,
                "description": "B561"
              },
              "B562": {
                "bit": 18,
                "description": "B562"
              },
              "B563": {
                "bit": 19,
                "description": "B563"
              },
              "B564": {
                "bit": 20,
                "description": "B564"
              },
              "B565": {
                "bit": 21,
                "description": "B565"
              },
              "B566": {
                "bit": 22,
                "description": "B566"
              },
              "B567": {
                "bit": 23,
                "description": "B567"
              },
              "B568": {
                "bit": 24,
                "description": "B568"
              },
              "B569": {
                "bit": 25,
                "description": "B569"
              },
              "B570": {
                "bit": 26,
                "description": "B570"
              },
              "B571": {
                "bit": 27,
                "description": "B571"
              },
              "B572": {
                "bit": 28,
                "description": "B572"
              },
              "B573": {
                "bit": 29,
                "description": "B573"
              },
              "B574": {
                "bit": 30,
                "description": "B574"
              },
              "B575": {
                "bit": 31,
                "description": "B575"
              }
            },
            "MPCBB1_VCTR18": {
              "B576": {
                "bit": 0,
                "description": "B576"
              },
              "B577": {
                "bit": 1,
                "description": "B577"
              },
              "B578": {
                "bit": 2,
                "description": "B578"
              },
              "B579": {
                "bit": 3,
                "description": "B579"
              },
              "B580": {
                "bit": 4,
                "description": "B580"
              },
              "B581": {
                "bit": 5,
                "description": "B581"
              },
              "B582": {
                "bit": 6,
                "description": "B582"
              },
              "B583": {
                "bit": 7,
                "description": "B583"
              },
              "B584": {
                "bit": 8,
                "description": "B584"
              },
              "B585": {
                "bit": 9,
                "description": "B585"
              },
              "B586": {
                "bit": 10,
                "description": "B586"
              },
              "B587": {
                "bit": 11,
                "description": "B587"
              },
              "B588": {
                "bit": 12,
                "description": "B588"
              },
              "B589": {
                "bit": 13,
                "description": "B589"
              },
              "B590": {
                "bit": 14,
                "description": "B590"
              },
              "B591": {
                "bit": 15,
                "description": "B591"
              },
              "B592": {
                "bit": 16,
                "description": "B592"
              },
              "B593": {
                "bit": 17,
                "description": "B593"
              },
              "B594": {
                "bit": 18,
                "description": "B594"
              },
              "B595": {
                "bit": 19,
                "description": "B595"
              },
              "B596": {
                "bit": 20,
                "description": "B596"
              },
              "B597": {
                "bit": 21,
                "description": "B597"
              },
              "B598": {
                "bit": 22,
                "description": "B598"
              },
              "B599": {
                "bit": 23,
                "description": "B599"
              },
              "B600": {
                "bit": 24,
                "description": "B600"
              },
              "B601": {
                "bit": 25,
                "description": "B601"
              },
              "B602": {
                "bit": 26,
                "description": "B602"
              },
              "B603": {
                "bit": 27,
                "description": "B603"
              },
              "B604": {
                "bit": 28,
                "description": "B604"
              },
              "B605": {
                "bit": 29,
                "description": "B605"
              },
              "B606": {
                "bit": 30,
                "description": "B606"
              },
              "B607": {
                "bit": 31,
                "description": "B607"
              }
            },
            "MPCBB1_VCTR19": {
              "B608": {
                "bit": 0,
                "description": "B608"
              },
              "B609": {
                "bit": 1,
                "description": "B609"
              },
              "B610": {
                "bit": 2,
                "description": "B610"
              },
              "B611": {
                "bit": 3,
                "description": "B611"
              },
              "B612": {
                "bit": 4,
                "description": "B612"
              },
              "B613": {
                "bit": 5,
                "description": "B613"
              },
              "B614": {
                "bit": 6,
                "description": "B614"
              },
              "B615": {
                "bit": 7,
                "description": "B615"
              },
              "B616": {
                "bit": 8,
                "description": "B616"
              },
              "B617": {
                "bit": 9,
                "description": "B617"
              },
              "B618": {
                "bit": 10,
                "description": "B618"
              },
              "B619": {
                "bit": 11,
                "description": "B619"
              },
              "B620": {
                "bit": 12,
                "description": "B620"
              },
              "B621": {
                "bit": 13,
                "description": "B621"
              },
              "B622": {
                "bit": 14,
                "description": "B622"
              },
              "B623": {
                "bit": 15,
                "description": "B623"
              },
              "B624": {
                "bit": 16,
                "description": "B624"
              },
              "B625": {
                "bit": 17,
                "description": "B625"
              },
              "B626": {
                "bit": 18,
                "description": "B626"
              },
              "B627": {
                "bit": 19,
                "description": "B627"
              },
              "B628": {
                "bit": 20,
                "description": "B628"
              },
              "B629": {
                "bit": 21,
                "description": "B629"
              },
              "B630": {
                "bit": 22,
                "description": "B630"
              },
              "B631": {
                "bit": 23,
                "description": "B631"
              },
              "B632": {
                "bit": 24,
                "description": "B632"
              },
              "B633": {
                "bit": 25,
                "description": "B633"
              },
              "B634": {
                "bit": 26,
                "description": "B634"
              },
              "B635": {
                "bit": 27,
                "description": "B635"
              },
              "B636": {
                "bit": 28,
                "description": "B636"
              },
              "B637": {
                "bit": 29,
                "description": "B637"
              },
              "B638": {
                "bit": 30,
                "description": "B638"
              },
              "B639": {
                "bit": 31,
                "description": "B639"
              }
            },
            "MPCBB1_VCTR20": {
              "B640": {
                "bit": 0,
                "description": "B640"
              },
              "B641": {
                "bit": 1,
                "description": "B641"
              },
              "B642": {
                "bit": 2,
                "description": "B642"
              },
              "B643": {
                "bit": 3,
                "description": "B643"
              },
              "B644": {
                "bit": 4,
                "description": "B644"
              },
              "B645": {
                "bit": 5,
                "description": "B645"
              },
              "B646": {
                "bit": 6,
                "description": "B646"
              },
              "B647": {
                "bit": 7,
                "description": "B647"
              },
              "B648": {
                "bit": 8,
                "description": "B648"
              },
              "B649": {
                "bit": 9,
                "description": "B649"
              },
              "B650": {
                "bit": 10,
                "description": "B650"
              },
              "B651": {
                "bit": 11,
                "description": "B651"
              },
              "B652": {
                "bit": 12,
                "description": "B652"
              },
              "B653": {
                "bit": 13,
                "description": "B653"
              },
              "B654": {
                "bit": 14,
                "description": "B654"
              },
              "B655": {
                "bit": 15,
                "description": "B655"
              },
              "B656": {
                "bit": 16,
                "description": "B656"
              },
              "B657": {
                "bit": 17,
                "description": "B657"
              },
              "B658": {
                "bit": 18,
                "description": "B658"
              },
              "B659": {
                "bit": 19,
                "description": "B659"
              },
              "B660": {
                "bit": 20,
                "description": "B660"
              },
              "B661": {
                "bit": 21,
                "description": "B661"
              },
              "B662": {
                "bit": 22,
                "description": "B662"
              },
              "B663": {
                "bit": 23,
                "description": "B663"
              },
              "B664": {
                "bit": 24,
                "description": "B664"
              },
              "B665": {
                "bit": 25,
                "description": "B665"
              },
              "B666": {
                "bit": 26,
                "description": "B666"
              },
              "B667": {
                "bit": 27,
                "description": "B667"
              },
              "B668": {
                "bit": 28,
                "description": "B668"
              },
              "B669": {
                "bit": 29,
                "description": "B669"
              },
              "B670": {
                "bit": 30,
                "description": "B670"
              },
              "B671": {
                "bit": 31,
                "description": "B671"
              }
            },
            "MPCBB1_VCTR21": {
              "B672": {
                "bit": 0,
                "description": "B672"
              },
              "B673": {
                "bit": 1,
                "description": "B673"
              },
              "B674": {
                "bit": 2,
                "description": "B674"
              },
              "B675": {
                "bit": 3,
                "description": "B675"
              },
              "B676": {
                "bit": 4,
                "description": "B676"
              },
              "B677": {
                "bit": 5,
                "description": "B677"
              },
              "B678": {
                "bit": 6,
                "description": "B678"
              },
              "B679": {
                "bit": 7,
                "description": "B679"
              },
              "B680": {
                "bit": 8,
                "description": "B680"
              },
              "B681": {
                "bit": 9,
                "description": "B681"
              },
              "B682": {
                "bit": 10,
                "description": "B682"
              },
              "B683": {
                "bit": 11,
                "description": "B683"
              },
              "B684": {
                "bit": 12,
                "description": "B684"
              },
              "B685": {
                "bit": 13,
                "description": "B685"
              },
              "B686": {
                "bit": 14,
                "description": "B686"
              },
              "B687": {
                "bit": 15,
                "description": "B687"
              },
              "B688": {
                "bit": 16,
                "description": "B688"
              },
              "B689": {
                "bit": 17,
                "description": "B689"
              },
              "B690": {
                "bit": 18,
                "description": "B690"
              },
              "B691": {
                "bit": 19,
                "description": "B691"
              },
              "B692": {
                "bit": 20,
                "description": "B692"
              },
              "B693": {
                "bit": 21,
                "description": "B693"
              },
              "B694": {
                "bit": 22,
                "description": "B694"
              },
              "B695": {
                "bit": 23,
                "description": "B695"
              },
              "B696": {
                "bit": 24,
                "description": "B696"
              },
              "B697": {
                "bit": 25,
                "description": "B697"
              },
              "B698": {
                "bit": 26,
                "description": "B698"
              },
              "B699": {
                "bit": 27,
                "description": "B699"
              },
              "B700": {
                "bit": 28,
                "description": "B700"
              },
              "B701": {
                "bit": 29,
                "description": "B701"
              },
              "B702": {
                "bit": 30,
                "description": "B702"
              },
              "B703": {
                "bit": 31,
                "description": "B703"
              }
            },
            "MPCBB1_VCTR22": {
              "B704": {
                "bit": 0,
                "description": "B704"
              },
              "B705": {
                "bit": 1,
                "description": "B705"
              },
              "B706": {
                "bit": 2,
                "description": "B706"
              },
              "B707": {
                "bit": 3,
                "description": "B707"
              },
              "B708": {
                "bit": 4,
                "description": "B708"
              },
              "B709": {
                "bit": 5,
                "description": "B709"
              },
              "B710": {
                "bit": 6,
                "description": "B710"
              },
              "B711": {
                "bit": 7,
                "description": "B711"
              },
              "B712": {
                "bit": 8,
                "description": "B712"
              },
              "B713": {
                "bit": 9,
                "description": "B713"
              },
              "B714": {
                "bit": 10,
                "description": "B714"
              },
              "B715": {
                "bit": 11,
                "description": "B715"
              },
              "B716": {
                "bit": 12,
                "description": "B716"
              },
              "B717": {
                "bit": 13,
                "description": "B717"
              },
              "B718": {
                "bit": 14,
                "description": "B718"
              },
              "B719": {
                "bit": 15,
                "description": "B719"
              },
              "B720": {
                "bit": 16,
                "description": "B720"
              },
              "B721": {
                "bit": 17,
                "description": "B721"
              },
              "B722": {
                "bit": 18,
                "description": "B722"
              },
              "B723": {
                "bit": 19,
                "description": "B723"
              },
              "B724": {
                "bit": 20,
                "description": "B724"
              },
              "B725": {
                "bit": 21,
                "description": "B725"
              },
              "B726": {
                "bit": 22,
                "description": "B726"
              },
              "B727": {
                "bit": 23,
                "description": "B727"
              },
              "B728": {
                "bit": 24,
                "description": "B728"
              },
              "B729": {
                "bit": 25,
                "description": "B729"
              },
              "B730": {
                "bit": 26,
                "description": "B730"
              },
              "B731": {
                "bit": 27,
                "description": "B731"
              },
              "B732": {
                "bit": 28,
                "description": "B732"
              },
              "B733": {
                "bit": 29,
                "description": "B733"
              },
              "B734": {
                "bit": 30,
                "description": "B734"
              },
              "B735": {
                "bit": 31,
                "description": "B735"
              }
            },
            "MPCBB1_VCTR23": {
              "B736": {
                "bit": 0,
                "description": "B736"
              },
              "B737": {
                "bit": 1,
                "description": "B737"
              },
              "B738": {
                "bit": 2,
                "description": "B738"
              },
              "B739": {
                "bit": 3,
                "description": "B739"
              },
              "B740": {
                "bit": 4,
                "description": "B740"
              },
              "B741": {
                "bit": 5,
                "description": "B741"
              },
              "B742": {
                "bit": 6,
                "description": "B742"
              },
              "B743": {
                "bit": 7,
                "description": "B743"
              },
              "B744": {
                "bit": 8,
                "description": "B744"
              },
              "B745": {
                "bit": 9,
                "description": "B745"
              },
              "B746": {
                "bit": 10,
                "description": "B746"
              },
              "B747": {
                "bit": 11,
                "description": "B747"
              },
              "B748": {
                "bit": 12,
                "description": "B748"
              },
              "B749": {
                "bit": 13,
                "description": "B749"
              },
              "B750": {
                "bit": 14,
                "description": "B750"
              },
              "B751": {
                "bit": 15,
                "description": "B751"
              },
              "B752": {
                "bit": 16,
                "description": "B752"
              },
              "B753": {
                "bit": 17,
                "description": "B753"
              },
              "B754": {
                "bit": 18,
                "description": "B754"
              },
              "B755": {
                "bit": 19,
                "description": "B755"
              },
              "B756": {
                "bit": 20,
                "description": "B756"
              },
              "B757": {
                "bit": 21,
                "description": "B757"
              },
              "B758": {
                "bit": 22,
                "description": "B758"
              },
              "B759": {
                "bit": 23,
                "description": "B759"
              },
              "B760": {
                "bit": 24,
                "description": "B760"
              },
              "B761": {
                "bit": 25,
                "description": "B761"
              },
              "B762": {
                "bit": 26,
                "description": "B762"
              },
              "B763": {
                "bit": 27,
                "description": "B763"
              },
              "B764": {
                "bit": 28,
                "description": "B764"
              },
              "B765": {
                "bit": 29,
                "description": "B765"
              },
              "B766": {
                "bit": 30,
                "description": "B766"
              },
              "B767": {
                "bit": 31,
                "description": "B767"
              }
            },
            "MPCBB1_VCTR24": {
              "B768": {
                "bit": 0,
                "description": "B768"
              },
              "B769": {
                "bit": 1,
                "description": "B769"
              },
              "B770": {
                "bit": 2,
                "description": "B770"
              },
              "B771": {
                "bit": 3,
                "description": "B771"
              },
              "B772": {
                "bit": 4,
                "description": "B772"
              },
              "B773": {
                "bit": 5,
                "description": "B773"
              },
              "B774": {
                "bit": 6,
                "description": "B774"
              },
              "B775": {
                "bit": 7,
                "description": "B775"
              },
              "B776": {
                "bit": 8,
                "description": "B776"
              },
              "B777": {
                "bit": 9,
                "description": "B777"
              },
              "B778": {
                "bit": 10,
                "description": "B778"
              },
              "B779": {
                "bit": 11,
                "description": "B779"
              },
              "B780": {
                "bit": 12,
                "description": "B780"
              },
              "B781": {
                "bit": 13,
                "description": "B781"
              },
              "B782": {
                "bit": 14,
                "description": "B782"
              },
              "B783": {
                "bit": 15,
                "description": "B783"
              },
              "B784": {
                "bit": 16,
                "description": "B784"
              },
              "B785": {
                "bit": 17,
                "description": "B785"
              },
              "B786": {
                "bit": 18,
                "description": "B786"
              },
              "B787": {
                "bit": 19,
                "description": "B787"
              },
              "B788": {
                "bit": 20,
                "description": "B788"
              },
              "B789": {
                "bit": 21,
                "description": "B789"
              },
              "B790": {
                "bit": 22,
                "description": "B790"
              },
              "B791": {
                "bit": 23,
                "description": "B791"
              },
              "B792": {
                "bit": 24,
                "description": "B792"
              },
              "B793": {
                "bit": 25,
                "description": "B793"
              },
              "B794": {
                "bit": 26,
                "description": "B794"
              },
              "B795": {
                "bit": 27,
                "description": "B795"
              },
              "B796": {
                "bit": 28,
                "description": "B796"
              },
              "B797": {
                "bit": 29,
                "description": "B797"
              },
              "B798": {
                "bit": 30,
                "description": "B798"
              },
              "B799": {
                "bit": 31,
                "description": "B799"
              }
            },
            "MPCBB1_VCTR25": {
              "B800": {
                "bit": 0,
                "description": "B800"
              },
              "B801": {
                "bit": 1,
                "description": "B801"
              },
              "B802": {
                "bit": 2,
                "description": "B802"
              },
              "B803": {
                "bit": 3,
                "description": "B803"
              },
              "B804": {
                "bit": 4,
                "description": "B804"
              },
              "B805": {
                "bit": 5,
                "description": "B805"
              },
              "B806": {
                "bit": 6,
                "description": "B806"
              },
              "B807": {
                "bit": 7,
                "description": "B807"
              },
              "B808": {
                "bit": 8,
                "description": "B808"
              },
              "B809": {
                "bit": 9,
                "description": "B809"
              },
              "B810": {
                "bit": 10,
                "description": "B810"
              },
              "B811": {
                "bit": 11,
                "description": "B811"
              },
              "B812": {
                "bit": 12,
                "description": "B812"
              },
              "B813": {
                "bit": 13,
                "description": "B813"
              },
              "B814": {
                "bit": 14,
                "description": "B814"
              },
              "B815": {
                "bit": 15,
                "description": "B815"
              },
              "B816": {
                "bit": 16,
                "description": "B816"
              },
              "B817": {
                "bit": 17,
                "description": "B817"
              },
              "B818": {
                "bit": 18,
                "description": "B818"
              },
              "B819": {
                "bit": 19,
                "description": "B819"
              },
              "B820": {
                "bit": 20,
                "description": "B820"
              },
              "B821": {
                "bit": 21,
                "description": "B821"
              },
              "B822": {
                "bit": 22,
                "description": "B822"
              },
              "B823": {
                "bit": 23,
                "description": "B823"
              },
              "B824": {
                "bit": 24,
                "description": "B824"
              },
              "B825": {
                "bit": 25,
                "description": "B825"
              },
              "B826": {
                "bit": 26,
                "description": "B826"
              },
              "B827": {
                "bit": 27,
                "description": "B827"
              },
              "B828": {
                "bit": 28,
                "description": "B828"
              },
              "B829": {
                "bit": 29,
                "description": "B829"
              },
              "B830": {
                "bit": 30,
                "description": "B830"
              },
              "B831": {
                "bit": 31,
                "description": "B831"
              }
            },
            "MPCBB1_VCTR26": {
              "B832": {
                "bit": 0,
                "description": "B832"
              },
              "B833": {
                "bit": 1,
                "description": "B833"
              },
              "B834": {
                "bit": 2,
                "description": "B834"
              },
              "B835": {
                "bit": 3,
                "description": "B835"
              },
              "B836": {
                "bit": 4,
                "description": "B836"
              },
              "B837": {
                "bit": 5,
                "description": "B837"
              },
              "B838": {
                "bit": 6,
                "description": "B838"
              },
              "B839": {
                "bit": 7,
                "description": "B839"
              },
              "B840": {
                "bit": 8,
                "description": "B840"
              },
              "B841": {
                "bit": 9,
                "description": "B841"
              },
              "B842": {
                "bit": 10,
                "description": "B842"
              },
              "B843": {
                "bit": 11,
                "description": "B843"
              },
              "B844": {
                "bit": 12,
                "description": "B844"
              },
              "B845": {
                "bit": 13,
                "description": "B845"
              },
              "B846": {
                "bit": 14,
                "description": "B846"
              },
              "B847": {
                "bit": 15,
                "description": "B847"
              },
              "B848": {
                "bit": 16,
                "description": "B848"
              },
              "B849": {
                "bit": 17,
                "description": "B849"
              },
              "B850": {
                "bit": 18,
                "description": "B850"
              },
              "B851": {
                "bit": 19,
                "description": "B851"
              },
              "B852": {
                "bit": 20,
                "description": "B852"
              },
              "B853": {
                "bit": 21,
                "description": "B853"
              },
              "B854": {
                "bit": 22,
                "description": "B854"
              },
              "B855": {
                "bit": 23,
                "description": "B855"
              },
              "B856": {
                "bit": 24,
                "description": "B856"
              },
              "B857": {
                "bit": 25,
                "description": "B857"
              },
              "B858": {
                "bit": 26,
                "description": "B858"
              },
              "B859": {
                "bit": 27,
                "description": "B859"
              },
              "B860": {
                "bit": 28,
                "description": "B860"
              },
              "B861": {
                "bit": 29,
                "description": "B861"
              },
              "B862": {
                "bit": 30,
                "description": "B862"
              },
              "B863": {
                "bit": 31,
                "description": "B863"
              }
            },
            "MPCBB1_VCTR27": {
              "B864": {
                "bit": 0,
                "description": "B864"
              },
              "B865": {
                "bit": 1,
                "description": "B865"
              },
              "B866": {
                "bit": 2,
                "description": "B866"
              },
              "B867": {
                "bit": 3,
                "description": "B867"
              },
              "B868": {
                "bit": 4,
                "description": "B868"
              },
              "B869": {
                "bit": 5,
                "description": "B869"
              },
              "B870": {
                "bit": 6,
                "description": "B870"
              },
              "B871": {
                "bit": 7,
                "description": "B871"
              },
              "B872": {
                "bit": 8,
                "description": "B872"
              },
              "B873": {
                "bit": 9,
                "description": "B873"
              },
              "B874": {
                "bit": 10,
                "description": "B874"
              },
              "B875": {
                "bit": 11,
                "description": "B875"
              },
              "B876": {
                "bit": 12,
                "description": "B876"
              },
              "B877": {
                "bit": 13,
                "description": "B877"
              },
              "B878": {
                "bit": 14,
                "description": "B878"
              },
              "B879": {
                "bit": 15,
                "description": "B879"
              },
              "B880": {
                "bit": 16,
                "description": "B880"
              },
              "B881": {
                "bit": 17,
                "description": "B881"
              },
              "B882": {
                "bit": 18,
                "description": "B882"
              },
              "B883": {
                "bit": 19,
                "description": "B883"
              },
              "B884": {
                "bit": 20,
                "description": "B884"
              },
              "B885": {
                "bit": 21,
                "description": "B885"
              },
              "B886": {
                "bit": 22,
                "description": "B886"
              },
              "B887": {
                "bit": 23,
                "description": "B887"
              },
              "B888": {
                "bit": 24,
                "description": "B888"
              },
              "B889": {
                "bit": 25,
                "description": "B889"
              },
              "B890": {
                "bit": 26,
                "description": "B890"
              },
              "B891": {
                "bit": 27,
                "description": "B891"
              },
              "B892": {
                "bit": 28,
                "description": "B892"
              },
              "B893": {
                "bit": 29,
                "description": "B893"
              },
              "B894": {
                "bit": 30,
                "description": "B894"
              },
              "B895": {
                "bit": 31,
                "description": "B895"
              }
            },
            "MPCBB1_VCTR28": {
              "B896": {
                "bit": 0,
                "description": "B896"
              },
              "B897": {
                "bit": 1,
                "description": "B897"
              },
              "B898": {
                "bit": 2,
                "description": "B898"
              },
              "B899": {
                "bit": 3,
                "description": "B899"
              },
              "B900": {
                "bit": 4,
                "description": "B900"
              },
              "B901": {
                "bit": 5,
                "description": "B901"
              },
              "B902": {
                "bit": 6,
                "description": "B902"
              },
              "B903": {
                "bit": 7,
                "description": "B903"
              },
              "B904": {
                "bit": 8,
                "description": "B904"
              },
              "B905": {
                "bit": 9,
                "description": "B905"
              },
              "B906": {
                "bit": 10,
                "description": "B906"
              },
              "B907": {
                "bit": 11,
                "description": "B907"
              },
              "B908": {
                "bit": 12,
                "description": "B908"
              },
              "B909": {
                "bit": 13,
                "description": "B909"
              },
              "B910": {
                "bit": 14,
                "description": "B910"
              },
              "B911": {
                "bit": 15,
                "description": "B911"
              },
              "B912": {
                "bit": 16,
                "description": "B912"
              },
              "B913": {
                "bit": 17,
                "description": "B913"
              },
              "B914": {
                "bit": 18,
                "description": "B914"
              },
              "B915": {
                "bit": 19,
                "description": "B915"
              },
              "B916": {
                "bit": 20,
                "description": "B916"
              },
              "B917": {
                "bit": 21,
                "description": "B917"
              },
              "B918": {
                "bit": 22,
                "description": "B918"
              },
              "B919": {
                "bit": 23,
                "description": "B919"
              },
              "B920": {
                "bit": 24,
                "description": "B920"
              },
              "B921": {
                "bit": 25,
                "description": "B921"
              },
              "B922": {
                "bit": 26,
                "description": "B922"
              },
              "B923": {
                "bit": 27,
                "description": "B923"
              },
              "B924": {
                "bit": 28,
                "description": "B924"
              },
              "B925": {
                "bit": 29,
                "description": "B925"
              },
              "B926": {
                "bit": 30,
                "description": "B926"
              },
              "B927": {
                "bit": 31,
                "description": "B927"
              }
            },
            "MPCBB1_VCTR29": {
              "B928": {
                "bit": 0,
                "description": "B928"
              },
              "B929": {
                "bit": 1,
                "description": "B929"
              },
              "B930": {
                "bit": 2,
                "description": "B930"
              },
              "B931": {
                "bit": 3,
                "description": "B931"
              },
              "B932": {
                "bit": 4,
                "description": "B932"
              },
              "B933": {
                "bit": 5,
                "description": "B933"
              },
              "B934": {
                "bit": 6,
                "description": "B934"
              },
              "B935": {
                "bit": 7,
                "description": "B935"
              },
              "B936": {
                "bit": 8,
                "description": "B936"
              },
              "B937": {
                "bit": 9,
                "description": "B937"
              },
              "B938": {
                "bit": 10,
                "description": "B938"
              },
              "B939": {
                "bit": 11,
                "description": "B939"
              },
              "B940": {
                "bit": 12,
                "description": "B940"
              },
              "B941": {
                "bit": 13,
                "description": "B941"
              },
              "B942": {
                "bit": 14,
                "description": "B942"
              },
              "B943": {
                "bit": 15,
                "description": "B943"
              },
              "B944": {
                "bit": 16,
                "description": "B944"
              },
              "B945": {
                "bit": 17,
                "description": "B945"
              },
              "B946": {
                "bit": 18,
                "description": "B946"
              },
              "B947": {
                "bit": 19,
                "description": "B947"
              },
              "B948": {
                "bit": 20,
                "description": "B948"
              },
              "B949": {
                "bit": 21,
                "description": "B949"
              },
              "B950": {
                "bit": 22,
                "description": "B950"
              },
              "B951": {
                "bit": 23,
                "description": "B951"
              },
              "B952": {
                "bit": 24,
                "description": "B952"
              },
              "B953": {
                "bit": 25,
                "description": "B953"
              },
              "B954": {
                "bit": 26,
                "description": "B954"
              },
              "B955": {
                "bit": 27,
                "description": "B955"
              },
              "B956": {
                "bit": 28,
                "description": "B956"
              },
              "B957": {
                "bit": 29,
                "description": "B957"
              },
              "B958": {
                "bit": 30,
                "description": "B958"
              },
              "B959": {
                "bit": 31,
                "description": "B959"
              }
            },
            "MPCBB1_VCTR30": {
              "B960": {
                "bit": 0,
                "description": "B960"
              },
              "B961": {
                "bit": 1,
                "description": "B961"
              },
              "B962": {
                "bit": 2,
                "description": "B962"
              },
              "B963": {
                "bit": 3,
                "description": "B963"
              },
              "B964": {
                "bit": 4,
                "description": "B964"
              },
              "B965": {
                "bit": 5,
                "description": "B965"
              },
              "B966": {
                "bit": 6,
                "description": "B966"
              },
              "B967": {
                "bit": 7,
                "description": "B967"
              },
              "B968": {
                "bit": 8,
                "description": "B968"
              },
              "B969": {
                "bit": 9,
                "description": "B969"
              },
              "B970": {
                "bit": 10,
                "description": "B970"
              },
              "B971": {
                "bit": 11,
                "description": "B971"
              },
              "B972": {
                "bit": 12,
                "description": "B972"
              },
              "B973": {
                "bit": 13,
                "description": "B973"
              },
              "B974": {
                "bit": 14,
                "description": "B974"
              },
              "B975": {
                "bit": 15,
                "description": "B975"
              },
              "B976": {
                "bit": 16,
                "description": "B976"
              },
              "B977": {
                "bit": 17,
                "description": "B977"
              },
              "B978": {
                "bit": 18,
                "description": "B978"
              },
              "B979": {
                "bit": 19,
                "description": "B979"
              },
              "B980": {
                "bit": 20,
                "description": "B980"
              },
              "B981": {
                "bit": 21,
                "description": "B981"
              },
              "B982": {
                "bit": 22,
                "description": "B982"
              },
              "B983": {
                "bit": 23,
                "description": "B983"
              },
              "B984": {
                "bit": 24,
                "description": "B984"
              },
              "B985": {
                "bit": 25,
                "description": "B985"
              },
              "B986": {
                "bit": 26,
                "description": "B986"
              },
              "B987": {
                "bit": 27,
                "description": "B987"
              },
              "B988": {
                "bit": 28,
                "description": "B988"
              },
              "B989": {
                "bit": 29,
                "description": "B989"
              },
              "B990": {
                "bit": 30,
                "description": "B990"
              },
              "B991": {
                "bit": 31,
                "description": "B991"
              }
            },
            "MPCBB1_VCTR31": {
              "B992": {
                "bit": 0,
                "description": "B992"
              },
              "B993": {
                "bit": 1,
                "description": "B993"
              },
              "B994": {
                "bit": 2,
                "description": "B994"
              },
              "B995": {
                "bit": 3,
                "description": "B995"
              },
              "B996": {
                "bit": 4,
                "description": "B996"
              },
              "B997": {
                "bit": 5,
                "description": "B997"
              },
              "B998": {
                "bit": 6,
                "description": "B998"
              },
              "B999": {
                "bit": 7,
                "description": "B999"
              },
              "B1000": {
                "bit": 8,
                "description": "B1000"
              },
              "B1001": {
                "bit": 9,
                "description": "B1001"
              },
              "B1002": {
                "bit": 10,
                "description": "B1002"
              },
              "B1003": {
                "bit": 11,
                "description": "B1003"
              },
              "B1004": {
                "bit": 12,
                "description": "B1004"
              },
              "B1005": {
                "bit": 13,
                "description": "B1005"
              },
              "B1006": {
                "bit": 14,
                "description": "B1006"
              },
              "B1007": {
                "bit": 15,
                "description": "B1007"
              },
              "B1008": {
                "bit": 16,
                "description": "B1008"
              },
              "B1009": {
                "bit": 17,
                "description": "B1009"
              },
              "B1010": {
                "bit": 18,
                "description": "B1010"
              },
              "B1011": {
                "bit": 19,
                "description": "B1011"
              },
              "B1012": {
                "bit": 20,
                "description": "B1012"
              },
              "B1013": {
                "bit": 21,
                "description": "B1013"
              },
              "B1014": {
                "bit": 22,
                "description": "B1014"
              },
              "B1015": {
                "bit": 23,
                "description": "B1015"
              },
              "B1016": {
                "bit": 24,
                "description": "B1016"
              },
              "B1017": {
                "bit": 25,
                "description": "B1017"
              },
              "B1018": {
                "bit": 26,
                "description": "B1018"
              },
              "B1019": {
                "bit": 27,
                "description": "B1019"
              },
              "B1020": {
                "bit": 28,
                "description": "B1020"
              },
              "B1021": {
                "bit": 29,
                "description": "B1021"
              },
              "B1022": {
                "bit": 30,
                "description": "B1022"
              },
              "B1023": {
                "bit": 31,
                "description": "B1023"
              }
            },
            "MPCBB1_VCTR32": {
              "B1024": {
                "bit": 0,
                "description": "B1024"
              },
              "B1025": {
                "bit": 1,
                "description": "B1025"
              },
              "B1026": {
                "bit": 2,
                "description": "B1026"
              },
              "B1027": {
                "bit": 3,
                "description": "B1027"
              },
              "B1028": {
                "bit": 4,
                "description": "B1028"
              },
              "B1029": {
                "bit": 5,
                "description": "B1029"
              },
              "B1030": {
                "bit": 6,
                "description": "B1030"
              },
              "B1031": {
                "bit": 7,
                "description": "B1031"
              },
              "B1032": {
                "bit": 8,
                "description": "B1032"
              },
              "B1033": {
                "bit": 9,
                "description": "B1033"
              },
              "B1034": {
                "bit": 10,
                "description": "B1034"
              },
              "B1035": {
                "bit": 11,
                "description": "B1035"
              },
              "B1036": {
                "bit": 12,
                "description": "B1036"
              },
              "B1037": {
                "bit": 13,
                "description": "B1037"
              },
              "B1038": {
                "bit": 14,
                "description": "B1038"
              },
              "B1039": {
                "bit": 15,
                "description": "B1039"
              },
              "B1040": {
                "bit": 16,
                "description": "B1040"
              },
              "B1041": {
                "bit": 17,
                "description": "B1041"
              },
              "B1042": {
                "bit": 18,
                "description": "B1042"
              },
              "B1043": {
                "bit": 19,
                "description": "B1043"
              },
              "B1044": {
                "bit": 20,
                "description": "B1044"
              },
              "B1045": {
                "bit": 21,
                "description": "B1045"
              },
              "B1046": {
                "bit": 22,
                "description": "B1046"
              },
              "B1047": {
                "bit": 23,
                "description": "B1047"
              },
              "B1048": {
                "bit": 24,
                "description": "B1048"
              },
              "B1049": {
                "bit": 25,
                "description": "B1049"
              },
              "B1050": {
                "bit": 26,
                "description": "B1050"
              },
              "B1051": {
                "bit": 27,
                "description": "B1051"
              },
              "B1052": {
                "bit": 28,
                "description": "B1052"
              },
              "B1053": {
                "bit": 29,
                "description": "B1053"
              },
              "B1054": {
                "bit": 30,
                "description": "B1054"
              },
              "B1055": {
                "bit": 31,
                "description": "B1055"
              }
            },
            "MPCBB1_VCTR33": {
              "B1056": {
                "bit": 0,
                "description": "B1056"
              },
              "B1057": {
                "bit": 1,
                "description": "B1057"
              },
              "B1058": {
                "bit": 2,
                "description": "B1058"
              },
              "B1059": {
                "bit": 3,
                "description": "B1059"
              },
              "B1060": {
                "bit": 4,
                "description": "B1060"
              },
              "B1061": {
                "bit": 5,
                "description": "B1061"
              },
              "B1062": {
                "bit": 6,
                "description": "B1062"
              },
              "B1063": {
                "bit": 7,
                "description": "B1063"
              },
              "B1064": {
                "bit": 8,
                "description": "B1064"
              },
              "B1065": {
                "bit": 9,
                "description": "B1065"
              },
              "B1066": {
                "bit": 10,
                "description": "B1066"
              },
              "B1067": {
                "bit": 11,
                "description": "B1067"
              },
              "B1068": {
                "bit": 12,
                "description": "B1068"
              },
              "B1069": {
                "bit": 13,
                "description": "B1069"
              },
              "B1070": {
                "bit": 14,
                "description": "B1070"
              },
              "B1071": {
                "bit": 15,
                "description": "B1071"
              },
              "B1072": {
                "bit": 16,
                "description": "B1072"
              },
              "B1073": {
                "bit": 17,
                "description": "B1073"
              },
              "B1074": {
                "bit": 18,
                "description": "B1074"
              },
              "B1075": {
                "bit": 19,
                "description": "B1075"
              },
              "B1076": {
                "bit": 20,
                "description": "B1076"
              },
              "B1077": {
                "bit": 21,
                "description": "B1077"
              },
              "B1078": {
                "bit": 22,
                "description": "B1078"
              },
              "B1079": {
                "bit": 23,
                "description": "B1079"
              },
              "B1080": {
                "bit": 24,
                "description": "B1080"
              },
              "B1081": {
                "bit": 25,
                "description": "B1081"
              },
              "B1082": {
                "bit": 26,
                "description": "B1082"
              },
              "B1083": {
                "bit": 27,
                "description": "B1083"
              },
              "B1084": {
                "bit": 28,
                "description": "B1084"
              },
              "B1085": {
                "bit": 29,
                "description": "B1085"
              },
              "B1086": {
                "bit": 30,
                "description": "B1086"
              },
              "B1087": {
                "bit": 31,
                "description": "B1087"
              }
            },
            "MPCBB1_VCTR34": {
              "B1088": {
                "bit": 0,
                "description": "B1088"
              },
              "B1089": {
                "bit": 1,
                "description": "B1089"
              },
              "B1090": {
                "bit": 2,
                "description": "B1090"
              },
              "B1091": {
                "bit": 3,
                "description": "B1091"
              },
              "B1092": {
                "bit": 4,
                "description": "B1092"
              },
              "B1093": {
                "bit": 5,
                "description": "B1093"
              },
              "B1094": {
                "bit": 6,
                "description": "B1094"
              },
              "B1095": {
                "bit": 7,
                "description": "B1095"
              },
              "B1096": {
                "bit": 8,
                "description": "B1096"
              },
              "B1097": {
                "bit": 9,
                "description": "B1097"
              },
              "B1098": {
                "bit": 10,
                "description": "B1098"
              },
              "B1099": {
                "bit": 11,
                "description": "B1099"
              },
              "B1100": {
                "bit": 12,
                "description": "B1100"
              },
              "B1101": {
                "bit": 13,
                "description": "B1101"
              },
              "B1102": {
                "bit": 14,
                "description": "B1102"
              },
              "B1103": {
                "bit": 15,
                "description": "B1103"
              },
              "B1104": {
                "bit": 16,
                "description": "B1104"
              },
              "B1105": {
                "bit": 17,
                "description": "B1105"
              },
              "B1106": {
                "bit": 18,
                "description": "B1106"
              },
              "B1107": {
                "bit": 19,
                "description": "B1107"
              },
              "B1108": {
                "bit": 20,
                "description": "B1108"
              },
              "B1109": {
                "bit": 21,
                "description": "B1109"
              },
              "B1110": {
                "bit": 22,
                "description": "B1110"
              },
              "B1111": {
                "bit": 23,
                "description": "B1111"
              },
              "B1112": {
                "bit": 24,
                "description": "B1112"
              },
              "B1113": {
                "bit": 25,
                "description": "B1113"
              },
              "B1114": {
                "bit": 26,
                "description": "B1114"
              },
              "B1115": {
                "bit": 27,
                "description": "B1115"
              },
              "B1116": {
                "bit": 28,
                "description": "B1116"
              },
              "B1117": {
                "bit": 29,
                "description": "B1117"
              },
              "B1118": {
                "bit": 30,
                "description": "B1118"
              },
              "B1119": {
                "bit": 31,
                "description": "B1119"
              }
            },
            "MPCBB1_VCTR35": {
              "B1120": {
                "bit": 0,
                "description": "B1120"
              },
              "B1121": {
                "bit": 1,
                "description": "B1121"
              },
              "B1122": {
                "bit": 2,
                "description": "B1122"
              },
              "B1123": {
                "bit": 3,
                "description": "B1123"
              },
              "B1124": {
                "bit": 4,
                "description": "B1124"
              },
              "B1125": {
                "bit": 5,
                "description": "B1125"
              },
              "B1126": {
                "bit": 6,
                "description": "B1126"
              },
              "B1127": {
                "bit": 7,
                "description": "B1127"
              },
              "B1128": {
                "bit": 8,
                "description": "B1128"
              },
              "B1129": {
                "bit": 9,
                "description": "B1129"
              },
              "B1130": {
                "bit": 10,
                "description": "B1130"
              },
              "B1131": {
                "bit": 11,
                "description": "B1131"
              },
              "B1132": {
                "bit": 12,
                "description": "B1132"
              },
              "B1133": {
                "bit": 13,
                "description": "B1133"
              },
              "B1134": {
                "bit": 14,
                "description": "B1134"
              },
              "B1135": {
                "bit": 15,
                "description": "B1135"
              },
              "B1136": {
                "bit": 16,
                "description": "B1136"
              },
              "B1137": {
                "bit": 17,
                "description": "B1137"
              },
              "B1138": {
                "bit": 18,
                "description": "B1138"
              },
              "B1139": {
                "bit": 19,
                "description": "B1139"
              },
              "B1140": {
                "bit": 20,
                "description": "B1140"
              },
              "B1141": {
                "bit": 21,
                "description": "B1141"
              },
              "B1142": {
                "bit": 22,
                "description": "B1142"
              },
              "B1143": {
                "bit": 23,
                "description": "B1143"
              },
              "B1144": {
                "bit": 24,
                "description": "B1144"
              },
              "B1145": {
                "bit": 25,
                "description": "B1145"
              },
              "B1146": {
                "bit": 26,
                "description": "B1146"
              },
              "B1147": {
                "bit": 27,
                "description": "B1147"
              },
              "B1148": {
                "bit": 28,
                "description": "B1148"
              },
              "B1149": {
                "bit": 29,
                "description": "B1149"
              },
              "B1150": {
                "bit": 30,
                "description": "B1150"
              },
              "B1151": {
                "bit": 31,
                "description": "B1151"
              }
            },
            "MPCBB1_VCTR36": {
              "B1152": {
                "bit": 0,
                "description": "B1152"
              },
              "B1153": {
                "bit": 1,
                "description": "B1153"
              },
              "B1154": {
                "bit": 2,
                "description": "B1154"
              },
              "B1155": {
                "bit": 3,
                "description": "B1155"
              },
              "B1156": {
                "bit": 4,
                "description": "B1156"
              },
              "B1157": {
                "bit": 5,
                "description": "B1157"
              },
              "B1158": {
                "bit": 6,
                "description": "B1158"
              },
              "B1159": {
                "bit": 7,
                "description": "B1159"
              },
              "B1160": {
                "bit": 8,
                "description": "B1160"
              },
              "B1161": {
                "bit": 9,
                "description": "B1161"
              },
              "B1162": {
                "bit": 10,
                "description": "B1162"
              },
              "B1163": {
                "bit": 11,
                "description": "B1163"
              },
              "B1164": {
                "bit": 12,
                "description": "B1164"
              },
              "B1165": {
                "bit": 13,
                "description": "B1165"
              },
              "B1166": {
                "bit": 14,
                "description": "B1166"
              },
              "B1167": {
                "bit": 15,
                "description": "B1167"
              },
              "B1168": {
                "bit": 16,
                "description": "B1168"
              },
              "B1169": {
                "bit": 17,
                "description": "B1169"
              },
              "B1170": {
                "bit": 18,
                "description": "B1170"
              },
              "B1171": {
                "bit": 19,
                "description": "B1171"
              },
              "B1172": {
                "bit": 20,
                "description": "B1172"
              },
              "B1173": {
                "bit": 21,
                "description": "B1173"
              },
              "B1174": {
                "bit": 22,
                "description": "B1174"
              },
              "B1175": {
                "bit": 23,
                "description": "B1175"
              },
              "B1176": {
                "bit": 24,
                "description": "B1176"
              },
              "B1177": {
                "bit": 25,
                "description": "B1177"
              },
              "B1178": {
                "bit": 26,
                "description": "B1178"
              },
              "B1179": {
                "bit": 27,
                "description": "B1179"
              },
              "B1180": {
                "bit": 28,
                "description": "B1180"
              },
              "B1181": {
                "bit": 29,
                "description": "B1181"
              },
              "B1182": {
                "bit": 30,
                "description": "B1182"
              },
              "B1183": {
                "bit": 31,
                "description": "B1183"
              }
            },
            "MPCBB1_VCTR37": {
              "B1184": {
                "bit": 0,
                "description": "B1184"
              },
              "B1185": {
                "bit": 1,
                "description": "B1185"
              },
              "B1186": {
                "bit": 2,
                "description": "B1186"
              },
              "B1187": {
                "bit": 3,
                "description": "B1187"
              },
              "B1188": {
                "bit": 4,
                "description": "B1188"
              },
              "B1189": {
                "bit": 5,
                "description": "B1189"
              },
              "B1190": {
                "bit": 6,
                "description": "B1190"
              },
              "B1191": {
                "bit": 7,
                "description": "B1191"
              },
              "B1192": {
                "bit": 8,
                "description": "B1192"
              },
              "B1193": {
                "bit": 9,
                "description": "B1193"
              },
              "B1194": {
                "bit": 10,
                "description": "B1194"
              },
              "B1195": {
                "bit": 11,
                "description": "B1195"
              },
              "B1196": {
                "bit": 12,
                "description": "B1196"
              },
              "B1197": {
                "bit": 13,
                "description": "B1197"
              },
              "B1198": {
                "bit": 14,
                "description": "B1198"
              },
              "B1199": {
                "bit": 15,
                "description": "B1199"
              },
              "B1200": {
                "bit": 16,
                "description": "B1200"
              },
              "B1201": {
                "bit": 17,
                "description": "B1201"
              },
              "B1202": {
                "bit": 18,
                "description": "B1202"
              },
              "B1203": {
                "bit": 19,
                "description": "B1203"
              },
              "B1204": {
                "bit": 20,
                "description": "B1204"
              },
              "B1205": {
                "bit": 21,
                "description": "B1205"
              },
              "B1206": {
                "bit": 22,
                "description": "B1206"
              },
              "B1207": {
                "bit": 23,
                "description": "B1207"
              },
              "B1208": {
                "bit": 24,
                "description": "B1208"
              },
              "B1209": {
                "bit": 25,
                "description": "B1209"
              },
              "B1210": {
                "bit": 26,
                "description": "B1210"
              },
              "B1211": {
                "bit": 27,
                "description": "B1211"
              },
              "B1212": {
                "bit": 28,
                "description": "B1212"
              },
              "B1213": {
                "bit": 29,
                "description": "B1213"
              },
              "B1214": {
                "bit": 30,
                "description": "B1214"
              },
              "B1215": {
                "bit": 31,
                "description": "B1215"
              }
            },
            "MPCBB1_VCTR38": {
              "B1216": {
                "bit": 0,
                "description": "B1216"
              },
              "B1217": {
                "bit": 1,
                "description": "B1217"
              },
              "B1218": {
                "bit": 2,
                "description": "B1218"
              },
              "B1219": {
                "bit": 3,
                "description": "B1219"
              },
              "B1220": {
                "bit": 4,
                "description": "B1220"
              },
              "B1221": {
                "bit": 5,
                "description": "B1221"
              },
              "B1222": {
                "bit": 6,
                "description": "B1222"
              },
              "B1223": {
                "bit": 7,
                "description": "B1223"
              },
              "B1224": {
                "bit": 8,
                "description": "B1224"
              },
              "B1225": {
                "bit": 9,
                "description": "B1225"
              },
              "B1226": {
                "bit": 10,
                "description": "B1226"
              },
              "B1227": {
                "bit": 11,
                "description": "B1227"
              },
              "B1228": {
                "bit": 12,
                "description": "B1228"
              },
              "B1229": {
                "bit": 13,
                "description": "B1229"
              },
              "B1230": {
                "bit": 14,
                "description": "B1230"
              },
              "B1231": {
                "bit": 15,
                "description": "B1231"
              },
              "B1232": {
                "bit": 16,
                "description": "B1232"
              },
              "B1233": {
                "bit": 17,
                "description": "B1233"
              },
              "B1234": {
                "bit": 18,
                "description": "B1234"
              },
              "B1235": {
                "bit": 19,
                "description": "B1235"
              },
              "B1236": {
                "bit": 20,
                "description": "B1236"
              },
              "B1237": {
                "bit": 21,
                "description": "B1237"
              },
              "B1238": {
                "bit": 22,
                "description": "B1238"
              },
              "B1239": {
                "bit": 23,
                "description": "B1239"
              },
              "B1240": {
                "bit": 24,
                "description": "B1240"
              },
              "B1241": {
                "bit": 25,
                "description": "B1241"
              },
              "B1242": {
                "bit": 26,
                "description": "B1242"
              },
              "B1243": {
                "bit": 27,
                "description": "B1243"
              },
              "B1244": {
                "bit": 28,
                "description": "B1244"
              },
              "B1245": {
                "bit": 29,
                "description": "B1245"
              },
              "B1246": {
                "bit": 30,
                "description": "B1246"
              },
              "B1247": {
                "bit": 31,
                "description": "B1247"
              }
            },
            "MPCBB1_VCTR39": {
              "B1248": {
                "bit": 0,
                "description": "B1248"
              },
              "B1249": {
                "bit": 1,
                "description": "B1249"
              },
              "B1250": {
                "bit": 2,
                "description": "B1250"
              },
              "B1251": {
                "bit": 3,
                "description": "B1251"
              },
              "B1252": {
                "bit": 4,
                "description": "B1252"
              },
              "B1253": {
                "bit": 5,
                "description": "B1253"
              },
              "B1254": {
                "bit": 6,
                "description": "B1254"
              },
              "B1255": {
                "bit": 7,
                "description": "B1255"
              },
              "B1256": {
                "bit": 8,
                "description": "B1256"
              },
              "B1257": {
                "bit": 9,
                "description": "B1257"
              },
              "B1258": {
                "bit": 10,
                "description": "B1258"
              },
              "B1259": {
                "bit": 11,
                "description": "B1259"
              },
              "B1260": {
                "bit": 12,
                "description": "B1260"
              },
              "B1261": {
                "bit": 13,
                "description": "B1261"
              },
              "B1262": {
                "bit": 14,
                "description": "B1262"
              },
              "B1263": {
                "bit": 15,
                "description": "B1263"
              },
              "B1264": {
                "bit": 16,
                "description": "B1264"
              },
              "B1265": {
                "bit": 17,
                "description": "B1265"
              },
              "B1266": {
                "bit": 18,
                "description": "B1266"
              },
              "B1267": {
                "bit": 19,
                "description": "B1267"
              },
              "B1268": {
                "bit": 20,
                "description": "B1268"
              },
              "B1269": {
                "bit": 21,
                "description": "B1269"
              },
              "B1270": {
                "bit": 22,
                "description": "B1270"
              },
              "B1271": {
                "bit": 23,
                "description": "B1271"
              },
              "B1272": {
                "bit": 24,
                "description": "B1272"
              },
              "B1273": {
                "bit": 25,
                "description": "B1273"
              },
              "B1274": {
                "bit": 26,
                "description": "B1274"
              },
              "B1275": {
                "bit": 27,
                "description": "B1275"
              },
              "B1276": {
                "bit": 28,
                "description": "B1276"
              },
              "B1277": {
                "bit": 29,
                "description": "B1277"
              },
              "B1278": {
                "bit": 30,
                "description": "B1278"
              },
              "B1279": {
                "bit": 31,
                "description": "B1279"
              }
            },
            "MPCBB1_VCTR40": {
              "B1280": {
                "bit": 0,
                "description": "B1280"
              },
              "B1281": {
                "bit": 1,
                "description": "B1281"
              },
              "B1282": {
                "bit": 2,
                "description": "B1282"
              },
              "B1283": {
                "bit": 3,
                "description": "B1283"
              },
              "B1284": {
                "bit": 4,
                "description": "B1284"
              },
              "B1285": {
                "bit": 5,
                "description": "B1285"
              },
              "B1286": {
                "bit": 6,
                "description": "B1286"
              },
              "B1287": {
                "bit": 7,
                "description": "B1287"
              },
              "B1288": {
                "bit": 8,
                "description": "B1288"
              },
              "B1289": {
                "bit": 9,
                "description": "B1289"
              },
              "B1290": {
                "bit": 10,
                "description": "B1290"
              },
              "B1291": {
                "bit": 11,
                "description": "B1291"
              },
              "B1292": {
                "bit": 12,
                "description": "B1292"
              },
              "B1293": {
                "bit": 13,
                "description": "B1293"
              },
              "B1294": {
                "bit": 14,
                "description": "B1294"
              },
              "B1295": {
                "bit": 15,
                "description": "B1295"
              },
              "B1296": {
                "bit": 16,
                "description": "B1296"
              },
              "B1297": {
                "bit": 17,
                "description": "B1297"
              },
              "B1298": {
                "bit": 18,
                "description": "B1298"
              },
              "B1299": {
                "bit": 19,
                "description": "B1299"
              },
              "B1300": {
                "bit": 20,
                "description": "B1300"
              },
              "B1301": {
                "bit": 21,
                "description": "B1301"
              },
              "B1302": {
                "bit": 22,
                "description": "B1302"
              },
              "B1303": {
                "bit": 23,
                "description": "B1303"
              },
              "B1304": {
                "bit": 24,
                "description": "B1304"
              },
              "B1305": {
                "bit": 25,
                "description": "B1305"
              },
              "B1306": {
                "bit": 26,
                "description": "B1306"
              },
              "B1307": {
                "bit": 27,
                "description": "B1307"
              },
              "B1308": {
                "bit": 28,
                "description": "B1308"
              },
              "B1309": {
                "bit": 29,
                "description": "B1309"
              },
              "B1310": {
                "bit": 30,
                "description": "B1310"
              },
              "B1311": {
                "bit": 31,
                "description": "B1311"
              }
            },
            "MPCBB1_VCTR41": {
              "B1312": {
                "bit": 0,
                "description": "B1312"
              },
              "B1313": {
                "bit": 1,
                "description": "B1313"
              },
              "B1314": {
                "bit": 2,
                "description": "B1314"
              },
              "B1315": {
                "bit": 3,
                "description": "B1315"
              },
              "B1316": {
                "bit": 4,
                "description": "B1316"
              },
              "B1317": {
                "bit": 5,
                "description": "B1317"
              },
              "B1318": {
                "bit": 6,
                "description": "B1318"
              },
              "B1319": {
                "bit": 7,
                "description": "B1319"
              },
              "B1320": {
                "bit": 8,
                "description": "B1320"
              },
              "B1321": {
                "bit": 9,
                "description": "B1321"
              },
              "B1322": {
                "bit": 10,
                "description": "B1322"
              },
              "B1323": {
                "bit": 11,
                "description": "B1323"
              },
              "B1324": {
                "bit": 12,
                "description": "B1324"
              },
              "B1325": {
                "bit": 13,
                "description": "B1325"
              },
              "B1326": {
                "bit": 14,
                "description": "B1326"
              },
              "B1327": {
                "bit": 15,
                "description": "B1327"
              },
              "B1328": {
                "bit": 16,
                "description": "B1328"
              },
              "B1329": {
                "bit": 17,
                "description": "B1329"
              },
              "B1330": {
                "bit": 18,
                "description": "B1330"
              },
              "B1331": {
                "bit": 19,
                "description": "B1331"
              },
              "B1332": {
                "bit": 20,
                "description": "B1332"
              },
              "B1333": {
                "bit": 21,
                "description": "B1333"
              },
              "B1334": {
                "bit": 22,
                "description": "B1334"
              },
              "B1335": {
                "bit": 23,
                "description": "B1335"
              },
              "B1336": {
                "bit": 24,
                "description": "B1336"
              },
              "B1337": {
                "bit": 25,
                "description": "B1337"
              },
              "B1338": {
                "bit": 26,
                "description": "B1338"
              },
              "B1339": {
                "bit": 27,
                "description": "B1339"
              },
              "B1340": {
                "bit": 28,
                "description": "B1340"
              },
              "B1341": {
                "bit": 29,
                "description": "B1341"
              },
              "B1342": {
                "bit": 30,
                "description": "B1342"
              },
              "B1343": {
                "bit": 31,
                "description": "B1343"
              }
            },
            "MPCBB1_VCTR42": {
              "B1344": {
                "bit": 0,
                "description": "B1344"
              },
              "B1345": {
                "bit": 1,
                "description": "B1345"
              },
              "B1346": {
                "bit": 2,
                "description": "B1346"
              },
              "B1347": {
                "bit": 3,
                "description": "B1347"
              },
              "B1348": {
                "bit": 4,
                "description": "B1348"
              },
              "B1349": {
                "bit": 5,
                "description": "B1349"
              },
              "B1350": {
                "bit": 6,
                "description": "B1350"
              },
              "B1351": {
                "bit": 7,
                "description": "B1351"
              },
              "B1352": {
                "bit": 8,
                "description": "B1352"
              },
              "B1353": {
                "bit": 9,
                "description": "B1353"
              },
              "B1354": {
                "bit": 10,
                "description": "B1354"
              },
              "B1355": {
                "bit": 11,
                "description": "B1355"
              },
              "B1356": {
                "bit": 12,
                "description": "B1356"
              },
              "B1357": {
                "bit": 13,
                "description": "B1357"
              },
              "B1358": {
                "bit": 14,
                "description": "B1358"
              },
              "B1359": {
                "bit": 15,
                "description": "B1359"
              },
              "B1360": {
                "bit": 16,
                "description": "B1360"
              },
              "B1361": {
                "bit": 17,
                "description": "B1361"
              },
              "B1362": {
                "bit": 18,
                "description": "B1362"
              },
              "B1363": {
                "bit": 19,
                "description": "B1363"
              },
              "B1364": {
                "bit": 20,
                "description": "B1364"
              },
              "B1365": {
                "bit": 21,
                "description": "B1365"
              },
              "B1366": {
                "bit": 22,
                "description": "B1366"
              },
              "B1367": {
                "bit": 23,
                "description": "B1367"
              },
              "B1368": {
                "bit": 24,
                "description": "B1368"
              },
              "B1369": {
                "bit": 25,
                "description": "B1369"
              },
              "B1370": {
                "bit": 26,
                "description": "B1370"
              },
              "B1371": {
                "bit": 27,
                "description": "B1371"
              },
              "B1372": {
                "bit": 28,
                "description": "B1372"
              },
              "B1373": {
                "bit": 29,
                "description": "B1373"
              },
              "B1374": {
                "bit": 30,
                "description": "B1374"
              },
              "B1375": {
                "bit": 31,
                "description": "B1375"
              }
            },
            "MPCBB1_VCTR43": {
              "B1376": {
                "bit": 0,
                "description": "B1376"
              },
              "B1377": {
                "bit": 1,
                "description": "B1377"
              },
              "B1378": {
                "bit": 2,
                "description": "B1378"
              },
              "B1379": {
                "bit": 3,
                "description": "B1379"
              },
              "B1380": {
                "bit": 4,
                "description": "B1380"
              },
              "B1381": {
                "bit": 5,
                "description": "B1381"
              },
              "B1382": {
                "bit": 6,
                "description": "B1382"
              },
              "B1383": {
                "bit": 7,
                "description": "B1383"
              },
              "B1384": {
                "bit": 8,
                "description": "B1384"
              },
              "B1385": {
                "bit": 9,
                "description": "B1385"
              },
              "B1386": {
                "bit": 10,
                "description": "B1386"
              },
              "B1387": {
                "bit": 11,
                "description": "B1387"
              },
              "B1388": {
                "bit": 12,
                "description": "B1388"
              },
              "B1389": {
                "bit": 13,
                "description": "B1389"
              },
              "B1390": {
                "bit": 14,
                "description": "B1390"
              },
              "B1391": {
                "bit": 15,
                "description": "B1391"
              },
              "B1392": {
                "bit": 16,
                "description": "B1392"
              },
              "B1393": {
                "bit": 17,
                "description": "B1393"
              },
              "B1394": {
                "bit": 18,
                "description": "B1394"
              },
              "B1395": {
                "bit": 19,
                "description": "B1395"
              },
              "B1396": {
                "bit": 20,
                "description": "B1396"
              },
              "B1397": {
                "bit": 21,
                "description": "B1397"
              },
              "B1398": {
                "bit": 22,
                "description": "B1398"
              },
              "B1399": {
                "bit": 23,
                "description": "B1399"
              },
              "B1400": {
                "bit": 24,
                "description": "B1400"
              },
              "B1401": {
                "bit": 25,
                "description": "B1401"
              },
              "B1402": {
                "bit": 26,
                "description": "B1402"
              },
              "B1403": {
                "bit": 27,
                "description": "B1403"
              },
              "B1404": {
                "bit": 28,
                "description": "B1404"
              },
              "B1405": {
                "bit": 29,
                "description": "B1405"
              },
              "B1406": {
                "bit": 30,
                "description": "B1406"
              },
              "B1407": {
                "bit": 31,
                "description": "B1407"
              }
            },
            "MPCBB1_VCTR44": {
              "B1408": {
                "bit": 0,
                "description": "B1408"
              },
              "B1409": {
                "bit": 1,
                "description": "B1409"
              },
              "B1410": {
                "bit": 2,
                "description": "B1410"
              },
              "B1411": {
                "bit": 3,
                "description": "B1411"
              },
              "B1412": {
                "bit": 4,
                "description": "B1412"
              },
              "B1413": {
                "bit": 5,
                "description": "B1413"
              },
              "B1414": {
                "bit": 6,
                "description": "B1414"
              },
              "B1415": {
                "bit": 7,
                "description": "B1415"
              },
              "B1416": {
                "bit": 8,
                "description": "B1416"
              },
              "B1417": {
                "bit": 9,
                "description": "B1417"
              },
              "B1418": {
                "bit": 10,
                "description": "B1418"
              },
              "B1419": {
                "bit": 11,
                "description": "B1419"
              },
              "B1420": {
                "bit": 12,
                "description": "B1420"
              },
              "B1421": {
                "bit": 13,
                "description": "B1421"
              },
              "B1422": {
                "bit": 14,
                "description": "B1422"
              },
              "B1423": {
                "bit": 15,
                "description": "B1423"
              },
              "B1424": {
                "bit": 16,
                "description": "B1424"
              },
              "B1425": {
                "bit": 17,
                "description": "B1425"
              },
              "B1426": {
                "bit": 18,
                "description": "B1426"
              },
              "B1427": {
                "bit": 19,
                "description": "B1427"
              },
              "B1428": {
                "bit": 20,
                "description": "B1428"
              },
              "B1429": {
                "bit": 21,
                "description": "B1429"
              },
              "B1430": {
                "bit": 22,
                "description": "B1430"
              },
              "B1431": {
                "bit": 23,
                "description": "B1431"
              },
              "B1432": {
                "bit": 24,
                "description": "B1432"
              },
              "B1433": {
                "bit": 25,
                "description": "B1433"
              },
              "B1434": {
                "bit": 26,
                "description": "B1434"
              },
              "B1435": {
                "bit": 27,
                "description": "B1435"
              },
              "B1436": {
                "bit": 28,
                "description": "B1436"
              },
              "B1437": {
                "bit": 29,
                "description": "B1437"
              },
              "B1438": {
                "bit": 30,
                "description": "B1438"
              },
              "B1439": {
                "bit": 31,
                "description": "B1439"
              }
            },
            "MPCBB1_VCTR45": {
              "B1440": {
                "bit": 0,
                "description": "B1440"
              },
              "B1441": {
                "bit": 1,
                "description": "B1441"
              },
              "B1442": {
                "bit": 2,
                "description": "B1442"
              },
              "B1443": {
                "bit": 3,
                "description": "B1443"
              },
              "B1444": {
                "bit": 4,
                "description": "B1444"
              },
              "B1445": {
                "bit": 5,
                "description": "B1445"
              },
              "B1446": {
                "bit": 6,
                "description": "B1446"
              },
              "B1447": {
                "bit": 7,
                "description": "B1447"
              },
              "B1448": {
                "bit": 8,
                "description": "B1448"
              },
              "B1449": {
                "bit": 9,
                "description": "B1449"
              },
              "B1450": {
                "bit": 10,
                "description": "B1450"
              },
              "B1451": {
                "bit": 11,
                "description": "B1451"
              },
              "B1452": {
                "bit": 12,
                "description": "B1452"
              },
              "B1453": {
                "bit": 13,
                "description": "B1453"
              },
              "B1454": {
                "bit": 14,
                "description": "B1454"
              },
              "B1455": {
                "bit": 15,
                "description": "B1455"
              },
              "B1456": {
                "bit": 16,
                "description": "B1456"
              },
              "B1457": {
                "bit": 17,
                "description": "B1457"
              },
              "B1458": {
                "bit": 18,
                "description": "B1458"
              },
              "B1459": {
                "bit": 19,
                "description": "B1459"
              },
              "B1460": {
                "bit": 20,
                "description": "B1460"
              },
              "B1461": {
                "bit": 21,
                "description": "B1461"
              },
              "B1462": {
                "bit": 22,
                "description": "B1462"
              },
              "B1463": {
                "bit": 23,
                "description": "B1463"
              },
              "B1464": {
                "bit": 24,
                "description": "B1464"
              },
              "B1465": {
                "bit": 25,
                "description": "B1465"
              },
              "B1466": {
                "bit": 26,
                "description": "B1466"
              },
              "B1467": {
                "bit": 27,
                "description": "B1467"
              },
              "B1468": {
                "bit": 28,
                "description": "B1468"
              },
              "B1469": {
                "bit": 29,
                "description": "B1469"
              },
              "B1470": {
                "bit": 30,
                "description": "B1470"
              },
              "B1471": {
                "bit": 31,
                "description": "B1471"
              }
            },
            "MPCBB1_VCTR46": {
              "B1472": {
                "bit": 0,
                "description": "B1472"
              },
              "B1473": {
                "bit": 1,
                "description": "B1473"
              },
              "B1474": {
                "bit": 2,
                "description": "B1474"
              },
              "B1475": {
                "bit": 3,
                "description": "B1475"
              },
              "B1476": {
                "bit": 4,
                "description": "B1476"
              },
              "B1477": {
                "bit": 5,
                "description": "B1477"
              },
              "B1478": {
                "bit": 6,
                "description": "B1478"
              },
              "B1479": {
                "bit": 7,
                "description": "B1479"
              },
              "B1480": {
                "bit": 8,
                "description": "B1480"
              },
              "B1481": {
                "bit": 9,
                "description": "B1481"
              },
              "B1482": {
                "bit": 10,
                "description": "B1482"
              },
              "B1483": {
                "bit": 11,
                "description": "B1483"
              },
              "B1484": {
                "bit": 12,
                "description": "B1484"
              },
              "B1485": {
                "bit": 13,
                "description": "B1485"
              },
              "B1486": {
                "bit": 14,
                "description": "B1486"
              },
              "B1487": {
                "bit": 15,
                "description": "B1487"
              },
              "B1488": {
                "bit": 16,
                "description": "B1488"
              },
              "B1489": {
                "bit": 17,
                "description": "B1489"
              },
              "B1490": {
                "bit": 18,
                "description": "B1490"
              },
              "B1491": {
                "bit": 19,
                "description": "B1491"
              },
              "B1492": {
                "bit": 20,
                "description": "B1492"
              },
              "B1493": {
                "bit": 21,
                "description": "B1493"
              },
              "B1494": {
                "bit": 22,
                "description": "B1494"
              },
              "B1495": {
                "bit": 23,
                "description": "B1495"
              },
              "B1496": {
                "bit": 24,
                "description": "B1496"
              },
              "B1497": {
                "bit": 25,
                "description": "B1497"
              },
              "B1498": {
                "bit": 26,
                "description": "B1498"
              },
              "B1499": {
                "bit": 27,
                "description": "B1499"
              },
              "B1500": {
                "bit": 28,
                "description": "B1500"
              },
              "B1501": {
                "bit": 29,
                "description": "B1501"
              },
              "B1502": {
                "bit": 30,
                "description": "B1502"
              },
              "B1503": {
                "bit": 31,
                "description": "B1503"
              }
            },
            "MPCBB1_VCTR47": {
              "B1504": {
                "bit": 0,
                "description": "B1504"
              },
              "B1505": {
                "bit": 1,
                "description": "B1505"
              },
              "B1506": {
                "bit": 2,
                "description": "B1506"
              },
              "B1507": {
                "bit": 3,
                "description": "B1507"
              },
              "B1508": {
                "bit": 4,
                "description": "B1508"
              },
              "B1509": {
                "bit": 5,
                "description": "B1509"
              },
              "B1510": {
                "bit": 6,
                "description": "B1510"
              },
              "B1511": {
                "bit": 7,
                "description": "B1511"
              },
              "B1512": {
                "bit": 8,
                "description": "B1512"
              },
              "B1513": {
                "bit": 9,
                "description": "B1513"
              },
              "B1514": {
                "bit": 10,
                "description": "B1514"
              },
              "B1515": {
                "bit": 11,
                "description": "B1515"
              },
              "B1516": {
                "bit": 12,
                "description": "B1516"
              },
              "B1517": {
                "bit": 13,
                "description": "B1517"
              },
              "B1518": {
                "bit": 14,
                "description": "B1518"
              },
              "B1519": {
                "bit": 15,
                "description": "B1519"
              },
              "B1520": {
                "bit": 16,
                "description": "B1520"
              },
              "B1521": {
                "bit": 17,
                "description": "B1521"
              },
              "B1522": {
                "bit": 18,
                "description": "B1522"
              },
              "B1523": {
                "bit": 19,
                "description": "B1523"
              },
              "B1524": {
                "bit": 20,
                "description": "B1524"
              },
              "B1525": {
                "bit": 21,
                "description": "B1525"
              },
              "B1526": {
                "bit": 22,
                "description": "B1526"
              },
              "B1527": {
                "bit": 23,
                "description": "B1527"
              },
              "B1528": {
                "bit": 24,
                "description": "B1528"
              },
              "B1529": {
                "bit": 25,
                "description": "B1529"
              },
              "B1530": {
                "bit": 26,
                "description": "B1530"
              },
              "B1531": {
                "bit": 27,
                "description": "B1531"
              },
              "B1532": {
                "bit": 28,
                "description": "B1532"
              },
              "B1533": {
                "bit": 29,
                "description": "B1533"
              },
              "B1534": {
                "bit": 30,
                "description": "B1534"
              },
              "B1535": {
                "bit": 31,
                "description": "B1535"
              }
            },
            "MPCBB1_VCTR48": {
              "B1536": {
                "bit": 0,
                "description": "B1536"
              },
              "B1537": {
                "bit": 1,
                "description": "B1537"
              },
              "B1538": {
                "bit": 2,
                "description": "B1538"
              },
              "B1539": {
                "bit": 3,
                "description": "B1539"
              },
              "B1540": {
                "bit": 4,
                "description": "B1540"
              },
              "B1541": {
                "bit": 5,
                "description": "B1541"
              },
              "B1542": {
                "bit": 6,
                "description": "B1542"
              },
              "B1543": {
                "bit": 7,
                "description": "B1543"
              },
              "B1544": {
                "bit": 8,
                "description": "B1544"
              },
              "B1545": {
                "bit": 9,
                "description": "B1545"
              },
              "B1546": {
                "bit": 10,
                "description": "B1546"
              },
              "B1547": {
                "bit": 11,
                "description": "B1547"
              },
              "B1548": {
                "bit": 12,
                "description": "B1548"
              },
              "B1549": {
                "bit": 13,
                "description": "B1549"
              },
              "B1550": {
                "bit": 14,
                "description": "B1550"
              },
              "B1551": {
                "bit": 15,
                "description": "B1551"
              },
              "B1552": {
                "bit": 16,
                "description": "B1552"
              },
              "B1553": {
                "bit": 17,
                "description": "B1553"
              },
              "B1554": {
                "bit": 18,
                "description": "B1554"
              },
              "B1555": {
                "bit": 19,
                "description": "B1555"
              },
              "B1556": {
                "bit": 20,
                "description": "B1556"
              },
              "B1557": {
                "bit": 21,
                "description": "B1557"
              },
              "B1558": {
                "bit": 22,
                "description": "B1558"
              },
              "B1559": {
                "bit": 23,
                "description": "B1559"
              },
              "B1560": {
                "bit": 24,
                "description": "B1560"
              },
              "B1561": {
                "bit": 25,
                "description": "B1561"
              },
              "B1562": {
                "bit": 26,
                "description": "B1562"
              },
              "B1563": {
                "bit": 27,
                "description": "B1563"
              },
              "B1564": {
                "bit": 28,
                "description": "B1564"
              },
              "B1565": {
                "bit": 29,
                "description": "B1565"
              },
              "B1566": {
                "bit": 30,
                "description": "B1566"
              },
              "B1567": {
                "bit": 31,
                "description": "B1567"
              }
            },
            "MPCBB1_VCTR49": {
              "B1568": {
                "bit": 0,
                "description": "B1568"
              },
              "B1569": {
                "bit": 1,
                "description": "B1569"
              },
              "B1570": {
                "bit": 2,
                "description": "B1570"
              },
              "B1571": {
                "bit": 3,
                "description": "B1571"
              },
              "B1572": {
                "bit": 4,
                "description": "B1572"
              },
              "B1573": {
                "bit": 5,
                "description": "B1573"
              },
              "B1574": {
                "bit": 6,
                "description": "B1574"
              },
              "B1575": {
                "bit": 7,
                "description": "B1575"
              },
              "B1576": {
                "bit": 8,
                "description": "B1576"
              },
              "B1577": {
                "bit": 9,
                "description": "B1577"
              },
              "B1578": {
                "bit": 10,
                "description": "B1578"
              },
              "B1579": {
                "bit": 11,
                "description": "B1579"
              },
              "B1580": {
                "bit": 12,
                "description": "B1580"
              },
              "B1581": {
                "bit": 13,
                "description": "B1581"
              },
              "B1582": {
                "bit": 14,
                "description": "B1582"
              },
              "B1583": {
                "bit": 15,
                "description": "B1583"
              },
              "B1584": {
                "bit": 16,
                "description": "B1584"
              },
              "B1585": {
                "bit": 17,
                "description": "B1585"
              },
              "B1586": {
                "bit": 18,
                "description": "B1586"
              },
              "B1587": {
                "bit": 19,
                "description": "B1587"
              },
              "B1588": {
                "bit": 20,
                "description": "B1588"
              },
              "B1589": {
                "bit": 21,
                "description": "B1589"
              },
              "B1590": {
                "bit": 22,
                "description": "B1590"
              },
              "B1591": {
                "bit": 23,
                "description": "B1591"
              },
              "B1592": {
                "bit": 24,
                "description": "B1592"
              },
              "B1593": {
                "bit": 25,
                "description": "B1593"
              },
              "B1594": {
                "bit": 26,
                "description": "B1594"
              },
              "B1595": {
                "bit": 27,
                "description": "B1595"
              },
              "B1596": {
                "bit": 28,
                "description": "B1596"
              },
              "B1597": {
                "bit": 29,
                "description": "B1597"
              },
              "B1598": {
                "bit": 30,
                "description": "B1598"
              },
              "B1599": {
                "bit": 31,
                "description": "B1599"
              }
            },
            "MPCBB1_VCTR50": {
              "B1600": {
                "bit": 0,
                "description": "B1600"
              },
              "B1601": {
                "bit": 1,
                "description": "B1601"
              },
              "B1602": {
                "bit": 2,
                "description": "B1602"
              },
              "B1603": {
                "bit": 3,
                "description": "B1603"
              },
              "B1604": {
                "bit": 4,
                "description": "B1604"
              },
              "B1605": {
                "bit": 5,
                "description": "B1605"
              },
              "B1606": {
                "bit": 6,
                "description": "B1606"
              },
              "B1607": {
                "bit": 7,
                "description": "B1607"
              },
              "B1608": {
                "bit": 8,
                "description": "B1608"
              },
              "B1609": {
                "bit": 9,
                "description": "B1609"
              },
              "B1610": {
                "bit": 10,
                "description": "B1610"
              },
              "B1611": {
                "bit": 11,
                "description": "B1611"
              },
              "B1612": {
                "bit": 12,
                "description": "B1612"
              },
              "B1613": {
                "bit": 13,
                "description": "B1613"
              },
              "B1614": {
                "bit": 14,
                "description": "B1614"
              },
              "B1615": {
                "bit": 15,
                "description": "B1615"
              },
              "B1616": {
                "bit": 16,
                "description": "B1616"
              },
              "B1617": {
                "bit": 17,
                "description": "B1617"
              },
              "B1618": {
                "bit": 18,
                "description": "B1618"
              },
              "B1619": {
                "bit": 19,
                "description": "B1619"
              },
              "B1620": {
                "bit": 20,
                "description": "B1620"
              },
              "B1621": {
                "bit": 21,
                "description": "B1621"
              },
              "B1622": {
                "bit": 22,
                "description": "B1622"
              },
              "B1623": {
                "bit": 23,
                "description": "B1623"
              },
              "B1624": {
                "bit": 24,
                "description": "B1624"
              },
              "B1625": {
                "bit": 25,
                "description": "B1625"
              },
              "B1626": {
                "bit": 26,
                "description": "B1626"
              },
              "B1627": {
                "bit": 27,
                "description": "B1627"
              },
              "B1628": {
                "bit": 28,
                "description": "B1628"
              },
              "B1629": {
                "bit": 29,
                "description": "B1629"
              },
              "B1630": {
                "bit": 30,
                "description": "B1630"
              },
              "B1631": {
                "bit": 31,
                "description": "B1631"
              }
            },
            "MPCBB1_VCTR51": {
              "B1632": {
                "bit": 0,
                "description": "B1632"
              },
              "B1633": {
                "bit": 1,
                "description": "B1633"
              },
              "B1634": {
                "bit": 2,
                "description": "B1634"
              },
              "B1635": {
                "bit": 3,
                "description": "B1635"
              },
              "B1636": {
                "bit": 4,
                "description": "B1636"
              },
              "B1637": {
                "bit": 5,
                "description": "B1637"
              },
              "B1638": {
                "bit": 6,
                "description": "B1638"
              },
              "B1639": {
                "bit": 7,
                "description": "B1639"
              },
              "B1640": {
                "bit": 8,
                "description": "B1640"
              },
              "B1641": {
                "bit": 9,
                "description": "B1641"
              },
              "B1642": {
                "bit": 10,
                "description": "B1642"
              },
              "B1643": {
                "bit": 11,
                "description": "B1643"
              },
              "B1644": {
                "bit": 12,
                "description": "B1644"
              },
              "B1645": {
                "bit": 13,
                "description": "B1645"
              },
              "B1646": {
                "bit": 14,
                "description": "B1646"
              },
              "B1647": {
                "bit": 15,
                "description": "B1647"
              },
              "B1648": {
                "bit": 16,
                "description": "B1648"
              },
              "B1649": {
                "bit": 17,
                "description": "B1649"
              },
              "B1650": {
                "bit": 18,
                "description": "B1650"
              },
              "B1651": {
                "bit": 19,
                "description": "B1651"
              },
              "B1652": {
                "bit": 20,
                "description": "B1652"
              },
              "B1653": {
                "bit": 21,
                "description": "B1653"
              },
              "B1654": {
                "bit": 22,
                "description": "B1654"
              },
              "B1655": {
                "bit": 23,
                "description": "B1655"
              },
              "B1656": {
                "bit": 24,
                "description": "B1656"
              },
              "B1657": {
                "bit": 25,
                "description": "B1657"
              },
              "B1658": {
                "bit": 26,
                "description": "B1658"
              },
              "B1659": {
                "bit": 27,
                "description": "B1659"
              },
              "B1660": {
                "bit": 28,
                "description": "B1660"
              },
              "B1661": {
                "bit": 29,
                "description": "B1661"
              },
              "B1662": {
                "bit": 30,
                "description": "B1662"
              },
              "B1663": {
                "bit": 31,
                "description": "B1663"
              }
            },
            "MPCBB1_VCTR52": {
              "B1664": {
                "bit": 0,
                "description": "B1664"
              },
              "B1665": {
                "bit": 1,
                "description": "B1665"
              },
              "B1666": {
                "bit": 2,
                "description": "B1666"
              },
              "B1667": {
                "bit": 3,
                "description": "B1667"
              },
              "B1668": {
                "bit": 4,
                "description": "B1668"
              },
              "B1669": {
                "bit": 5,
                "description": "B1669"
              },
              "B1670": {
                "bit": 6,
                "description": "B1670"
              },
              "B1671": {
                "bit": 7,
                "description": "B1671"
              },
              "B1672": {
                "bit": 8,
                "description": "B1672"
              },
              "B1673": {
                "bit": 9,
                "description": "B1673"
              },
              "B1674": {
                "bit": 10,
                "description": "B1674"
              },
              "B1675": {
                "bit": 11,
                "description": "B1675"
              },
              "B1676": {
                "bit": 12,
                "description": "B1676"
              },
              "B1677": {
                "bit": 13,
                "description": "B1677"
              },
              "B1678": {
                "bit": 14,
                "description": "B1678"
              },
              "B1679": {
                "bit": 15,
                "description": "B1679"
              },
              "B1680": {
                "bit": 16,
                "description": "B1680"
              },
              "B1681": {
                "bit": 17,
                "description": "B1681"
              },
              "B1682": {
                "bit": 18,
                "description": "B1682"
              },
              "B1683": {
                "bit": 19,
                "description": "B1683"
              },
              "B1684": {
                "bit": 20,
                "description": "B1684"
              },
              "B1685": {
                "bit": 21,
                "description": "B1685"
              },
              "B1686": {
                "bit": 22,
                "description": "B1686"
              },
              "B1687": {
                "bit": 23,
                "description": "B1687"
              },
              "B1688": {
                "bit": 24,
                "description": "B1688"
              },
              "B1689": {
                "bit": 25,
                "description": "B1689"
              },
              "B1690": {
                "bit": 26,
                "description": "B1690"
              },
              "B1691": {
                "bit": 27,
                "description": "B1691"
              },
              "B1692": {
                "bit": 28,
                "description": "B1692"
              },
              "B1693": {
                "bit": 29,
                "description": "B1693"
              },
              "B1694": {
                "bit": 30,
                "description": "B1694"
              },
              "B1695": {
                "bit": 31,
                "description": "B1695"
              }
            },
            "MPCBB1_VCTR53": {
              "B1696": {
                "bit": 0,
                "description": "B1696"
              },
              "B1697": {
                "bit": 1,
                "description": "B1697"
              },
              "B1698": {
                "bit": 2,
                "description": "B1698"
              },
              "B1699": {
                "bit": 3,
                "description": "B1699"
              },
              "B1700": {
                "bit": 4,
                "description": "B1700"
              },
              "B1701": {
                "bit": 5,
                "description": "B1701"
              },
              "B1702": {
                "bit": 6,
                "description": "B1702"
              },
              "B1703": {
                "bit": 7,
                "description": "B1703"
              },
              "B1704": {
                "bit": 8,
                "description": "B1704"
              },
              "B1705": {
                "bit": 9,
                "description": "B1705"
              },
              "B1706": {
                "bit": 10,
                "description": "B1706"
              },
              "B1707": {
                "bit": 11,
                "description": "B1707"
              },
              "B1708": {
                "bit": 12,
                "description": "B1708"
              },
              "B1709": {
                "bit": 13,
                "description": "B1709"
              },
              "B1710": {
                "bit": 14,
                "description": "B1710"
              },
              "B1711": {
                "bit": 15,
                "description": "B1711"
              },
              "B1712": {
                "bit": 16,
                "description": "B1712"
              },
              "B1713": {
                "bit": 17,
                "description": "B1713"
              },
              "B1714": {
                "bit": 18,
                "description": "B1714"
              },
              "B1715": {
                "bit": 19,
                "description": "B1715"
              },
              "B1716": {
                "bit": 20,
                "description": "B1716"
              },
              "B1717": {
                "bit": 21,
                "description": "B1717"
              },
              "B1718": {
                "bit": 22,
                "description": "B1718"
              },
              "B1719": {
                "bit": 23,
                "description": "B1719"
              },
              "B1720": {
                "bit": 24,
                "description": "B1720"
              },
              "B1721": {
                "bit": 25,
                "description": "B1721"
              },
              "B1722": {
                "bit": 26,
                "description": "B1722"
              },
              "B1723": {
                "bit": 27,
                "description": "B1723"
              },
              "B1724": {
                "bit": 28,
                "description": "B1724"
              },
              "B1725": {
                "bit": 29,
                "description": "B1725"
              },
              "B1726": {
                "bit": 30,
                "description": "B1726"
              },
              "B1727": {
                "bit": 31,
                "description": "B1727"
              }
            },
            "MPCBB1_VCTR54": {
              "B1728": {
                "bit": 0,
                "description": "B1728"
              },
              "B1729": {
                "bit": 1,
                "description": "B1729"
              },
              "B1730": {
                "bit": 2,
                "description": "B1730"
              },
              "B1731": {
                "bit": 3,
                "description": "B1731"
              },
              "B1732": {
                "bit": 4,
                "description": "B1732"
              },
              "B1733": {
                "bit": 5,
                "description": "B1733"
              },
              "B1734": {
                "bit": 6,
                "description": "B1734"
              },
              "B1735": {
                "bit": 7,
                "description": "B1735"
              },
              "B1736": {
                "bit": 8,
                "description": "B1736"
              },
              "B1737": {
                "bit": 9,
                "description": "B1737"
              },
              "B1738": {
                "bit": 10,
                "description": "B1738"
              },
              "B1739": {
                "bit": 11,
                "description": "B1739"
              },
              "B1740": {
                "bit": 12,
                "description": "B1740"
              },
              "B1741": {
                "bit": 13,
                "description": "B1741"
              },
              "B1742": {
                "bit": 14,
                "description": "B1742"
              },
              "B1743": {
                "bit": 15,
                "description": "B1743"
              },
              "B1744": {
                "bit": 16,
                "description": "B1744"
              },
              "B1745": {
                "bit": 17,
                "description": "B1745"
              },
              "B1746": {
                "bit": 18,
                "description": "B1746"
              },
              "B1747": {
                "bit": 19,
                "description": "B1747"
              },
              "B1748": {
                "bit": 20,
                "description": "B1748"
              },
              "B1749": {
                "bit": 21,
                "description": "B1749"
              },
              "B1750": {
                "bit": 22,
                "description": "B1750"
              },
              "B1751": {
                "bit": 23,
                "description": "B1751"
              },
              "B1752": {
                "bit": 24,
                "description": "B1752"
              },
              "B1753": {
                "bit": 25,
                "description": "B1753"
              },
              "B1754": {
                "bit": 26,
                "description": "B1754"
              },
              "B1755": {
                "bit": 27,
                "description": "B1755"
              },
              "B1756": {
                "bit": 28,
                "description": "B1756"
              },
              "B1757": {
                "bit": 29,
                "description": "B1757"
              },
              "B1758": {
                "bit": 30,
                "description": "B1758"
              },
              "B1759": {
                "bit": 31,
                "description": "B1759"
              }
            },
            "MPCBB1_VCTR55": {
              "B1760": {
                "bit": 0,
                "description": "B1760"
              },
              "B1761": {
                "bit": 1,
                "description": "B1761"
              },
              "B1762": {
                "bit": 2,
                "description": "B1762"
              },
              "B1763": {
                "bit": 3,
                "description": "B1763"
              },
              "B1764": {
                "bit": 4,
                "description": "B1764"
              },
              "B1765": {
                "bit": 5,
                "description": "B1765"
              },
              "B1766": {
                "bit": 6,
                "description": "B1766"
              },
              "B1767": {
                "bit": 7,
                "description": "B1767"
              },
              "B1768": {
                "bit": 8,
                "description": "B1768"
              },
              "B1769": {
                "bit": 9,
                "description": "B1769"
              },
              "B1770": {
                "bit": 10,
                "description": "B1770"
              },
              "B1771": {
                "bit": 11,
                "description": "B1771"
              },
              "B1772": {
                "bit": 12,
                "description": "B1772"
              },
              "B1773": {
                "bit": 13,
                "description": "B1773"
              },
              "B1774": {
                "bit": 14,
                "description": "B1774"
              },
              "B1775": {
                "bit": 15,
                "description": "B1775"
              },
              "B1776": {
                "bit": 16,
                "description": "B1776"
              },
              "B1777": {
                "bit": 17,
                "description": "B1777"
              },
              "B1778": {
                "bit": 18,
                "description": "B1778"
              },
              "B1779": {
                "bit": 19,
                "description": "B1779"
              },
              "B1780": {
                "bit": 20,
                "description": "B1780"
              },
              "B1781": {
                "bit": 21,
                "description": "B1781"
              },
              "B1782": {
                "bit": 22,
                "description": "B1782"
              },
              "B1783": {
                "bit": 23,
                "description": "B1783"
              },
              "B1784": {
                "bit": 24,
                "description": "B1784"
              },
              "B1785": {
                "bit": 25,
                "description": "B1785"
              },
              "B1786": {
                "bit": 26,
                "description": "B1786"
              },
              "B1787": {
                "bit": 27,
                "description": "B1787"
              },
              "B1788": {
                "bit": 28,
                "description": "B1788"
              },
              "B1789": {
                "bit": 29,
                "description": "B1789"
              },
              "B1790": {
                "bit": 30,
                "description": "B1790"
              },
              "B1791": {
                "bit": 31,
                "description": "B1791"
              }
            },
            "MPCBB1_VCTR56": {
              "B1792": {
                "bit": 0,
                "description": "B1792"
              },
              "B1793": {
                "bit": 1,
                "description": "B1793"
              },
              "B1794": {
                "bit": 2,
                "description": "B1794"
              },
              "B1795": {
                "bit": 3,
                "description": "B1795"
              },
              "B1796": {
                "bit": 4,
                "description": "B1796"
              },
              "B1797": {
                "bit": 5,
                "description": "B1797"
              },
              "B1798": {
                "bit": 6,
                "description": "B1798"
              },
              "B1799": {
                "bit": 7,
                "description": "B1799"
              },
              "B1800": {
                "bit": 8,
                "description": "B1800"
              },
              "B1801": {
                "bit": 9,
                "description": "B1801"
              },
              "B1802": {
                "bit": 10,
                "description": "B1802"
              },
              "B1803": {
                "bit": 11,
                "description": "B1803"
              },
              "B1804": {
                "bit": 12,
                "description": "B1804"
              },
              "B1805": {
                "bit": 13,
                "description": "B1805"
              },
              "B1806": {
                "bit": 14,
                "description": "B1806"
              },
              "B1807": {
                "bit": 15,
                "description": "B1807"
              },
              "B1808": {
                "bit": 16,
                "description": "B1808"
              },
              "B1809": {
                "bit": 17,
                "description": "B1809"
              },
              "B1810": {
                "bit": 18,
                "description": "B1810"
              },
              "B1811": {
                "bit": 19,
                "description": "B1811"
              },
              "B1812": {
                "bit": 20,
                "description": "B1812"
              },
              "B1813": {
                "bit": 21,
                "description": "B1813"
              },
              "B1814": {
                "bit": 22,
                "description": "B1814"
              },
              "B1815": {
                "bit": 23,
                "description": "B1815"
              },
              "B1816": {
                "bit": 24,
                "description": "B1816"
              },
              "B1817": {
                "bit": 25,
                "description": "B1817"
              },
              "B1818": {
                "bit": 26,
                "description": "B1818"
              },
              "B1819": {
                "bit": 27,
                "description": "B1819"
              },
              "B1820": {
                "bit": 28,
                "description": "B1820"
              },
              "B1821": {
                "bit": 29,
                "description": "B1821"
              },
              "B1822": {
                "bit": 30,
                "description": "B1822"
              },
              "B1823": {
                "bit": 31,
                "description": "B1823"
              }
            },
            "MPCBB1_VCTR57": {
              "B1824": {
                "bit": 0,
                "description": "B1824"
              },
              "B1825": {
                "bit": 1,
                "description": "B1825"
              },
              "B1826": {
                "bit": 2,
                "description": "B1826"
              },
              "B1827": {
                "bit": 3,
                "description": "B1827"
              },
              "B1828": {
                "bit": 4,
                "description": "B1828"
              },
              "B1829": {
                "bit": 5,
                "description": "B1829"
              },
              "B1830": {
                "bit": 6,
                "description": "B1830"
              },
              "B1831": {
                "bit": 7,
                "description": "B1831"
              },
              "B1832": {
                "bit": 8,
                "description": "B1832"
              },
              "B1833": {
                "bit": 9,
                "description": "B1833"
              },
              "B1834": {
                "bit": 10,
                "description": "B1834"
              },
              "B1835": {
                "bit": 11,
                "description": "B1835"
              },
              "B1836": {
                "bit": 12,
                "description": "B1836"
              },
              "B1837": {
                "bit": 13,
                "description": "B1837"
              },
              "B1838": {
                "bit": 14,
                "description": "B1838"
              },
              "B1839": {
                "bit": 15,
                "description": "B1839"
              },
              "B1840": {
                "bit": 16,
                "description": "B1840"
              },
              "B1841": {
                "bit": 17,
                "description": "B1841"
              },
              "B1842": {
                "bit": 18,
                "description": "B1842"
              },
              "B1843": {
                "bit": 19,
                "description": "B1843"
              },
              "B1844": {
                "bit": 20,
                "description": "B1844"
              },
              "B1845": {
                "bit": 21,
                "description": "B1845"
              },
              "B1846": {
                "bit": 22,
                "description": "B1846"
              },
              "B1847": {
                "bit": 23,
                "description": "B1847"
              },
              "B1848": {
                "bit": 24,
                "description": "B1848"
              },
              "B1849": {
                "bit": 25,
                "description": "B1849"
              },
              "B1850": {
                "bit": 26,
                "description": "B1850"
              },
              "B1851": {
                "bit": 27,
                "description": "B1851"
              },
              "B1852": {
                "bit": 28,
                "description": "B1852"
              },
              "B1853": {
                "bit": 29,
                "description": "B1853"
              },
              "B1854": {
                "bit": 30,
                "description": "B1854"
              },
              "B1855": {
                "bit": 31,
                "description": "B1855"
              }
            },
            "MPCBB1_VCTR58": {
              "B1856": {
                "bit": 0,
                "description": "B1856"
              },
              "B1857": {
                "bit": 1,
                "description": "B1857"
              },
              "B1858": {
                "bit": 2,
                "description": "B1858"
              },
              "B1859": {
                "bit": 3,
                "description": "B1859"
              },
              "B1860": {
                "bit": 4,
                "description": "B1860"
              },
              "B1861": {
                "bit": 5,
                "description": "B1861"
              },
              "B1862": {
                "bit": 6,
                "description": "B1862"
              },
              "B1863": {
                "bit": 7,
                "description": "B1863"
              },
              "B1864": {
                "bit": 8,
                "description": "B1864"
              },
              "B1865": {
                "bit": 9,
                "description": "B1865"
              },
              "B1866": {
                "bit": 10,
                "description": "B1866"
              },
              "B1867": {
                "bit": 11,
                "description": "B1867"
              },
              "B1868": {
                "bit": 12,
                "description": "B1868"
              },
              "B1869": {
                "bit": 13,
                "description": "B1869"
              },
              "B1870": {
                "bit": 14,
                "description": "B1870"
              },
              "B1871": {
                "bit": 15,
                "description": "B1871"
              },
              "B1872": {
                "bit": 16,
                "description": "B1872"
              },
              "B1873": {
                "bit": 17,
                "description": "B1873"
              },
              "B1874": {
                "bit": 18,
                "description": "B1874"
              },
              "B1875": {
                "bit": 19,
                "description": "B1875"
              },
              "B1876": {
                "bit": 20,
                "description": "B1876"
              },
              "B1877": {
                "bit": 21,
                "description": "B1877"
              },
              "B1878": {
                "bit": 22,
                "description": "B1878"
              },
              "B1879": {
                "bit": 23,
                "description": "B1879"
              },
              "B1880": {
                "bit": 24,
                "description": "B1880"
              },
              "B1881": {
                "bit": 25,
                "description": "B1881"
              },
              "B1882": {
                "bit": 26,
                "description": "B1882"
              },
              "B1883": {
                "bit": 27,
                "description": "B1883"
              },
              "B1884": {
                "bit": 28,
                "description": "B1884"
              },
              "B1885": {
                "bit": 29,
                "description": "B1885"
              },
              "B1886": {
                "bit": 30,
                "description": "B1886"
              },
              "B1887": {
                "bit": 31,
                "description": "B1887"
              }
            },
            "MPCBB1_VCTR59": {
              "B1888": {
                "bit": 0,
                "description": "B1888"
              },
              "B1889": {
                "bit": 1,
                "description": "B1889"
              },
              "B1890": {
                "bit": 2,
                "description": "B1890"
              },
              "B1891": {
                "bit": 3,
                "description": "B1891"
              },
              "B1892": {
                "bit": 4,
                "description": "B1892"
              },
              "B1893": {
                "bit": 5,
                "description": "B1893"
              },
              "B1894": {
                "bit": 6,
                "description": "B1894"
              },
              "B1895": {
                "bit": 7,
                "description": "B1895"
              },
              "B1896": {
                "bit": 8,
                "description": "B1896"
              },
              "B1897": {
                "bit": 9,
                "description": "B1897"
              },
              "B1898": {
                "bit": 10,
                "description": "B1898"
              },
              "B1899": {
                "bit": 11,
                "description": "B1899"
              },
              "B1900": {
                "bit": 12,
                "description": "B1900"
              },
              "B1901": {
                "bit": 13,
                "description": "B1901"
              },
              "B1902": {
                "bit": 14,
                "description": "B1902"
              },
              "B1903": {
                "bit": 15,
                "description": "B1903"
              },
              "B1904": {
                "bit": 16,
                "description": "B1904"
              },
              "B1905": {
                "bit": 17,
                "description": "B1905"
              },
              "B1906": {
                "bit": 18,
                "description": "B1906"
              },
              "B1907": {
                "bit": 19,
                "description": "B1907"
              },
              "B1908": {
                "bit": 20,
                "description": "B1908"
              },
              "B1909": {
                "bit": 21,
                "description": "B1909"
              },
              "B1910": {
                "bit": 22,
                "description": "B1910"
              },
              "B1911": {
                "bit": 23,
                "description": "B1911"
              },
              "B1912": {
                "bit": 24,
                "description": "B1912"
              },
              "B1913": {
                "bit": 25,
                "description": "B1913"
              },
              "B1914": {
                "bit": 26,
                "description": "B1914"
              },
              "B1915": {
                "bit": 27,
                "description": "B1915"
              },
              "B1916": {
                "bit": 28,
                "description": "B1916"
              },
              "B1917": {
                "bit": 29,
                "description": "B1917"
              },
              "B1918": {
                "bit": 30,
                "description": "B1918"
              },
              "B1919": {
                "bit": 31,
                "description": "B1919"
              }
            },
            "MPCBB1_VCTR60": {
              "B1920": {
                "bit": 0,
                "description": "B1920"
              },
              "B1921": {
                "bit": 1,
                "description": "B1921"
              },
              "B1922": {
                "bit": 2,
                "description": "B1922"
              },
              "B1923": {
                "bit": 3,
                "description": "B1923"
              },
              "B1924": {
                "bit": 4,
                "description": "B1924"
              },
              "B1925": {
                "bit": 5,
                "description": "B1925"
              },
              "B1926": {
                "bit": 6,
                "description": "B1926"
              },
              "B1927": {
                "bit": 7,
                "description": "B1927"
              },
              "B1928": {
                "bit": 8,
                "description": "B1928"
              },
              "B1929": {
                "bit": 9,
                "description": "B1929"
              },
              "B1930": {
                "bit": 10,
                "description": "B1930"
              },
              "B1931": {
                "bit": 11,
                "description": "B1931"
              },
              "B1932": {
                "bit": 12,
                "description": "B1932"
              },
              "B1933": {
                "bit": 13,
                "description": "B1933"
              },
              "B1934": {
                "bit": 14,
                "description": "B1934"
              },
              "B1935": {
                "bit": 15,
                "description": "B1935"
              },
              "B1936": {
                "bit": 16,
                "description": "B1936"
              },
              "B1937": {
                "bit": 17,
                "description": "B1937"
              },
              "B1938": {
                "bit": 18,
                "description": "B1938"
              },
              "B1939": {
                "bit": 19,
                "description": "B1939"
              },
              "B1940": {
                "bit": 20,
                "description": "B1940"
              },
              "B1941": {
                "bit": 21,
                "description": "B1941"
              },
              "B1942": {
                "bit": 22,
                "description": "B1942"
              },
              "B1943": {
                "bit": 23,
                "description": "B1943"
              },
              "B1944": {
                "bit": 24,
                "description": "B1944"
              },
              "B1945": {
                "bit": 25,
                "description": "B1945"
              },
              "B1946": {
                "bit": 26,
                "description": "B1946"
              },
              "B1947": {
                "bit": 27,
                "description": "B1947"
              },
              "B1948": {
                "bit": 28,
                "description": "B1948"
              },
              "B1949": {
                "bit": 29,
                "description": "B1949"
              },
              "B1950": {
                "bit": 30,
                "description": "B1950"
              },
              "B1951": {
                "bit": 31,
                "description": "B1951"
              }
            },
            "MPCBB1_VCTR61": {
              "B1952": {
                "bit": 0,
                "description": "B1952"
              },
              "B1953": {
                "bit": 1,
                "description": "B1953"
              },
              "B1954": {
                "bit": 2,
                "description": "B1954"
              },
              "B1955": {
                "bit": 3,
                "description": "B1955"
              },
              "B1956": {
                "bit": 4,
                "description": "B1956"
              },
              "B1957": {
                "bit": 5,
                "description": "B1957"
              },
              "B1958": {
                "bit": 6,
                "description": "B1958"
              },
              "B1959": {
                "bit": 7,
                "description": "B1959"
              },
              "B1960": {
                "bit": 8,
                "description": "B1960"
              },
              "B1961": {
                "bit": 9,
                "description": "B1961"
              },
              "B1962": {
                "bit": 10,
                "description": "B1962"
              },
              "B1963": {
                "bit": 11,
                "description": "B1963"
              },
              "B1964": {
                "bit": 12,
                "description": "B1964"
              },
              "B1965": {
                "bit": 13,
                "description": "B1965"
              },
              "B1966": {
                "bit": 14,
                "description": "B1966"
              },
              "B1967": {
                "bit": 15,
                "description": "B1967"
              },
              "B1968": {
                "bit": 16,
                "description": "B1968"
              },
              "B1969": {
                "bit": 17,
                "description": "B1969"
              },
              "B1970": {
                "bit": 18,
                "description": "B1970"
              },
              "B1971": {
                "bit": 19,
                "description": "B1971"
              },
              "B1972": {
                "bit": 20,
                "description": "B1972"
              },
              "B1973": {
                "bit": 21,
                "description": "B1973"
              },
              "B1974": {
                "bit": 22,
                "description": "B1974"
              },
              "B1975": {
                "bit": 23,
                "description": "B1975"
              },
              "B1976": {
                "bit": 24,
                "description": "B1976"
              },
              "B1977": {
                "bit": 25,
                "description": "B1977"
              },
              "B1978": {
                "bit": 26,
                "description": "B1978"
              },
              "B1979": {
                "bit": 27,
                "description": "B1979"
              },
              "B1980": {
                "bit": 28,
                "description": "B1980"
              },
              "B1981": {
                "bit": 29,
                "description": "B1981"
              },
              "B1982": {
                "bit": 30,
                "description": "B1982"
              },
              "B1983": {
                "bit": 31,
                "description": "B1983"
              }
            },
            "MPCBB1_VCTR62": {
              "B1984": {
                "bit": 0,
                "description": "B1984"
              },
              "B1985": {
                "bit": 1,
                "description": "B1985"
              },
              "B1986": {
                "bit": 2,
                "description": "B1986"
              },
              "B1987": {
                "bit": 3,
                "description": "B1987"
              },
              "B1988": {
                "bit": 4,
                "description": "B1988"
              },
              "B1989": {
                "bit": 5,
                "description": "B1989"
              },
              "B1990": {
                "bit": 6,
                "description": "B1990"
              },
              "B1991": {
                "bit": 7,
                "description": "B1991"
              },
              "B1992": {
                "bit": 8,
                "description": "B1992"
              },
              "B1993": {
                "bit": 9,
                "description": "B1993"
              },
              "B1994": {
                "bit": 10,
                "description": "B1994"
              },
              "B1995": {
                "bit": 11,
                "description": "B1995"
              },
              "B1996": {
                "bit": 12,
                "description": "B1996"
              },
              "B1997": {
                "bit": 13,
                "description": "B1997"
              },
              "B1998": {
                "bit": 14,
                "description": "B1998"
              },
              "B1999": {
                "bit": 15,
                "description": "B1999"
              },
              "B2000": {
                "bit": 16,
                "description": "B2000"
              },
              "B2001": {
                "bit": 17,
                "description": "B2001"
              },
              "B2002": {
                "bit": 18,
                "description": "B2002"
              },
              "B2003": {
                "bit": 19,
                "description": "B2003"
              },
              "B2004": {
                "bit": 20,
                "description": "B2004"
              },
              "B2005": {
                "bit": 21,
                "description": "B2005"
              },
              "B2006": {
                "bit": 22,
                "description": "B2006"
              },
              "B2007": {
                "bit": 23,
                "description": "B2007"
              },
              "B2008": {
                "bit": 24,
                "description": "B2008"
              },
              "B2009": {
                "bit": 25,
                "description": "B2009"
              },
              "B2010": {
                "bit": 26,
                "description": "B2010"
              },
              "B2011": {
                "bit": 27,
                "description": "B2011"
              },
              "B2012": {
                "bit": 28,
                "description": "B2012"
              },
              "B2013": {
                "bit": 29,
                "description": "B2013"
              },
              "B2014": {
                "bit": 30,
                "description": "B2014"
              },
              "B2015": {
                "bit": 31,
                "description": "B2015"
              }
            },
            "MPCBB1_VCTR63": {
              "B2016": {
                "bit": 0,
                "description": "B2016"
              },
              "B2017": {
                "bit": 1,
                "description": "B2017"
              },
              "B2018": {
                "bit": 2,
                "description": "B2018"
              },
              "B2019": {
                "bit": 3,
                "description": "B2019"
              },
              "B2020": {
                "bit": 4,
                "description": "B2020"
              },
              "B2021": {
                "bit": 5,
                "description": "B2021"
              },
              "B2022": {
                "bit": 6,
                "description": "B2022"
              },
              "B2023": {
                "bit": 7,
                "description": "B2023"
              },
              "B2024": {
                "bit": 8,
                "description": "B2024"
              },
              "B2025": {
                "bit": 9,
                "description": "B2025"
              },
              "B2026": {
                "bit": 10,
                "description": "B2026"
              },
              "B2027": {
                "bit": 11,
                "description": "B2027"
              },
              "B2028": {
                "bit": 12,
                "description": "B2028"
              },
              "B2029": {
                "bit": 13,
                "description": "B2029"
              },
              "B2030": {
                "bit": 14,
                "description": "B2030"
              },
              "B2031": {
                "bit": 15,
                "description": "B2031"
              },
              "B2032": {
                "bit": 16,
                "description": "B2032"
              },
              "B2033": {
                "bit": 17,
                "description": "B2033"
              },
              "B2034": {
                "bit": 18,
                "description": "B2034"
              },
              "B2035": {
                "bit": 19,
                "description": "B2035"
              },
              "B2036": {
                "bit": 20,
                "description": "B2036"
              },
              "B2037": {
                "bit": 21,
                "description": "B2037"
              },
              "B2038": {
                "bit": 22,
                "description": "B2038"
              },
              "B2039": {
                "bit": 23,
                "description": "B2039"
              },
              "B2040": {
                "bit": 24,
                "description": "B2040"
              },
              "B2041": {
                "bit": 25,
                "description": "B2041"
              },
              "B2042": {
                "bit": 26,
                "description": "B2042"
              },
              "B2043": {
                "bit": 27,
                "description": "B2043"
              },
              "B2044": {
                "bit": 28,
                "description": "B2044"
              },
              "B2045": {
                "bit": 29,
                "description": "B2045"
              },
              "B2046": {
                "bit": 30,
                "description": "B2046"
              },
              "B2047": {
                "bit": 31,
                "description": "B2047"
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "PWR",
              "base": "0x40007000"
            },
            {
              "name": "SEC_PWR",
              "base": "0x50007000"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Power control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Power control register 2"
            },
            "CR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Power control register 3"
            },
            "CR4": {
              "offset": "0x0C",
              "size": 32,
              "description": "Power control register 4"
            },
            "SR1": {
              "offset": "0x10",
              "size": 32,
              "description": "Power status register 1"
            },
            "SR2": {
              "offset": "0x14",
              "size": 32,
              "description": "Power status register 2"
            },
            "SCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Power status clear register"
            },
            "PUCRA": {
              "offset": "0x20",
              "size": 32,
              "description": "Power Port A pull-up control\n            register"
            },
            "PDCRA": {
              "offset": "0x24",
              "size": 32,
              "description": "Power Port A pull-down control\n            register"
            },
            "PUCRB": {
              "offset": "0x28",
              "size": 32,
              "description": "Power Port B pull-up control\n            register"
            },
            "PDCRB": {
              "offset": "0x2C",
              "size": 32,
              "description": "Power Port B pull-down control\n            register"
            },
            "PUCRC": {
              "offset": "0x30",
              "size": 32,
              "description": "Power Port C pull-up control\n            register"
            },
            "PDCRC": {
              "offset": "0x34",
              "size": 32,
              "description": "Power Port C pull-down control\n            register"
            },
            "PUCRD": {
              "offset": "0x38",
              "size": 32,
              "description": "Power Port D pull-up control\n            register"
            },
            "PDCRD": {
              "offset": "0x3C",
              "size": 32,
              "description": "Power Port D pull-down control\n            register"
            },
            "PUCRE": {
              "offset": "0x40",
              "size": 32,
              "description": "Power Port E pull-up control\n            register"
            },
            "PDCRE": {
              "offset": "0x44",
              "size": 32,
              "description": "Power Port E pull-down control\n            register"
            },
            "PUCRF": {
              "offset": "0x48",
              "size": 32,
              "description": "Power Port F pull-up control\n            register"
            },
            "PDCRF": {
              "offset": "0x4C",
              "size": 32,
              "description": "Power Port F pull-down control\n            register"
            },
            "PUCRG": {
              "offset": "0x50",
              "size": 32,
              "description": "Power Port G pull-up control\n            register"
            },
            "PDCRG": {
              "offset": "0x54",
              "size": 32,
              "description": "Power Port G pull-down control\n            register"
            },
            "PUCRH": {
              "offset": "0x58",
              "size": 32,
              "description": "Power Port H pull-up control\n            register"
            },
            "PDCRH": {
              "offset": "0x5C",
              "size": 32,
              "description": "Power Port H pull-down control\n            register"
            },
            "SECCFGR": {
              "offset": "0x78",
              "size": 32,
              "description": "Power secure configuration\n            register"
            },
            "PRIVCFGR": {
              "offset": "0x80",
              "size": 32,
              "description": "Power privilege configuration\n            register"
            }
          },
          "bits": {
            "CR1": {
              "LPR": {
                "bit": 14,
                "description": "Low-power run"
              },
              "VOS": {
                "bit": 9,
                "description": "Voltage scaling range\n                selection",
                "width": 2
              },
              "DBP": {
                "bit": 8,
                "description": "Disable backup domain write\n                protection"
              },
              "LPMS": {
                "bit": 0,
                "description": "Low-power mode selection",
                "width": 3
              }
            },
            "CR2": {
              "USV": {
                "bit": 10,
                "description": "VDDUSB USB supply valid"
              },
              "IOSV": {
                "bit": 9,
                "description": "VDDIO2 Independent I/Os supply\n                valid"
              },
              "PVME4": {
                "bit": 7,
                "description": "Peripheral voltage monitoring 4 enable:\n                VDDA vs. 2.2V"
              },
              "PVME3": {
                "bit": 6,
                "description": "Peripheral voltage monitoring 3 enable:\n                VDDA vs. 1.62V"
              },
              "PVME2": {
                "bit": 5,
                "description": "Peripheral voltage monitoring 2 enable:\n                VDDIO2 vs. 0.9V"
              },
              "PVME1": {
                "bit": 4,
                "description": "Peripheral voltage monitoring 1 enable:\n                VDDUSB vs. 1.2V"
              },
              "PLS": {
                "bit": 1,
                "description": "Power voltage detector level\n                selection",
                "width": 3
              },
              "PVDE": {
                "bit": 0,
                "description": "Power voltage detector\n                enable"
              }
            },
            "CR3": {
              "UCPD_DBDIS": {
                "bit": 14,
                "description": "UCPD_DBDIS"
              },
              "UCPD_STDBY": {
                "bit": 13,
                "description": "UCPD_STDBY"
              },
              "ULPMEN": {
                "bit": 11,
                "description": "ULPMEN"
              },
              "APC": {
                "bit": 10,
                "description": "Apply pull-up and pull-down\n                configuration"
              },
              "RRS": {
                "bit": 8,
                "description": "SRAM2 retention in Standby\n                mode",
                "width": 2
              },
              "EWUP5": {
                "bit": 4,
                "description": "Enable Wakeup pin WKUP5"
              },
              "EWUP4": {
                "bit": 3,
                "description": "Enable Wakeup pin WKUP4"
              },
              "EWUP3": {
                "bit": 2,
                "description": "Enable Wakeup pin WKUP3"
              },
              "EWUP2": {
                "bit": 1,
                "description": "Enable Wakeup pin WKUP2"
              },
              "EWUP1": {
                "bit": 0,
                "description": "Enable Wakeup pin WKUP1"
              }
            },
            "CR4": {
              "SMPSLPEN": {
                "bit": 15,
                "description": "SMPSLPEN"
              },
              "SMPSFSTEN": {
                "bit": 14,
                "description": "SMPSFSTEN"
              },
              "EXTSMPSEN": {
                "bit": 13,
                "description": "EXTSMPSEN"
              },
              "SMPSBYP": {
                "bit": 12,
                "description": "SMPSBYP"
              },
              "VBRS": {
                "bit": 9,
                "description": "VBAT battery charging resistor\n                selection"
              },
              "VBE": {
                "bit": 8,
                "description": "VBAT battery charging\n                enable"
              },
              "WUPP5": {
                "bit": 4,
                "description": "Wakeup pin WKUP5 polarity"
              },
              "WUPP4": {
                "bit": 3,
                "description": "Wakeup pin WKUP4 polarity"
              },
              "WUPP3": {
                "bit": 2,
                "description": "Wakeup pin WKUP3 polarity"
              },
              "WUPP2": {
                "bit": 1,
                "description": "Wakeup pin WKUP2 polarity"
              },
              "WUPP1": {
                "bit": 0,
                "description": "Wakeup pin WKUP1 polarity"
              }
            },
            "SR1": {
              "SMPSHPRDY": {
                "bit": 15,
                "description": "SMPSHPRDY"
              },
              "EXTSMPSRDY": {
                "bit": 13,
                "description": "EXTSMPSRDY"
              },
              "SMPSBYPRDY": {
                "bit": 12,
                "description": "SMPSBYPRDY"
              },
              "SBF": {
                "bit": 8,
                "description": "Standby flag"
              },
              "WUF5": {
                "bit": 4,
                "description": "Wakeup flag 5"
              },
              "WUF4": {
                "bit": 3,
                "description": "Wakeup flag 4"
              },
              "WUF3": {
                "bit": 2,
                "description": "Wakeup flag 3"
              },
              "WUF2": {
                "bit": 1,
                "description": "Wakeup flag 2"
              },
              "WUF1": {
                "bit": 0,
                "description": "Wakeup flag 1"
              }
            },
            "SR2": {
              "PVMO4": {
                "bit": 15,
                "description": "Peripheral voltage monitoring output:\n                VDDA vs. 2.2 V"
              },
              "PVMO3": {
                "bit": 14,
                "description": "Peripheral voltage monitoring output:\n                VDDA vs. 1.62 V"
              },
              "PVMO2": {
                "bit": 13,
                "description": "Peripheral voltage monitoring output:\n                VDDIO2 vs. 0.9 V"
              },
              "PVMO1": {
                "bit": 12,
                "description": "Peripheral voltage monitoring output:\n                VDDUSB vs. 1.2 V"
              },
              "PVDO": {
                "bit": 11,
                "description": "Power voltage detector\n                output"
              },
              "VOSF": {
                "bit": 10,
                "description": "Voltage scaling flag"
              },
              "REGLPF": {
                "bit": 9,
                "description": "Low-power regulator flag"
              },
              "REGLPS": {
                "bit": 8,
                "description": "Low-power regulator\n                started"
              }
            },
            "SCR": {
              "CSBF": {
                "bit": 8,
                "description": "Clear standby flag"
              },
              "CWUF5": {
                "bit": 4,
                "description": "Clear wakeup flag 5"
              },
              "CWUF4": {
                "bit": 3,
                "description": "Clear wakeup flag 4"
              },
              "CWUF3": {
                "bit": 2,
                "description": "Clear wakeup flag 3"
              },
              "CWUF2": {
                "bit": 1,
                "description": "Clear wakeup flag 2"
              },
              "CWUF1": {
                "bit": 0,
                "description": "Clear wakeup flag 1"
              }
            },
            "PUCRA": {
              "PU15": {
                "bit": 15,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              },
              "PU14": {
                "bit": 14,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              },
              "PU13": {
                "bit": 13,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              },
              "PU12": {
                "bit": 12,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              },
              "PU11": {
                "bit": 11,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              },
              "PU10": {
                "bit": 10,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              },
              "PU9": {
                "bit": 9,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              },
              "PU8": {
                "bit": 8,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              },
              "PU7": {
                "bit": 7,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              },
              "PU6": {
                "bit": 6,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              },
              "PU5": {
                "bit": 5,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              },
              "PU4": {
                "bit": 4,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              },
              "PU3": {
                "bit": 3,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              },
              "PU2": {
                "bit": 2,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              },
              "PU1": {
                "bit": 1,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              },
              "PU0": {
                "bit": 0,
                "description": "Port A pull-up bit y\n                (y=0..15)"
              }
            },
            "PDCRA": {
              "PD15": {
                "bit": 15,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              },
              "PD14": {
                "bit": 14,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              },
              "PD13": {
                "bit": 13,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              },
              "PD12": {
                "bit": 12,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              },
              "PD11": {
                "bit": 11,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              },
              "PD10": {
                "bit": 10,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              },
              "PD9": {
                "bit": 9,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              },
              "PD8": {
                "bit": 8,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              },
              "PD7": {
                "bit": 7,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              },
              "PD6": {
                "bit": 6,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              },
              "PD5": {
                "bit": 5,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              },
              "PD4": {
                "bit": 4,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              },
              "PD3": {
                "bit": 3,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              },
              "PD2": {
                "bit": 2,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              },
              "PD1": {
                "bit": 1,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              },
              "PD0": {
                "bit": 0,
                "description": "Port A pull-down bit y\n                (y=0..15)"
              }
            },
            "PUCRB": {
              "PU15": {
                "bit": 15,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              },
              "PU14": {
                "bit": 14,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              },
              "PU13": {
                "bit": 13,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              },
              "PU12": {
                "bit": 12,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              },
              "PU11": {
                "bit": 11,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              },
              "PU10": {
                "bit": 10,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              },
              "PU9": {
                "bit": 9,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              },
              "PU8": {
                "bit": 8,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              },
              "PU7": {
                "bit": 7,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              },
              "PU6": {
                "bit": 6,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              },
              "PU5": {
                "bit": 5,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              },
              "PU4": {
                "bit": 4,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              },
              "PU3": {
                "bit": 3,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              },
              "PU2": {
                "bit": 2,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              },
              "PU1": {
                "bit": 1,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              },
              "PU0": {
                "bit": 0,
                "description": "Port B pull-up bit y\n                (y=0..15)"
              }
            },
            "PDCRB": {
              "PD15": {
                "bit": 15,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              },
              "PD14": {
                "bit": 14,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              },
              "PD13": {
                "bit": 13,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              },
              "PD12": {
                "bit": 12,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              },
              "PD11": {
                "bit": 11,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              },
              "PD10": {
                "bit": 10,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              },
              "PD9": {
                "bit": 9,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              },
              "PD8": {
                "bit": 8,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              },
              "PD7": {
                "bit": 7,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              },
              "PD6": {
                "bit": 6,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              },
              "PD5": {
                "bit": 5,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              },
              "PD4": {
                "bit": 4,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              },
              "PD3": {
                "bit": 3,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              },
              "PD2": {
                "bit": 2,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              },
              "PD1": {
                "bit": 1,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              },
              "PD0": {
                "bit": 0,
                "description": "Port B pull-down bit y\n                (y=0..15)"
              }
            },
            "PUCRC": {
              "PU15": {
                "bit": 15,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              },
              "PU14": {
                "bit": 14,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              },
              "PU13": {
                "bit": 13,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              },
              "PU12": {
                "bit": 12,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              },
              "PU11": {
                "bit": 11,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              },
              "PU10": {
                "bit": 10,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              },
              "PU9": {
                "bit": 9,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              },
              "PU8": {
                "bit": 8,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              },
              "PU7": {
                "bit": 7,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              },
              "PU6": {
                "bit": 6,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              },
              "PU5": {
                "bit": 5,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              },
              "PU4": {
                "bit": 4,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              },
              "PU3": {
                "bit": 3,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              },
              "PU2": {
                "bit": 2,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              },
              "PU1": {
                "bit": 1,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              },
              "PU0": {
                "bit": 0,
                "description": "Port C pull-up bit y\n                (y=0..15)"
              }
            },
            "PDCRC": {
              "PD15": {
                "bit": 15,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              },
              "PD14": {
                "bit": 14,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              },
              "PD13": {
                "bit": 13,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              },
              "PD12": {
                "bit": 12,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              },
              "PD11": {
                "bit": 11,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              },
              "PD10": {
                "bit": 10,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              },
              "PD9": {
                "bit": 9,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              },
              "PD8": {
                "bit": 8,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              },
              "PD7": {
                "bit": 7,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              },
              "PD6": {
                "bit": 6,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              },
              "PD5": {
                "bit": 5,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              },
              "PD4": {
                "bit": 4,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              },
              "PD3": {
                "bit": 3,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              },
              "PD2": {
                "bit": 2,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              },
              "PD1": {
                "bit": 1,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              },
              "PD0": {
                "bit": 0,
                "description": "Port C pull-down bit y\n                (y=0..15)"
              }
            },
            "PUCRD": {
              "PU15": {
                "bit": 15,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              },
              "PU14": {
                "bit": 14,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              },
              "PU13": {
                "bit": 13,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              },
              "PU12": {
                "bit": 12,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              },
              "PU11": {
                "bit": 11,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              },
              "PU10": {
                "bit": 10,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              },
              "PU9": {
                "bit": 9,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              },
              "PU8": {
                "bit": 8,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              },
              "PU7": {
                "bit": 7,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              },
              "PU6": {
                "bit": 6,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              },
              "PU5": {
                "bit": 5,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              },
              "PU4": {
                "bit": 4,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              },
              "PU3": {
                "bit": 3,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              },
              "PU2": {
                "bit": 2,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              },
              "PU1": {
                "bit": 1,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              },
              "PU0": {
                "bit": 0,
                "description": "Port D pull-up bit y\n                (y=0..15)"
              }
            },
            "PDCRD": {
              "PD15": {
                "bit": 15,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              },
              "PD14": {
                "bit": 14,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              },
              "PD13": {
                "bit": 13,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              },
              "PD12": {
                "bit": 12,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              },
              "PD11": {
                "bit": 11,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              },
              "PD10": {
                "bit": 10,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              },
              "PD9": {
                "bit": 9,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              },
              "PD8": {
                "bit": 8,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              },
              "PD7": {
                "bit": 7,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              },
              "PD6": {
                "bit": 6,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              },
              "PD5": {
                "bit": 5,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              },
              "PD4": {
                "bit": 4,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              },
              "PD3": {
                "bit": 3,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              },
              "PD2": {
                "bit": 2,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              },
              "PD1": {
                "bit": 1,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              },
              "PD0": {
                "bit": 0,
                "description": "Port D pull-down bit y\n                (y=0..15)"
              }
            },
            "PUCRE": {
              "PU15": {
                "bit": 15,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              },
              "PU14": {
                "bit": 14,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              },
              "PU13": {
                "bit": 13,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              },
              "PU12": {
                "bit": 12,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              },
              "PU11": {
                "bit": 11,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              },
              "PU10": {
                "bit": 10,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              },
              "PU9": {
                "bit": 9,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              },
              "PU8": {
                "bit": 8,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              },
              "PU7": {
                "bit": 7,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              },
              "PU6": {
                "bit": 6,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              },
              "PU5": {
                "bit": 5,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              },
              "PU4": {
                "bit": 4,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              },
              "PU3": {
                "bit": 3,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              },
              "PU2": {
                "bit": 2,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              },
              "PU1": {
                "bit": 1,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              },
              "PU0": {
                "bit": 0,
                "description": "Port E pull-up bit y\n                (y=0..15)"
              }
            },
            "PDCRE": {
              "PD15": {
                "bit": 15,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              },
              "PD14": {
                "bit": 14,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              },
              "PD13": {
                "bit": 13,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              },
              "PD12": {
                "bit": 12,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              },
              "PD11": {
                "bit": 11,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              },
              "PD10": {
                "bit": 10,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              },
              "PD9": {
                "bit": 9,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              },
              "PD8": {
                "bit": 8,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              },
              "PD7": {
                "bit": 7,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              },
              "PD6": {
                "bit": 6,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              },
              "PD5": {
                "bit": 5,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              },
              "PD4": {
                "bit": 4,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              },
              "PD3": {
                "bit": 3,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              },
              "PD2": {
                "bit": 2,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              },
              "PD1": {
                "bit": 1,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              },
              "PD0": {
                "bit": 0,
                "description": "Port E pull-down bit y\n                (y=0..15)"
              }
            },
            "PUCRF": {
              "PU15": {
                "bit": 15,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              },
              "PU14": {
                "bit": 14,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              },
              "PU13": {
                "bit": 13,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              },
              "PU12": {
                "bit": 12,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              },
              "PU11": {
                "bit": 11,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              },
              "PU10": {
                "bit": 10,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              },
              "PU9": {
                "bit": 9,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              },
              "PU8": {
                "bit": 8,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              },
              "PU7": {
                "bit": 7,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              },
              "PU6": {
                "bit": 6,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              },
              "PU5": {
                "bit": 5,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              },
              "PU4": {
                "bit": 4,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              },
              "PU3": {
                "bit": 3,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              },
              "PU2": {
                "bit": 2,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              },
              "PU1": {
                "bit": 1,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              },
              "PU0": {
                "bit": 0,
                "description": "Port F pull-up bit y\n                (y=0..15)"
              }
            },
            "PDCRF": {
              "PD15": {
                "bit": 15,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              },
              "PD14": {
                "bit": 14,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              },
              "PD13": {
                "bit": 13,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              },
              "PD12": {
                "bit": 12,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              },
              "PD11": {
                "bit": 11,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              },
              "PD10": {
                "bit": 10,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              },
              "PD9": {
                "bit": 9,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              },
              "PD8": {
                "bit": 8,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              },
              "PD7": {
                "bit": 7,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              },
              "PD6": {
                "bit": 6,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              },
              "PD5": {
                "bit": 5,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              },
              "PD4": {
                "bit": 4,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              },
              "PD3": {
                "bit": 3,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              },
              "PD2": {
                "bit": 2,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              },
              "PD1": {
                "bit": 1,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              },
              "PD0": {
                "bit": 0,
                "description": "Port F pull-down bit y\n                (y=0..15)"
              }
            },
            "PUCRG": {
              "PU15": {
                "bit": 15,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU14": {
                "bit": 14,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU13": {
                "bit": 13,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU12": {
                "bit": 12,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU11": {
                "bit": 11,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU10": {
                "bit": 10,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU9": {
                "bit": 9,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU8": {
                "bit": 8,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU7": {
                "bit": 7,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU6": {
                "bit": 6,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU5": {
                "bit": 5,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU4": {
                "bit": 4,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU3": {
                "bit": 3,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU2": {
                "bit": 2,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU1": {
                "bit": 1,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU0": {
                "bit": 0,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              }
            },
            "PDCRG": {
              "PD15": {
                "bit": 15,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD14": {
                "bit": 14,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD13": {
                "bit": 13,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD12": {
                "bit": 12,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD11": {
                "bit": 11,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD10": {
                "bit": 10,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD9": {
                "bit": 9,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD8": {
                "bit": 8,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD7": {
                "bit": 7,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD6": {
                "bit": 6,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD5": {
                "bit": 5,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD4": {
                "bit": 4,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD3": {
                "bit": 3,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD2": {
                "bit": 2,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD1": {
                "bit": 1,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD0": {
                "bit": 0,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              }
            },
            "PUCRH": {
              "PU15": {
                "bit": 15,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU14": {
                "bit": 14,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU13": {
                "bit": 13,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU12": {
                "bit": 12,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU11": {
                "bit": 11,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU10": {
                "bit": 10,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU9": {
                "bit": 9,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU8": {
                "bit": 8,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU7": {
                "bit": 7,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU6": {
                "bit": 6,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU5": {
                "bit": 5,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU4": {
                "bit": 4,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU3": {
                "bit": 3,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU2": {
                "bit": 2,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU1": {
                "bit": 1,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              },
              "PU0": {
                "bit": 0,
                "description": "Port G pull-up bit y\n                (y=0..15)"
              }
            },
            "PDCRH": {
              "PD15": {
                "bit": 15,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD14": {
                "bit": 14,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD13": {
                "bit": 13,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD12": {
                "bit": 12,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD11": {
                "bit": 11,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD10": {
                "bit": 10,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD9": {
                "bit": 9,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD8": {
                "bit": 8,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD7": {
                "bit": 7,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD6": {
                "bit": 6,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD5": {
                "bit": 5,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD4": {
                "bit": 4,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD3": {
                "bit": 3,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD2": {
                "bit": 2,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD1": {
                "bit": 1,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              },
              "PD0": {
                "bit": 0,
                "description": "Port G pull-down bit y\n                (y=0..15)"
              }
            },
            "SECCFGR": {
              "APCSEC": {
                "bit": 11,
                "description": "APCSEC"
              },
              "VBSEC": {
                "bit": 10,
                "description": "VBSEC"
              },
              "VDMSEC": {
                "bit": 9,
                "description": "VDMSEC"
              },
              "LPMSEC": {
                "bit": 8,
                "description": "LPMSEC"
              },
              "WUP5SEC": {
                "bit": 4,
                "description": "WKUP5 pin security"
              },
              "WUP4SEC": {
                "bit": 3,
                "description": "WKUP4 pin security"
              },
              "WUP3SEC": {
                "bit": 2,
                "description": "WKUP3 pin security"
              },
              "WUP2SEC": {
                "bit": 1,
                "description": "WKUP2 pin security"
              },
              "WUP1SEC": {
                "bit": 0,
                "description": "WKUP1 pin security"
              }
            },
            "PRIVCFGR": {
              "PRIV": {
                "bit": 0,
                "description": "PRIV"
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "RCC",
              "base": "0x40021000",
              "irq": 9
            },
            {
              "name": "SEC_RCC",
              "base": "0x50021000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock control register"
            },
            "ICSCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Internal clock sources calibration\n            register"
            },
            "CFGR": {
              "offset": "0x08",
              "size": 32,
              "description": "Clock configuration register"
            },
            "PLLCFGR": {
              "offset": "0x0C",
              "size": 32,
              "description": "PLL configuration register"
            },
            "PLLSAI1CFGR": {
              "offset": "0x10",
              "size": 32,
              "description": "PLLSAI1 configuration register"
            },
            "PLLSAI2CFGR": {
              "offset": "0x14",
              "size": 32,
              "description": "PLLSAI2 configuration register"
            },
            "CIER": {
              "offset": "0x18",
              "size": 32,
              "description": "Clock interrupt enable\n            register"
            },
            "CIFR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Clock interrupt flag register"
            },
            "CICR": {
              "offset": "0x20",
              "size": 32,
              "description": "Clock interrupt clear register"
            },
            "AHB1RSTR": {
              "offset": "0x28",
              "size": 32,
              "description": "AHB1 peripheral reset register"
            },
            "AHB2RSTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "AHB2 peripheral reset register"
            },
            "AHB3RSTR": {
              "offset": "0x30",
              "size": 32,
              "description": "AHB3 peripheral reset register"
            },
            "APB1RSTR1": {
              "offset": "0x38",
              "size": 32,
              "description": "APB1 peripheral reset register\n            1"
            },
            "APB1RSTR2": {
              "offset": "0x3C",
              "size": 32,
              "description": "APB1 peripheral reset register\n            2"
            },
            "APB2RSTR": {
              "offset": "0x40",
              "size": 32,
              "description": "APB2 peripheral reset register"
            },
            "AHB1ENR": {
              "offset": "0x48",
              "size": 32,
              "description": "AHB1 peripheral clock enable\n            register"
            },
            "AHB2ENR": {
              "offset": "0x4C",
              "size": 32,
              "description": "AHB2 peripheral clock enable\n            register"
            },
            "AHB3ENR": {
              "offset": "0x50",
              "size": 32,
              "description": "AHB3 peripheral clock enable\n            register"
            },
            "APB1ENR1": {
              "offset": "0x58",
              "size": 32,
              "description": "APB1ENR1"
            },
            "APB1ENR2": {
              "offset": "0x5C",
              "size": 32,
              "description": "APB1 peripheral clock enable register\n            2"
            },
            "APB2ENR": {
              "offset": "0x60",
              "size": 32,
              "description": "APB2ENR"
            },
            "AHB1SMENR": {
              "offset": "0x68",
              "size": 32,
              "description": "AHB1 peripheral clocks enable in Sleep and\n            Stop modes register"
            },
            "AHB2SMENR": {
              "offset": "0x6C",
              "size": 32,
              "description": "AHB2 peripheral clocks enable in Sleep and\n            Stop modes register"
            },
            "AHB3SMENR": {
              "offset": "0x70",
              "size": 32,
              "description": "AHB3 peripheral clocks enable in Sleep and\n            Stop modes register"
            },
            "APB1SMENR1": {
              "offset": "0x78",
              "size": 32,
              "description": "APB1SMENR1"
            },
            "APB1SMENR2": {
              "offset": "0x7C",
              "size": 32,
              "description": "APB1 peripheral clocks enable in Sleep and\n            Stop modes register 2"
            },
            "APB2SMENR": {
              "offset": "0x80",
              "size": 32,
              "description": "APB2SMENR"
            },
            "CCIPR1": {
              "offset": "0x88",
              "size": 32,
              "description": "CCIPR1"
            },
            "BDCR": {
              "offset": "0x90",
              "size": 32,
              "description": "BDCR"
            },
            "CSR": {
              "offset": "0x94",
              "size": 32,
              "description": "CSR"
            },
            "CRRCR": {
              "offset": "0x98",
              "size": 32,
              "description": "Clock recovery RC register"
            },
            "CCIPR2": {
              "offset": "0x9C",
              "size": 32,
              "description": "Peripherals independent clock configuration\n            register"
            },
            "SECCFGR": {
              "offset": "0xB8",
              "size": 32,
              "description": "RCC secure configuration\n            register"
            },
            "SECSR": {
              "offset": "0xBC",
              "size": 32,
              "description": "RCC secure status register"
            },
            "AHB1SECSR": {
              "offset": "0xE8",
              "size": 32,
              "description": "RCC AHB1 security status\n            register"
            },
            "AHB2SECSR": {
              "offset": "0xEC",
              "size": 32,
              "description": "RCC AHB2 security status\n            register"
            },
            "AHB3SECSR": {
              "offset": "0xF0",
              "size": 32,
              "description": "RCC AHB3 security status\n            register"
            },
            "APB1SECSR1": {
              "offset": "0xF8",
              "size": 32,
              "description": "RCC APB1 security status register\n            1"
            },
            "APB1SECSR2": {
              "offset": "0xFC",
              "size": 32,
              "description": "RCC APB1 security status register\n            2"
            },
            "APB2SECSR": {
              "offset": "0x100",
              "size": 32,
              "description": "RCC APB2 security status\n            register"
            }
          },
          "bits": {
            "CR": {
              "PRIV": {
                "bit": 31,
                "description": "PRIV"
              },
              "PLLSAI2RDY": {
                "bit": 29,
                "description": "SAI2 PLL clock ready flag"
              },
              "PLLSAI2ON": {
                "bit": 28,
                "description": "SAI2 PLL enable"
              },
              "PLLSAI1RDY": {
                "bit": 27,
                "description": "SAI1 PLL clock ready flag"
              },
              "PLLSAI1ON": {
                "bit": 26,
                "description": "SAI1 PLL enable"
              },
              "PLLRDY": {
                "bit": 25,
                "description": "Main PLL clock ready flag"
              },
              "PLLON": {
                "bit": 24,
                "description": "Main PLL enable"
              },
              "CSSON": {
                "bit": 19,
                "description": "Clock security system\n                enable"
              },
              "HSEBYP": {
                "bit": 18,
                "description": "HSE crystal oscillator\n                bypass"
              },
              "HSERDY": {
                "bit": 17,
                "description": "HSE clock ready flag"
              },
              "HSEON": {
                "bit": 16,
                "description": "HSE clock enable"
              },
              "HSIASFS": {
                "bit": 11,
                "description": "HSI automatic start from\n                Stop"
              },
              "HSIRDY": {
                "bit": 10,
                "description": "HSI clock ready flag"
              },
              "HSIKERON": {
                "bit": 9,
                "description": "HSI always enable for peripheral\n                kernels"
              },
              "HSION": {
                "bit": 8,
                "description": "HSI clock enable"
              },
              "MSIRANGE": {
                "bit": 4,
                "description": "MSI clock ranges",
                "width": 4
              },
              "MSIRGSEL": {
                "bit": 3,
                "description": "MSI clock range selection"
              },
              "MSIPLLEN": {
                "bit": 2,
                "description": "MSI clock PLL enable"
              },
              "MSIRDY": {
                "bit": 1,
                "description": "MSI clock ready flag"
              },
              "MSION": {
                "bit": 0,
                "description": "MSI clock enable"
              }
            },
            "ICSCR": {
              "HSITRIM": {
                "bit": 24,
                "description": "HSI clock trimming",
                "width": 7
              },
              "HSICAL": {
                "bit": 16,
                "description": "HSI clock calibration",
                "width": 8
              },
              "MSITRIM": {
                "bit": 8,
                "description": "MSI clock trimming",
                "width": 8
              },
              "MSICAL": {
                "bit": 0,
                "description": "MSI clock calibration",
                "width": 8
              }
            },
            "CFGR": {
              "MCOPRE": {
                "bit": 28,
                "description": "Microcontroller clock output\n                prescaler",
                "width": 3
              },
              "MCOSEL": {
                "bit": 24,
                "description": "Microcontroller clock\n                output",
                "width": 4
              },
              "STOPWUCK": {
                "bit": 15,
                "description": "Wakeup from Stop and CSS backup clock\n                selection"
              },
              "PPRE2": {
                "bit": 11,
                "description": "APB high-speed prescaler\n                (APB2)",
                "width": 3
              },
              "PPRE1": {
                "bit": 8,
                "description": "PB low-speed prescaler\n                (APB1)",
                "width": 3
              },
              "HPRE": {
                "bit": 4,
                "description": "AHB prescaler",
                "width": 4
              },
              "SWS": {
                "bit": 2,
                "description": "System clock switch status",
                "width": 2
              },
              "SW": {
                "bit": 0,
                "description": "System clock switch",
                "width": 2
              }
            },
            "PLLCFGR": {
              "PLLPDIV": {
                "bit": 27,
                "description": "Main PLL division factor for\n                PLLSAI2CLK",
                "width": 5
              },
              "PLLR": {
                "bit": 25,
                "description": "Main PLL division factor for PLLCLK\n                (system clock)",
                "width": 2
              },
              "PLLREN": {
                "bit": 24,
                "description": "Main PLL PLLCLK output\n                enable"
              },
              "PLLQ": {
                "bit": 21,
                "description": "Main PLL division factor for\n                PLLUSB1CLK(48 MHz clock)",
                "width": 2
              },
              "PLLQEN": {
                "bit": 20,
                "description": "Main PLL PLLUSB1CLK output\n                enable"
              },
              "PLLP": {
                "bit": 17,
                "description": "Main PLL division factor for PLLSAI3CLK\n                (SAI1 and SAI2 clock)"
              },
              "PLLPEN": {
                "bit": 16,
                "description": "Main PLL PLLSAI3CLK output\n                enable"
              },
              "PLLN": {
                "bit": 8,
                "description": "Main PLL multiplication factor for\n                VCO",
                "width": 7
              },
              "PLLM": {
                "bit": 4,
                "description": "Division factor for the main PLL and\n                audio PLL (PLLSAI1 and PLLSAI2) input\n                clock",
                "width": 4
              },
              "PLLSRC": {
                "bit": 0,
                "description": "Main PLL, PLLSAI1 and PLLSAI2 entry\n                clock source",
                "width": 2
              }
            },
            "PLLSAI1CFGR": {
              "PLLSAI1PDIV": {
                "bit": 27,
                "description": "PLLSAI1 division factor for\n                PLLSAI1CLK",
                "width": 5
              },
              "PLLSAI1R": {
                "bit": 25,
                "description": "PLLSAI1 division factor for PLLADC1CLK\n                (ADC clock)",
                "width": 2
              },
              "PLLSAI1REN": {
                "bit": 24,
                "description": "PLLSAI1 PLLADC1CLK output\n                enable"
              },
              "PLLSAI1Q": {
                "bit": 21,
                "description": "SAI1PLL division factor for PLLUSB2CLK\n                (48 MHz clock)",
                "width": 2
              },
              "PLLSAI1QEN": {
                "bit": 20,
                "description": "SAI1PLL PLLUSB2CLK output\n                enable"
              },
              "PLLSAI1P": {
                "bit": 17,
                "description": "SAI1PLL division factor for PLLSAI1CLK\n                (SAI1 or SAI2 clock)"
              },
              "PLLSAI1PEN": {
                "bit": 16,
                "description": "SAI1PLL PLLSAI1CLK output\n                enable"
              },
              "PLLSAI1N": {
                "bit": 8,
                "description": "SAI1PLL multiplication factor for\n                VCO",
                "width": 7
              },
              "PLLSAI1M": {
                "bit": 4,
                "description": "Division factor for PLLSAI1 input\n                clock",
                "width": 4
              },
              "PLLSAI1SRC": {
                "bit": 0,
                "description": "PLLSAI1SRC",
                "width": 2
              }
            },
            "PLLSAI2CFGR": {
              "PLLSAI2PDIV": {
                "bit": 27,
                "description": "PLLSAI2 division factor for\n                PLLSAI2CLK",
                "width": 5
              },
              "PLLSAI2P": {
                "bit": 17,
                "description": "SAI1PLL division factor for PLLSAI2CLK\n                (SAI1 or SAI2 clock)"
              },
              "PLLSAI2PEN": {
                "bit": 16,
                "description": "SAI2PLL PLLSAI2CLK output\n                enable"
              },
              "PLLSAI2N": {
                "bit": 8,
                "description": "SAI2PLL multiplication factor for\n                VCO",
                "width": 7
              },
              "PLLSAI2M": {
                "bit": 4,
                "description": "Division factor for PLLSAI2 input\n                clock",
                "width": 4
              },
              "PLLSAI2SRC": {
                "bit": 0,
                "description": "PLLSAI2SRC",
                "width": 2
              }
            },
            "CIER": {
              "LSIRDYIE": {
                "bit": 0,
                "description": "LSI ready interrupt enable"
              },
              "LSERDYIE": {
                "bit": 1,
                "description": "LSE ready interrupt enable"
              },
              "MSIRDYIE": {
                "bit": 2,
                "description": "MSI ready interrupt enable"
              },
              "HSIRDYIE": {
                "bit": 3,
                "description": "HSI ready interrupt enable"
              },
              "HSERDYIE": {
                "bit": 4,
                "description": "HSE ready interrupt enable"
              },
              "PLLRDYIE": {
                "bit": 5,
                "description": "PLL ready interrupt enable"
              },
              "PLLSAI1RDYIE": {
                "bit": 6,
                "description": "PLLSAI1 ready interrupt\n                enable"
              },
              "PLLSAI2RDYIE": {
                "bit": 7,
                "description": "PLLSAI2 ready interrupt\n                enable"
              },
              "LSECSSIE": {
                "bit": 9,
                "description": "LSE clock security system interrupt\n                enable"
              },
              "HSI48RDYIE": {
                "bit": 10,
                "description": "HSI48 ready interrupt\n                enable"
              }
            },
            "CIFR": {
              "LSIRDYF": {
                "bit": 0,
                "description": "LSI ready interrupt flag"
              },
              "LSERDYF": {
                "bit": 1,
                "description": "LSE ready interrupt flag"
              },
              "MSIRDYF": {
                "bit": 2,
                "description": "MSI ready interrupt flag"
              },
              "HSIRDYF": {
                "bit": 3,
                "description": "HSI ready interrupt flag"
              },
              "HSERDYF": {
                "bit": 4,
                "description": "HSE ready interrupt flag"
              },
              "PLLRDYF": {
                "bit": 5,
                "description": "PLL ready interrupt flag"
              },
              "PLLSAI1RDYF": {
                "bit": 6,
                "description": "PLLSAI1 ready interrupt\n                flag"
              },
              "PLLSAI2RDYF": {
                "bit": 7,
                "description": "PLLSAI2 ready interrupt\n                flag"
              },
              "CSSF": {
                "bit": 8,
                "description": "Clock security system interrupt\n                flag"
              },
              "LSECSSF": {
                "bit": 9,
                "description": "LSE Clock security system interrupt\n                flag"
              },
              "HSI48RDYF": {
                "bit": 10,
                "description": "HSI48 ready interrupt flag"
              }
            },
            "CICR": {
              "LSIRDYC": {
                "bit": 0,
                "description": "LSI ready interrupt clear"
              },
              "LSERDYC": {
                "bit": 1,
                "description": "LSE ready interrupt clear"
              },
              "MSIRDYC": {
                "bit": 2,
                "description": "MSI ready interrupt clear"
              },
              "HSIRDYC": {
                "bit": 3,
                "description": "HSI ready interrupt clear"
              },
              "HSERDYC": {
                "bit": 4,
                "description": "HSE ready interrupt clear"
              },
              "PLLRDYC": {
                "bit": 5,
                "description": "PLL ready interrupt clear"
              },
              "PLLSAI1RDYC": {
                "bit": 6,
                "description": "PLLSAI1 ready interrupt\n                clear"
              },
              "PLLSAI2RDYC": {
                "bit": 7,
                "description": "PLLSAI2 ready interrupt\n                clear"
              },
              "CSSC": {
                "bit": 8,
                "description": "Clock security system interrupt\n                clear"
              },
              "LSECSSC": {
                "bit": 9,
                "description": "LSE Clock security system interrupt\n                clear"
              },
              "HSI48RDYC": {
                "bit": 10,
                "description": "HSI48 oscillator ready interrupt\n                clear"
              }
            },
            "AHB1RSTR": {
              "DMA1RST": {
                "bit": 0,
                "description": "DMA1 reset"
              },
              "DMA2RST": {
                "bit": 1,
                "description": "DMA2 reset"
              },
              "DMAMUX1RST": {
                "bit": 2,
                "description": "DMAMUXRST"
              },
              "FLASHRST": {
                "bit": 8,
                "description": "Flash memory interface\n                reset"
              },
              "CRCRST": {
                "bit": 12,
                "description": "CRC reset"
              },
              "TSCRST": {
                "bit": 16,
                "description": "Touch Sensing Controller\n                reset"
              },
              "GTZCRST": {
                "bit": 22,
                "description": "GTZC reset"
              }
            },
            "AHB2RSTR": {
              "GPIOARST": {
                "bit": 0,
                "description": "IO port A reset"
              },
              "GPIOBRST": {
                "bit": 1,
                "description": "IO port B reset"
              },
              "GPIOCRST": {
                "bit": 2,
                "description": "IO port C reset"
              },
              "GPIODRST": {
                "bit": 3,
                "description": "IO port D reset"
              },
              "GPIOERST": {
                "bit": 4,
                "description": "IO port E reset"
              },
              "GPIOFRST": {
                "bit": 5,
                "description": "IO port F reset"
              },
              "GPIOGRST": {
                "bit": 6,
                "description": "IO port G reset"
              },
              "GPIOHRST": {
                "bit": 7,
                "description": "IO port H reset"
              },
              "ADCRST": {
                "bit": 13,
                "description": "ADC reset"
              },
              "AESRST": {
                "bit": 16,
                "description": "AES hardware accelerator\n                reset"
              },
              "HASHRST": {
                "bit": 17,
                "description": "Hash reset"
              },
              "RNGRST": {
                "bit": 18,
                "description": "Random number generator\n                reset"
              },
              "PKARST": {
                "bit": 19,
                "description": "PKARST"
              },
              "OTFDEC1RST": {
                "bit": 21,
                "description": "OTFDEC1RST"
              },
              "SDMMC1RST": {
                "bit": 22,
                "description": "SDMMC1 reset"
              }
            },
            "AHB3RSTR": {
              "FMCRST": {
                "bit": 0,
                "description": "Flexible memory controller\n                reset"
              },
              "OSPI1RST": {
                "bit": 8,
                "description": "OSPI1RST"
              }
            },
            "APB1RSTR1": {
              "LPTIM1RST": {
                "bit": 31,
                "description": "Low Power Timer 1 reset"
              },
              "OPAMPRST": {
                "bit": 30,
                "description": "OPAMP interface reset"
              },
              "DAC1RST": {
                "bit": 29,
                "description": "DAC1 interface reset"
              },
              "PWRRST": {
                "bit": 28,
                "description": "Power interface reset"
              },
              "CRSRST": {
                "bit": 24,
                "description": "CRS reset"
              },
              "I2C3RST": {
                "bit": 23,
                "description": "I2C3 reset"
              },
              "I2C2RST": {
                "bit": 22,
                "description": "I2C2 reset"
              },
              "I2C1RST": {
                "bit": 21,
                "description": "I2C1 reset"
              },
              "UART5RST": {
                "bit": 20,
                "description": "UART5 reset"
              },
              "UART4RST": {
                "bit": 19,
                "description": "UART4 reset"
              },
              "USART3RST": {
                "bit": 18,
                "description": "USART3 reset"
              },
              "USART2RST": {
                "bit": 17,
                "description": "USART2 reset"
              },
              "SPI3RST": {
                "bit": 15,
                "description": "SPI3 reset"
              },
              "SPI2RST": {
                "bit": 14,
                "description": "SPI2 reset"
              },
              "TIM7RST": {
                "bit": 5,
                "description": "TIM7 timer reset"
              },
              "TIM6RST": {
                "bit": 4,
                "description": "TIM6 timer reset"
              },
              "TIM5RST": {
                "bit": 3,
                "description": "TIM5 timer reset"
              },
              "TIM4RST": {
                "bit": 2,
                "description": "TIM3 timer reset"
              },
              "TIM3RST": {
                "bit": 1,
                "description": "TIM3 timer reset"
              },
              "TIM2RST": {
                "bit": 0,
                "description": "TIM2 timer reset"
              }
            },
            "APB1RSTR2": {
              "LPUART1RST": {
                "bit": 0,
                "description": "Low-power UART 1 reset"
              },
              "I2C4RST": {
                "bit": 1,
                "description": "I2C4 reset"
              },
              "LPTIM2RST": {
                "bit": 5,
                "description": "Low-power timer 2 reset"
              },
              "LPTIM3RST": {
                "bit": 6,
                "description": "LPTIM3RST"
              },
              "FDCAN1RST": {
                "bit": 9,
                "description": "FDCAN1RST"
              },
              "USBFSRST": {
                "bit": 21,
                "description": "USBFSRST"
              },
              "UCPD1RST": {
                "bit": 23,
                "description": "UCPD1RST"
              }
            },
            "APB2RSTR": {
              "SYSCFGRST": {
                "bit": 0,
                "description": "System configuration (SYSCFG)\n                reset"
              },
              "TIM1RST": {
                "bit": 11,
                "description": "TIM1 timer reset"
              },
              "SPI1RST": {
                "bit": 12,
                "description": "SPI1 reset"
              },
              "TIM8RST": {
                "bit": 13,
                "description": "TIM8 timer reset"
              },
              "USART1RST": {
                "bit": 14,
                "description": "USART1 reset"
              },
              "TIM15RST": {
                "bit": 16,
                "description": "TIM15 timer reset"
              },
              "TIM16RST": {
                "bit": 17,
                "description": "TIM16 timer reset"
              },
              "TIM17RST": {
                "bit": 18,
                "description": "TIM17 timer reset"
              },
              "SAI1RST": {
                "bit": 21,
                "description": "Serial audio interface 1 (SAI1)\n                reset"
              },
              "SAI2RST": {
                "bit": 22,
                "description": "Serial audio interface 2 (SAI2)\n                reset"
              },
              "DFSDM1RST": {
                "bit": 24,
                "description": "Digital filters for sigma-delata\n                modulators (DFSDM) reset"
              }
            },
            "AHB1ENR": {
              "DMA1EN": {
                "bit": 0,
                "description": "DMA1 clock enable"
              },
              "DMA2EN": {
                "bit": 1,
                "description": "DMA2 clock enable"
              },
              "DMAMUX1EN": {
                "bit": 2,
                "description": "DMAMUX clock enable"
              },
              "FLASHEN": {
                "bit": 8,
                "description": "Flash memory interface clock\n                enable"
              },
              "CRCEN": {
                "bit": 12,
                "description": "CRC clock enable"
              },
              "TSCEN": {
                "bit": 16,
                "description": "Touch Sensing Controller clock\n                enable"
              },
              "GTZCEN": {
                "bit": 22,
                "description": "GTZCEN"
              }
            },
            "AHB2ENR": {
              "GPIOAEN": {
                "bit": 0,
                "description": "IO port A clock enable"
              },
              "GPIOBEN": {
                "bit": 1,
                "description": "IO port B clock enable"
              },
              "GPIOCEN": {
                "bit": 2,
                "description": "IO port C clock enable"
              },
              "GPIODEN": {
                "bit": 3,
                "description": "IO port D clock enable"
              },
              "GPIOEEN": {
                "bit": 4,
                "description": "IO port E clock enable"
              },
              "GPIOFEN": {
                "bit": 5,
                "description": "IO port F clock enable"
              },
              "GPIOGEN": {
                "bit": 6,
                "description": "IO port G clock enable"
              },
              "GPIOHEN": {
                "bit": 7,
                "description": "IO port H clock enable"
              },
              "ADCEN": {
                "bit": 13,
                "description": "ADC clock enable"
              },
              "AESEN": {
                "bit": 16,
                "description": "AES accelerator clock\n                enable"
              },
              "HASHEN": {
                "bit": 17,
                "description": "HASH clock enable"
              },
              "RNGEN": {
                "bit": 18,
                "description": "Random Number Generator clock\n                enable"
              },
              "PKAEN": {
                "bit": 19,
                "description": "PKAEN"
              },
              "OTFDEC1EN": {
                "bit": 21,
                "description": "OTFDEC1EN"
              },
              "SDMMC1EN": {
                "bit": 22,
                "description": "SDMMC1 clock enable"
              }
            },
            "AHB3ENR": {
              "FMCEN": {
                "bit": 0,
                "description": "Flexible memory controller clock\n                enable"
              },
              "OSPI1EN": {
                "bit": 8,
                "description": "OSPI1EN"
              }
            },
            "APB1ENR1": {
              "TIM2EN": {
                "bit": 0,
                "description": "TIM2 timer clock enable"
              },
              "TIM3EN": {
                "bit": 1,
                "description": "TIM3 timer clock enable"
              },
              "TIM4EN": {
                "bit": 2,
                "description": "TIM4 timer clock enable"
              },
              "TIM5EN": {
                "bit": 3,
                "description": "TIM5 timer clock enable"
              },
              "TIM6EN": {
                "bit": 4,
                "description": "TIM6 timer clock enable"
              },
              "TIM7EN": {
                "bit": 5,
                "description": "TIM7 timer clock enable"
              },
              "RTCAPBEN": {
                "bit": 10,
                "description": "RTC APB clock enable"
              },
              "WWDGEN": {
                "bit": 11,
                "description": "Window watchdog clock\n                enable"
              },
              "SPI2EN": {
                "bit": 14,
                "description": "SPI2 clock enable"
              },
              "SP3EN": {
                "bit": 15,
                "description": "SPI3 clock enable"
              },
              "USART2EN": {
                "bit": 17,
                "description": "USART2 clock enable"
              },
              "USART3EN": {
                "bit": 18,
                "description": "USART3 clock enable"
              },
              "UART4EN": {
                "bit": 19,
                "description": "UART4 clock enable"
              },
              "UART5EN": {
                "bit": 20,
                "description": "UART5 clock enable"
              },
              "I2C1EN": {
                "bit": 21,
                "description": "I2C1 clock enable"
              },
              "I2C2EN": {
                "bit": 22,
                "description": "I2C2 clock enable"
              },
              "I2C3EN": {
                "bit": 23,
                "description": "I2C3 clock enable"
              },
              "CRSEN": {
                "bit": 24,
                "description": "Clock Recovery System clock\n                enable"
              },
              "PWREN": {
                "bit": 28,
                "description": "Power interface clock\n                enable"
              },
              "DAC1EN": {
                "bit": 29,
                "description": "DAC1 interface clock\n                enable"
              },
              "OPAMPEN": {
                "bit": 30,
                "description": "OPAMP interface clock\n                enable"
              },
              "LPTIM1EN": {
                "bit": 31,
                "description": "Low power timer 1 clock\n                enable"
              }
            },
            "APB1ENR2": {
              "LPUART1EN": {
                "bit": 0,
                "description": "Low power UART 1 clock\n                enable"
              },
              "I2C4EN": {
                "bit": 1,
                "description": "I2C4 clock enable"
              },
              "LPTIM2EN": {
                "bit": 5,
                "description": "LPTIM2EN"
              },
              "LPTIM3EN": {
                "bit": 6,
                "description": "LPTIM3EN"
              },
              "FDCAN1EN": {
                "bit": 9,
                "description": "FDCAN1EN"
              },
              "USBFSEN": {
                "bit": 21,
                "description": "USBFSEN"
              },
              "UCPD1EN": {
                "bit": 23,
                "description": "UCPD1EN"
              }
            },
            "APB2ENR": {
              "SYSCFGEN": {
                "bit": 0,
                "description": "SYSCFG clock enable"
              },
              "TIM1EN": {
                "bit": 11,
                "description": "TIM1 timer clock enable"
              },
              "SPI1EN": {
                "bit": 12,
                "description": "SPI1 clock enable"
              },
              "TIM8EN": {
                "bit": 13,
                "description": "TIM8 timer clock enable"
              },
              "USART1EN": {
                "bit": 14,
                "description": "USART1clock enable"
              },
              "TIM15EN": {
                "bit": 16,
                "description": "TIM15 timer clock enable"
              },
              "TIM16EN": {
                "bit": 17,
                "description": "TIM16 timer clock enable"
              },
              "TIM17EN": {
                "bit": 18,
                "description": "TIM17 timer clock enable"
              },
              "SAI1EN": {
                "bit": 21,
                "description": "SAI1 clock enable"
              },
              "SAI2EN": {
                "bit": 22,
                "description": "SAI2 clock enable"
              },
              "DFSDM1EN": {
                "bit": 24,
                "description": "DFSDM timer clock enable"
              }
            },
            "AHB1SMENR": {
              "DMA1SMEN": {
                "bit": 0,
                "description": "DMA1 clocks enable during Sleep and Stop\n                modes"
              },
              "DMA2SMEN": {
                "bit": 1,
                "description": "DMA2 clocks enable during Sleep and Stop\n                modes"
              },
              "DMAMUX1SMEN": {
                "bit": 2,
                "description": "DMAMUX clock enable during Sleep and\n                Stop modes"
              },
              "FLASHSMEN": {
                "bit": 8,
                "description": "Flash memory interface clocks enable\n                during Sleep and Stop modes"
              },
              "SRAM1SMEN": {
                "bit": 9,
                "description": "SRAM1 interface clocks enable during\n                Sleep and Stop modes"
              },
              "CRCSMEN": {
                "bit": 12,
                "description": "CRCSMEN"
              },
              "TSCSMEN": {
                "bit": 16,
                "description": "Touch Sensing Controller clocks enable\n                during Sleep and Stop modes"
              },
              "GTZCSMEN": {
                "bit": 22,
                "description": "GTZCSMEN"
              },
              "ICACHESMEN": {
                "bit": 23,
                "description": "ICACHESMEN"
              }
            },
            "AHB2SMENR": {
              "GPIOASMEN": {
                "bit": 0,
                "description": "IO port A clocks enable during Sleep and\n                Stop modes"
              },
              "GPIOBSMEN": {
                "bit": 1,
                "description": "IO port B clocks enable during Sleep and\n                Stop modes"
              },
              "GPIOCSMEN": {
                "bit": 2,
                "description": "IO port C clocks enable during Sleep and\n                Stop modes"
              },
              "GPIODSMEN": {
                "bit": 3,
                "description": "IO port D clocks enable during Sleep and\n                Stop modes"
              },
              "GPIOESMEN": {
                "bit": 4,
                "description": "IO port E clocks enable during Sleep and\n                Stop modes"
              },
              "GPIOFSMEN": {
                "bit": 5,
                "description": "IO port F clocks enable during Sleep and\n                Stop modes"
              },
              "GPIOGSMEN": {
                "bit": 6,
                "description": "IO port G clocks enable during Sleep and\n                Stop modes"
              },
              "GPIOHSMEN": {
                "bit": 7,
                "description": "IO port H clocks enable during Sleep and\n                Stop modes"
              },
              "SRAM2SMEN": {
                "bit": 9,
                "description": "SRAM2 interface clocks enable during\n                Sleep and Stop modes"
              },
              "ADCFSSMEN": {
                "bit": 13,
                "description": "ADC clocks enable during Sleep and Stop\n                modes"
              },
              "AESSMEN": {
                "bit": 16,
                "description": "AES accelerator clocks enable during\n                Sleep and Stop modes"
              },
              "HASHSMEN": {
                "bit": 17,
                "description": "HASH clock enable during Sleep and Stop\n                modes"
              },
              "RNGSMEN": {
                "bit": 18,
                "description": "Random Number Generator clocks enable\n                during Sleep and Stop modes"
              },
              "PKASMEN": {
                "bit": 19,
                "description": "PKASMEN"
              },
              "OTFDEC1SMEN": {
                "bit": 21,
                "description": "OTFDEC1SMEN"
              },
              "SDMMC1SMEN": {
                "bit": 22,
                "description": "SDMMC1 clocks enable during Sleep and\n                Stop modes"
              }
            },
            "AHB3SMENR": {
              "FMCSMEN": {
                "bit": 0,
                "description": "Flexible memory controller clocks enable\n                during Sleep and Stop modes"
              },
              "OSPI1SMEN": {
                "bit": 8,
                "description": "OSPI1SMEN"
              }
            },
            "APB1SMENR1": {
              "TIM2SMEN": {
                "bit": 0,
                "description": "TIM2 timer clocks enable during Sleep\n                and Stop modes"
              },
              "TIM3SMEN": {
                "bit": 1,
                "description": "TIM3 timer clocks enable during Sleep\n                and Stop modes"
              },
              "TIM4SMEN": {
                "bit": 2,
                "description": "TIM4 timer clocks enable during Sleep\n                and Stop modes"
              },
              "TIM5SMEN": {
                "bit": 3,
                "description": "TIM5 timer clocks enable during Sleep\n                and Stop modes"
              },
              "TIM6SMEN": {
                "bit": 4,
                "description": "TIM6 timer clocks enable during Sleep\n                and Stop modes"
              },
              "TIM7SMEN": {
                "bit": 5,
                "description": "TIM7 timer clocks enable during Sleep\n                and Stop modes"
              },
              "RTCAPBSMEN": {
                "bit": 10,
                "description": "RTC APB clock enable during Sleep and\n                Stop modes"
              },
              "WWDGSMEN": {
                "bit": 11,
                "description": "Window watchdog clocks enable during\n                Sleep and Stop modes"
              },
              "SPI2SMEN": {
                "bit": 14,
                "description": "SPI2 clocks enable during Sleep and Stop\n                modes"
              },
              "SP3SMEN": {
                "bit": 15,
                "description": "SPI3 clocks enable during Sleep and Stop\n                modes"
              },
              "USART2SMEN": {
                "bit": 17,
                "description": "USART2 clocks enable during Sleep and\n                Stop modes"
              },
              "USART3SMEN": {
                "bit": 18,
                "description": "USART3 clocks enable during Sleep and\n                Stop modes"
              },
              "UART4SMEN": {
                "bit": 19,
                "description": "UART4 clocks enable during Sleep and\n                Stop modes"
              },
              "UART5SMEN": {
                "bit": 20,
                "description": "UART5 clocks enable during Sleep and\n                Stop modes"
              },
              "I2C1SMEN": {
                "bit": 21,
                "description": "I2C1 clocks enable during Sleep and Stop\n                modes"
              },
              "I2C2SMEN": {
                "bit": 22,
                "description": "I2C2 clocks enable during Sleep and Stop\n                modes"
              },
              "I2C3SMEN": {
                "bit": 23,
                "description": "I2C3 clocks enable during Sleep and Stop\n                modes"
              },
              "CRSSMEN": {
                "bit": 24,
                "description": "CRS clock enable during Sleep and Stop\n                modes"
              },
              "PWRSMEN": {
                "bit": 28,
                "description": "Power interface clocks enable during\n                Sleep and Stop modes"
              },
              "DAC1SMEN": {
                "bit": 29,
                "description": "DAC1 interface clocks enable during\n                Sleep and Stop modes"
              },
              "OPAMPSMEN": {
                "bit": 30,
                "description": "OPAMP interface clocks enable during\n                Sleep and Stop modes"
              },
              "LPTIM1SMEN": {
                "bit": 31,
                "description": "Low power timer 1 clocks enable during\n                Sleep and Stop modes"
              }
            },
            "APB1SMENR2": {
              "LPUART1SMEN": {
                "bit": 0,
                "description": "Low power UART 1 clocks enable during\n                Sleep and Stop modes"
              },
              "I2C4SMEN": {
                "bit": 1,
                "description": "I2C4 clocks enable during Sleep and Stop\n                modes"
              },
              "LPTIM2SMEN": {
                "bit": 5,
                "description": "LPTIM2SMEN"
              },
              "LPTIM3SMEN": {
                "bit": 6,
                "description": "LPTIM3SMEN"
              },
              "FDCAN1SMEN": {
                "bit": 9,
                "description": "FDCAN1SMEN"
              },
              "USBFSSMEN": {
                "bit": 21,
                "description": "USBFSSMEN"
              },
              "UCPD1SMEN": {
                "bit": 23,
                "description": "UCPD1SMEN"
              }
            },
            "APB2SMENR": {
              "SYSCFGSMEN": {
                "bit": 0,
                "description": "SYSCFG clocks enable during Sleep and\n                Stop modes"
              },
              "TIM1SMEN": {
                "bit": 11,
                "description": "TIM1 timer clocks enable during Sleep\n                and Stop modes"
              },
              "SPI1SMEN": {
                "bit": 12,
                "description": "SPI1 clocks enable during Sleep and Stop\n                modes"
              },
              "TIM8SMEN": {
                "bit": 13,
                "description": "TIM8 timer clocks enable during Sleep\n                and Stop modes"
              },
              "USART1SMEN": {
                "bit": 14,
                "description": "USART1clocks enable during Sleep and\n                Stop modes"
              },
              "TIM15SMEN": {
                "bit": 16,
                "description": "TIM15 timer clocks enable during Sleep\n                and Stop modes"
              },
              "TIM16SMEN": {
                "bit": 17,
                "description": "TIM16 timer clocks enable during Sleep\n                and Stop modes"
              },
              "TIM17SMEN": {
                "bit": 18,
                "description": "TIM17 timer clocks enable during Sleep\n                and Stop modes"
              },
              "SAI1SMEN": {
                "bit": 21,
                "description": "SAI1 clocks enable during Sleep and Stop\n                modes"
              },
              "SAI2SMEN": {
                "bit": 22,
                "description": "SAI2 clocks enable during Sleep and Stop\n                modes"
              },
              "DFSDM1SMEN": {
                "bit": 24,
                "description": "DFSDM timer clocks enable during Sleep\n                and Stop modes"
              }
            },
            "CCIPR1": {
              "ADCSEL": {
                "bit": 28,
                "description": "ADCs clock source\n                selection",
                "width": 2
              },
              "CLK48MSEL": {
                "bit": 26,
                "description": "48 MHz clock source\n                selection",
                "width": 2
              },
              "FDCANSEL": {
                "bit": 24,
                "description": "FDCAN clock source\n                selection",
                "width": 2
              },
              "LPTIM3SEL": {
                "bit": 22,
                "description": "Low-power timer 3 clock source\n                selection",
                "width": 2
              },
              "LPTIM2SEL": {
                "bit": 20,
                "description": "Low power timer 2 clock source\n                selection",
                "width": 2
              },
              "LPTIM1SEL": {
                "bit": 18,
                "description": "Low power timer 1 clock source\n                selection",
                "width": 2
              },
              "I2C3SEL": {
                "bit": 16,
                "description": "I2C3 clock source\n                selection",
                "width": 2
              },
              "I2C2SEL": {
                "bit": 14,
                "description": "I2C2 clock source\n                selection",
                "width": 2
              },
              "I2C1SEL": {
                "bit": 12,
                "description": "I2C1 clock source\n                selection",
                "width": 2
              },
              "LPUART1SEL": {
                "bit": 10,
                "description": "LPUART1 clock source\n                selection",
                "width": 2
              },
              "UART5SEL": {
                "bit": 8,
                "description": "UART5 clock source\n                selection",
                "width": 2
              },
              "UART4SEL": {
                "bit": 6,
                "description": "UART4 clock source\n                selection",
                "width": 2
              },
              "USART3SEL": {
                "bit": 4,
                "description": "USART3 clock source\n                selection",
                "width": 2
              },
              "USART2SEL": {
                "bit": 2,
                "description": "USART2 clock source\n                selection",
                "width": 2
              },
              "USART1SEL": {
                "bit": 0,
                "description": "USART1 clock source\n                selection",
                "width": 2
              }
            },
            "BDCR": {
              "LSCOSEL": {
                "bit": 25,
                "description": "Low speed clock output\n                selection"
              },
              "LSCOEN": {
                "bit": 24,
                "description": "Low speed clock output\n                enable"
              },
              "BDRST": {
                "bit": 16,
                "description": "Backup domain software\n                reset"
              },
              "RTCEN": {
                "bit": 15,
                "description": "RTC clock enable"
              },
              "LSESYSRDY": {
                "bit": 11,
                "description": "LSESYSRDY"
              },
              "RTCSEL": {
                "bit": 8,
                "description": "RTC clock source selection",
                "width": 2
              },
              "LSESYSEN": {
                "bit": 7,
                "description": "LSESYSEN"
              },
              "LSECSSD": {
                "bit": 6,
                "description": "LSECSSD"
              },
              "LSECSSON": {
                "bit": 5,
                "description": "LSECSSON"
              },
              "LSEDRV": {
                "bit": 3,
                "description": "SE oscillator drive\n                capability",
                "width": 2
              },
              "LSEBYP": {
                "bit": 2,
                "description": "LSE oscillator bypass"
              },
              "LSERDY": {
                "bit": 1,
                "description": "LSE oscillator ready"
              },
              "LSEON": {
                "bit": 0,
                "description": "LSE oscillator enable"
              }
            },
            "CSR": {
              "LPWRSTF": {
                "bit": 31,
                "description": "Low-power reset flag"
              },
              "WWDGRSTF": {
                "bit": 30,
                "description": "Window watchdog reset flag"
              },
              "IWWDGRSTF": {
                "bit": 29,
                "description": "Independent window watchdog reset\n                flag"
              },
              "SFTRSTF": {
                "bit": 28,
                "description": "Software reset flag"
              },
              "BORRSTF": {
                "bit": 27,
                "description": "BOR flag"
              },
              "PINRSTF": {
                "bit": 26,
                "description": "Pin reset flag"
              },
              "OBLRSTF": {
                "bit": 25,
                "description": "Option byte loader reset\n                flag"
              },
              "RMVF": {
                "bit": 23,
                "description": "Remove reset flag"
              },
              "MSISRANGE": {
                "bit": 8,
                "description": "SI range after Standby\n                mode",
                "width": 4
              },
              "LSIPREDIV": {
                "bit": 4,
                "description": "LSIPREDIV"
              },
              "LSIRDY": {
                "bit": 1,
                "description": "LSI oscillator ready"
              },
              "LSION": {
                "bit": 0,
                "description": "LSI oscillator enable"
              }
            },
            "CRRCR": {
              "HSI48ON": {
                "bit": 0,
                "description": "HSI48 clock enable"
              },
              "HSI48RDY": {
                "bit": 1,
                "description": "HSI48 clock ready flag"
              },
              "HSI48CAL": {
                "bit": 7,
                "description": "HSI48 clock calibration",
                "width": 9
              }
            },
            "CCIPR2": {
              "I2C4SEL": {
                "bit": 0,
                "description": "I2C4 clock source\n                selection",
                "width": 2
              },
              "DFSDMSEL": {
                "bit": 2,
                "description": "Digital filter for sigma delta modulator\n                kernel clock source selection"
              },
              "ADFSDMSEL": {
                "bit": 3,
                "description": "Digital filter for sigma delta modulator\n                audio clock source selection",
                "width": 2
              },
              "SAI1SEL": {
                "bit": 5,
                "description": "SAI1 clock source\n                selection",
                "width": 3
              },
              "SAI2SEL": {
                "bit": 8,
                "description": "SAI2 clock source\n                selection",
                "width": 3
              },
              "SDMMCSEL": {
                "bit": 14,
                "description": "SDMMC clock selection"
              },
              "OSPISEL": {
                "bit": 20,
                "description": "Octospi clock source\n                selection",
                "width": 2
              }
            },
            "SECCFGR": {
              "HSISEC": {
                "bit": 0,
                "description": "HSISEC"
              },
              "HSESEC": {
                "bit": 1,
                "description": "HSESEC"
              },
              "MSISEC": {
                "bit": 2,
                "description": "MSISEC"
              },
              "LSISEC": {
                "bit": 3,
                "description": "LSISEC"
              },
              "LSESEC": {
                "bit": 4,
                "description": "LSESEC"
              },
              "SYSCLKSEC": {
                "bit": 5,
                "description": "SYSCLKSEC"
              },
              "PRESCSEC": {
                "bit": 6,
                "description": "PRESCSEC"
              },
              "PLLSEC": {
                "bit": 7,
                "description": "PLLSEC"
              },
              "PLLSAI1SEC": {
                "bit": 8,
                "description": "PLLSAI1SEC"
              },
              "PLLSAI2SEC": {
                "bit": 9,
                "description": "PLLSAI2SEC"
              },
              "CLK48MSEC": {
                "bit": 10,
                "description": "CLK48MSEC"
              },
              "HSI48SEC": {
                "bit": 11,
                "description": "HSI48SEC"
              },
              "RMVFSEC": {
                "bit": 12,
                "description": "RMVFSEC"
              }
            },
            "SECSR": {
              "RMVFSECF": {
                "bit": 12,
                "description": "RMVFSECF"
              },
              "HSI48SECF": {
                "bit": 11,
                "description": "HSI48SECF"
              },
              "CLK48MSECF": {
                "bit": 10,
                "description": "CLK48MSECF"
              },
              "PLLSAI2SECF": {
                "bit": 9,
                "description": "PLLSAI2SECF"
              },
              "PLLSAI1SECF": {
                "bit": 8,
                "description": "PLLSAI1SECF"
              },
              "PLLSECF": {
                "bit": 7,
                "description": "PLLSECF"
              },
              "PRESCSECF": {
                "bit": 6,
                "description": "PRESCSECF"
              },
              "SYSCLKSECF": {
                "bit": 5,
                "description": "SYSCLKSECF"
              },
              "LSESECF": {
                "bit": 4,
                "description": "LSESECF"
              },
              "LSISECF": {
                "bit": 3,
                "description": "LSISECF"
              },
              "MSISECF": {
                "bit": 2,
                "description": "MSISECF"
              },
              "HSESECF": {
                "bit": 1,
                "description": "HSESECF"
              },
              "HSISECF": {
                "bit": 0,
                "description": "HSISECF"
              }
            },
            "AHB1SECSR": {
              "ICACHESECF": {
                "bit": 23,
                "description": "ICACHESECF"
              },
              "GTZCSECF": {
                "bit": 22,
                "description": "GTZCSECF"
              },
              "TSCSECF": {
                "bit": 16,
                "description": "TSCSECF"
              },
              "CRCSECF": {
                "bit": 12,
                "description": "CRCSECF"
              },
              "SRAM1SECF": {
                "bit": 9,
                "description": "SRAM1SECF"
              },
              "FLASHSECF": {
                "bit": 8,
                "description": "FLASHSECF"
              },
              "DMAMUX1SECF": {
                "bit": 2,
                "description": "DMAMUX1SECF"
              },
              "DMA2SECF": {
                "bit": 1,
                "description": "DMA2SECF"
              },
              "DMA1SECF": {
                "bit": 0,
                "description": "DMA1SECF"
              }
            },
            "AHB2SECSR": {
              "SDMMC1SECF": {
                "bit": 22,
                "description": "SDMMC1SECF"
              },
              "OTFDEC1SECF": {
                "bit": 21,
                "description": "OTFDEC1SECF"
              },
              "SRAM2SECF": {
                "bit": 9,
                "description": "SRAM2SECF"
              },
              "GPIOHSECF": {
                "bit": 7,
                "description": "GPIOHSECF"
              },
              "GPIOGSECF": {
                "bit": 6,
                "description": "GPIOGSECF"
              },
              "GPIOFSECF": {
                "bit": 5,
                "description": "GPIOFSECF"
              },
              "GPIOESECF": {
                "bit": 4,
                "description": "GPIOESECF"
              },
              "GPIODSECF": {
                "bit": 3,
                "description": "GPIODSECF"
              },
              "GPIOCSECF": {
                "bit": 2,
                "description": "GPIOCSECF"
              },
              "GPIOBSECF": {
                "bit": 1,
                "description": "GPIOBSECF"
              },
              "GPIOASECF": {
                "bit": 0,
                "description": "GPIOASECF"
              }
            },
            "AHB3SECSR": {
              "OSPI1SECF": {
                "bit": 8,
                "description": "OSPI1SECF"
              },
              "FSMCSECF": {
                "bit": 0,
                "description": "FSMCSECF"
              }
            },
            "APB1SECSR1": {
              "LPTIM1SECF": {
                "bit": 31,
                "description": "LPTIM1SECF"
              },
              "OPAMPSECF": {
                "bit": 30,
                "description": "OPAMPSECF"
              },
              "DACSECF": {
                "bit": 29,
                "description": "DACSECF"
              },
              "PWRSECF": {
                "bit": 28,
                "description": "PWRSECF"
              },
              "CRSSECF": {
                "bit": 24,
                "description": "CRSSECF"
              },
              "I2C3SECF": {
                "bit": 23,
                "description": "I2C3SECF"
              },
              "I2C2SECF": {
                "bit": 22,
                "description": "I2C2SECF"
              },
              "I2C1SECF": {
                "bit": 21,
                "description": "I2C1SECF"
              },
              "UART5SECF": {
                "bit": 20,
                "description": "UART5SECF"
              },
              "UART4SECF": {
                "bit": 19,
                "description": "UART4SECF"
              },
              "UART3SECF": {
                "bit": 18,
                "description": "UART3SECF"
              },
              "UART2SECF": {
                "bit": 17,
                "description": "UART2SECF"
              },
              "SPI3SECF": {
                "bit": 15,
                "description": "SPI3SECF"
              },
              "SPI2SECF": {
                "bit": 14,
                "description": "SPI2SECF"
              },
              "WWDGSECF": {
                "bit": 11,
                "description": "WWDGSECF"
              },
              "RTCAPBSECF": {
                "bit": 10,
                "description": "RTCAPBSECF"
              },
              "TIM7SECF": {
                "bit": 5,
                "description": "TIM7SECF"
              },
              "TIM6SECF": {
                "bit": 4,
                "description": "TIM6SECF"
              },
              "TIM5SECF": {
                "bit": 3,
                "description": "TIM5SECF"
              },
              "TIM4SECF": {
                "bit": 2,
                "description": "TIM4SECF"
              },
              "TIM3SECF": {
                "bit": 1,
                "description": "TIM3SECF"
              },
              "TIM2SECF": {
                "bit": 0,
                "description": "TIM2SECF"
              }
            },
            "APB1SECSR2": {
              "UCPD1SECF": {
                "bit": 23,
                "description": "UCPD1SECF"
              },
              "USBFSSECF": {
                "bit": 21,
                "description": "USBFSSECF"
              },
              "FDCAN1SECF": {
                "bit": 9,
                "description": "FDCAN1SECF"
              },
              "LPTIM3SECF": {
                "bit": 6,
                "description": "LPTIM3SECF"
              },
              "LPTIM2SECF": {
                "bit": 5,
                "description": "LPTIM2SECF"
              },
              "I2C4SECF": {
                "bit": 1,
                "description": "I2C4SECF"
              },
              "LPUART1SECF": {
                "bit": 0,
                "description": "LPUART1SECF"
              }
            },
            "APB2SECSR": {
              "DFSDM1SECF": {
                "bit": 24,
                "description": "DFSDM1SECF"
              },
              "SAI2SECF": {
                "bit": 22,
                "description": "SAI2SECF"
              },
              "SAI1SECF": {
                "bit": 21,
                "description": "SAI1SECF"
              },
              "TIM17SECF": {
                "bit": 18,
                "description": "TIM17SECF"
              },
              "TIM16SECF": {
                "bit": 17,
                "description": "TIM16SECF"
              },
              "TIM15SECF": {
                "bit": 16,
                "description": "TIM15SECF"
              },
              "USART1SECF": {
                "bit": 14,
                "description": "USART1SECF"
              },
              "TIM8SECF": {
                "bit": 13,
                "description": "TIM8SECF"
              },
              "SPI1SECF": {
                "bit": 12,
                "description": "SPI1SECF"
              },
              "TIM1SECF": {
                "bit": 11,
                "description": "TIM1SECF"
              },
              "SYSCFGSECF": {
                "bit": 0,
                "description": "SYSCFGSECF"
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40002800",
              "irq": 2
            },
            {
              "name": "SEC_RTC",
              "base": "0x50002800"
            }
          ],
          "registers": {
            "TR": {
              "offset": "0x00",
              "size": 32,
              "description": "time register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "date register"
            },
            "SSR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC sub second register"
            },
            "ICSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC initialization control and status\n            register"
            },
            "PRER": {
              "offset": "0x10",
              "size": 32,
              "description": "prescaler register"
            },
            "WUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "wakeup timer register"
            },
            "CR": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC control register"
            },
            "PRIVCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC privilege mode control\n            register"
            },
            "SMCR": {
              "offset": "0x20",
              "size": 32,
              "description": "RTC secure mode control\n            register"
            },
            "WPR": {
              "offset": "0x24",
              "size": 32,
              "description": "write protection register"
            },
            "CALR": {
              "offset": "0x28",
              "size": 32,
              "description": "calibration register"
            },
            "SHIFTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "shift control register"
            },
            "TSTR": {
              "offset": "0x30",
              "size": 32,
              "description": "time stamp time register"
            },
            "TSDR": {
              "offset": "0x34",
              "size": 32,
              "description": "time stamp date register"
            },
            "TSSSR": {
              "offset": "0x38",
              "size": 32,
              "description": "timestamp sub second register"
            },
            "ALRMAR": {
              "offset": "0x40",
              "size": 32,
              "description": "alarm A register"
            },
            "ALRMASSR": {
              "offset": "0x44",
              "size": 32,
              "description": "alarm A sub second register"
            },
            "ALRMBR": {
              "offset": "0x48",
              "size": 32,
              "description": "alarm B register"
            },
            "ALRMBSSR": {
              "offset": "0x4C",
              "size": 32,
              "description": "alarm B sub second register"
            },
            "SR": {
              "offset": "0x50",
              "size": 32,
              "description": "RTC status register"
            },
            "MISR": {
              "offset": "0x54",
              "size": 32,
              "description": "RTC non-secure masked interrupt status\n            register"
            },
            "SMISR": {
              "offset": "0x58",
              "size": 32,
              "description": "RTC secure masked interrupt status\n            register"
            },
            "SCR": {
              "offset": "0x5C",
              "size": 32,
              "description": "RTC status clear register"
            }
          },
          "bits": {
            "TR": {
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "DR": {
              "YT": {
                "bit": 20,
                "description": "Year tens in BCD format",
                "width": 4
              },
              "YU": {
                "bit": 16,
                "description": "Year units in BCD format",
                "width": 4
              },
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "SSR": {
              "SS": {
                "bit": 0,
                "description": "SS",
                "width": 16
              }
            },
            "ICSR": {
              "ALRAWF": {
                "bit": 0,
                "description": "Alarm A write flag"
              },
              "ALRBWF": {
                "bit": 1,
                "description": "Alarm B write flag"
              },
              "WUTWF": {
                "bit": 2,
                "description": "Wakeup timer write flag"
              },
              "SHPF": {
                "bit": 3,
                "description": "Shift operation pending"
              },
              "INITS": {
                "bit": 4,
                "description": "Initialization status flag"
              },
              "RSF": {
                "bit": 5,
                "description": "Registers synchronization\n                flag"
              },
              "INITF": {
                "bit": 6,
                "description": "Initialization flag"
              },
              "INIT": {
                "bit": 7,
                "description": "Initialization mode"
              },
              "RECALPF": {
                "bit": 16,
                "description": "Recalibration pending Flag"
              }
            },
            "PRER": {
              "PREDIV_A": {
                "bit": 16,
                "description": "Asynchronous prescaler\n                factor",
                "width": 7
              },
              "PREDIV_S": {
                "bit": 0,
                "description": "Synchronous prescaler\n                factor",
                "width": 15
              }
            },
            "WUTR": {
              "WUT": {
                "bit": 0,
                "description": "Wakeup auto-reload value\n                bits",
                "width": 16
              },
              "WUTOCLR": {
                "bit": 16,
                "description": "WUTOCLR",
                "width": 16
              }
            },
            "CR": {
              "WUCKSEL": {
                "bit": 0,
                "description": "WUCKSEL",
                "width": 3
              },
              "TSEDGE": {
                "bit": 3,
                "description": "TSEDGE"
              },
              "REFCKON": {
                "bit": 4,
                "description": "REFCKON"
              },
              "BYPSHAD": {
                "bit": 5,
                "description": "BYPSHAD"
              },
              "FMT": {
                "bit": 6,
                "description": "FMT"
              },
              "ALRAE": {
                "bit": 8,
                "description": "ALRAE"
              },
              "ALRBE": {
                "bit": 9,
                "description": "ALRBE"
              },
              "WUTE": {
                "bit": 10,
                "description": "WUTE"
              },
              "TSE": {
                "bit": 11,
                "description": "TSE"
              },
              "ALRAIE": {
                "bit": 12,
                "description": "ALRAIE"
              },
              "ALRBIE": {
                "bit": 13,
                "description": "ALRBIE"
              },
              "WUTIE": {
                "bit": 14,
                "description": "WUTIE"
              },
              "TSIE": {
                "bit": 15,
                "description": "TSIE"
              },
              "ADD1H": {
                "bit": 16,
                "description": "ADD1H"
              },
              "SUB1H": {
                "bit": 17,
                "description": "SUB1H"
              },
              "BKP": {
                "bit": 18,
                "description": "BKP"
              },
              "COSEL": {
                "bit": 19,
                "description": "COSEL"
              },
              "POL": {
                "bit": 20,
                "description": "POL"
              },
              "OSEL": {
                "bit": 21,
                "description": "OSEL",
                "width": 2
              },
              "COE": {
                "bit": 23,
                "description": "COE"
              },
              "ITSE": {
                "bit": 24,
                "description": "ITSE"
              },
              "TAMPTS": {
                "bit": 25,
                "description": "TAMPTS"
              },
              "TAMPOE": {
                "bit": 26,
                "description": "TAMPOE"
              },
              "TAMPALRM_PU": {
                "bit": 29,
                "description": "TAMPALRM_PU"
              },
              "TAMPALRM_TYPE": {
                "bit": 30,
                "description": "TAMPALRM_TYPE"
              },
              "OUT2EN": {
                "bit": 31,
                "description": "OUT2EN"
              }
            },
            "PRIVCR": {
              "PRIV": {
                "bit": 15,
                "description": "PRIV"
              },
              "INITPRIV": {
                "bit": 14,
                "description": "INITPRIV"
              },
              "CALPRIV": {
                "bit": 13,
                "description": "CALPRIV"
              },
              "TSPRIV": {
                "bit": 3,
                "description": "TSPRIV"
              },
              "WUTPRIV": {
                "bit": 2,
                "description": "WUTPRIV"
              },
              "ALRBPRIV": {
                "bit": 1,
                "description": "ALRBPRIV"
              },
              "ALRAPRIV": {
                "bit": 0,
                "description": "ALRAPRIV"
              }
            },
            "SMCR": {
              "DECPROT": {
                "bit": 15,
                "description": "DECPROT"
              },
              "INITDPROT": {
                "bit": 14,
                "description": "INITDPROT"
              },
              "CALDPROT": {
                "bit": 13,
                "description": "CALDPROT"
              },
              "TSDPROT": {
                "bit": 3,
                "description": "TSDPROT"
              },
              "WUTDPROT": {
                "bit": 2,
                "description": "WUTDPROT"
              },
              "ALRBDPROT": {
                "bit": 1,
                "description": "ALRBDPROT"
              },
              "ALRADPROT": {
                "bit": 0,
                "description": "ALRADPROT"
              }
            },
            "WPR": {
              "KEY": {
                "bit": 0,
                "description": "Write protection key",
                "width": 8
              }
            },
            "CALR": {
              "CALP": {
                "bit": 15,
                "description": "Increase frequency of RTC by 488.5\n                ppm"
              },
              "CALW8": {
                "bit": 14,
                "description": "Use an 8-second calibration cycle\n                period"
              },
              "CALW16": {
                "bit": 13,
                "description": "Use a 16-second calibration cycle\n                period"
              },
              "LPCAL": {
                "bit": 12,
                "description": "LPCAL"
              },
              "CALM": {
                "bit": 0,
                "description": "Calibration minus",
                "width": 9
              }
            },
            "SHIFTR": {
              "ADD1S": {
                "bit": 31,
                "description": "Add one second"
              },
              "SUBFS": {
                "bit": 0,
                "description": "Subtract a fraction of a\n                second",
                "width": 15
              }
            },
            "TSTR": {
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              }
            },
            "TSDR": {
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "TSSSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "ALRMAR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm A date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n                format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm A hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm A minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm A seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "ALRMASSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n                at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "ALRMBR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm B date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n                format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm B hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm B minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm B seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "ALRMBSSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n                at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "SR": {
              "ALRAF": {
                "bit": 0,
                "description": "ALRAF"
              },
              "ALRBF": {
                "bit": 1,
                "description": "ALRBF"
              },
              "WUTF": {
                "bit": 2,
                "description": "WUTF"
              },
              "TSF": {
                "bit": 3,
                "description": "TSF"
              },
              "TSOVF": {
                "bit": 4,
                "description": "TSOVF"
              },
              "ITSF": {
                "bit": 5,
                "description": "ITSF"
              }
            },
            "MISR": {
              "ALRAMF": {
                "bit": 0,
                "description": "ALRAMF"
              },
              "ALRBMF": {
                "bit": 1,
                "description": "ALRBMF"
              },
              "WUTMF": {
                "bit": 2,
                "description": "WUTMF"
              },
              "TSMF": {
                "bit": 3,
                "description": "TSMF"
              },
              "TSOVMF": {
                "bit": 4,
                "description": "TSOVMF"
              },
              "ITSMF": {
                "bit": 5,
                "description": "ITSMF"
              }
            },
            "SMISR": {
              "ALRAMF": {
                "bit": 0,
                "description": "ALRAMF"
              },
              "ALRBMF": {
                "bit": 1,
                "description": "ALRBMF"
              },
              "WUTMF": {
                "bit": 2,
                "description": "WUTMF"
              },
              "TSMF": {
                "bit": 3,
                "description": "TSMF"
              },
              "TSOVMF": {
                "bit": 4,
                "description": "TSOVMF"
              },
              "ITSMF": {
                "bit": 5,
                "description": "ITSMF"
              }
            },
            "SCR": {
              "CALRAF": {
                "bit": 0,
                "description": "CALRAF"
              },
              "CALRBF": {
                "bit": 1,
                "description": "CALRBF"
              },
              "CWUTF": {
                "bit": 2,
                "description": "CWUTF"
              },
              "CTSF": {
                "bit": 3,
                "description": "CTSF"
              },
              "CTSOVF": {
                "bit": 4,
                "description": "CTSOVF"
              },
              "CITSF": {
                "bit": 5,
                "description": "CITSF"
              }
            }
          }
        },
        "SAI1": {
          "instances": [
            {
              "name": "SAI1",
              "base": "0x40015400",
              "irq": 90
            }
          ],
          "registers": {
            "BCR1": {
              "offset": "0x24",
              "size": 32,
              "description": "BConfiguration register 1"
            },
            "BCR2": {
              "offset": "0x28",
              "size": 32,
              "description": "BConfiguration register 2"
            },
            "BFRCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "BFRCR"
            },
            "BSLOTR": {
              "offset": "0x30",
              "size": 32,
              "description": "BSlot register"
            },
            "BIM": {
              "offset": "0x34",
              "size": 32,
              "description": "BInterrupt mask register2"
            },
            "BSR": {
              "offset": "0x38",
              "size": 32,
              "description": "BStatus register"
            },
            "BCLRFR": {
              "offset": "0x3C",
              "size": 32,
              "description": "BClear flag register"
            },
            "BDR": {
              "offset": "0x40",
              "size": 32,
              "description": "BData register"
            },
            "ACR1": {
              "offset": "0x04",
              "size": 32,
              "description": "AConfiguration register 1"
            },
            "ACR2": {
              "offset": "0x08",
              "size": 32,
              "description": "AConfiguration register 2"
            },
            "AFRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "AFRCR"
            },
            "ASLOTR": {
              "offset": "0x10",
              "size": 32,
              "description": "ASlot register"
            },
            "AIM": {
              "offset": "0x14",
              "size": 32,
              "description": "AInterrupt mask register2"
            },
            "ASR": {
              "offset": "0x18",
              "size": 32,
              "description": "AStatus register"
            },
            "ACLRFR": {
              "offset": "0x1C",
              "size": 32,
              "description": "AClear flag register"
            },
            "ADR": {
              "offset": "0x20",
              "size": 32,
              "description": "AData register"
            },
            "GCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Global configuration register"
            },
            "PDMCR": {
              "offset": "0x44",
              "size": 32,
              "description": "PDM control register"
            },
            "PDMDLY": {
              "offset": "0x48",
              "size": 32,
              "description": "PDM delay register"
            }
          },
          "bits": {
            "BCR1": {
              "MCJDIV": {
                "bit": 20,
                "description": "Master clock divider",
                "width": 4
              },
              "NODIV": {
                "bit": 19,
                "description": "No divider"
              },
              "DMAEN": {
                "bit": 17,
                "description": "DMA enable"
              },
              "SAIBEN": {
                "bit": 16,
                "description": "Audio block B enable"
              },
              "OutDri": {
                "bit": 13,
                "description": "Output drive"
              },
              "MONO": {
                "bit": 12,
                "description": "Mono mode"
              },
              "SYNCEN": {
                "bit": 10,
                "description": "Synchronization enable",
                "width": 2
              },
              "CKSTR": {
                "bit": 9,
                "description": "Clock strobing edge"
              },
              "LSBFIRST": {
                "bit": 8,
                "description": "Least significant bit\n                first"
              },
              "DS": {
                "bit": 5,
                "description": "Data size",
                "width": 3
              },
              "PRTCFG": {
                "bit": 2,
                "description": "Protocol configuration",
                "width": 2
              },
              "MODE": {
                "bit": 0,
                "description": "Audio block mode",
                "width": 2
              },
              "OSR": {
                "bit": 26,
                "description": "Oversampling ratio for master\n                clock"
              }
            },
            "BCR2": {
              "COMP": {
                "bit": 14,
                "description": "Companding mode",
                "width": 2
              },
              "CPL": {
                "bit": 13,
                "description": "Complement bit"
              },
              "MUTECN": {
                "bit": 7,
                "description": "Mute counter",
                "width": 6
              },
              "MUTEVAL": {
                "bit": 6,
                "description": "Mute value"
              },
              "MUTE": {
                "bit": 5,
                "description": "Mute"
              },
              "TRIS": {
                "bit": 4,
                "description": "Tristate management on data\n                line"
              },
              "FFLUS": {
                "bit": 3,
                "description": "FIFO flush"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold",
                "width": 3
              }
            },
            "BFRCR": {
              "FSOFF": {
                "bit": 18,
                "description": "Frame synchronization\n                offset"
              },
              "FSPOL": {
                "bit": 17,
                "description": "Frame synchronization\n                polarity"
              },
              "FSDEF": {
                "bit": 16,
                "description": "Frame synchronization\n                definition"
              },
              "FSALL": {
                "bit": 8,
                "description": "Frame synchronization active level\n                length",
                "width": 7
              },
              "FRL": {
                "bit": 0,
                "description": "Frame length",
                "width": 8
              }
            },
            "BSLOTR": {
              "SLOTEN": {
                "bit": 16,
                "description": "Slot enable",
                "width": 16
              },
              "NBSLOT": {
                "bit": 8,
                "description": "Number of slots in an audio\n                frame",
                "width": 4
              },
              "SLOTSZ": {
                "bit": 6,
                "description": "Slot size",
                "width": 2
              },
              "FBOFF": {
                "bit": 0,
                "description": "First bit offset",
                "width": 5
              }
            },
            "BIM": {
              "LFSDETIE": {
                "bit": 6,
                "description": "Late frame synchronization detection\n                interrupt enable"
              },
              "AFSDETIE": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n                detection interrupt enable"
              },
              "CNRDYIE": {
                "bit": 4,
                "description": "Codec not ready interrupt\n                enable"
              },
              "FREQIE": {
                "bit": 3,
                "description": "FIFO request interrupt\n                enable"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration interrupt\n                enable"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection interrupt\n                enable"
              },
              "OVRUDRIE": {
                "bit": 0,
                "description": "Overrun/underrun interrupt\n                enable"
              }
            },
            "BSR": {
              "FLVL": {
                "bit": 16,
                "description": "FIFO level threshold",
                "width": 3
              },
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization\n                detection"
              },
              "AFSDET": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n                detection"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Codec not ready"
              },
              "FREQ": {
                "bit": 3,
                "description": "FIFO request"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration\n                flag"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Overrun / underrun"
              }
            },
            "BCLRFR": {
              "LFSDET": {
                "bit": 6,
                "description": "Clear late frame synchronization\n                detection flag"
              },
              "CAFSDET": {
                "bit": 5,
                "description": "Clear anticipated frame synchronization\n                detection flag"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Clear codec not ready flag"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Clear wrong clock configuration\n                flag"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection flag"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Clear overrun / underrun"
              }
            },
            "BDR": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 32
              }
            },
            "ACR1": {
              "MCJDIV": {
                "bit": 20,
                "description": "Master clock divider",
                "width": 4
              },
              "NODIV": {
                "bit": 19,
                "description": "No divider"
              },
              "DMAEN": {
                "bit": 17,
                "description": "DMA enable"
              },
              "SAIAEN": {
                "bit": 16,
                "description": "Audio block A enable"
              },
              "OutDri": {
                "bit": 13,
                "description": "Output drive"
              },
              "MONO": {
                "bit": 12,
                "description": "Mono mode"
              },
              "SYNCEN": {
                "bit": 10,
                "description": "Synchronization enable",
                "width": 2
              },
              "CKSTR": {
                "bit": 9,
                "description": "Clock strobing edge"
              },
              "LSBFIRST": {
                "bit": 8,
                "description": "Least significant bit\n                first"
              },
              "DS": {
                "bit": 5,
                "description": "Data size",
                "width": 3
              },
              "PRTCFG": {
                "bit": 2,
                "description": "Protocol configuration",
                "width": 2
              },
              "MODE": {
                "bit": 0,
                "description": "Audio block mode",
                "width": 2
              },
              "OSR": {
                "bit": 26,
                "description": "OSR"
              }
            },
            "ACR2": {
              "COMP": {
                "bit": 14,
                "description": "Companding mode",
                "width": 2
              },
              "CPL": {
                "bit": 13,
                "description": "Complement bit"
              },
              "MUTECN": {
                "bit": 7,
                "description": "Mute counter",
                "width": 6
              },
              "MUTEVAL": {
                "bit": 6,
                "description": "Mute value"
              },
              "MUTE": {
                "bit": 5,
                "description": "Mute"
              },
              "TRIS": {
                "bit": 4,
                "description": "Tristate management on data\n                line"
              },
              "FFLUS": {
                "bit": 3,
                "description": "FIFO flush"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold",
                "width": 3
              }
            },
            "AFRCR": {
              "FSOFF": {
                "bit": 18,
                "description": "Frame synchronization\n                offset"
              },
              "FSPOL": {
                "bit": 17,
                "description": "Frame synchronization\n                polarity"
              },
              "FSDEF": {
                "bit": 16,
                "description": "Frame synchronization\n                definition"
              },
              "FSALL": {
                "bit": 8,
                "description": "Frame synchronization active level\n                length",
                "width": 7
              },
              "FRL": {
                "bit": 0,
                "description": "Frame length",
                "width": 8
              }
            },
            "ASLOTR": {
              "SLOTEN": {
                "bit": 16,
                "description": "Slot enable",
                "width": 16
              },
              "NBSLOT": {
                "bit": 8,
                "description": "Number of slots in an audio\n                frame",
                "width": 4
              },
              "SLOTSZ": {
                "bit": 6,
                "description": "Slot size",
                "width": 2
              },
              "FBOFF": {
                "bit": 0,
                "description": "First bit offset",
                "width": 5
              }
            },
            "AIM": {
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization detection\n                interrupt enable"
              },
              "AFSDETIE": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n                detection interrupt enable"
              },
              "CNRDYIE": {
                "bit": 4,
                "description": "Codec not ready interrupt\n                enable"
              },
              "FREQIE": {
                "bit": 3,
                "description": "FIFO request interrupt\n                enable"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration interrupt\n                enable"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection interrupt\n                enable"
              },
              "OVRUDRIE": {
                "bit": 0,
                "description": "Overrun/underrun interrupt\n                enable"
              }
            },
            "ASR": {
              "FLVL": {
                "bit": 16,
                "description": "FIFO level threshold",
                "width": 3
              },
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization\n                detection"
              },
              "AFSDET": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n                detection"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Codec not ready"
              },
              "FREQ": {
                "bit": 3,
                "description": "FIFO request"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration flag. This bit\n                is read only"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Overrun / underrun"
              }
            },
            "ACLRFR": {
              "LFSDET": {
                "bit": 6,
                "description": "Clear late frame synchronization\n                detection flag"
              },
              "CAFSDET": {
                "bit": 5,
                "description": "Clear anticipated frame synchronization\n                detection flag"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Clear codec not ready flag"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Clear wrong clock configuration\n                flag"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection flag"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Clear overrun / underrun"
              }
            },
            "ADR": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 32
              }
            },
            "GCR": {
              "SYNCIN": {
                "bit": 0,
                "description": "Synchronization inputs",
                "width": 2
              },
              "SYNCOUT": {
                "bit": 4,
                "description": "Synchronization outputs",
                "width": 2
              }
            },
            "PDMCR": {
              "PDMEN": {
                "bit": 0,
                "description": "PDM enable"
              },
              "MICNBR": {
                "bit": 4,
                "description": "MICNBR",
                "width": 2
              },
              "CKEN1": {
                "bit": 8,
                "description": "Clock enable of bitstream clock number\n                1"
              },
              "CKEN2": {
                "bit": 9,
                "description": "CKEN2"
              }
            },
            "PDMDLY": {
              "DLYM1L": {
                "bit": 0,
                "description": "Delay line adjust for first microphone\n                of pair 1",
                "width": 3
              },
              "DLYM1R": {
                "bit": 4,
                "description": "Delay line adjust for second microphone\n                of pair 1",
                "width": 3
              },
              "DLYM2L": {
                "bit": 8,
                "description": "Delay line for first microphone of pair\n                2",
                "width": 3
              },
              "DLYM2R": {
                "bit": 12,
                "description": "Delay line for second microphone of pair\n                2",
                "width": 3
              },
              "DLYM3L": {
                "bit": 16,
                "description": "DLYM3L",
                "width": 3
              },
              "DLYM3R": {
                "bit": 20,
                "description": "DLYM3R",
                "width": 3
              },
              "DLYM4L": {
                "bit": 24,
                "description": "DLYM4L",
                "width": 3
              },
              "DLYM4R": {
                "bit": 28,
                "description": "DLYM4R",
                "width": 3
              }
            }
          }
        },
        "SAI2": {
          "instances": [
            {
              "name": "SAI2",
              "base": "0x40015800",
              "irq": 91
            }
          ],
          "registers": {}
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI1",
              "base": "0x40013000",
              "irq": 59
            },
            {
              "name": "SPI2",
              "base": "0x40003800",
              "irq": 60
            },
            {
              "name": "SPI3",
              "base": "0x40003C00",
              "irq": 99
            },
            {
              "name": "SEC_SPI1",
              "base": "0x50013000"
            },
            {
              "name": "SEC_SPI2",
              "base": "0x50003800"
            },
            {
              "name": "SEC_SPI3",
              "base": "0x50003C00"
            },
            {
              "name": "OCTOSPI1",
              "base": "0x44021000",
              "irq": 76
            },
            {
              "name": "SEC_OCTOSPI1",
              "base": "0x54021000"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data register"
            },
            "CRCPR": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC polynomial register"
            },
            "RXCRCR": {
              "offset": "0x14",
              "size": 32,
              "description": "RX CRC register"
            },
            "TXCRCR": {
              "offset": "0x18",
              "size": 32,
              "description": "TX CRC register"
            }
          },
          "bits": {
            "CR1": {
              "BIDIMODE": {
                "bit": 15,
                "description": "Bidirectional data mode\n                enable"
              },
              "BIDIOE": {
                "bit": 14,
                "description": "Output enable in bidirectional\n                mode"
              },
              "CRCEN": {
                "bit": 13,
                "description": "Hardware CRC calculation\n                enable"
              },
              "CRCNEXT": {
                "bit": 12,
                "description": "CRC transfer next"
              },
              "DFF": {
                "bit": 11,
                "description": "Data frame format"
              },
              "RXONLY": {
                "bit": 10,
                "description": "Receive only"
              },
              "SSM": {
                "bit": 9,
                "description": "Software slave management"
              },
              "SSI": {
                "bit": 8,
                "description": "Internal slave select"
              },
              "LSBFIRST": {
                "bit": 7,
                "description": "Frame format"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI enable"
              },
              "BR": {
                "bit": 3,
                "description": "Baud rate control",
                "width": 3
              },
              "MSTR": {
                "bit": 2,
                "description": "Master selection"
              },
              "CPOL": {
                "bit": 1,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 0,
                "description": "Clock phase"
              }
            },
            "CR2": {
              "RXDMAEN": {
                "bit": 0,
                "description": "Rx buffer DMA enable"
              },
              "TXDMAEN": {
                "bit": 1,
                "description": "Tx buffer DMA enable"
              },
              "SSOE": {
                "bit": 2,
                "description": "SS output enable"
              },
              "NSSP": {
                "bit": 3,
                "description": "NSS pulse management"
              },
              "FRF": {
                "bit": 4,
                "description": "Frame format"
              },
              "ERRIE": {
                "bit": 5,
                "description": "Error interrupt enable"
              },
              "RXNEIE": {
                "bit": 6,
                "description": "RX buffer not empty interrupt\n                enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "Tx buffer empty interrupt\n                enable"
              },
              "DS": {
                "bit": 8,
                "description": "Data size",
                "width": 4
              },
              "FRXTH": {
                "bit": 12,
                "description": "FIFO reception threshold"
              },
              "LDMA_RX": {
                "bit": 13,
                "description": "Last DMA transfer for\n                reception"
              },
              "LDMA_TX": {
                "bit": 14,
                "description": "Last DMA transfer for\n                transmission"
              }
            },
            "SR": {
              "RXNE": {
                "bit": 0,
                "description": "Receive buffer not empty"
              },
              "TXE": {
                "bit": 1,
                "description": "Transmit buffer empty"
              },
              "CRCERR": {
                "bit": 4,
                "description": "CRC error flag"
              },
              "MODF": {
                "bit": 5,
                "description": "Mode fault"
              },
              "OVR": {
                "bit": 6,
                "description": "Overrun flag"
              },
              "BSY": {
                "bit": 7,
                "description": "Busy flag"
              },
              "TIFRFE": {
                "bit": 8,
                "description": "TI frame format error"
              },
              "FRLVL": {
                "bit": 9,
                "description": "FIFO reception level",
                "width": 2
              },
              "FTLVL": {
                "bit": 11,
                "description": "FIFO transmission level",
                "width": 2
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register",
                "width": 16
              }
            },
            "CRCPR": {
              "CRCPOLY": {
                "bit": 0,
                "description": "CRC polynomial register",
                "width": 16
              }
            },
            "RXCRCR": {
              "RxCRC": {
                "bit": 0,
                "description": "Rx CRC register",
                "width": 16
              }
            },
            "TXCRCR": {
              "TxCRC": {
                "bit": 0,
                "description": "Tx CRC register",
                "width": 16
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC",
              "base": "0x40007400"
            },
            {
              "name": "SEC_DAC",
              "base": "0x50007400"
            }
          ],
          "registers": {
            "DAC_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "DAC control register"
            },
            "DAC_SWTRGR": {
              "offset": "0x04",
              "size": 32,
              "description": "DAC software trigger register"
            },
            "DAC_DHR12R1": {
              "offset": "0x08",
              "size": 32,
              "description": "DAC channel1 12-bit right-aligned data\n            holding register"
            },
            "DAC_DHR12L1": {
              "offset": "0x0C",
              "size": 32,
              "description": "DAC channel1 12-bit left aligned data\n            holding register"
            },
            "DAC_DHR8R1": {
              "offset": "0x10",
              "size": 32,
              "description": "DAC channel1 8-bit right aligned data\n            holding register"
            },
            "DAC_DHR12R2": {
              "offset": "0x14",
              "size": 32,
              "description": "DAC channel2 12-bit right aligned data\n            holding register"
            },
            "DAC_DHR12L2": {
              "offset": "0x18",
              "size": 32,
              "description": "DAC channel2 12-bit left aligned data\n            holding register"
            },
            "DAC_DHR8R2": {
              "offset": "0x1C",
              "size": 32,
              "description": "DAC channel2 8-bit right-aligned data\n            holding register"
            },
            "DAC_DHR12RD": {
              "offset": "0x20",
              "size": 32,
              "description": "Dual DAC 12-bit right-aligned data holding\n            register"
            },
            "DAC_DHR12LD": {
              "offset": "0x24",
              "size": 32,
              "description": "DUAL DAC 12-bit left aligned data holding\n            register"
            },
            "DAC_DHR8RD": {
              "offset": "0x28",
              "size": 32,
              "description": "DUAL DAC 8-bit right aligned data holding\n            register"
            },
            "DAC_DOR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "DAC channel1 data output\n            register"
            },
            "DAC_DOR2": {
              "offset": "0x30",
              "size": 32,
              "description": "DAC channel2 data output\n            register"
            },
            "DAC_SR": {
              "offset": "0x34",
              "size": 32,
              "description": "DAC status register"
            },
            "DAC_CCR": {
              "offset": "0x38",
              "size": 32,
              "description": "DAC calibration control\n            register"
            },
            "DAC_MCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "DAC mode control register"
            },
            "DAC_SHSR1": {
              "offset": "0x40",
              "size": 32,
              "description": "DAC Sample and Hold sample time register\n            1"
            },
            "DAC_SHSR2": {
              "offset": "0x44",
              "size": 32,
              "description": "DAC Sample and Hold sample time register\n            2"
            },
            "DAC_SHHR": {
              "offset": "0x48",
              "size": 32,
              "description": "DAC Sample and Hold hold time\n            register"
            },
            "DAC_SHRR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DAC Sample and Hold refresh time\n            register"
            }
          },
          "bits": {
            "DAC_CR": {
              "EN1": {
                "bit": 0,
                "description": "DAC channel1 enable This bit is set and\n                cleared by software to enable/disable DAC\n                channel1."
              },
              "TEN1": {
                "bit": 1,
                "description": "DAC channel1 trigger\n                enable"
              },
              "TSEL10": {
                "bit": 2,
                "description": "TSEL10"
              },
              "TSEL11": {
                "bit": 3,
                "description": "TSEL11"
              },
              "TSEL12": {
                "bit": 4,
                "description": "TSEL12"
              },
              "TSEL13": {
                "bit": 5,
                "description": "TSEL13"
              },
              "WAVE1": {
                "bit": 6,
                "description": "DAC channel1 noise/triangle wave\n                generation enable These bits are set and cleared by\n                software. Note: Only used if bit TEN1 = 1 (DAC\n                channel1 trigger enabled).",
                "width": 2
              },
              "MAMP1": {
                "bit": 8,
                "description": "DAC channel1 mask/amplitude selector\n                These bits are written by software to select mask in\n                wave generation mode or amplitude in triangle\n                generation mode. = 1011: Unmask bits[11:0] of LFSR/\n                triangle amplitude equal to 4095",
                "width": 4
              },
              "DMAEN1": {
                "bit": 12,
                "description": "DAC channel1 DMA enable This bit is set\n                and cleared by software."
              },
              "DMAUDRIE1": {
                "bit": 13,
                "description": "DAC channel1 DMA Underrun Interrupt\n                enable This bit is set and cleared by\n                software."
              },
              "CEN1": {
                "bit": 14,
                "description": "DAC Channel 1 calibration enable This\n                bit is set and cleared by software to enable/disable\n                DAC channel 1 calibration, it can be written only if\n                bit EN1=0 into DAC_CR (the calibration mode can be\n                entered/exit only when the DAC channel is disabled)\n                Otherwise, the write operation is\n                ignored."
              },
              "HFSEL": {
                "bit": 15,
                "description": "HFSEL"
              },
              "EN2": {
                "bit": 16,
                "description": "DAC channel2 enable This bit is set and\n                cleared by software to enable/disable DAC\n                channel2."
              },
              "TEN2": {
                "bit": 17,
                "description": "DAC channel2 trigger\n                enable"
              },
              "TSEL20": {
                "bit": 18,
                "description": "TSEL20"
              },
              "TSEL21": {
                "bit": 19,
                "description": "TSEL21"
              },
              "TSEL22": {
                "bit": 20,
                "description": "TSEL22"
              },
              "TSEL23": {
                "bit": 21,
                "description": "TSEL23"
              },
              "WAVE2": {
                "bit": 22,
                "description": "DAC channel2 noise/triangle wave\n                generation enable These bits are set/reset by\n                software. 1x: Triangle wave generation enabled Note:\n                Only used if bit TEN2 = 1 (DAC channel2 trigger\n                enabled)",
                "width": 2
              },
              "MAMP2": {
                "bit": 24,
                "description": "DAC channel2 mask/amplitude selector\n                These bits are written by software to select mask in\n                wave generation mode or amplitude in triangle\n                generation mode. = 1011: Unmask bits[11:0] of LFSR/\n                triangle amplitude equal to 4095",
                "width": 4
              },
              "DMAEN2": {
                "bit": 28,
                "description": "DAC channel2 DMA enable This bit is set\n                and cleared by software."
              },
              "DMAUDRIE2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun interrupt\n                enable This bit is set and cleared by\n                software."
              },
              "CEN2": {
                "bit": 30,
                "description": "DAC Channel 2 calibration enable This\n                bit is set and cleared by software to enable/disable\n                DAC channel 2 calibration, it can be written only if\n                bit EN2=0 into DAC_CR (the calibration mode can be\n                entered/exit only when the DAC channel is disabled)\n                Otherwise, the write operation is\n                ignored."
              }
            },
            "DAC_SWTRGR": {
              "SWTRIG1": {
                "bit": 0,
                "description": "DAC channel1 software trigger This bit\n                is set by software to trigger the DAC in software\n                trigger mode. Note: This bit is cleared by hardware\n                (one APB1 clock cycle later) once the DAC_DHR1\n                register value has been loaded into the DAC_DOR1\n                register."
              },
              "SWTRIG2": {
                "bit": 1,
                "description": "DAC channel2 software trigger This bit\n                is set by software to trigger the DAC in software\n                trigger mode. Note: This bit is cleared by hardware\n                (one APB1 clock cycle later) once the DAC_DHR2\n                register value has been loaded into the DAC_DOR2\n                register."
              }
            },
            "DAC_DHR12R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned data\n                These bits are written by software which specifies\n                12-bit data for DAC channel1.",
                "width": 12
              }
            },
            "DAC_DHR12L1": {
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned data\n                These bits are written by software which specifies\n                12-bit data for DAC channel1.",
                "width": 12
              }
            },
            "DAC_DHR8R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned data\n                These bits are written by software which specifies\n                8-bit data for DAC channel1.",
                "width": 8
              }
            },
            "DAC_DHR12R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 12-bit right-aligned data\n                These bits are written by software which specifies\n                12-bit data for DAC channel2.",
                "width": 12
              }
            },
            "DAC_DHR12L2": {
              "DACC2DHR": {
                "bit": 4,
                "description": "DAC channel2 12-bit left-aligned data\n                These bits are written by software which specify\n                12-bit data for DAC channel2.",
                "width": 12
              }
            },
            "DAC_DHR8R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 8-bit right-aligned data\n                These bits are written by software which specifies\n                8-bit data for DAC channel2.",
                "width": 8
              }
            },
            "DAC_DHR12RD": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned data\n                These bits are written by software which specifies\n                12-bit data for DAC channel1.",
                "width": 12
              },
              "DACC2DHR": {
                "bit": 16,
                "description": "DAC channel2 12-bit right-aligned data\n                These bits are written by software which specifies\n                12-bit data for DAC channel2.",
                "width": 12
              }
            },
            "DAC_DHR12LD": {
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned data\n                These bits are written by software which specifies\n                12-bit data for DAC channel1.",
                "width": 12
              },
              "DACC2DHR": {
                "bit": 20,
                "description": "DAC channel2 12-bit left-aligned data\n                These bits are written by software which specifies\n                12-bit data for DAC channel2.",
                "width": 12
              }
            },
            "DAC_DHR8RD": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned data\n                These bits are written by software which specifies\n                8-bit data for DAC channel1.",
                "width": 8
              },
              "DACC2DHR": {
                "bit": 8,
                "description": "DAC channel2 8-bit right-aligned data\n                These bits are written by software which specifies\n                8-bit data for DAC channel2.",
                "width": 8
              }
            },
            "DAC_DOR1": {
              "DACC1DOR": {
                "bit": 0,
                "description": "DAC channel1 data output These bits are\n                read-only, they contain data output for DAC\n                channel1.",
                "width": 12
              }
            },
            "DAC_DOR2": {
              "DACC2DOR": {
                "bit": 0,
                "description": "DAC channel2 data output These bits are\n                read-only, they contain data output for DAC\n                channel2.",
                "width": 12
              }
            },
            "DAC_SR": {
              "DMAUDR1": {
                "bit": 13,
                "description": "DAC channel1 DMA underrun flag This bit\n                is set by hardware and cleared by software (by\n                writing it to 1)."
              },
              "CAL_FLAG1": {
                "bit": 14,
                "description": "DAC Channel 1 calibration offset status\n                This bit is set and cleared by hardware"
              },
              "BWST1": {
                "bit": 15,
                "description": "DAC Channel 1 busy writing sample time\n                flag This bit is systematically set just after Sample\n                & Hold mode enable and is set each time the\n                software writes the register DAC_SHSR1, It is cleared\n                by hardware when the write operation of DAC_SHSR1 is\n                complete. (It takes about 3LSI periods of\n                synchronization)."
              },
              "DMAUDR2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun flag This bit\n                is set by hardware and cleared by software (by\n                writing it to 1)."
              },
              "CAL_FLAG2": {
                "bit": 30,
                "description": "DAC Channel 2 calibration offset status\n                This bit is set and cleared by hardware"
              },
              "BWST2": {
                "bit": 31,
                "description": "DAC Channel 2 busy writing sample time\n                flag This bit is systematically set just after Sample\n                & Hold mode enable and is set each time the\n                software writes the register DAC_SHSR2, It is cleared\n                by hardware when the write operation of DAC_SHSR2 is\n                complete. (It takes about 3 LSI periods of\n                synchronization)."
              }
            },
            "DAC_CCR": {
              "OTRIM1": {
                "bit": 0,
                "description": "DAC Channel 1 offset trimming\n                value",
                "width": 5
              },
              "OTRIM2": {
                "bit": 16,
                "description": "DAC Channel 2 offset trimming\n                value",
                "width": 5
              }
            },
            "DAC_MCR": {
              "MODE1": {
                "bit": 0,
                "description": "DAC Channel 1 mode These bits can be\n                written only when the DAC is disabled and not in the\n                calibration mode (when bit EN1=0 and bit CEN1 =0 in\n                the DAC_CR register). If EN1=1 or CEN1 =1 the write\n                operation is ignored. They can be set and cleared by\n                software to select the DAC Channel 1 mode: DAC\n                Channel 1 in normal Mode DAC Channel 1 in sample\n                &amp; hold mode",
                "width": 3
              },
              "MODE2": {
                "bit": 16,
                "description": "DAC Channel 2 mode These bits can be\n                written only when the DAC is disabled and not in the\n                calibration mode (when bit EN2=0 and bit CEN2 =0 in\n                the DAC_CR register). If EN2=1 or CEN2 =1 the write\n                operation is ignored. They can be set and cleared by\n                software to select the DAC Channel 2 mode: DAC\n                Channel 2 in normal Mode DAC Channel 2 in sample\n                &amp; hold mode",
                "width": 3
              }
            },
            "DAC_SHSR1": {
              "TSAMPLE1": {
                "bit": 0,
                "description": "DAC Channel 1 sample Time (only valid in\n                sample &amp; hold mode) These bits can be written\n                when the DAC channel1 is disabled or also during\n                normal operation. in the latter case, the write can\n                be done only when BWSTx of DAC_SR register is low, If\n                BWSTx=1, the write operation is\n                ignored.",
                "width": 10
              }
            },
            "DAC_SHSR2": {
              "TSAMPLE2": {
                "bit": 0,
                "description": "DAC Channel 2 sample Time (only valid in\n                sample &amp; hold mode) These bits can be written\n                when the DAC channel2 is disabled or also during\n                normal operation. in the latter case, the write can\n                be done only when BWSTx of DAC_SR register is low, if\n                BWSTx=1, the write operation is\n                ignored.",
                "width": 10
              }
            },
            "DAC_SHHR": {
              "THOLD1": {
                "bit": 0,
                "description": "DAC Channel 1 hold Time (only valid in\n                sample &amp; hold mode) Hold time= (THOLD[9:0]) x\n                T LSI",
                "width": 10
              },
              "THOLD2": {
                "bit": 16,
                "description": "DAC Channel 2 hold time (only valid in\n                sample &amp; hold mode). Hold time= (THOLD[9:0])\n                x T LSI",
                "width": 10
              }
            },
            "DAC_SHRR": {
              "TREFRESH1": {
                "bit": 0,
                "description": "DAC Channel 1 refresh Time (only valid\n                in sample &amp; hold mode) Refresh time=\n                (TREFRESH[7:0]) x T LSI",
                "width": 8
              },
              "TREFRESH2": {
                "bit": 16,
                "description": "DAC Channel 2 refresh Time (only valid\n                in sample &amp; hold mode) Refresh time=\n                (TREFRESH[7:0]) x T LSI",
                "width": 8
              }
            }
          }
        },
        "OPAMP": {
          "instances": [
            {
              "name": "OPAMP",
              "base": "0x40007800"
            }
          ],
          "registers": {
            "OPAMP1_CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "OPAMP1 control/status register"
            },
            "OPAMP1_OTR": {
              "offset": "0x04",
              "size": 32,
              "description": "OPAMP1 offset trimming register in normal\n            mode"
            },
            "OPAMP1_LPOTR": {
              "offset": "0x08",
              "size": 32,
              "description": "OPAMP1 offset trimming register in low-powe mode"
            },
            "OPAMP2_CRS": {
              "offset": "0x10",
              "size": 32,
              "description": "OPAMP2 control/status register"
            },
            "OPAMP2_OTR": {
              "offset": "0x14",
              "size": 32,
              "description": "OPAMP2 offset trimming register in normal\n            mode"
            },
            "OPAMP2_LPOTR": {
              "offset": "0x18",
              "size": 32,
              "description": "OPAMP2 offset trimming register in low-power\n            mode"
            }
          },
          "bits": {
            "OPAMP1_CSR": {
              "OPAEN": {
                "bit": 0,
                "description": "Operational amplifier Enable"
              },
              "OPALPM": {
                "bit": 1,
                "description": "Operational amplifier Low Power Mode"
              },
              "OPAMODE": {
                "bit": 2,
                "description": "Operational amplifier PGA mode",
                "width": 2
              },
              "PGA_GAIN": {
                "bit": 4,
                "description": "Operational amplifier Programmable amplifier gain value",
                "width": 2
              },
              "VM_SEL": {
                "bit": 8,
                "description": "inverting input selection",
                "width": 2
              },
              "VP_SEL": {
                "bit": 10,
                "description": "non inverted input selection"
              },
              "CALON": {
                "bit": 12,
                "description": "calibration mode enable"
              },
              "CALSEL": {
                "bit": 13,
                "description": "calibration selection"
              },
              "USERTRIM": {
                "bit": 14,
                "description": "User trimming enable"
              },
              "CALOUT": {
                "bit": 15,
                "description": "Operational amplifier calibration\n                output"
              },
              "OPA_RANGE": {
                "bit": 31,
                "description": "Operational amplifier power supply range for stability"
              }
            },
            "OPAMP1_OTR": {
              "TRIMOFFSETN": {
                "bit": 0,
                "description": "Trim for NMOS differential\n                pairs",
                "width": 5
              },
              "TRIMOFFSETP": {
                "bit": 8,
                "description": "Trim for PMOS differential\n                pairs",
                "width": 5
              }
            },
            "OPAMP1_LPOTR": {
              "TRIMLPOFFSETN": {
                "bit": 0,
                "description": "Trim for NMOS differential\n                pairs",
                "width": 5
              },
              "TRIMLPOFFSETP": {
                "bit": 8,
                "description": "Trim for PMOS differential\n                pairs",
                "width": 5
              }
            },
            "OPAMP2_CRS": {
              "OPAEN": {
                "bit": 0,
                "description": "Operational amplifier Enable"
              },
              "OPALPM": {
                "bit": 1,
                "description": "Operational amplifier Low Power Mode"
              },
              "OPAMODE": {
                "bit": 2,
                "description": "Operational amplifier PGA mode",
                "width": 2
              },
              "PGA_GAIN": {
                "bit": 4,
                "description": "Operational amplifier Programmable amplifier gain value",
                "width": 2
              },
              "VM_SEL": {
                "bit": 8,
                "description": "inverting input selection",
                "width": 2
              },
              "VP_SEL": {
                "bit": 10,
                "description": "non inverted input selection"
              },
              "CALON": {
                "bit": 12,
                "description": "calibration mode enable"
              },
              "CALSEL": {
                "bit": 13,
                "description": "calibration selection"
              },
              "USERTRIM": {
                "bit": 14,
                "description": "User trimming enable"
              },
              "CALOUT": {
                "bit": 15,
                "description": "Operational amplifier calibration\n                output"
              }
            },
            "OPAMP2_OTR": {
              "TRIMOFFSETN": {
                "bit": 0,
                "description": "Trim for NMOS differential\n                pairs",
                "width": 5
              },
              "TRIMOFFSETP": {
                "bit": 8,
                "description": "Trim for PMOS differential\n                pairs",
                "width": 5
              }
            },
            "OPAMP2_LPOTR": {
              "TRIMLPOFFSETN": {
                "bit": 0,
                "description": "Trim for NMOS differential\n                pairs",
                "width": 5
              },
              "TRIMLPOFFSETP": {
                "bit": 8,
                "description": "Trim for PMOS differential\n                pairs",
                "width": 5
              }
            }
          }
        },
        "CRYPTO": {
          "instances": [
            {
              "name": "AES",
              "base": "0x420C0000",
              "irq": 93
            },
            {
              "name": "SEC_AES",
              "base": "0x520C0000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "DINR": {
              "offset": "0x08",
              "size": 32,
              "description": "data input register"
            },
            "DOUTR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data output register"
            },
            "KEYR0": {
              "offset": "0x10",
              "size": 32,
              "description": "key register 0"
            },
            "KEYR1": {
              "offset": "0x14",
              "size": 32,
              "description": "key register 1"
            },
            "KEYR2": {
              "offset": "0x18",
              "size": 32,
              "description": "key register 2"
            },
            "KEYR3": {
              "offset": "0x1C",
              "size": 32,
              "description": "key register 3"
            },
            "IVR0": {
              "offset": "0x20",
              "size": 32,
              "description": "initialization vector register\n            0"
            },
            "IVR1": {
              "offset": "0x24",
              "size": 32,
              "description": "initialization vector register\n            1"
            },
            "IVR2": {
              "offset": "0x28",
              "size": 32,
              "description": "initialization vector register\n            2"
            },
            "IVR3": {
              "offset": "0x2C",
              "size": 32,
              "description": "initialization vector register\n            3"
            },
            "KEYR4": {
              "offset": "0x30",
              "size": 32,
              "description": "key register 4"
            },
            "KEYR5": {
              "offset": "0x34",
              "size": 32,
              "description": "key register 5"
            },
            "KEYR6": {
              "offset": "0x38",
              "size": 32,
              "description": "key register 6"
            },
            "KEYR7": {
              "offset": "0x3C",
              "size": 32,
              "description": "key register 7"
            },
            "SUSP0R": {
              "offset": "0x40",
              "size": 32,
              "description": "AES suspend register 0"
            },
            "SUSP1R": {
              "offset": "0x44",
              "size": 32,
              "description": "AES suspend register 1"
            },
            "SUSP2R": {
              "offset": "0x48",
              "size": 32,
              "description": "AES suspend register 2"
            },
            "SUSP3R": {
              "offset": "0x4C",
              "size": 32,
              "description": "AES suspend register 3"
            },
            "SUSP4R": {
              "offset": "0x50",
              "size": 32,
              "description": "AES suspend register 4"
            },
            "SUSP5R": {
              "offset": "0x54",
              "size": 32,
              "description": "AES suspend register 5"
            },
            "SUSP6R": {
              "offset": "0x58",
              "size": 32,
              "description": "AES suspend register 6"
            },
            "SUSP7R": {
              "offset": "0x5C",
              "size": 32,
              "description": "AES suspend register 7"
            }
          },
          "bits": {
            "CR": {
              "NPBLB": {
                "bit": 20,
                "description": "Number of padding bytes in last block of\n                payload",
                "width": 4
              },
              "KEYSIZE": {
                "bit": 18,
                "description": "Key size selection"
              },
              "CHMOD2": {
                "bit": 16,
                "description": "AES chaining mode Bit2"
              },
              "GCMPH": {
                "bit": 13,
                "description": "Used only for GCM, CCM and GMAC\n                algorithms and has no effect when other algorithms\n                are selected",
                "width": 2
              },
              "DMAOUTEN": {
                "bit": 12,
                "description": "Enable DMA management of data output\n                phase"
              },
              "DMAINEN": {
                "bit": 11,
                "description": "Enable DMA management of data input\n                phase"
              },
              "ERRIE": {
                "bit": 10,
                "description": "Error interrupt enable"
              },
              "CCFIE": {
                "bit": 9,
                "description": "CCF flag interrupt enable"
              },
              "ERRC": {
                "bit": 8,
                "description": "Error clear"
              },
              "CCFC": {
                "bit": 7,
                "description": "Computation Complete Flag\n                Clear"
              },
              "CHMOD": {
                "bit": 5,
                "description": "AES chaining mode selection Bit1\n                Bit0",
                "width": 2
              },
              "MODE": {
                "bit": 3,
                "description": "AES operating mode",
                "width": 2
              },
              "DATATYPE": {
                "bit": 1,
                "description": "Data type selection (for data in and\n                data out to/from the cryptographic\n                block)",
                "width": 2
              },
              "EN": {
                "bit": 0,
                "description": "AES enable"
              }
            },
            "SR": {
              "BUSY": {
                "bit": 3,
                "description": "Busy flag"
              },
              "WRERR": {
                "bit": 2,
                "description": "Write error flag"
              },
              "RDERR": {
                "bit": 1,
                "description": "Read error flag"
              },
              "CCF": {
                "bit": 0,
                "description": "Computation complete flag"
              }
            },
            "DINR": {
              "DIN": {
                "bit": 0,
                "description": "Data Input Register",
                "width": 32
              }
            },
            "DOUTR": {
              "DOUT": {
                "bit": 0,
                "description": "Data output register",
                "width": 32
              }
            },
            "KEYR0": {
              "KEY": {
                "bit": 0,
                "description": "Cryptographic key, bits[31:0]",
                "width": 32
              }
            },
            "KEYR1": {
              "KEY": {
                "bit": 0,
                "description": "Cryptographic key,\n                bits [63:32])",
                "width": 32
              }
            },
            "KEYR2": {
              "KEY": {
                "bit": 0,
                "description": "Cryptographic key,\n                bits [95:64])",
                "width": 32
              }
            },
            "KEYR3": {
              "KEY": {
                "bit": 0,
                "description": "Cryptographic key, bits\n                [127:96])",
                "width": 32
              }
            },
            "IVR0": {
              "IVI": {
                "bit": 0,
                "description": "initialization vector register (LSB IVR\n                [31:0])",
                "width": 32
              }
            },
            "IVR1": {
              "IVI": {
                "bit": 0,
                "description": "Initialization Vector Register (IVR\n                [63:32])",
                "width": 32
              }
            },
            "IVR2": {
              "IVI": {
                "bit": 0,
                "description": "Initialization Vector Register (IVR\n                [95:64])",
                "width": 32
              }
            },
            "IVR3": {
              "IVI": {
                "bit": 0,
                "description": "Initialization Vector Register (MSB IVR\n                [127:96])",
                "width": 32
              }
            },
            "KEYR4": {
              "KEY": {
                "bit": 0,
                "description": "Cryptographic key, bits\n                [159:128])",
                "width": 32
              }
            },
            "KEYR5": {
              "KEY": {
                "bit": 0,
                "description": "Cryptographic key, bits\n                [191:160])",
                "width": 32
              }
            },
            "KEYR6": {
              "KEY": {
                "bit": 0,
                "description": "Cryptographic key, bits\n                [223:192])",
                "width": 32
              }
            },
            "KEYR7": {
              "KEY": {
                "bit": 0,
                "description": "Cryptographic key, bits\n                [255:224])",
                "width": 32
              }
            },
            "SUSP0R": {
              "AES_SUSP0R": {
                "bit": 0,
                "description": "AES suspend register 0",
                "width": 32
              }
            },
            "SUSP1R": {
              "AES_SUSP1R": {
                "bit": 0,
                "description": "AES suspend register 1",
                "width": 32
              }
            },
            "SUSP2R": {
              "AES_SUSP2R": {
                "bit": 0,
                "description": "AES suspend register 2",
                "width": 32
              }
            },
            "SUSP3R": {
              "AES_SUSP3R": {
                "bit": 0,
                "description": "AES suspend register 3",
                "width": 32
              }
            },
            "SUSP4R": {
              "AES_SUSP4R": {
                "bit": 0,
                "description": "AES suspend register 4",
                "width": 32
              }
            },
            "SUSP5R": {
              "AES_SUSP5R": {
                "bit": 0,
                "description": "AES suspend register 5",
                "width": 32
              }
            },
            "SUSP6R": {
              "AES_SUSP6R": {
                "bit": 0,
                "description": "AES suspend register 6",
                "width": 32
              }
            },
            "SUSP7R": {
              "AES_SUSP7R": {
                "bit": 0,
                "description": "AES suspend register 7",
                "width": 32
              }
            }
          }
        },
        "PKA": {
          "instances": [
            {
              "name": "PKA",
              "base": "0x420C2000",
              "irq": 97
            }
          ],
          "registers": {
            "PKA_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "PKA control register"
            },
            "PKA_SR": {
              "offset": "0x04",
              "size": 32,
              "description": "PKA status register"
            },
            "PKA_CLRFR": {
              "offset": "0x08",
              "size": 32,
              "description": "PKA clear flag register"
            }
          },
          "bits": {
            "PKA_CR": {
              "EN": {
                "bit": 0,
                "description": "PKA Enable"
              },
              "START": {
                "bit": 1,
                "description": "Start the operation"
              },
              "MODE": {
                "bit": 8,
                "description": "PKA operation code",
                "width": 6
              },
              "PROCENDIE": {
                "bit": 17,
                "description": "End of operation interrupt enable"
              },
              "RAMERRIE": {
                "bit": 19,
                "description": "RAM error interrupt enable"
              },
              "ADDRERRIE": {
                "bit": 20,
                "description": "Address error interrupt enable"
              }
            },
            "PKA_SR": {
              "BUSY": {
                "bit": 16,
                "description": "PKA operation in progress"
              },
              "PROCENDF": {
                "bit": 17,
                "description": "PKA end of operation flag"
              },
              "RAMERRF": {
                "bit": 19,
                "description": "PKA ram error flag"
              },
              "ADDRERRF": {
                "bit": 20,
                "description": "address er flag"
              }
            },
            "PKA_CLRFR": {
              "PROCENDFC": {
                "bit": 17,
                "description": "clear PKA end of operation flag"
              },
              "RAMERRFC": {
                "bit": 19,
                "description": "CLEAR PKA RAM ERROR FLAG"
              },
              "ADDRERRFC": {
                "bit": 20,
                "description": "clear address error flag"
              }
            }
          }
        },
        "OTFDEC1": {
          "instances": [
            {
              "name": "OTFDEC1",
              "base": "0x420C5000",
              "irq": 108
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "OTFDEC control register"
            },
            "R1CFGR": {
              "offset": "0x20",
              "size": 32,
              "description": "OTFDEC region x configuration\n            register"
            },
            "R2CFGR": {
              "offset": "0x50",
              "size": 32,
              "description": "OTFDEC region x configuration\n            register"
            },
            "R3CFGR": {
              "offset": "0x80",
              "size": 32,
              "description": "OTFDEC region x configuration\n            register"
            },
            "R4CFGR": {
              "offset": "0xB0",
              "size": 32,
              "description": "OTFDEC region x configuration\n            register"
            },
            "R1STARTADDR": {
              "offset": "0x24",
              "size": 32,
              "description": "OTFDEC region x start address\n            register"
            },
            "R2STARTADDR": {
              "offset": "0x54",
              "size": 32,
              "description": "OTFDEC region x start address\n            register"
            },
            "R3STARTADDR": {
              "offset": "0x84",
              "size": 32,
              "description": "OTFDEC region x start address\n            register"
            },
            "R4STARTADDR": {
              "offset": "0xB4",
              "size": 32,
              "description": "OTFDEC region x start address\n            register"
            },
            "R1ENDADDR": {
              "offset": "0x28",
              "size": 32,
              "description": "OTFDEC region x end address\n            register"
            },
            "R2ENDADDR": {
              "offset": "0x58",
              "size": 32,
              "description": "OTFDEC region x end address\n            register"
            },
            "R3ENDADDR": {
              "offset": "0x88",
              "size": 32,
              "description": "OTFDEC region x end address\n            register"
            },
            "R4ENDADDR": {
              "offset": "0xB8",
              "size": 32,
              "description": "OTFDEC region x end address\n            register"
            },
            "R1NONCER0": {
              "offset": "0x2C",
              "size": 32,
              "description": "OTFDEC region x nonce register\n            0"
            },
            "R2NONCER0": {
              "offset": "0x5C",
              "size": 32,
              "description": "OTFDEC region x nonce register\n            0"
            },
            "R3NONCER0": {
              "offset": "0x8C",
              "size": 32,
              "description": "OTFDEC region x nonce register\n            0"
            },
            "R4NONCER0": {
              "offset": "0xBC",
              "size": 32,
              "description": "OTFDEC region x nonce register\n            0"
            },
            "R1NONCER1": {
              "offset": "0x30",
              "size": 32,
              "description": "OTFDEC region x nonce register\n            1"
            },
            "R2NONCER1": {
              "offset": "0x60",
              "size": 32,
              "description": "OTFDEC region x nonce register\n            1"
            },
            "R3NONCER1": {
              "offset": "0x90",
              "size": 32,
              "description": "OTFDEC region x nonce register\n            1"
            },
            "R4NONCER1": {
              "offset": "0xC0",
              "size": 32,
              "description": "OTFDEC region x nonce register\n            1"
            },
            "R1KEYR0": {
              "offset": "0x34",
              "size": 32,
              "description": "OTFDEC region x key register 0"
            },
            "R2KEYR0": {
              "offset": "0x64",
              "size": 32,
              "description": "OTFDEC region x key register 0"
            },
            "R3KEYR0": {
              "offset": "0x94",
              "size": 32,
              "description": "OTFDEC region x key register 0"
            },
            "R4KEYR0": {
              "offset": "0xC4",
              "size": 32,
              "description": "OTFDEC region x key register 0"
            },
            "R1KEYR1": {
              "offset": "0x38",
              "size": 32,
              "description": "OTFDEC region x key register 1"
            },
            "R2KEYR1": {
              "offset": "0x68",
              "size": 32,
              "description": "OTFDEC region x key register 1"
            },
            "R3KEYR1": {
              "offset": "0x98",
              "size": 32,
              "description": "OTFDEC region x key register 1"
            },
            "R4KEYR1": {
              "offset": "0xC8",
              "size": 32,
              "description": "OTFDEC region x key register 1"
            },
            "R1KEYR2": {
              "offset": "0x3C",
              "size": 32,
              "description": "OTFDEC region x key register 2"
            },
            "R2KEYR2": {
              "offset": "0x6C",
              "size": 32,
              "description": "OTFDEC region x key register 2"
            },
            "R3KEYR2": {
              "offset": "0x9C",
              "size": 32,
              "description": "OTFDEC region x key register 2"
            },
            "R4KEYR2": {
              "offset": "0xCC",
              "size": 32,
              "description": "OTFDEC region x key register 2"
            },
            "R1KEYR3": {
              "offset": "0x40",
              "size": 32,
              "description": "OTFDEC region x key register 3"
            },
            "R2KEYR3": {
              "offset": "0x70",
              "size": 32,
              "description": "OTFDEC region x key register 3"
            },
            "R3KEYR3": {
              "offset": "0xA0",
              "size": 32,
              "description": "OTFDEC region x key register 3"
            },
            "R4KEYR3": {
              "offset": "0xD0",
              "size": 32,
              "description": "OTFDEC region x key register 3"
            },
            "ISR": {
              "offset": "0x300",
              "size": 32,
              "description": "OTFDEC interrupt status\n            register"
            },
            "ICR": {
              "offset": "0x304",
              "size": 32,
              "description": "OTFDEC interrupt clear\n            register"
            },
            "IER": {
              "offset": "0x308",
              "size": 32,
              "description": "OTFDEC interrupt enable\n            register"
            }
          },
          "bits": {
            "CR": {
              "ENC": {
                "bit": 0,
                "description": "Encryption mode bit"
              }
            },
            "R1CFGR": {
              "REG_EN": {
                "bit": 0,
                "description": "region on-the-fly decryption\n                enable"
              },
              "CONFIGLOCK": {
                "bit": 1,
                "description": "region config lock"
              },
              "KEYLOCK": {
                "bit": 2,
                "description": "region key lock"
              },
              "MODE": {
                "bit": 4,
                "description": "operating mode",
                "width": 2
              },
              "KEYCRC": {
                "bit": 8,
                "description": "region key 8-bit CRC",
                "width": 8
              },
              "REGx_VERSION": {
                "bit": 16,
                "description": "region firmware version",
                "width": 16
              }
            },
            "R2CFGR": {
              "REG_EN": {
                "bit": 0,
                "description": "region on-the-fly decryption\n                enable"
              },
              "CONFIGLOCK": {
                "bit": 1,
                "description": "region config lock"
              },
              "KEYLOCK": {
                "bit": 2,
                "description": "region key lock"
              },
              "MODE": {
                "bit": 4,
                "description": "operating mode",
                "width": 2
              },
              "KEYCRC": {
                "bit": 8,
                "description": "region key 8-bit CRC",
                "width": 8
              },
              "REGx_VERSION": {
                "bit": 16,
                "description": "region firmware version",
                "width": 16
              }
            },
            "R3CFGR": {
              "REG_EN": {
                "bit": 0,
                "description": "region on-the-fly decryption\n                enable"
              },
              "CONFIGLOCK": {
                "bit": 1,
                "description": "region config lock"
              },
              "KEYLOCK": {
                "bit": 2,
                "description": "region key lock"
              },
              "MODE": {
                "bit": 4,
                "description": "operating mode",
                "width": 2
              },
              "KEYCRC": {
                "bit": 8,
                "description": "region key 8-bit CRC",
                "width": 8
              },
              "REGx_VERSION": {
                "bit": 16,
                "description": "region firmware version",
                "width": 16
              }
            },
            "R4CFGR": {
              "REG_EN": {
                "bit": 0,
                "description": "region on-the-fly decryption\n                enable"
              },
              "CONFIGLOCK": {
                "bit": 1,
                "description": "region config lock"
              },
              "KEYLOCK": {
                "bit": 2,
                "description": "region key lock"
              },
              "MODE": {
                "bit": 4,
                "description": "operating mode",
                "width": 2
              },
              "KEYCRC": {
                "bit": 8,
                "description": "region key 8-bit CRC",
                "width": 8
              },
              "REGx_VERSION": {
                "bit": 16,
                "description": "region firmware version",
                "width": 16
              }
            },
            "R1STARTADDR": {
              "REGx_START_ADDR": {
                "bit": 0,
                "description": "Region AXI start address",
                "width": 32
              }
            },
            "R2STARTADDR": {
              "REGx_START_ADDR": {
                "bit": 0,
                "description": "Region AXI start address",
                "width": 32
              }
            },
            "R3STARTADDR": {
              "REGx_START_ADDR": {
                "bit": 0,
                "description": "Region AXI start address",
                "width": 32
              }
            },
            "R4STARTADDR": {
              "REGx_START_ADDR": {
                "bit": 0,
                "description": "Region AXI start address",
                "width": 32
              }
            },
            "R1ENDADDR": {
              "REGx_END_ADDR": {
                "bit": 0,
                "description": "Region AXI end address",
                "width": 32
              }
            },
            "R2ENDADDR": {
              "REGx_END_ADDR": {
                "bit": 0,
                "description": "Region AXI end address",
                "width": 32
              }
            },
            "R3ENDADDR": {
              "REGx_END_ADDR": {
                "bit": 0,
                "description": "Region AXI end address",
                "width": 32
              }
            },
            "R4ENDADDR": {
              "REGx_END_ADDR": {
                "bit": 0,
                "description": "Region AXI end address",
                "width": 32
              }
            },
            "R1NONCER0": {
              "REGx_NONCE": {
                "bit": 0,
                "description": "REGx_NONCE",
                "width": 32
              }
            },
            "R2NONCER0": {
              "REGx_NONCE": {
                "bit": 0,
                "description": "REGx_NONCE",
                "width": 32
              }
            },
            "R3NONCER0": {
              "REGx_NONCE": {
                "bit": 0,
                "description": "REGx_NONCE",
                "width": 32
              }
            },
            "R4NONCER0": {
              "REGx_NONCE": {
                "bit": 0,
                "description": "REGx_NONCE",
                "width": 32
              }
            },
            "R1NONCER1": {
              "REGx_NONCE": {
                "bit": 0,
                "description": "Region nonce",
                "width": 32
              }
            },
            "R2NONCER1": {
              "REGx_NONCE": {
                "bit": 0,
                "description": "Region nonce, bits\n                [63:32]REGx_NONCE[63:32]",
                "width": 32
              }
            },
            "R3NONCER1": {
              "REGx_NONCE": {
                "bit": 0,
                "description": "REGx_NONCE",
                "width": 32
              }
            },
            "R4NONCER1": {
              "REGx_NONCE": {
                "bit": 0,
                "description": "REGx_NONCE",
                "width": 32
              }
            },
            "R1KEYR0": {
              "REGx_KEY": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "R2KEYR0": {
              "REGx_KEY": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "R3KEYR0": {
              "REGx_KEY": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "R4KEYR0": {
              "REGx_KEY": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "R1KEYR1": {
              "REGx_KEY": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "R2KEYR1": {
              "REGx_KEY": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "R3KEYR1": {
              "REGx_KEY": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "R4KEYR1": {
              "REGx_KEY": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "R1KEYR2": {
              "REGx_KEY": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "R2KEYR2": {
              "REGx_KEY_": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "R3KEYR2": {
              "REGx_KEY": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "R4KEYR2": {
              "REGx_KEY": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "R1KEYR3": {
              "REGx_KEY": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "R2KEYR3": {
              "REGx_KEY": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "R3KEYR3": {
              "REGx_KEY": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "R4KEYR3": {
              "REGx_KEY": {
                "bit": 0,
                "description": "REGx_KEY",
                "width": 32
              }
            },
            "ISR": {
              "SEIF": {
                "bit": 0,
                "description": "Security Error Interrupt Flag\n                status"
              },
              "XONEIF": {
                "bit": 1,
                "description": "Execute-only execute-Never Error\n                Interrupt Flag status"
              },
              "KEIF": {
                "bit": 2,
                "description": "Key Error Interrupt Flag\n                status"
              }
            },
            "ICR": {
              "SEIF": {
                "bit": 0,
                "description": "SEIF"
              },
              "XONEIF": {
                "bit": 1,
                "description": "Execute-only execute-Never Error\n                Interrupt Flag clear"
              },
              "KEIF": {
                "bit": 2,
                "description": "KEIF"
              }
            },
            "IER": {
              "SEIE": {
                "bit": 0,
                "description": "Security Error Interrupt\n                Enable"
              },
              "XONEIE": {
                "bit": 1,
                "description": "XONEIE"
              },
              "KEIE": {
                "bit": 2,
                "description": "KEIE"
              }
            }
          }
        },
        "SYSCFG": {
          "instances": [
            {
              "name": "SYSCFG",
              "base": "0x40010000"
            }
          ],
          "registers": {
            "SECCFGR": {
              "offset": "0x00",
              "size": 32,
              "description": "SYSCFG secure configuration\n            register"
            },
            "CFGR1": {
              "offset": "0x04",
              "size": 32,
              "description": "configuration register 1"
            },
            "FPUIMR": {
              "offset": "0x08",
              "size": 32,
              "description": "FPU interrupt mask register"
            },
            "CNSLCKR": {
              "offset": "0x0C",
              "size": 32,
              "description": "SYSCFG CPU non-secure lock\n            register"
            },
            "CSLOCKR": {
              "offset": "0x10",
              "size": 32,
              "description": "SYSCFG CPU secure lock\n            register"
            },
            "SCSR": {
              "offset": "0x18",
              "size": 32,
              "description": "SCSR"
            },
            "CFGR2": {
              "offset": "0x14",
              "size": 32,
              "description": "CFGR2"
            },
            "SWPR": {
              "offset": "0x20",
              "size": 32,
              "description": "SWPR"
            },
            "SKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "SKR"
            },
            "SWPR2": {
              "offset": "0x24",
              "size": 32,
              "description": "SWPR2"
            },
            "RSSCMDR": {
              "offset": "0x2C",
              "size": 32,
              "description": "RSSCMDR"
            }
          },
          "bits": {
            "SECCFGR": {
              "SRAM2SEC": {
                "bit": 2,
                "description": "SRAM2 security"
              },
              "CLASSBSEC": {
                "bit": 1,
                "description": "ClassB security"
              },
              "SYSCFGSEC": {
                "bit": 0,
                "description": "SYSCFG clock control\n                security"
              },
              "FPUSEC": {
                "bit": 3,
                "description": "FPUSEC"
              }
            },
            "CFGR1": {
              "I2C4_FMP": {
                "bit": 23,
                "description": "I2C4_FMP"
              },
              "I2C3_FMP": {
                "bit": 22,
                "description": "I2C3 Fast-mode Plus driving capability\n                activation"
              },
              "I2C2_FMP": {
                "bit": 21,
                "description": "I2C2 Fast-mode Plus driving capability\n                activation"
              },
              "I2C1_FMP": {
                "bit": 20,
                "description": "I2C1 Fast-mode Plus driving capability\n                activation"
              },
              "I2C_PB9_FMP": {
                "bit": 19,
                "description": "Fast-mode Plus (Fm+) driving capability\n                activation on PB9"
              },
              "I2C_PB8_FMP": {
                "bit": 18,
                "description": "Fast-mode Plus (Fm+) driving capability\n                activation on PB8"
              },
              "I2C_PB7_FMP": {
                "bit": 17,
                "description": "Fast-mode Plus (Fm+) driving capability\n                activation on PB7"
              },
              "I2C_PB6_FMP": {
                "bit": 16,
                "description": "Fast-mode Plus (Fm+) driving capability\n                activation on PB6"
              },
              "BOOSTEN": {
                "bit": 8,
                "description": "I/O analog switch voltage booster\n                enable"
              },
              "ANASWVDD": {
                "bit": 9,
                "description": "GPIO analog switch control voltage\n                selection"
              }
            },
            "FPUIMR": {
              "FPU_IE": {
                "bit": 0,
                "description": "Floating point unit interrupts enable\n                bits",
                "width": 6
              }
            },
            "CNSLCKR": {
              "LOCKNSVTOR": {
                "bit": 0,
                "description": "VTOR_NS register lock"
              },
              "LOCKNSMPU": {
                "bit": 1,
                "description": "Non-secure MPU registers\n                lock"
              }
            },
            "CSLOCKR": {
              "LOCKSVTAIRCR": {
                "bit": 0,
                "description": "LOCKSVTAIRCR"
              },
              "LOCKSMPU": {
                "bit": 1,
                "description": "LOCKSMPU"
              },
              "LOCKSAU": {
                "bit": 2,
                "description": "LOCKSAU"
              }
            },
            "SCSR": {
              "SRAM2BSY": {
                "bit": 1,
                "description": "SRAM2 busy by erase\n                operation"
              },
              "SRAM2ER": {
                "bit": 0,
                "description": "SRAM2 Erase"
              }
            },
            "CFGR2": {
              "SPF": {
                "bit": 8,
                "description": "SRAM2 parity error flag"
              },
              "ECCL": {
                "bit": 3,
                "description": "ECC Lock"
              },
              "PVDL": {
                "bit": 2,
                "description": "PVD lock enable bit"
              },
              "SPL": {
                "bit": 1,
                "description": "SRAM2 parity lock bit"
              },
              "CLL": {
                "bit": 0,
                "description": "LOCKUP (hardfault) output enable\n                bit"
              }
            },
            "SWPR": {
              "P31WP": {
                "bit": 31,
                "description": "SRAM2 page 31 write\n                protection"
              },
              "P30WP": {
                "bit": 30,
                "description": "P30WP"
              },
              "P29WP": {
                "bit": 29,
                "description": "P29WP"
              },
              "P28WP": {
                "bit": 28,
                "description": "P28WP"
              },
              "P27WP": {
                "bit": 27,
                "description": "P27WP"
              },
              "P26WP": {
                "bit": 26,
                "description": "P26WP"
              },
              "P25WP": {
                "bit": 25,
                "description": "P25WP"
              },
              "P24WP": {
                "bit": 24,
                "description": "P24WP"
              },
              "P23WP": {
                "bit": 23,
                "description": "P23WP"
              },
              "P22WP": {
                "bit": 22,
                "description": "P22WP"
              },
              "P21WP": {
                "bit": 21,
                "description": "P21WP"
              },
              "P20WP": {
                "bit": 20,
                "description": "P20WP"
              },
              "P19WP": {
                "bit": 19,
                "description": "P19WP"
              },
              "P18WP": {
                "bit": 18,
                "description": "P18WP"
              },
              "P17WP": {
                "bit": 17,
                "description": "P17WP"
              },
              "P16WP": {
                "bit": 16,
                "description": "P16WP"
              },
              "P15WP": {
                "bit": 15,
                "description": "P15WP"
              },
              "P14WP": {
                "bit": 14,
                "description": "P14WP"
              },
              "P13WP": {
                "bit": 13,
                "description": "P13WP"
              },
              "P12WP": {
                "bit": 12,
                "description": "P12WP"
              },
              "P11WP": {
                "bit": 11,
                "description": "P11WP"
              },
              "P10WP": {
                "bit": 10,
                "description": "P10WP"
              },
              "P9WP": {
                "bit": 9,
                "description": "P9WP"
              },
              "P8WP": {
                "bit": 8,
                "description": "P8WP"
              },
              "P7WP": {
                "bit": 7,
                "description": "P7WP"
              },
              "P6WP": {
                "bit": 6,
                "description": "P6WP"
              },
              "P5WP": {
                "bit": 5,
                "description": "P5WP"
              },
              "P4WP": {
                "bit": 4,
                "description": "P4WP"
              },
              "P3WP": {
                "bit": 3,
                "description": "P3WP"
              },
              "P2WP": {
                "bit": 2,
                "description": "P2WP"
              },
              "P1WP": {
                "bit": 1,
                "description": "P1WP"
              },
              "P0WP": {
                "bit": 0,
                "description": "P0WP"
              }
            },
            "SKR": {
              "KEY": {
                "bit": 0,
                "description": "SRAM2 write protection key for software\n                erase",
                "width": 8
              }
            },
            "SWPR2": {
              "P32WP": {
                "bit": 0,
                "description": "P32WP"
              },
              "P33WP": {
                "bit": 1,
                "description": "P33WP"
              },
              "P34WP": {
                "bit": 2,
                "description": "P34WP"
              },
              "P35WP": {
                "bit": 3,
                "description": "P35WP"
              },
              "P36WP": {
                "bit": 4,
                "description": "P36WP"
              },
              "P37WP": {
                "bit": 5,
                "description": "P37WP"
              },
              "P38WP": {
                "bit": 6,
                "description": "P38WP"
              },
              "P39WP": {
                "bit": 7,
                "description": "P39WP"
              },
              "P40WP": {
                "bit": 8,
                "description": "P40WP"
              },
              "P41WP": {
                "bit": 9,
                "description": "P41WP"
              },
              "P42WP": {
                "bit": 10,
                "description": "P42WP"
              },
              "P43WP": {
                "bit": 11,
                "description": "P43WP"
              },
              "P44WP": {
                "bit": 12,
                "description": "P44WP"
              },
              "P45WP": {
                "bit": 13,
                "description": "P45WP"
              },
              "P46WP": {
                "bit": 14,
                "description": "P46WP"
              },
              "P47WP": {
                "bit": 15,
                "description": "P47WP"
              },
              "P48WP": {
                "bit": 16,
                "description": "P48WP"
              },
              "P49WP": {
                "bit": 17,
                "description": "P49WP"
              },
              "P50WP": {
                "bit": 18,
                "description": "P50WP"
              },
              "P51WP": {
                "bit": 19,
                "description": "P51WP"
              },
              "P52WP": {
                "bit": 20,
                "description": "P52WP"
              },
              "P53WP": {
                "bit": 21,
                "description": "P53WP"
              },
              "P54WP": {
                "bit": 22,
                "description": "P54WP"
              },
              "P55WP": {
                "bit": 23,
                "description": "P55WP"
              },
              "P56WP": {
                "bit": 24,
                "description": "P56WP"
              },
              "P57WP": {
                "bit": 25,
                "description": "P57WP"
              },
              "P58WP": {
                "bit": 26,
                "description": "P58WP"
              },
              "P59WP": {
                "bit": 27,
                "description": "P59WP"
              },
              "P60WP": {
                "bit": 28,
                "description": "P60WP"
              },
              "P61WP": {
                "bit": 29,
                "description": "P61WP"
              },
              "P62WP": {
                "bit": 30,
                "description": "P62WP"
              },
              "P63WP": {
                "bit": 31,
                "description": "P63WP"
              }
            },
            "RSSCMDR": {
              "RSSCMD": {
                "bit": 0,
                "description": "RSS commands",
                "width": 8
              }
            }
          }
        },
        "DBGMCU": {
          "instances": [
            {
              "name": "DBGMCU",
              "base": "0xE0044000"
            }
          ],
          "registers": {
            "IDCODE": {
              "offset": "0x00",
              "size": 32,
              "description": "DBGMCU_IDCODE"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Debug MCU configuration\n            register"
            },
            "APB1LFZR": {
              "offset": "0x08",
              "size": 32,
              "description": "Debug MCU APB1 freeze\n            register1"
            },
            "APB1HFZR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Debug MCU APB1 freeze register\n            2"
            },
            "APB2FZR": {
              "offset": "0x10",
              "size": 32,
              "description": "Debug MCU APB2 freeze register"
            }
          },
          "bits": {
            "IDCODE": {
              "DEV_ID": {
                "bit": 0,
                "description": "Device identifier",
                "width": 12
              },
              "REV_ID": {
                "bit": 16,
                "description": "Revision identifie",
                "width": 16
              }
            },
            "CR": {
              "DBG_STOP": {
                "bit": 1,
                "description": "Debug Stop mode"
              },
              "DBG_STANDBY": {
                "bit": 2,
                "description": "Debug Standby mode"
              },
              "TRACE_IOEN": {
                "bit": 4,
                "description": "Trace pin assignment\n                control"
              },
              "TRACE_MODE": {
                "bit": 6,
                "description": "Trace pin assignment\n                control",
                "width": 2
              },
              "TRACE_EN": {
                "bit": 5,
                "description": "trace port and clock\n                enable"
              }
            },
            "APB1LFZR": {
              "DBG_TIM2_STOP": {
                "bit": 0,
                "description": "TIM2 counter stopped when core is\n                halted"
              },
              "DBG_TIM6_STOP": {
                "bit": 4,
                "description": "TIM6 counter stopped when core is\n                halted"
              },
              "DBG_TIM7_STOP": {
                "bit": 5,
                "description": "TIM7 counter stopped when core is\n                halted"
              },
              "DBG_RTC_STOP": {
                "bit": 10,
                "description": "RTC counter stopped when core is\n                halted"
              },
              "DBG_WWDG_STOP": {
                "bit": 11,
                "description": "Window watchdog counter stopped when\n                core is halted"
              },
              "DBG_IWDG_STOP": {
                "bit": 12,
                "description": "Independent watchdog counter stopped\n                when core is halted"
              },
              "DBG_I2C1_STOP": {
                "bit": 21,
                "description": "I2C1 SMBUS timeout counter stopped when\n                core is halted"
              },
              "DBG_I2C2_STOP": {
                "bit": 22,
                "description": "I2C2 SMBUS timeout counter stopped when\n                core is halted"
              },
              "DBG_I2C3_STOP": {
                "bit": 23,
                "description": "I2C3 SMBUS timeout counter stopped when\n                core is halted"
              },
              "DBG_LPTIM1_STOP": {
                "bit": 31,
                "description": "LPTIM1 counter stopped when core is\n                halted"
              },
              "DBG_TIM3_STOP": {
                "bit": 1,
                "description": "TIM3 stop in debug"
              },
              "DBG_TIM4_STOP": {
                "bit": 2,
                "description": "TIM4 stop in debug"
              },
              "DBG_TIM5_STOP": {
                "bit": 3,
                "description": "TIM5 stop in debug"
              }
            },
            "APB1HFZR": {
              "DBG_LPTIM2_STOP": {
                "bit": 5,
                "description": "LPTIM2 counter stopped when core is\n                halted"
              },
              "DBG_I2C4_STOP": {
                "bit": 1,
                "description": "I2C4 stop in debug"
              },
              "DBG_LPTIM3_STOP": {
                "bit": 6,
                "description": "LPTIM3 stop in debug"
              }
            },
            "APB2FZR": {
              "DBG_TIM1_STOP": {
                "bit": 11,
                "description": "TIM1 counter stopped when core is\n                halted"
              },
              "DBG_TIM15_STOP": {
                "bit": 16,
                "description": "TIM15 counter stopped when core is\n                halted"
              },
              "DBG_TIM16_STOP": {
                "bit": 17,
                "description": "TIM16 counter stopped when core is\n                halted"
              },
              "DBG_TIM8_STOP": {
                "bit": 13,
                "description": "TIM8 stop in debug"
              },
              "DBG_TIM17_STOP": {
                "bit": 18,
                "description": "DBG_TIM17_STOP"
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB",
              "base": "0x4000D400",
              "irq": 73
            },
            {
              "name": "SEC_USB",
              "base": "0x5000D400"
            }
          ],
          "registers": {
            "EP0R": {
              "offset": "0x00",
              "size": 16,
              "description": "endpoint 0 register"
            },
            "EP1R": {
              "offset": "0x04",
              "size": 16,
              "description": "endpoint 1 register"
            },
            "EP2R": {
              "offset": "0x08",
              "size": 16,
              "description": "endpoint 2 register"
            },
            "EP3R": {
              "offset": "0x0C",
              "size": 16,
              "description": "endpoint 3 register"
            },
            "EP4R": {
              "offset": "0x10",
              "size": 16,
              "description": "endpoint 4 register"
            },
            "EP5R": {
              "offset": "0x14",
              "size": 16,
              "description": "endpoint 5 register"
            },
            "EP6R": {
              "offset": "0x18",
              "size": 16,
              "description": "endpoint 6 register"
            },
            "EP7R": {
              "offset": "0x1C",
              "size": 16,
              "description": "endpoint 7 register"
            },
            "CNTR": {
              "offset": "0x40",
              "size": 16,
              "description": "control register"
            },
            "ISTR": {
              "offset": "0x44",
              "size": 16,
              "description": "interrupt status register"
            },
            "FNR": {
              "offset": "0x48",
              "size": 16,
              "description": "frame number register"
            },
            "DADDR": {
              "offset": "0x4C",
              "size": 16,
              "description": "device address"
            },
            "BTABLE": {
              "offset": "0x50",
              "size": 16,
              "description": "Buffer table address"
            },
            "LPMCSR": {
              "offset": "0x54",
              "size": 16,
              "description": "LPM control and status register"
            },
            "BCDR": {
              "offset": "0x58",
              "size": 16,
              "description": "Battery charging detector"
            },
            "COUNT0_TX": {
              "offset": "0x52",
              "size": 16,
              "description": "Transmission byte count 0"
            },
            "COUNT1_TX": {
              "offset": "0x5A",
              "size": 16,
              "description": "Transmission byte count 0"
            },
            "COUNT2_TX": {
              "offset": "0x62",
              "size": 16,
              "description": "Transmission byte count 0"
            },
            "COUNT3_TX": {
              "offset": "0x6A",
              "size": 16,
              "description": "Transmission byte count 0"
            },
            "COUNT4_TX": {
              "offset": "0x72",
              "size": 16,
              "description": "Transmission byte count 0"
            },
            "COUNT5_TX": {
              "offset": "0x7A",
              "size": 16,
              "description": "Transmission byte count 0"
            },
            "COUNT6_TX": {
              "offset": "0x82",
              "size": 16,
              "description": "Transmission byte count 0"
            },
            "COUNT7_TX": {
              "offset": "0x8A",
              "size": 16,
              "description": "Transmission byte count 0"
            },
            "ADDR0_RX": {
              "offset": "0x5C",
              "size": 16,
              "description": "Reception buffer address 0"
            },
            "ADDR1_RX": {
              "offset": "0x64",
              "size": 16,
              "description": "Reception buffer address 0"
            },
            "ADDR2_RX": {
              "offset": "0x6C",
              "size": 16,
              "description": "Reception buffer address 0"
            },
            "ADDR3_RX": {
              "offset": "0x74",
              "size": 16,
              "description": "Reception buffer address 0"
            },
            "ADDR4_RX": {
              "offset": "0x7C",
              "size": 16,
              "description": "Reception buffer address 0"
            },
            "ADDR5_RX": {
              "offset": "0x84",
              "size": 16,
              "description": "Reception buffer address 0"
            },
            "ADDR6_RX": {
              "offset": "0x8C",
              "size": 16,
              "description": "Reception buffer address 0"
            },
            "ADDR7_RX": {
              "offset": "0x94",
              "size": 16,
              "description": "Reception buffer address 0"
            },
            "COUNT0_RX": {
              "offset": "0x56",
              "size": 16,
              "description": "Reception byte count 0"
            },
            "COUNT1_RX": {
              "offset": "0x5E",
              "size": 16,
              "description": "Reception byte count 0"
            },
            "COUNT2_RX": {
              "offset": "0x66",
              "size": 16,
              "description": "Reception byte count 0"
            },
            "COUNT3_RX": {
              "offset": "0x6E",
              "size": 16,
              "description": "Reception byte count 0"
            },
            "COUNT4_RX": {
              "offset": "0x76",
              "size": 16,
              "description": "Reception byte count 0"
            },
            "COUNT5_RX": {
              "offset": "0x7E",
              "size": 16,
              "description": "Reception byte count 0"
            },
            "COUNT6_RX": {
              "offset": "0x86",
              "size": 16,
              "description": "Reception byte count 0"
            },
            "COUNT7_RX": {
              "offset": "0x8E",
              "size": 16,
              "description": "Reception byte count 0"
            }
          },
          "bits": {
            "EP0R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n                transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n                transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n                transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n                completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n                transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n                transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n                reception"
              }
            },
            "EP1R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n                transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n                transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n                transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n                completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n                transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n                transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n                reception"
              }
            },
            "EP2R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n                transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n                transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n                transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n                completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n                transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n                transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n                reception"
              }
            },
            "EP3R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n                transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n                transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n                transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n                completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n                transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n                transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n                reception"
              }
            },
            "EP4R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n                transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n                transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n                transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n                completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n                transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n                transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n                reception"
              }
            },
            "EP5R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n                transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n                transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n                transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n                completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n                transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n                transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n                reception"
              }
            },
            "EP6R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n                transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n                transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n                transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n                completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n                transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n                transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n                reception"
              }
            },
            "EP7R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n                transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n                transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n                transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n                completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n                transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n                transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n                reception"
              }
            },
            "CNTR": {
              "FRES": {
                "bit": 0,
                "description": "Force USB Reset"
              },
              "PDWN": {
                "bit": 1,
                "description": "Power down"
              },
              "LPMODE": {
                "bit": 2,
                "description": "Low-power mode"
              },
              "FSUSP": {
                "bit": 3,
                "description": "Force suspend"
              },
              "RESUME": {
                "bit": 4,
                "description": "Resume request"
              },
              "L1RESUME": {
                "bit": 5,
                "description": "LPM L1 Resume request"
              },
              "L1REQM": {
                "bit": 7,
                "description": "LPM L1 state request interrupt\n                mask"
              },
              "ESOFM": {
                "bit": 8,
                "description": "Expected start of frame interrupt\n                mask"
              },
              "SOFM": {
                "bit": 9,
                "description": "Start of frame interrupt\n                mask"
              },
              "RESETM": {
                "bit": 10,
                "description": "USB reset interrupt mask"
              },
              "SUSPM": {
                "bit": 11,
                "description": "Suspend mode interrupt\n                mask"
              },
              "WKUPM": {
                "bit": 12,
                "description": "Wakeup interrupt mask"
              },
              "ERRM": {
                "bit": 13,
                "description": "Error interrupt mask"
              },
              "PMAOVRM": {
                "bit": 14,
                "description": "Packet memory area over / underrun\n                interrupt mask"
              },
              "CTRM": {
                "bit": 15,
                "description": "Correct transfer interrupt\n                mask"
              }
            },
            "ISTR": {
              "EP_ID": {
                "bit": 0,
                "description": "Endpoint Identifier",
                "width": 4
              },
              "DIR": {
                "bit": 4,
                "description": "Direction of transaction"
              },
              "L1REQ": {
                "bit": 7,
                "description": "LPM L1 state request"
              },
              "ESOF": {
                "bit": 8,
                "description": "Expected start frame"
              },
              "SOF": {
                "bit": 9,
                "description": "start of frame"
              },
              "RESET": {
                "bit": 10,
                "description": "reset request"
              },
              "SUSP": {
                "bit": 11,
                "description": "Suspend mode request"
              },
              "WKUP": {
                "bit": 12,
                "description": "Wakeup"
              },
              "ERR": {
                "bit": 13,
                "description": "Error"
              },
              "PMAOVR": {
                "bit": 14,
                "description": "Packet memory area over /\n                underrun"
              },
              "CTR": {
                "bit": 15,
                "description": "Correct transfer"
              }
            },
            "FNR": {
              "FN": {
                "bit": 0,
                "description": "Frame number",
                "width": 11
              },
              "LSOF": {
                "bit": 11,
                "description": "Lost SOF",
                "width": 2
              },
              "LCK": {
                "bit": 13,
                "description": "Locked"
              },
              "RXDM": {
                "bit": 14,
                "description": "Receive data - line status"
              },
              "RXDP": {
                "bit": 15,
                "description": "Receive data + line status"
              }
            },
            "DADDR": {
              "ADD": {
                "bit": 0,
                "description": "Device address",
                "width": 7
              },
              "EF": {
                "bit": 7,
                "description": "Enable function"
              }
            },
            "BTABLE": {
              "BTABLE": {
                "bit": 3,
                "description": "Buffer table",
                "width": 13
              }
            },
            "LPMCSR": {
              "LPMEN": {
                "bit": 0,
                "description": "LPM support enable"
              },
              "LPMACK": {
                "bit": 1,
                "description": "LPM Token acknowledge enable"
              },
              "REMWAKE": {
                "bit": 3,
                "description": "RemoteWake value"
              },
              "BESL": {
                "bit": 4,
                "description": "BESL value",
                "width": 4
              }
            },
            "BCDR": {
              "BCDEN": {
                "bit": 0,
                "description": "Battery charging detector (BCD) enable"
              },
              "DCDEN": {
                "bit": 1,
                "description": "Data contact detection (DCD) mode enable"
              },
              "PDEN": {
                "bit": 2,
                "description": "Primary detection (PD) mode enable"
              },
              "SDEN": {
                "bit": 3,
                "description": "Secondary detection (SD) mode enable"
              },
              "DCDET": {
                "bit": 4,
                "description": "Data contact detection (DCD) status"
              },
              "PDET": {
                "bit": 5,
                "description": "Primary detection (PD) status"
              },
              "SDET": {
                "bit": 6,
                "description": "Secondary detection (SD) status"
              },
              "PS2DET": {
                "bit": 7,
                "description": "DM pull-up detection status"
              },
              "DPPU": {
                "bit": 15,
                "description": "DP pull-up control"
              }
            },
            "COUNT0_TX": {
              "COUNT0_TX": {
                "bit": 0,
                "description": "Transmission byte count",
                "width": 10
              }
            },
            "COUNT1_TX": {
              "COUNT1_TX": {
                "bit": 0,
                "description": "Transmission byte count",
                "width": 10
              }
            },
            "COUNT2_TX": {
              "COUNT2_TX": {
                "bit": 0,
                "description": "Transmission byte count",
                "width": 10
              }
            },
            "COUNT3_TX": {
              "COUNT3_TX": {
                "bit": 0,
                "description": "Transmission byte count",
                "width": 10
              }
            },
            "COUNT4_TX": {
              "COUNT4_TX": {
                "bit": 0,
                "description": "Transmission byte count",
                "width": 10
              }
            },
            "COUNT5_TX": {
              "COUNT5_TX": {
                "bit": 0,
                "description": "Transmission byte count",
                "width": 10
              }
            },
            "COUNT6_TX": {
              "COUNT6_TX": {
                "bit": 0,
                "description": "Transmission byte count",
                "width": 10
              }
            },
            "COUNT7_TX": {
              "COUNT7_TX": {
                "bit": 0,
                "description": "Transmission byte count",
                "width": 10
              }
            },
            "ADDR0_RX": {
              "ADDR0_RX": {
                "bit": 1,
                "description": "Reception buffer address",
                "width": 15
              }
            },
            "ADDR1_RX": {
              "ADDR1_RX": {
                "bit": 1,
                "description": "Reception buffer address",
                "width": 15
              }
            },
            "ADDR2_RX": {
              "ADDR2_RX": {
                "bit": 1,
                "description": "Reception buffer address",
                "width": 15
              }
            },
            "ADDR3_RX": {
              "ADDR3_RX": {
                "bit": 1,
                "description": "Reception buffer address",
                "width": 15
              }
            },
            "ADDR4_RX": {
              "ADDR4_RX": {
                "bit": 1,
                "description": "Reception buffer address",
                "width": 15
              }
            },
            "ADDR5_RX": {
              "ADDR5_RX": {
                "bit": 1,
                "description": "Reception buffer address",
                "width": 15
              }
            },
            "ADDR6_RX": {
              "ADDR6_RX": {
                "bit": 1,
                "description": "Reception buffer address",
                "width": 15
              }
            },
            "ADDR7_RX": {
              "ADDR7_RX": {
                "bit": 1,
                "description": "Reception buffer address",
                "width": 15
              }
            },
            "COUNT0_RX": {
              "COUNT0_RX": {
                "bit": 0,
                "description": "Reception byte count",
                "width": 10
              },
              "NUM_BLOCK": {
                "bit": 10,
                "description": "Number of blocks",
                "width": 5
              },
              "BL_SIZE": {
                "bit": 15,
                "description": "Block size"
              }
            },
            "COUNT1_RX": {
              "COUNT1_RX": {
                "bit": 0,
                "description": "Reception byte count",
                "width": 10
              },
              "NUM_BLOCK": {
                "bit": 10,
                "description": "Number of blocks",
                "width": 5
              },
              "BL_SIZE": {
                "bit": 15,
                "description": "Block size"
              }
            },
            "COUNT2_RX": {
              "COUNT2_RX": {
                "bit": 0,
                "description": "Reception byte count",
                "width": 10
              },
              "NUM_BLOCK": {
                "bit": 10,
                "description": "Number of blocks",
                "width": 5
              },
              "BL_SIZE": {
                "bit": 15,
                "description": "Block size"
              }
            },
            "COUNT3_RX": {
              "COUNT3_RX": {
                "bit": 0,
                "description": "Reception byte count",
                "width": 10
              },
              "NUM_BLOCK": {
                "bit": 10,
                "description": "Number of blocks",
                "width": 5
              },
              "BL_SIZE": {
                "bit": 15,
                "description": "Block size"
              }
            },
            "COUNT4_RX": {
              "COUNT4_RX": {
                "bit": 0,
                "description": "Reception byte count",
                "width": 10
              },
              "NUM_BLOCK": {
                "bit": 10,
                "description": "Number of blocks",
                "width": 5
              },
              "BL_SIZE": {
                "bit": 15,
                "description": "Block size"
              }
            },
            "COUNT5_RX": {
              "COUNT5_RX": {
                "bit": 0,
                "description": "Reception byte count",
                "width": 10
              },
              "NUM_BLOCK": {
                "bit": 10,
                "description": "Number of blocks",
                "width": 5
              },
              "BL_SIZE": {
                "bit": 15,
                "description": "Block size"
              }
            },
            "COUNT6_RX": {
              "COUNT6_RX": {
                "bit": 0,
                "description": "Reception byte count",
                "width": 10
              },
              "NUM_BLOCK": {
                "bit": 10,
                "description": "Number of blocks",
                "width": 5
              },
              "BL_SIZE": {
                "bit": 15,
                "description": "Block size"
              }
            },
            "COUNT7_RX": {
              "COUNT7_RX": {
                "bit": 0,
                "description": "Reception byte count",
                "width": 10
              },
              "NUM_BLOCK": {
                "bit": 10,
                "description": "Number of blocks",
                "width": 5
              },
              "BL_SIZE": {
                "bit": 15,
                "description": "Block size"
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "LPUART1",
              "base": "0x40008000",
              "irq": 66
            },
            {
              "name": "SEC_LPUART1",
              "base": "0x50008000"
            },
            {
              "name": "USART1",
              "base": "0x40013800",
              "irq": 61
            },
            {
              "name": "SEC_USART1",
              "base": "0x50013800"
            },
            {
              "name": "USART2",
              "base": "0x40004400",
              "irq": 62
            },
            {
              "name": "SEC_USART2",
              "base": "0x50004400"
            },
            {
              "name": "USART3",
              "base": "0x40004800",
              "irq": 63
            },
            {
              "name": "SEC_USART3",
              "base": "0x50004800"
            },
            {
              "name": "UART4",
              "base": "0x40004C00",
              "irq": 64
            },
            {
              "name": "UART5",
              "base": "0x40005000",
              "irq": 65
            },
            {
              "name": "SEC_UART4",
              "base": "0x50004C00"
            },
            {
              "name": "SEC_UART5",
              "base": "0x50005000"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "CR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register 3"
            },
            "BRR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Baud rate register"
            },
            "RQR": {
              "offset": "0x18",
              "size": 32,
              "description": "Request register"
            },
            "ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt & status\n            register"
            },
            "ICR": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt flag clear register"
            },
            "RDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            },
            "PRESC": {
              "offset": "0x2C",
              "size": 32,
              "description": "PRESC"
            }
          },
          "bits": {
            "CR1": {
              "M1": {
                "bit": 28,
                "description": "Word length"
              },
              "DEAT": {
                "bit": 21,
                "description": "DEAT",
                "width": 5
              },
              "DEDT": {
                "bit": 16,
                "description": "DEDT",
                "width": 5
              },
              "CMIE": {
                "bit": 14,
                "description": "Character match interrupt\n                enable"
              },
              "MME": {
                "bit": 13,
                "description": "Mute mode enable"
              },
              "M0": {
                "bit": 12,
                "description": "Word length"
              },
              "WAKE": {
                "bit": 11,
                "description": "Receiver wakeup method"
              },
              "PCE": {
                "bit": 10,
                "description": "Parity control enable"
              },
              "PS": {
                "bit": 9,
                "description": "Parity selection"
              },
              "PEIE": {
                "bit": 8,
                "description": "PE interrupt enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "interrupt enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission complete interrupt\n                enable"
              },
              "RXNEIE": {
                "bit": 5,
                "description": "RXNE interrupt enable"
              },
              "IDLEIE": {
                "bit": 4,
                "description": "IDLE interrupt enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter enable"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver enable"
              },
              "UESM": {
                "bit": 1,
                "description": "USART enable in Stop mode"
              },
              "UE": {
                "bit": 0,
                "description": "USART enable"
              },
              "FIFOEN": {
                "bit": 29,
                "description": "FIFOEN"
              },
              "TXFEIE": {
                "bit": 30,
                "description": "TXFEIE"
              },
              "RXFFIE": {
                "bit": 31,
                "description": "RXFFIE"
              }
            },
            "CR2": {
              "ADD4_7": {
                "bit": 28,
                "description": "Address of the USART node",
                "width": 4
              },
              "ADD0_3": {
                "bit": 24,
                "description": "Address of the USART node",
                "width": 4
              },
              "MSBFIRST": {
                "bit": 19,
                "description": "Most significant bit first"
              },
              "TAINV": {
                "bit": 18,
                "description": "Binary data inversion"
              },
              "TXINV": {
                "bit": 17,
                "description": "TX pin active level\n                inversion"
              },
              "RXINV": {
                "bit": 16,
                "description": "RX pin active level\n                inversion"
              },
              "SWAP": {
                "bit": 15,
                "description": "Swap TX/RX pins"
              },
              "STOP": {
                "bit": 12,
                "description": "STOP bits",
                "width": 2
              },
              "ADDM7": {
                "bit": 4,
                "description": "7-bit Address Detection/4-bit Address\n                Detection"
              }
            },
            "CR3": {
              "WUFIE": {
                "bit": 22,
                "description": "Wakeup from Stop mode interrupt\n                enable"
              },
              "WUS": {
                "bit": 20,
                "description": "Wakeup from Stop mode interrupt flag\n                selection",
                "width": 2
              },
              "DEP": {
                "bit": 15,
                "description": "Driver enable polarity\n                selection"
              },
              "DEM": {
                "bit": 14,
                "description": "Driver enable mode"
              },
              "DDRE": {
                "bit": 13,
                "description": "DMA Disable on Reception\n                Error"
              },
              "OVRDIS": {
                "bit": 12,
                "description": "Overrun Disable"
              },
              "CTSIE": {
                "bit": 10,
                "description": "CTS interrupt enable"
              },
              "CTSE": {
                "bit": 9,
                "description": "CTS enable"
              },
              "RTSE": {
                "bit": 8,
                "description": "RTS enable"
              },
              "DMAT": {
                "bit": 7,
                "description": "DMA enable transmitter"
              },
              "DMAR": {
                "bit": 6,
                "description": "DMA enable receiver"
              },
              "HDSEL": {
                "bit": 3,
                "description": "Half-duplex selection"
              },
              "EIE": {
                "bit": 0,
                "description": "Error interrupt enable"
              },
              "TXFTIE": {
                "bit": 23,
                "description": "TXFTIE"
              },
              "RXFTCFG": {
                "bit": 25,
                "description": "RXFTCFG",
                "width": 3
              },
              "RXFTIE": {
                "bit": 28,
                "description": "RXFTIE"
              },
              "TXFTCFG": {
                "bit": 29,
                "description": "TXFTCFG",
                "width": 3
              }
            },
            "BRR": {
              "BRR": {
                "bit": 0,
                "description": "BRR",
                "width": 20
              }
            },
            "RQR": {
              "RXFRQ": {
                "bit": 3,
                "description": "Receive data flush request"
              },
              "MMRQ": {
                "bit": 2,
                "description": "Mute mode request"
              },
              "SBKRQ": {
                "bit": 1,
                "description": "Send break request"
              },
              "TXFRQ": {
                "bit": 4,
                "description": "TXFRQ"
              }
            },
            "ISR": {
              "REACK": {
                "bit": 22,
                "description": "REACK"
              },
              "TEACK": {
                "bit": 21,
                "description": "TEACK"
              },
              "WUF": {
                "bit": 20,
                "description": "WUF"
              },
              "RWU": {
                "bit": 19,
                "description": "RWU"
              },
              "SBKF": {
                "bit": 18,
                "description": "SBKF"
              },
              "CMF": {
                "bit": 17,
                "description": "CMF"
              },
              "BUSY": {
                "bit": 16,
                "description": "BUSY"
              },
              "CTS": {
                "bit": 10,
                "description": "CTS"
              },
              "CTSIF": {
                "bit": 9,
                "description": "CTSIF"
              },
              "TXE": {
                "bit": 7,
                "description": "TXE"
              },
              "TC": {
                "bit": 6,
                "description": "TC"
              },
              "RXNE": {
                "bit": 5,
                "description": "RXNE"
              },
              "IDLE": {
                "bit": 4,
                "description": "IDLE"
              },
              "ORE": {
                "bit": 3,
                "description": "ORE"
              },
              "NF": {
                "bit": 2,
                "description": "NF"
              },
              "FE": {
                "bit": 1,
                "description": "FE"
              },
              "PE": {
                "bit": 0,
                "description": "PE"
              },
              "TXFE": {
                "bit": 23,
                "description": "TXFE"
              },
              "RXFF": {
                "bit": 24,
                "description": "RXFF"
              },
              "RXFT": {
                "bit": 26,
                "description": "RXFT"
              },
              "TXFT": {
                "bit": 27,
                "description": "TXFT"
              }
            },
            "ICR": {
              "WUCF": {
                "bit": 20,
                "description": "Wakeup from Stop mode clear\n                flag"
              },
              "CMCF": {
                "bit": 17,
                "description": "Character match clear flag"
              },
              "CTSCF": {
                "bit": 9,
                "description": "CTS clear flag"
              },
              "TCCF": {
                "bit": 6,
                "description": "Transmission complete clear\n                flag"
              },
              "IDLECF": {
                "bit": 4,
                "description": "Idle line detected clear\n                flag"
              },
              "ORECF": {
                "bit": 3,
                "description": "Overrun error clear flag"
              },
              "NCF": {
                "bit": 2,
                "description": "Noise detected clear flag"
              },
              "FECF": {
                "bit": 1,
                "description": "Framing error clear flag"
              },
              "PECF": {
                "bit": 0,
                "description": "Parity error clear flag"
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "Receive data value",
                "width": 9
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "Transmit data value",
                "width": 9
              }
            },
            "PRESC": {
              "PRESCALER": {
                "bit": 0,
                "description": "PRESCALER",
                "width": 4
              }
            }
          }
        },
        "COMP": {
          "instances": [
            {
              "name": "COMP",
              "base": "0x40010200",
              "irq": 72
            },
            {
              "name": "SEC_COMP",
              "base": "0x50010200"
            }
          ],
          "registers": {
            "COMP1_CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "Comparator 1 control and status\n            register"
            },
            "COMP2_CSR": {
              "offset": "0x04",
              "size": 32,
              "description": "Comparator 2 control and status\n            register"
            }
          },
          "bits": {
            "COMP1_CSR": {
              "COMP1_EN": {
                "bit": 0,
                "description": "Comparator 1 enable bit"
              },
              "COMP1_PWRMODE": {
                "bit": 2,
                "description": "Power Mode of the comparator\n                1",
                "width": 2
              },
              "COMP1_INMSEL": {
                "bit": 4,
                "description": "Comparator 1 Input Minus connection\n                configuration bit",
                "width": 3
              },
              "COMP1_INPSEL": {
                "bit": 7,
                "description": "Comparator1 input plus selection\n                bit"
              },
              "COMP1_POLARITY": {
                "bit": 15,
                "description": "Comparator 1 polarity selection\n                bit"
              },
              "COMP1_HYST": {
                "bit": 16,
                "description": "Comparator 1 hysteresis selection\n                bits",
                "width": 2
              },
              "COMP1_BLANKING": {
                "bit": 18,
                "description": "Comparator 1 blanking source selection\n                bits",
                "width": 3
              },
              "COMP1_BRGEN": {
                "bit": 22,
                "description": "Scaler bridge enable"
              },
              "COMP1_SCALEN": {
                "bit": 23,
                "description": "Voltage scaler enable bit"
              },
              "COMP1_VALUE": {
                "bit": 30,
                "description": "Comparator 1 output status\n                bit"
              },
              "COMP1_LOCK": {
                "bit": 31,
                "description": "COMP1_CSR register lock\n                bit"
              }
            },
            "COMP2_CSR": {
              "COMP2_EN": {
                "bit": 0,
                "description": "Comparator 2 enable bit"
              },
              "COMP2_PWRMODE": {
                "bit": 2,
                "description": "Power Mode of the comparator\n                2",
                "width": 2
              },
              "COMP2_INMSEL": {
                "bit": 4,
                "description": "Comparator 2 Input Minus connection\n                configuration bit",
                "width": 3
              },
              "COMP2_INPSEL": {
                "bit": 7,
                "description": "Comparator 2 Input Plus connection\n                configuration bit"
              },
              "COMP2_WINMODE": {
                "bit": 9,
                "description": "Windows mode selection bit"
              },
              "COMP2_POLARITY": {
                "bit": 15,
                "description": "Comparator 2 polarity selection\n                bit"
              },
              "COMP2_HYST": {
                "bit": 16,
                "description": "Comparator 2 hysteresis selection\n                bits",
                "width": 2
              },
              "COMP2_BLANKING": {
                "bit": 18,
                "description": "Comparator 2 blanking source selection\n                bits",
                "width": 3
              },
              "COMP2_BRGEN": {
                "bit": 22,
                "description": "Scaler bridge enable"
              },
              "COMP2_SCALEN": {
                "bit": 23,
                "description": "Voltage scaler enable bit"
              },
              "COMP2_VALUE": {
                "bit": 30,
                "description": "Comparator 2 output status\n                bit"
              },
              "COMP2_LOCK": {
                "bit": 31,
                "description": "COMP2_CSR register lock\n                bit"
              }
            }
          }
        },
        "VREFBUF": {
          "instances": [
            {
              "name": "VREFBUF",
              "base": "0x40010030"
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "VREF control and status\n            register"
            },
            "CCR": {
              "offset": "0x04",
              "size": 32,
              "description": "calibration control register"
            }
          },
          "bits": {
            "CSR": {
              "ENVR": {
                "bit": 0,
                "description": "Voltage reference buffer\n                enable"
              },
              "HIZ": {
                "bit": 1,
                "description": "High impedance mode"
              },
              "VRS": {
                "bit": 2,
                "description": "Voltage reference scale"
              },
              "VRR": {
                "bit": 3,
                "description": "Voltage reference buffer\n                ready"
              }
            },
            "CCR": {
              "TRIM": {
                "bit": 0,
                "description": "Trimming code",
                "width": 6
              }
            }
          }
        },
        "TSC": {
          "instances": [
            {
              "name": "TSC",
              "base": "0x40024000",
              "irq": 92
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "IER": {
              "offset": "0x04",
              "size": 32,
              "description": "interrupt enable register"
            },
            "ICR": {
              "offset": "0x08",
              "size": 32,
              "description": "interrupt clear register"
            },
            "ISR": {
              "offset": "0x0C",
              "size": 32,
              "description": "interrupt status register"
            },
            "IOHCR": {
              "offset": "0x10",
              "size": 32,
              "description": "I/O hysteresis control\n            register"
            },
            "IOASCR": {
              "offset": "0x18",
              "size": 32,
              "description": "I/O analog switch control\n            register"
            },
            "IOSCR": {
              "offset": "0x20",
              "size": 32,
              "description": "I/O sampling control register"
            },
            "IOCCR": {
              "offset": "0x28",
              "size": 32,
              "description": "I/O channel control register"
            },
            "IOGCSR": {
              "offset": "0x30",
              "size": 32,
              "description": "I/O group control status\n            register"
            },
            "IOG1CR": {
              "offset": "0x34",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG2CR": {
              "offset": "0x38",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG3CR": {
              "offset": "0x3C",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG4CR": {
              "offset": "0x40",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG5CR": {
              "offset": "0x44",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG6CR": {
              "offset": "0x48",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG7CR": {
              "offset": "0x4C",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG8CR": {
              "offset": "0x50",
              "size": 32,
              "description": "I/O group x counter register"
            }
          },
          "bits": {
            "CR": {
              "CTPH": {
                "bit": 28,
                "description": "Charge transfer pulse high",
                "width": 4
              },
              "CTPL": {
                "bit": 24,
                "description": "Charge transfer pulse low",
                "width": 4
              },
              "SSD": {
                "bit": 17,
                "description": "Spread spectrum deviation",
                "width": 7
              },
              "SSE": {
                "bit": 16,
                "description": "Spread spectrum enable"
              },
              "SSPSC": {
                "bit": 15,
                "description": "Spread spectrum prescaler"
              },
              "PGPSC": {
                "bit": 12,
                "description": "pulse generator prescaler",
                "width": 3
              },
              "MCV": {
                "bit": 5,
                "description": "Max count value",
                "width": 3
              },
              "IODEF": {
                "bit": 4,
                "description": "I/O Default mode"
              },
              "SYNCPOL": {
                "bit": 3,
                "description": "Synchronization pin\n                polarity"
              },
              "AM": {
                "bit": 2,
                "description": "Acquisition mode"
              },
              "START": {
                "bit": 1,
                "description": "Start a new acquisition"
              },
              "TSCE": {
                "bit": 0,
                "description": "Touch sensing controller\n                enable"
              }
            },
            "IER": {
              "MCEIE": {
                "bit": 1,
                "description": "Max count error interrupt\n                enable"
              },
              "EOAIE": {
                "bit": 0,
                "description": "End of acquisition interrupt\n                enable"
              }
            },
            "ICR": {
              "MCEIC": {
                "bit": 1,
                "description": "Max count error interrupt\n                clear"
              },
              "EOAIC": {
                "bit": 0,
                "description": "End of acquisition interrupt\n                clear"
              }
            },
            "ISR": {
              "MCEF": {
                "bit": 1,
                "description": "Max count error flag"
              },
              "EOAF": {
                "bit": 0,
                "description": "End of acquisition flag"
              }
            },
            "IOHCR": {
              "G8_IO4": {
                "bit": 31,
                "description": "G8_IO4"
              },
              "G8_IO3": {
                "bit": 30,
                "description": "G8_IO3"
              },
              "G8_IO2": {
                "bit": 29,
                "description": "G8_IO2"
              },
              "G8_IO1": {
                "bit": 28,
                "description": "G8_IO1"
              },
              "G7_IO4": {
                "bit": 27,
                "description": "G7_IO4"
              },
              "G7_IO3": {
                "bit": 26,
                "description": "G7_IO3"
              },
              "G7_IO2": {
                "bit": 25,
                "description": "G7_IO2"
              },
              "G7_IO1": {
                "bit": 24,
                "description": "G7_IO1"
              },
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2"
              },
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1"
              }
            },
            "IOASCR": {
              "G8_IO4": {
                "bit": 31,
                "description": "G8_IO4"
              },
              "G8_IO3": {
                "bit": 30,
                "description": "G8_IO3"
              },
              "G8_IO2": {
                "bit": 29,
                "description": "G8_IO2"
              },
              "G8_IO1": {
                "bit": 28,
                "description": "G8_IO1"
              },
              "G7_IO4": {
                "bit": 27,
                "description": "G7_IO4"
              },
              "G7_IO3": {
                "bit": 26,
                "description": "G7_IO3"
              },
              "G7_IO2": {
                "bit": 25,
                "description": "G7_IO2"
              },
              "G7_IO1": {
                "bit": 24,
                "description": "G7_IO1"
              },
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2"
              },
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1"
              }
            },
            "IOSCR": {
              "G8_IO4": {
                "bit": 31,
                "description": "G8_IO4"
              },
              "G8_IO3": {
                "bit": 30,
                "description": "G8_IO3"
              },
              "G8_IO2": {
                "bit": 29,
                "description": "G8_IO2"
              },
              "G8_IO1": {
                "bit": 28,
                "description": "G8_IO1"
              },
              "G7_IO4": {
                "bit": 27,
                "description": "G7_IO4"
              },
              "G7_IO3": {
                "bit": 26,
                "description": "G7_IO3"
              },
              "G7_IO2": {
                "bit": 25,
                "description": "G7_IO2"
              },
              "G7_IO1": {
                "bit": 24,
                "description": "G7_IO1"
              },
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2"
              },
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1"
              }
            },
            "IOCCR": {
              "G8_IO4": {
                "bit": 31,
                "description": "G8_IO4"
              },
              "G8_IO3": {
                "bit": 30,
                "description": "G8_IO3"
              },
              "G8_IO2": {
                "bit": 29,
                "description": "G8_IO2"
              },
              "G8_IO1": {
                "bit": 28,
                "description": "G8_IO1"
              },
              "G7_IO4": {
                "bit": 27,
                "description": "G7_IO4"
              },
              "G7_IO3": {
                "bit": 26,
                "description": "G7_IO3"
              },
              "G7_IO2": {
                "bit": 25,
                "description": "G7_IO2"
              },
              "G7_IO1": {
                "bit": 24,
                "description": "G7_IO1"
              },
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2"
              },
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1"
              }
            },
            "IOGCSR": {
              "G8S": {
                "bit": 23,
                "description": "Analog I/O group x status"
              },
              "G7S": {
                "bit": 22,
                "description": "Analog I/O group x status"
              },
              "G6S": {
                "bit": 21,
                "description": "Analog I/O group x status"
              },
              "G5S": {
                "bit": 20,
                "description": "Analog I/O group x status"
              },
              "G4S": {
                "bit": 19,
                "description": "Analog I/O group x status"
              },
              "G3S": {
                "bit": 18,
                "description": "Analog I/O group x status"
              },
              "G2S": {
                "bit": 17,
                "description": "Analog I/O group x status"
              },
              "G1S": {
                "bit": 16,
                "description": "Analog I/O group x status"
              },
              "G8E": {
                "bit": 7,
                "description": "Analog I/O group x enable"
              },
              "G7E": {
                "bit": 6,
                "description": "Analog I/O group x enable"
              },
              "G6E": {
                "bit": 5,
                "description": "Analog I/O group x enable"
              },
              "G5E": {
                "bit": 4,
                "description": "Analog I/O group x enable"
              },
              "G4E": {
                "bit": 3,
                "description": "Analog I/O group x enable"
              },
              "G3E": {
                "bit": 2,
                "description": "Analog I/O group x enable"
              },
              "G2E": {
                "bit": 1,
                "description": "Analog I/O group x enable"
              },
              "G1E": {
                "bit": 0,
                "description": "Analog I/O group x enable"
              }
            },
            "IOG1CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG2CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG3CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG4CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG5CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG6CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG7CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG8CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            }
          }
        },
        "UCPD1": {
          "instances": [
            {
              "name": "UCPD1",
              "base": "0x4000DC00",
              "irq": 106
            }
          ],
          "registers": {
            "CFG1": {
              "offset": "0x00",
              "size": 32,
              "description": "UCPD configuration register"
            },
            "CFG2": {
              "offset": "0x04",
              "size": 32,
              "description": "UCPD configuration register 2"
            },
            "CFG3": {
              "offset": "0x08",
              "size": 32,
              "description": "UCPD configuration register 3"
            },
            "CR": {
              "offset": "0x0C",
              "size": 32,
              "description": "UCPD control register"
            },
            "IMR": {
              "offset": "0x10",
              "size": 32,
              "description": "UCPD Interrupt Mask Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "UCPD Status Register"
            },
            "ICR": {
              "offset": "0x18",
              "size": 32,
              "description": "UCPD Interrupt Clear Register"
            },
            "TX_ORDSET": {
              "offset": "0x1C",
              "size": 32,
              "description": "UCPD Tx Ordered Set Type\n            Register"
            },
            "TX_PAYSZ": {
              "offset": "0x20",
              "size": 32,
              "description": "UCPD Tx Paysize Register"
            },
            "TXDR": {
              "offset": "0x24",
              "size": 32,
              "description": "UCPD Tx Data Register"
            },
            "RX_ORDSET": {
              "offset": "0x28",
              "size": 32,
              "description": "UCPD Rx Ordered Set Register"
            },
            "RX_PAYSZ": {
              "offset": "0x2C",
              "size": 32,
              "description": "UCPD Rx Paysize Register"
            },
            "RXDR": {
              "offset": "0x30",
              "size": 32,
              "description": "UCPD Receive Data Register"
            },
            "RX_ORDEXT1": {
              "offset": "0x34",
              "size": 32,
              "description": "UCPD Rx Ordered Set Extension\n            Register"
            },
            "RX_ORDEXT2": {
              "offset": "0x38",
              "size": 32,
              "description": "UCPD Rx Ordered Set Extension\n            Register"
            }
          },
          "bits": {
            "CFG1": {
              "HBITCLKDIV": {
                "bit": 0,
                "description": "HBITCLKDIV",
                "width": 6
              },
              "IFRGAP": {
                "bit": 6,
                "description": "IFRGAP",
                "width": 5
              },
              "TRANSWIN": {
                "bit": 11,
                "description": "TRANSWIN",
                "width": 5
              },
              "PSC_USBPDCLK": {
                "bit": 17,
                "description": "PSC_USBPDCLK",
                "width": 3
              },
              "RXORDSETEN": {
                "bit": 20,
                "description": "RXORDSETEN",
                "width": 9
              },
              "TXDMAEN": {
                "bit": 29,
                "description": "TXDMAEN"
              },
              "RXDMAEN": {
                "bit": 30,
                "description": "RXDMAEN:"
              },
              "UCPDEN": {
                "bit": 31,
                "description": "UCPDEN"
              }
            },
            "CFG2": {
              "RXFILTDIS": {
                "bit": 0,
                "description": "RXFILTDIS"
              },
              "RXFILT2N3": {
                "bit": 1,
                "description": "RXFILT2N3"
              },
              "FORCECLK": {
                "bit": 2,
                "description": "FORCECLK"
              },
              "WUPEN": {
                "bit": 3,
                "description": "WUPEN"
              }
            },
            "CFG3": {
              "TRIM1_NG_CCRPD": {
                "bit": 0,
                "description": "TRIM1_NG_CCRPD",
                "width": 4
              },
              "TRIM1_NG_CC1A5": {
                "bit": 4,
                "description": "TRIM1_NG_CC1A5",
                "width": 5
              },
              "TRIM1_NG_CC3A0": {
                "bit": 9,
                "description": "TRIM1_NG_CC3A0",
                "width": 4
              },
              "TRIM2_NG_CCRPD": {
                "bit": 16,
                "description": "TRIM2_NG_CCRPD",
                "width": 4
              },
              "TRIM2_NG_CC1A5": {
                "bit": 20,
                "description": "TRIM2_NG_CC1A5",
                "width": 5
              },
              "TRIM2_NG_CC3A0": {
                "bit": 25,
                "description": "TRIM2_NG_CC3A0",
                "width": 4
              }
            },
            "CR": {
              "TXMODE": {
                "bit": 0,
                "description": "TXMODE",
                "width": 2
              },
              "TXSEND": {
                "bit": 2,
                "description": "TXSEND"
              },
              "TXHRST": {
                "bit": 3,
                "description": "TXHRST"
              },
              "RXMODE": {
                "bit": 4,
                "description": "RXMODE"
              },
              "PHYRXEN": {
                "bit": 5,
                "description": "PHYRXEN"
              },
              "PHYCCSEL": {
                "bit": 6,
                "description": "PHYCCSEL"
              },
              "ANASUBMODE": {
                "bit": 7,
                "description": "ANASUBMODE",
                "width": 2
              },
              "ANAMODE": {
                "bit": 9,
                "description": "ANAMODE"
              },
              "CCENABLE": {
                "bit": 10,
                "description": "CCENABLE",
                "width": 2
              },
              "FRSRXEN": {
                "bit": 16,
                "description": "FRSRXEN"
              },
              "FRSTX": {
                "bit": 17,
                "description": "FRSTX"
              },
              "RDCH": {
                "bit": 18,
                "description": "RDCH"
              },
              "CC1TCDIS": {
                "bit": 20,
                "description": "CC1TCDIS"
              },
              "CC2TCDIS": {
                "bit": 21,
                "description": "CC2TCDIS"
              }
            },
            "IMR": {
              "TXISIE": {
                "bit": 0,
                "description": "TXISIE"
              },
              "TXMSGDISCIE": {
                "bit": 1,
                "description": "TXMSGDISCIE"
              },
              "TXMSGSENTIE": {
                "bit": 2,
                "description": "TXMSGSENTIE"
              },
              "TXMSGABTIE": {
                "bit": 3,
                "description": "TXMSGABTIE"
              },
              "HRSTDISCIE": {
                "bit": 4,
                "description": "HRSTDISCIE"
              },
              "HRSTSENTIE": {
                "bit": 5,
                "description": "HRSTSENTIE"
              },
              "TXUNDIE": {
                "bit": 6,
                "description": "TXUNDIE"
              },
              "RXNEIE": {
                "bit": 8,
                "description": "RXNEIE"
              },
              "RXORDDETIE": {
                "bit": 9,
                "description": "RXORDDETIE"
              },
              "RXHRSTDETIE": {
                "bit": 10,
                "description": "RXHRSTDETIE"
              },
              "RXOVRIE": {
                "bit": 11,
                "description": "RXOVRIE"
              },
              "RXMSGENDIE": {
                "bit": 12,
                "description": "RXMSGENDIE"
              },
              "TYPECEVT1IE": {
                "bit": 14,
                "description": "TYPECEVT1IE"
              },
              "TYPECEVT2IE": {
                "bit": 15,
                "description": "TYPECEVT2IE"
              },
              "FRSEVTIE": {
                "bit": 20,
                "description": "FRSEVTIE"
              }
            },
            "SR": {
              "TXIS": {
                "bit": 0,
                "description": "TXIS"
              },
              "TXMSGDISC": {
                "bit": 1,
                "description": "TXMSGDISC"
              },
              "TXMSGSENT": {
                "bit": 2,
                "description": "TXMSGSENT"
              },
              "TXMSGABT": {
                "bit": 3,
                "description": "TXMSGABT"
              },
              "HRSTDISC": {
                "bit": 4,
                "description": "HRSTDISC"
              },
              "HRSTSENT": {
                "bit": 5,
                "description": "HRSTSENT"
              },
              "TXUND": {
                "bit": 6,
                "description": "TXUND"
              },
              "RXNE": {
                "bit": 8,
                "description": "RXNE"
              },
              "RXORDDET": {
                "bit": 9,
                "description": "RXORDDET"
              },
              "RXHRSTDET": {
                "bit": 10,
                "description": "RXHRSTDET"
              },
              "RXOVR": {
                "bit": 11,
                "description": "RXOVR"
              },
              "RXMSGEND": {
                "bit": 12,
                "description": "RXMSGEND"
              },
              "RXERR": {
                "bit": 13,
                "description": "RXERR"
              },
              "TYPECEVT1": {
                "bit": 14,
                "description": "TYPECEVT1"
              },
              "TYPECEVT2": {
                "bit": 15,
                "description": "TYPECEVT2"
              },
              "TYPEC_VSTATE_CC1": {
                "bit": 16,
                "description": "TYPEC_VSTATE_CC1",
                "width": 2
              },
              "TYPEC_VSTATE_CC2": {
                "bit": 18,
                "description": "TYPEC_VSTATE_CC2",
                "width": 2
              },
              "FRSEVT": {
                "bit": 20,
                "description": "FRSEVT"
              }
            },
            "ICR": {
              "TXMSGDISCCF": {
                "bit": 1,
                "description": "TXMSGDISCCF"
              },
              "TXMSGSENTCF": {
                "bit": 2,
                "description": "TXMSGSENTCF"
              },
              "TXMSGABTCF": {
                "bit": 3,
                "description": "TXMSGABTCF"
              },
              "HRSTDISCCF": {
                "bit": 4,
                "description": "HRSTDISCCF"
              },
              "HRSTSENTCF": {
                "bit": 5,
                "description": "HRSTSENTCF"
              },
              "TXUNDCF": {
                "bit": 6,
                "description": "TXUNDCF"
              },
              "RXORDDETCF": {
                "bit": 9,
                "description": "RXORDDETCF"
              },
              "RXHRSTDETCF": {
                "bit": 10,
                "description": "RXHRSTDETCF"
              },
              "RXOVRCF": {
                "bit": 11,
                "description": "RXOVRCF"
              },
              "RXMSGENDCF": {
                "bit": 12,
                "description": "RXMSGENDCF"
              },
              "TYPECEVT1CF": {
                "bit": 14,
                "description": "TYPECEVT1CF"
              },
              "TYPECEVT2CF": {
                "bit": 15,
                "description": "TYPECEVT2CF"
              },
              "FRSEVTCF": {
                "bit": 20,
                "description": "FRSEVTCF"
              }
            },
            "TX_ORDSET": {
              "TXORDSET": {
                "bit": 0,
                "description": "TXORDSET",
                "width": 20
              }
            },
            "TX_PAYSZ": {
              "TXPAYSZ": {
                "bit": 0,
                "description": "TXPAYSZ",
                "width": 10
              }
            },
            "TXDR": {
              "TXDATA": {
                "bit": 0,
                "description": "TXDATA",
                "width": 8
              }
            },
            "RX_ORDSET": {
              "RXORDSET": {
                "bit": 0,
                "description": "RXORDSET",
                "width": 3
              },
              "RXSOP3OF4": {
                "bit": 3,
                "description": "RXSOP3OF4"
              },
              "RXSOPKINVALID": {
                "bit": 4,
                "description": "RXSOPKINVALID",
                "width": 3
              }
            },
            "RX_PAYSZ": {
              "RXPAYSZ": {
                "bit": 0,
                "description": "RXPAYSZ",
                "width": 10
              }
            },
            "RXDR": {
              "RXDATA": {
                "bit": 0,
                "description": "RXDATA",
                "width": 8
              }
            },
            "RX_ORDEXT1": {
              "RXSOPX1": {
                "bit": 0,
                "description": "RXSOPX1",
                "width": 20
              }
            },
            "RX_ORDEXT2": {
              "RXSOPX2": {
                "bit": 0,
                "description": "RXSOPX2",
                "width": 20
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "FDCAN1",
              "base": "0x4000A400",
              "irq": 39
            },
            {
              "name": "SEC_FDCAN1",
              "base": "0x5000A400"
            }
          ],
          "registers": {
            "FDCAN_CREL": {
              "offset": "0x00",
              "size": 32,
              "description": "FDCAN Core Release Register"
            },
            "FDCAN_ENDN": {
              "offset": "0x04",
              "size": 32,
              "description": "FDCAN Core Release Register"
            },
            "FDCAN_DBTP": {
              "offset": "0x0C",
              "size": 32,
              "description": "FDCAN Data Bit Timing and Prescaler\n            Register"
            },
            "FDCAN_TEST": {
              "offset": "0x10",
              "size": 32,
              "description": "FDCAN Test Register"
            },
            "FDCAN_RWD": {
              "offset": "0x14",
              "size": 32,
              "description": "FDCAN RAM Watchdog Register"
            },
            "FDCAN_CCCR": {
              "offset": "0x18",
              "size": 32,
              "description": "FDCAN CC Control Register"
            },
            "FDCAN_NBTP": {
              "offset": "0x1C",
              "size": 32,
              "description": "FDCAN Nominal Bit Timing and Prescaler\n            Register"
            },
            "FDCAN_TSCC": {
              "offset": "0x20",
              "size": 32,
              "description": "FDCAN Timestamp Counter Configuration\n            Register"
            },
            "FDCAN_TSCV": {
              "offset": "0x24",
              "size": 32,
              "description": "FDCAN Timestamp Counter Value\n            Register"
            },
            "FDCAN_TOCC": {
              "offset": "0x28",
              "size": 32,
              "description": "FDCAN Timeout Counter Configuration\n            Register"
            },
            "FDCAN_TOCV": {
              "offset": "0x2C",
              "size": 32,
              "description": "FDCAN Timeout Counter Value\n            Register"
            },
            "FDCAN_ECR": {
              "offset": "0x40",
              "size": 32,
              "description": "FDCAN Error Counter Register"
            },
            "FDCAN_PSR": {
              "offset": "0x44",
              "size": 32,
              "description": "FDCAN Protocol Status Register"
            },
            "FDCAN_TDCR": {
              "offset": "0x48",
              "size": 32,
              "description": "FDCAN Transmitter Delay Compensation\n            Register"
            },
            "FDCAN_IR": {
              "offset": "0x50",
              "size": 32,
              "description": "FDCAN Interrupt Register"
            },
            "FDCAN_IE": {
              "offset": "0x54",
              "size": 32,
              "description": "FDCAN Interrupt Enable\n            Register"
            },
            "FDCAN_ILS": {
              "offset": "0x58",
              "size": 32,
              "description": "FDCAN Interrupt Line Select\n            Register"
            },
            "FDCAN_ILE": {
              "offset": "0x5C",
              "size": 32,
              "description": "FDCAN Interrupt Line Enable\n            Register"
            },
            "FDCAN_RXGFC": {
              "offset": "0x80",
              "size": 32,
              "description": "FDCAN Global Filter Configuration\n            Register"
            },
            "FDCAN_XIDAM": {
              "offset": "0x84",
              "size": 32,
              "description": "FDCAN Extended ID and Mask\n            Register"
            },
            "FDCAN_HPMS": {
              "offset": "0x88",
              "size": 32,
              "description": "FDCAN High Priority Message Status\n            Register"
            },
            "FDCAN_RXF0S": {
              "offset": "0x90",
              "size": 32,
              "description": "FDCAN Rx FIFO 0 Status\n            Register"
            },
            "FDCAN_RXF0A": {
              "offset": "0x94",
              "size": 32,
              "description": "CAN Rx FIFO 0 Acknowledge\n            Register"
            },
            "FDCAN_RXF1S": {
              "offset": "0x98",
              "size": 32,
              "description": "FDCAN Rx FIFO 1 Status\n            Register"
            },
            "FDCAN_RXF1A": {
              "offset": "0x9C",
              "size": 32,
              "description": "FDCAN Rx FIFO 1 Acknowledge\n            Register"
            },
            "FDCAN_TXFQS": {
              "offset": "0xC4",
              "size": 32,
              "description": "FDCAN Tx FIFO/Queue Status\n            Register"
            },
            "FDCAN_TXBRP": {
              "offset": "0xC8",
              "size": 32,
              "description": "FDCAN Tx Buffer Request Pending\n            Register"
            },
            "FDCAN_TXBAR": {
              "offset": "0xCC",
              "size": 32,
              "description": "FDCAN Tx Buffer Add Request\n            Register"
            },
            "FDCAN_TXBCR": {
              "offset": "0xD0",
              "size": 32,
              "description": "FDCAN Tx Buffer Cancellation Request\n            Register"
            },
            "FDCAN_TXBTO": {
              "offset": "0xD4",
              "size": 32,
              "description": "FDCAN Tx Buffer Transmission Occurred\n            Register"
            },
            "FDCAN_TXBCF": {
              "offset": "0xD8",
              "size": 32,
              "description": "FDCAN Tx Buffer Cancellation Finished\n            Register"
            },
            "FDCAN_TXBTIE": {
              "offset": "0xDC",
              "size": 32,
              "description": "FDCAN Tx Buffer Transmission Interrupt\n            Enable Register"
            },
            "FDCAN_TXBCIE": {
              "offset": "0xE0",
              "size": 32,
              "description": "FDCAN Tx Buffer Cancellation Finished\n            Interrupt Enable Register"
            },
            "FDCAN_TXEFS": {
              "offset": "0xE4",
              "size": 32,
              "description": "FDCAN Tx Event FIFO Status\n            Register"
            },
            "FDCAN_TXEFA": {
              "offset": "0xE8",
              "size": 32,
              "description": "FDCAN Tx Event FIFO Acknowledge\n            Register"
            },
            "FDCAN_CKDIV": {
              "offset": "0x100",
              "size": 32,
              "description": "FDCAN TT Trigger Memory Configuration\n            Register"
            },
            "FDCAN_TXBC": {
              "offset": "0xC0",
              "size": 32,
              "description": "FDCAN Tx buffer configuration\n            register"
            }
          },
          "bits": {
            "FDCAN_CREL": {
              "REL": {
                "bit": 28,
                "description": "Core release",
                "width": 4
              },
              "STEP": {
                "bit": 24,
                "description": "Step of Core release",
                "width": 4
              },
              "SUBSTEP": {
                "bit": 20,
                "description": "Sub-step of Core release",
                "width": 4
              },
              "YEAR": {
                "bit": 16,
                "description": "Timestamp Year",
                "width": 4
              },
              "MON": {
                "bit": 8,
                "description": "Timestamp Month",
                "width": 8
              },
              "DAY": {
                "bit": 0,
                "description": "Timestamp Day",
                "width": 8
              }
            },
            "FDCAN_ENDN": {
              "ETV": {
                "bit": 0,
                "description": "Endiannes Test Value",
                "width": 32
              }
            },
            "FDCAN_DBTP": {
              "DSJW": {
                "bit": 0,
                "description": "Synchronization Jump Width",
                "width": 4
              },
              "DTSEG2": {
                "bit": 4,
                "description": "Data time segment after sample\n                point",
                "width": 4
              },
              "DTSEG1": {
                "bit": 8,
                "description": "Data time segment after sample\n                point",
                "width": 5
              },
              "DBRP": {
                "bit": 16,
                "description": "Data BIt Rate Prescaler",
                "width": 5
              },
              "TDC": {
                "bit": 23,
                "description": "Transceiver Delay\n                Compensation"
              }
            },
            "FDCAN_TEST": {
              "LBCK": {
                "bit": 4,
                "description": "Loop Back mode"
              },
              "TX": {
                "bit": 5,
                "description": "Loop Back mode",
                "width": 2
              },
              "RX": {
                "bit": 7,
                "description": "Control of Transmit Pin"
              }
            },
            "FDCAN_RWD": {
              "WDV": {
                "bit": 8,
                "description": "Watchdog value",
                "width": 8
              },
              "WDC": {
                "bit": 0,
                "description": "Watchdog configuration",
                "width": 8
              }
            },
            "FDCAN_CCCR": {
              "INIT": {
                "bit": 0,
                "description": "Initialization"
              },
              "CCE": {
                "bit": 1,
                "description": "Configuration Change\n                Enable"
              },
              "ASM": {
                "bit": 2,
                "description": "ASM Restricted Operation\n                Mode"
              },
              "CSA": {
                "bit": 3,
                "description": "Clock Stop Acknowledge"
              },
              "CSR": {
                "bit": 4,
                "description": "Clock Stop Request"
              },
              "MON": {
                "bit": 5,
                "description": "Bus Monitoring Mode"
              },
              "DAR": {
                "bit": 6,
                "description": "Disable Automatic\n                Retransmission"
              },
              "TEST": {
                "bit": 7,
                "description": "Test Mode Enable"
              },
              "FDOE": {
                "bit": 8,
                "description": "FD Operation Enable"
              },
              "BSE": {
                "bit": 9,
                "description": "FDCAN Bit Rate Switching"
              },
              "PXHD": {
                "bit": 12,
                "description": "Protocol Exception Handling\n                Disable"
              },
              "EFBI": {
                "bit": 13,
                "description": "Edge Filtering during Bus\n                Integration"
              },
              "TXP": {
                "bit": 14,
                "description": "TXP"
              },
              "NISO": {
                "bit": 15,
                "description": "Non ISO Operation"
              }
            },
            "FDCAN_NBTP": {
              "NSJW": {
                "bit": 25,
                "description": "NSJW: Nominal (Re)Synchronization Jump\n                Width",
                "width": 7
              },
              "NBRP": {
                "bit": 16,
                "description": "Bit Rate Prescaler",
                "width": 9
              },
              "NTSEG1": {
                "bit": 8,
                "description": "Nominal Time segment before sample\n                point",
                "width": 8
              },
              "TSEG2": {
                "bit": 0,
                "description": "Nominal Time segment after sample\n                point",
                "width": 7
              }
            },
            "FDCAN_TSCC": {
              "TCP": {
                "bit": 16,
                "description": "Timestamp Counter\n                Prescaler",
                "width": 4
              },
              "TSS": {
                "bit": 0,
                "description": "Timestamp Select",
                "width": 2
              }
            },
            "FDCAN_TSCV": {
              "TSC": {
                "bit": 0,
                "description": "Timestamp Counter",
                "width": 16
              }
            },
            "FDCAN_TOCC": {
              "ETOC": {
                "bit": 0,
                "description": "Enable Timeout Counter"
              },
              "TOS": {
                "bit": 1,
                "description": "Timeout Select",
                "width": 2
              },
              "TOP": {
                "bit": 16,
                "description": "Timeout Period",
                "width": 16
              }
            },
            "FDCAN_TOCV": {
              "TOC": {
                "bit": 0,
                "description": "Timeout Counter",
                "width": 16
              }
            },
            "FDCAN_ECR": {
              "CEL": {
                "bit": 16,
                "description": "AN Error Logging",
                "width": 8
              },
              "RP": {
                "bit": 15,
                "description": "Receive Error Passive"
              },
              "REC": {
                "bit": 8,
                "description": "Receive Error Counter",
                "width": 7
              },
              "TEC": {
                "bit": 0,
                "description": "Transmit Error Counter",
                "width": 8
              }
            },
            "FDCAN_PSR": {
              "LEC": {
                "bit": 0,
                "description": "Last Error Code",
                "width": 3
              },
              "ACT": {
                "bit": 3,
                "description": "Activity",
                "width": 2
              },
              "EP": {
                "bit": 5,
                "description": "Error Passive"
              },
              "EW": {
                "bit": 6,
                "description": "Warning Status"
              },
              "BO": {
                "bit": 7,
                "description": "Bus_Off Status"
              },
              "DLEC": {
                "bit": 8,
                "description": "Data Last Error Code",
                "width": 3
              },
              "RESI": {
                "bit": 11,
                "description": "ESI flag of last received FDCAN\n                Message"
              },
              "RBRS": {
                "bit": 12,
                "description": "BRS flag of last received FDCAN\n                Message"
              },
              "REDL": {
                "bit": 13,
                "description": "Received FDCAN Message"
              },
              "PXE": {
                "bit": 14,
                "description": "Protocol Exception Event"
              },
              "TDCV": {
                "bit": 16,
                "description": "Transmitter Delay Compensation\n                Value",
                "width": 7
              }
            },
            "FDCAN_TDCR": {
              "TDCF": {
                "bit": 0,
                "description": "Transmitter Delay Compensation Filter\n                Window Length",
                "width": 7
              },
              "TDCO": {
                "bit": 8,
                "description": "Transmitter Delay Compensation\n                Offset",
                "width": 7
              }
            },
            "FDCAN_IR": {
              "RF0N": {
                "bit": 0,
                "description": "RF0N"
              },
              "RF0F": {
                "bit": 1,
                "description": "RF0F"
              },
              "RF0L": {
                "bit": 2,
                "description": "RF0L"
              },
              "RF1N": {
                "bit": 3,
                "description": "RF1N"
              },
              "RF1F": {
                "bit": 4,
                "description": "RF1F"
              },
              "RF1L": {
                "bit": 5,
                "description": "RF1L"
              },
              "HPM": {
                "bit": 6,
                "description": "HPM"
              },
              "TC": {
                "bit": 7,
                "description": "TC"
              },
              "TCF": {
                "bit": 8,
                "description": "TCF"
              },
              "TFE": {
                "bit": 9,
                "description": "TFE"
              },
              "TEFN": {
                "bit": 10,
                "description": "TEFN"
              },
              "TEFF": {
                "bit": 11,
                "description": "TEFF"
              },
              "TEFL": {
                "bit": 12,
                "description": "TEFL"
              },
              "TSW": {
                "bit": 13,
                "description": "TSW"
              },
              "MRAF": {
                "bit": 14,
                "description": "MRAF"
              },
              "TOO": {
                "bit": 15,
                "description": "TOO"
              },
              "ELO": {
                "bit": 16,
                "description": "ELO"
              },
              "EP": {
                "bit": 17,
                "description": "EP"
              },
              "EW": {
                "bit": 18,
                "description": "EW"
              },
              "BO": {
                "bit": 19,
                "description": "BO"
              },
              "WDI": {
                "bit": 20,
                "description": "WDI"
              },
              "PEA": {
                "bit": 21,
                "description": "PEA"
              },
              "PED": {
                "bit": 22,
                "description": "PED"
              },
              "ARA": {
                "bit": 23,
                "description": "ARA"
              }
            },
            "FDCAN_IE": {
              "RF0NE": {
                "bit": 0,
                "description": "Rx FIFO 0 New Message\n                Enable"
              },
              "RF0FE": {
                "bit": 1,
                "description": "Rx FIFO 0 Full Enable"
              },
              "RF0LE": {
                "bit": 2,
                "description": "Rx FIFO 0 Message Lost\n                Enable"
              },
              "RF1NE": {
                "bit": 3,
                "description": "Rx FIFO 1 New Message\n                Enable"
              },
              "RF1FE": {
                "bit": 4,
                "description": "Rx FIFO 1 Watermark Reached\n                Enable"
              },
              "RF1LE": {
                "bit": 5,
                "description": "Rx FIFO 1 Message Lost\n                Enable"
              },
              "HPME": {
                "bit": 6,
                "description": "High Priority Message\n                Enable"
              },
              "TCE": {
                "bit": 7,
                "description": "Transmission Completed\n                Enable"
              },
              "TCFE": {
                "bit": 8,
                "description": "Transmission Cancellation Finished\n                Enable"
              },
              "TEFE": {
                "bit": 9,
                "description": "Tx FIFO Empty Enable"
              },
              "TEFNE": {
                "bit": 10,
                "description": "Tx Event FIFO New Entry\n                Enable"
              },
              "TEFFE": {
                "bit": 11,
                "description": "Tx Event FIFO Full Enable"
              },
              "TEFLE": {
                "bit": 12,
                "description": "Tx Event FIFO Element Lost\n                Enable"
              },
              "MRAFE": {
                "bit": 13,
                "description": "Message RAM Access Failure\n                Enable"
              },
              "TOOE": {
                "bit": 14,
                "description": "Timeout Occurred Enable"
              },
              "ELOE": {
                "bit": 15,
                "description": "Error Logging Overflow\n                Enable"
              },
              "EPE": {
                "bit": 16,
                "description": "Error Passive Enable"
              },
              "EWE": {
                "bit": 17,
                "description": "Warning Status Enable"
              },
              "BOE": {
                "bit": 18,
                "description": "Bus_Off Status Enable"
              },
              "WDIE": {
                "bit": 19,
                "description": "Watchdog Interrupt Enable"
              },
              "PEAE": {
                "bit": 20,
                "description": "Protocol Error in Arbitration Phase\n                Enable"
              },
              "PEDE": {
                "bit": 21,
                "description": "Protocol Error in Data Phase\n                Enable"
              },
              "ARAE": {
                "bit": 22,
                "description": "Access to Reserved Address\n                Enable"
              }
            },
            "FDCAN_ILS": {
              "RxFIFO0": {
                "bit": 0,
                "description": "RxFIFO0"
              },
              "RxFIFO1": {
                "bit": 1,
                "description": "RxFIFO1"
              },
              "SMSG": {
                "bit": 2,
                "description": "SMSG"
              },
              "TFERR": {
                "bit": 3,
                "description": "TFERR"
              },
              "MISC": {
                "bit": 4,
                "description": "MISC"
              },
              "BERR": {
                "bit": 5,
                "description": "BERR"
              },
              "PERR": {
                "bit": 6,
                "description": "PERR"
              }
            },
            "FDCAN_ILE": {
              "EINT0": {
                "bit": 0,
                "description": "Enable Interrupt Line 0"
              },
              "EINT1": {
                "bit": 1,
                "description": "Enable Interrupt Line 1"
              }
            },
            "FDCAN_RXGFC": {
              "RRFE": {
                "bit": 0,
                "description": "Reject Remote Frames\n                Extended"
              },
              "RRFS": {
                "bit": 1,
                "description": "Reject Remote Frames\n                Standard"
              },
              "ANFE": {
                "bit": 2,
                "description": "Accept Non-matching Frames\n                Extended",
                "width": 2
              },
              "ANFS": {
                "bit": 4,
                "description": "Accept Non-matching Frames\n                Standard",
                "width": 2
              },
              "F1OM": {
                "bit": 8,
                "description": "F1OM"
              },
              "F0OM": {
                "bit": 9,
                "description": "F0OM"
              },
              "LSS": {
                "bit": 16,
                "description": "LSS",
                "width": 5
              },
              "LSE": {
                "bit": 24,
                "description": "LSE",
                "width": 4
              }
            },
            "FDCAN_XIDAM": {
              "EIDM": {
                "bit": 0,
                "description": "Extended ID Mask",
                "width": 29
              }
            },
            "FDCAN_HPMS": {
              "BIDX": {
                "bit": 0,
                "description": "Buffer Index",
                "width": 3
              },
              "MSI": {
                "bit": 6,
                "description": "Message Storage Indicator",
                "width": 2
              },
              "FIDX": {
                "bit": 8,
                "description": "Filter Index",
                "width": 5
              },
              "FLST": {
                "bit": 15,
                "description": "Filter List"
              }
            },
            "FDCAN_RXF0S": {
              "F0FL": {
                "bit": 0,
                "description": "Rx FIFO 0 Fill Level",
                "width": 4
              },
              "F0GI": {
                "bit": 8,
                "description": "Rx FIFO 0 Get Index",
                "width": 2
              },
              "F0PI": {
                "bit": 16,
                "description": "Rx FIFO 0 Put Index",
                "width": 2
              },
              "F0F": {
                "bit": 24,
                "description": "Rx FIFO 0 Full"
              },
              "RF0L": {
                "bit": 25,
                "description": "Rx FIFO 0 Message Lost"
              }
            },
            "FDCAN_RXF0A": {
              "F0AI": {
                "bit": 0,
                "description": "Rx FIFO 0 Acknowledge\n                Index",
                "width": 3
              }
            },
            "FDCAN_RXF1S": {
              "F1FL": {
                "bit": 0,
                "description": "Rx FIFO 1 Fill Level",
                "width": 4
              },
              "F1GI": {
                "bit": 8,
                "description": "Rx FIFO 1 Get Index",
                "width": 2
              },
              "F1PI": {
                "bit": 16,
                "description": "Rx FIFO 1 Put Index",
                "width": 2
              },
              "F1F": {
                "bit": 24,
                "description": "Rx FIFO 1 Full"
              },
              "RF1L": {
                "bit": 25,
                "description": "Rx FIFO 1 Message Lost"
              }
            },
            "FDCAN_RXF1A": {
              "F1AI": {
                "bit": 0,
                "description": "Rx FIFO 1 Acknowledge\n                Index",
                "width": 3
              }
            },
            "FDCAN_TXFQS": {
              "TFFL": {
                "bit": 0,
                "description": "Tx FIFO Free Level",
                "width": 3
              },
              "TFGI": {
                "bit": 8,
                "description": "TFGI",
                "width": 2
              },
              "TFQPI": {
                "bit": 16,
                "description": "Tx FIFO/Queue Put Index",
                "width": 2
              },
              "TFQF": {
                "bit": 21,
                "description": "Tx FIFO/Queue Full"
              }
            },
            "FDCAN_TXBRP": {
              "TRP": {
                "bit": 0,
                "description": "Transmission Request\n                Pending",
                "width": 3
              }
            },
            "FDCAN_TXBAR": {
              "AR": {
                "bit": 0,
                "description": "Add Request",
                "width": 3
              }
            },
            "FDCAN_TXBCR": {
              "CR": {
                "bit": 0,
                "description": "Cancellation Request",
                "width": 3
              }
            },
            "FDCAN_TXBTO": {
              "TO": {
                "bit": 0,
                "description": "Transmission Occurred.",
                "width": 3
              }
            },
            "FDCAN_TXBCF": {
              "CF": {
                "bit": 0,
                "description": "Cancellation Finished",
                "width": 3
              }
            },
            "FDCAN_TXBTIE": {
              "TIE": {
                "bit": 0,
                "description": "Transmission Interrupt\n                Enable",
                "width": 3
              }
            },
            "FDCAN_TXBCIE": {
              "CF": {
                "bit": 0,
                "description": "Cancellation Finished Interrupt\n                Enable",
                "width": 3
              }
            },
            "FDCAN_TXEFS": {
              "EFFL": {
                "bit": 0,
                "description": "Event FIFO Fill Level",
                "width": 3
              },
              "EFGI": {
                "bit": 8,
                "description": "Event FIFO Get Index.",
                "width": 2
              },
              "EFF": {
                "bit": 24,
                "description": "Event FIFO Full."
              },
              "TEFL": {
                "bit": 25,
                "description": "Tx Event FIFO Element\n                Lost."
              },
              "EFPI": {
                "bit": 16,
                "description": "Event FIFO Put Index",
                "width": 2
              }
            },
            "FDCAN_TXEFA": {
              "EFAI": {
                "bit": 0,
                "description": "Event FIFO Acknowledge\n                Index",
                "width": 2
              }
            },
            "FDCAN_CKDIV": {
              "PDIV": {
                "bit": 0,
                "description": "PDIV",
                "width": 4
              }
            },
            "FDCAN_TXBC": {
              "TFQM": {
                "bit": 24,
                "description": "Tx FIFO/Queue Mode"
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40023000"
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data register"
            },
            "IDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Independent data register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register"
            },
            "INIT": {
              "offset": "0x10",
              "size": 32,
              "description": "Initial CRC value"
            },
            "POL": {
              "offset": "0x14",
              "size": 32,
              "description": "polynomial"
            }
          },
          "bits": {
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register bits",
                "width": 32
              }
            },
            "IDR": {
              "IDR": {
                "bit": 0,
                "description": "General-purpose 8-bit data register\n                bits",
                "width": 8
              }
            },
            "CR": {
              "REV_OUT": {
                "bit": 7,
                "description": "Reverse output data"
              },
              "REV_IN": {
                "bit": 5,
                "description": "Reverse input data",
                "width": 2
              },
              "POLYSIZE": {
                "bit": 3,
                "description": "Polynomial size",
                "width": 2
              },
              "RESET": {
                "bit": 0,
                "description": "RESET bit"
              }
            },
            "INIT": {
              "CRC_INIT": {
                "bit": 0,
                "description": "Programmable initial CRC\n                value",
                "width": 32
              }
            },
            "POL": {
              "Polynomialcoefficients": {
                "bit": 0,
                "description": "Programmable polynomial",
                "width": 32
              }
            }
          }
        },
        "CRS": {
          "instances": [
            {
              "name": "CRS",
              "base": "0x40006000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "CFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "configuration register"
            },
            "ISR": {
              "offset": "0x08",
              "size": 32,
              "description": "interrupt and status register"
            },
            "ICR": {
              "offset": "0x0C",
              "size": 32,
              "description": "interrupt flag clear register"
            }
          },
          "bits": {
            "CR": {
              "TRIM": {
                "bit": 8,
                "description": "HSI48 oscillator smooth\n                trimming",
                "width": 7
              },
              "SWSYNC": {
                "bit": 7,
                "description": "Generate software SYNC\n                event"
              },
              "AUTOTRIMEN": {
                "bit": 6,
                "description": "Automatic trimming enable"
              },
              "CEN": {
                "bit": 5,
                "description": "Frequency error counter\n                enable"
              },
              "ESYNCIE": {
                "bit": 3,
                "description": "Expected SYNC interrupt\n                enable"
              },
              "ERRIE": {
                "bit": 2,
                "description": "Synchronization or trimming error\n                interrupt enable"
              },
              "SYNCWARNIE": {
                "bit": 1,
                "description": "SYNC warning interrupt\n                enable"
              },
              "SYNCOKIE": {
                "bit": 0,
                "description": "SYNC event OK interrupt\n                enable"
              }
            },
            "CFGR": {
              "SYNCPOL": {
                "bit": 31,
                "description": "SYNC polarity selection"
              },
              "SYNCSRC": {
                "bit": 28,
                "description": "SYNC signal source\n                selection",
                "width": 2
              },
              "SYNCDIV": {
                "bit": 24,
                "description": "SYNC divider",
                "width": 3
              },
              "FELIM": {
                "bit": 16,
                "description": "Frequency error limit",
                "width": 8
              },
              "RELOAD": {
                "bit": 0,
                "description": "Counter reload value",
                "width": 16
              }
            },
            "ISR": {
              "FECAP": {
                "bit": 16,
                "description": "Frequency error capture",
                "width": 16
              },
              "FEDIR": {
                "bit": 15,
                "description": "Frequency error direction"
              },
              "TRIMOVF": {
                "bit": 10,
                "description": "Trimming overflow or\n                underflow"
              },
              "SYNCMISS": {
                "bit": 9,
                "description": "SYNC missed"
              },
              "SYNCERR": {
                "bit": 8,
                "description": "SYNC error"
              },
              "ESYNCF": {
                "bit": 3,
                "description": "Expected SYNC flag"
              },
              "ERRF": {
                "bit": 2,
                "description": "Error flag"
              },
              "SYNCWARNF": {
                "bit": 1,
                "description": "SYNC warning flag"
              },
              "SYNCOKF": {
                "bit": 0,
                "description": "SYNC event OK flag"
              }
            },
            "ICR": {
              "ESYNCC": {
                "bit": 3,
                "description": "Expected SYNC clear flag"
              },
              "ERRC": {
                "bit": 2,
                "description": "Error clear flag"
              },
              "SYNCWARNC": {
                "bit": 1,
                "description": "SYNC warning clear flag"
              },
              "SYNCOKC": {
                "bit": 0,
                "description": "SYNC event OK clear flag"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC_Common",
              "base": "0x42028300",
              "irq": 37
            },
            {
              "name": "SEC_ADC_Common",
              "base": "0x52028300"
            },
            {
              "name": "ADC",
              "base": "0x42028000"
            },
            {
              "name": "SEC_ADC",
              "base": "0x52028000"
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Common status register"
            },
            "CCR": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC common control register"
            },
            "CDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Common regular data register for dual\n            mode"
            }
          },
          "bits": {
            "CSR": {
              "ADDRDY_MST": {
                "bit": 0,
                "description": "ADDRDY_MST"
              },
              "EOSMP_MST": {
                "bit": 1,
                "description": "EOSMP_MST"
              },
              "EOC_MST": {
                "bit": 2,
                "description": "EOC_MST"
              },
              "EOS_MST": {
                "bit": 3,
                "description": "EOS_MST"
              },
              "OVR_MST": {
                "bit": 4,
                "description": "OVR_MST"
              },
              "JEOC_MST": {
                "bit": 5,
                "description": "JEOC_MST"
              },
              "JEOS_MST": {
                "bit": 6,
                "description": "JEOS_MST"
              },
              "AWD1_MST": {
                "bit": 7,
                "description": "AWD1_MST"
              },
              "AWD2_MST": {
                "bit": 8,
                "description": "AWD2_MST"
              },
              "AWD3_MST": {
                "bit": 9,
                "description": "AWD3_MST"
              },
              "JQOVF_MST": {
                "bit": 10,
                "description": "JQOVF_MST"
              },
              "ADRDY_SLV": {
                "bit": 16,
                "description": "ADRDY_SLV"
              },
              "EOSMP_SLV": {
                "bit": 17,
                "description": "EOSMP_SLV"
              },
              "EOC_SLV": {
                "bit": 18,
                "description": "EOC_SLV"
              },
              "EOS_SLV": {
                "bit": 19,
                "description": "EOS_SLV"
              },
              "OVR_SLV": {
                "bit": 20,
                "description": "OVR_SLV"
              },
              "JEOC_SLV": {
                "bit": 21,
                "description": "JEOC_SLV"
              },
              "JEOS_SLV": {
                "bit": 22,
                "description": "JEOS_SLV"
              },
              "AWD1_SLV": {
                "bit": 23,
                "description": "AWD1_SLV"
              },
              "AWD2_SLV": {
                "bit": 24,
                "description": "AWD2_SLV"
              },
              "AWD3_SLV": {
                "bit": 25,
                "description": "AWD3_SLV"
              },
              "JQOVF_SLV": {
                "bit": 26,
                "description": "JQOVF_SLV"
              }
            },
            "CCR": {
              "CKMODE": {
                "bit": 16,
                "description": "ADC clock mode",
                "width": 2
              },
              "PRESC": {
                "bit": 18,
                "description": "ADC prescaler",
                "width": 4
              },
              "VREFEN": {
                "bit": 22,
                "description": "VREFINT enable"
              },
              "CH17SEL": {
                "bit": 23,
                "description": "CH17SEL"
              },
              "CH18SEL": {
                "bit": 24,
                "description": "CH18SEL"
              },
              "MDMA": {
                "bit": 14,
                "description": "MDMA",
                "width": 2
              },
              "DMACFG": {
                "bit": 13,
                "description": "DMACFG"
              },
              "DELAY": {
                "bit": 8,
                "description": "DELAY",
                "width": 3
              },
              "DUAL": {
                "bit": 0,
                "description": "DUAL",
                "width": 5
              }
            },
            "CDR": {
              "RDATA_MST": {
                "bit": 0,
                "description": "RDATA_MST",
                "width": 16
              },
              "RDATA_SLV": {
                "bit": 16,
                "description": "RDATA_SLV",
                "width": 16
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100"
            },
            {
              "name": "NVIC_STIR",
              "base": "0xE000EF00"
            }
          ],
          "registers": {
            "ISER0": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER1": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER2": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ICER0": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear-Enable\n            Register"
            },
            "ICER1": {
              "offset": "0x84",
              "size": 32,
              "description": "Interrupt Clear-Enable\n            Register"
            },
            "ICER2": {
              "offset": "0x88",
              "size": 32,
              "description": "Interrupt Clear-Enable\n            Register"
            },
            "ISPR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR2": {
              "offset": "0x108",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ICPR0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-Pending\n            Register"
            },
            "ICPR1": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt Clear-Pending\n            Register"
            },
            "ICPR2": {
              "offset": "0x188",
              "size": 32,
              "description": "Interrupt Clear-Pending\n            Register"
            },
            "IABR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR2": {
              "offset": "0x208",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IPR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR2": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR4": {
              "offset": "0x310",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR5": {
              "offset": "0x314",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR6": {
              "offset": "0x318",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR7": {
              "offset": "0x31C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR8": {
              "offset": "0x320",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR9": {
              "offset": "0x324",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR10": {
              "offset": "0x328",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR11": {
              "offset": "0x32C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR12": {
              "offset": "0x330",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR13": {
              "offset": "0x334",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR14": {
              "offset": "0x338",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR15": {
              "offset": "0x33C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR16": {
              "offset": "0x340",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR17": {
              "offset": "0x344",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR18": {
              "offset": "0x348",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR19": {
              "offset": "0x34C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR20": {
              "offset": "0x350",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "ISER3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ICER3": {
              "offset": "0x8C",
              "size": 32,
              "description": "Interrupt Clear-Enable\n            Register"
            },
            "ISPR3": {
              "offset": "0x10C",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ICPR3": {
              "offset": "0x18C",
              "size": 32,
              "description": "Interrupt Clear-Pending\n            Register"
            },
            "IABR3": {
              "offset": "0x20C",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IPR21": {
              "offset": "0x354",
              "size": 32,
              "description": "IPR21"
            },
            "IPR22": {
              "offset": "0x358",
              "size": 32,
              "description": "IPR22"
            },
            "IPR23": {
              "offset": "0x35C",
              "size": 32,
              "description": "IPR23"
            },
            "IPR24": {
              "offset": "0x360",
              "size": 32,
              "description": "IPR24"
            },
            "IPR25": {
              "offset": "0x364",
              "size": 32,
              "description": "IPR25"
            },
            "IPR26": {
              "offset": "0x368",
              "size": 32,
              "description": "IPR26"
            },
            "IPR27": {
              "offset": "0x36C",
              "size": 32,
              "description": "IPR27"
            },
            "IPR28": {
              "offset": "0x370",
              "size": 32,
              "description": "IPR28"
            },
            "IPR29": {
              "offset": "0x374",
              "size": 32,
              "description": "IPR29"
            }
          },
          "bits": {
            "ISER0": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER1": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER2": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER1": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER2": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR1": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR2": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR1": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR2": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "IABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR1": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR2": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IPR0": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR1": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR2": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR3": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR4": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR5": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR6": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR7": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR8": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR9": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR10": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR11": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR12": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR13": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR14": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR15": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR16": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR17": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR18": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR19": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR20": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            }
          }
        },
        "FMC": {
          "instances": [
            {
              "name": "FMC",
              "base": "0x44020000",
              "irq": 75
            }
          ],
          "registers": {
            "FMC_BCR1": {
              "offset": "0x00",
              "size": 32,
              "description": "FMC_BCR1"
            },
            "FMC_BCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "FMC_BCR2"
            },
            "FMC_BCR3": {
              "offset": "0x10",
              "size": 32,
              "description": ">FMC_BCR3"
            },
            "FMC_BCR4": {
              "offset": "0x18",
              "size": 32,
              "description": ">FMC_BCR4"
            },
            "FMC_BTR1": {
              "offset": "0x04",
              "size": 32,
              "description": "This register contains the control\n            information of each memory bank, used for SRAMs, PSRAM\n            and NOR Flash memories.If the EXTMOD bit is set in the\n            FMC_BCRx register, then this register is partitioned for\n            write and read access, that is, 2 registers are\n            available: one to configure read accesses (this register)\n            and one to configure write accesses (FMC_BWTRx\n            registers)."
            },
            "FMC_BTR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "FMC_BTR2"
            },
            "FMC_BTR3": {
              "offset": "0x14",
              "size": 32,
              "description": "FMC_BTR3"
            },
            "FMC_BTR4": {
              "offset": "0x1C",
              "size": 32,
              "description": "FMC_BTR4"
            },
            "FMC_PCR": {
              "offset": "0x80",
              "size": 32,
              "description": "NAND Flash control registers"
            },
            "FMC_SR": {
              "offset": "0x84",
              "size": 32,
              "description": "This register contains information about the\n            FIFO status and interrupt. The FMC features a FIFO that\n            is used when writing to memories to transfer up to 16\n            words of data.This is used to quickly write to the FIFO\n            and free the AXI bus for transactions to peripherals\n            other than the FMC, while the FMC is draining its FIFO\n            into the memory. One of these register bits indicates the\n            status of the FIFO, for ECC purposes.The ECC is\n            calculated while the data are written to the memory. To\n            read the correct ECC, the software must consequently wait\n            until the FIFO is empty."
            },
            "FMC_PMEM": {
              "offset": "0x88",
              "size": 32,
              "description": "The FMC_PMEM read/write register contains\n            the timing information for NAND Flash memory bank. This\n            information is used to access either the common memory\n            space of the NAND Flash for command, address write access\n            and data read/write access."
            },
            "FMC_PATT": {
              "offset": "0x8C",
              "size": 32,
              "description": "The FMC_PATT read/write register contains\n            the timing information for NAND Flash memory bank. It is\n            used for 8-bit accesses to the attribute memory space of\n            the NAND Flash for the last address write access if the\n            timing must differ from that of previous accesses (for\n            Ready/Busy management, refer to Section20.8.5: NAND Flash\n            prewait feature)."
            },
            "FMC_ECCR": {
              "offset": "0x94",
              "size": 32,
              "description": "This register contain the current error\n            correction code value computed by the ECC computation\n            modules of the FMC NAND controller. When the CPU\n            reads/writes the data from a NAND Flash memory page at\n            the correct address (refer to Section20.8.6: Computation\n            of the error correction code (ECC) in NAND Flash memory),\n            the data read/written from/to the NAND Flash memory are\n            processed automatically by the ECC computation module.\n            When X bytes have been read (according to the ECCPS field\n            in the FMC_PCR registers), the CPU must read the computed\n            ECC value from the FMC_ECC registers. It then verifies if\n            these computed parity data are the same as the parity\n            value recorded in the spare area, to determine whether a\n            page is valid, and, to correct it otherwise. The FMC_ECCR\n            register should be cleared after being read by setting\n            the ECCEN bit to 0. To compute a new data block, the\n            ECCEN bit must be set to 1."
            },
            "FMC_BWTR1": {
              "offset": "0x104",
              "size": 32,
              "description": "This register contains the control\n            information of each memory bank. It is used for SRAMs,\n            PSRAMs and NOR Flash memories. When the EXTMOD bit is set\n            in the FMC_BCRx register, then this register is active\n            for write access."
            },
            "FMC_BWTR2": {
              "offset": "0x10C",
              "size": 32,
              "description": "This register contains the control\n            information of each memory bank. It is used for SRAMs,\n            PSRAMs and NOR Flash memories. When the EXTMOD bit is set\n            in the FMC_BCRx register, then this register is active\n            for write access."
            },
            "FMC_BWTR3": {
              "offset": "0x114",
              "size": 32,
              "description": "This register contains the control\n            information of each memory bank. It is used for SRAMs,\n            PSRAMs and NOR Flash memories. When the EXTMOD bit is set\n            in the FMC_BCRx register, then this register is active\n            for write access."
            },
            "FMC_BWTR4": {
              "offset": "0x11C",
              "size": 32,
              "description": "This register contains the control\n            information of each memory bank. It is used for SRAMs,\n            PSRAMs and NOR Flash memories. When the EXTMOD bit is set\n            in the FMC_BCRx register, then this register is active\n            for write access."
            },
            "PCSCNTR": {
              "offset": "0x20",
              "size": 32,
              "description": "PCSCNTR"
            }
          },
          "bits": {
            "FMC_BCR1": {
              "MBKEN": {
                "bit": 0,
                "description": "Memory bank enable bit This bit enables\n                the memory bank. After reset Bank1 is enabled, all\n                others are disabled. Accessing a disabled bank causes\n                an ERROR on AXI bus."
              },
              "MUXEN": {
                "bit": 1,
                "description": "Address/data multiplexing enable bit\n                When this bit is set, the address and data values are\n                multiplexed on the data bus, valid only with NOR and\n                PSRAM memories:"
              },
              "MTYP": {
                "bit": 2,
                "description": "Memory type These bits define the type\n                of external memory attached to the corresponding\n                memory bank:",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width Defines the\n                external memory device width, valid for all type of\n                memories.",
                "width": 2
              },
              "FACCEN": {
                "bit": 6,
                "description": "Flash access enable This bit enables NOR\n                Flash memory access operations."
              },
              "BURSTEN": {
                "bit": 8,
                "description": "Burst enable bit This bit\n                enables/disables synchronous accesses during read\n                operations. It is valid only for synchronous memories\n                operating in Burst mode:"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "Wait signal polarity bit This bit\n                defines the polarity of the wait signal from memory\n                used for either in synchronous or asynchronous\n                mode:"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "Wait timing configuration The NWAIT\n                signal indicates whether the data from the memory are\n                valid or if a wait state must be inserted when\n                accessing the memory in synchronous mode. This\n                configuration bit determines if NWAIT is asserted by\n                the memory one clock cycle before the wait state or\n                during the wait state:"
              },
              "WREN": {
                "bit": 12,
                "description": "Write enable bit This bit indicates\n                whether write operations are enabled/disabled in the\n                bank by the FMC:"
              },
              "WAITEN": {
                "bit": 13,
                "description": "Wait enable bit This bit\n                enables/disables wait-state insertion via the NWAIT\n                signal when accessing the memory in synchronous\n                mode."
              },
              "EXTMOD": {
                "bit": 14,
                "description": "Extended mode enable. This bit enables\n                the FMC to program the write timings for asynchronous\n                accesses inside the FMC_BWTR register, thus resulting\n                in different timings for read and write operations.\n                Note: When the extended mode is disabled, the FMC can\n                operate in Mode1 or Mode2 as follows: ** Mode 1 is\n                the default mode when the SRAM/PSRAM memory type is\n                selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n                mode when the NOR memory type is selected (MTYP =\n                0x10)."
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "Wait signal during asynchronous\n                transfers This bit enables/disables the FMC to use\n                the wait signal even during an asynchronous\n                protocol."
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CRAM Page Size These are used for\n                Cellular RAM 1.5 which does not allow burst access to\n                cross the address boundaries between pages. When\n                these bits are configured, the FMC controller splits\n                automatically the burst access when the memory page\n                size is reached (refer to memory datasheet for page\n                size). Other configuration: reserved.",
                "width": 3
              },
              "CBURSTRW": {
                "bit": 19,
                "description": "Write burst enable For PSRAM (CRAM)\n                operating in Burst mode, the bit enables synchronous\n                accesses during write operations. The enable bit for\n                synchronous read accesses is the BURSTEN bit in the\n                FMC_BCRx register."
              },
              "CCLKEN": {
                "bit": 20,
                "description": "Continuous Clock Enable This bit enables\n                the FMC_CLK clock output to external memory devices.\n                Note: The CCLKEN bit of the FMC_BCR2..4 registers is\n                dont care. It is only enabled through the FMC_BCR1\n                register. Bank 1 must be configured in synchronous\n                mode to generate the FMC_CLK continuous clock. If\n                CCLKEN bit is set, the FMC_CLK clock ratio is\n                specified by CLKDIV value in the FMC_BTR1 register.\n                CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n                mode is used and CCLKEN bit is set, the synchronous\n                memories connected to other banks than Bank 1 are\n                clocked by the same clock (the CLKDIV value in the\n                FMC_BTR2..4 and FMC_BWTR2..4 registers for other\n                banks has no effect.)"
              },
              "WFDIS": {
                "bit": 21,
                "description": "Write FIFO Disable This bit disables the\n                Write FIFO used by the FMC controller. Note: The\n                WFDIS bit of the FMC_BCR2..4 registers is dont care.\n                It is only enabled through the FMC_BCR1\n                register."
              },
              "NBLSET": {
                "bit": 22,
                "description": "NBLSET",
                "width": 2
              }
            },
            "FMC_BCR2": {
              "MBKEN": {
                "bit": 0,
                "description": "Memory bank enable bit This bit enables\n                the memory bank. After reset Bank1 is enabled, all\n                others are disabled. Accessing a disabled bank causes\n                an ERROR on AXI bus."
              },
              "MUXEN": {
                "bit": 1,
                "description": "Address/data multiplexing enable bit\n                When this bit is set, the address and data values are\n                multiplexed on the data bus, valid only with NOR and\n                PSRAM memories:"
              },
              "MTYP": {
                "bit": 2,
                "description": "Memory type These bits define the type\n                of external memory attached to the corresponding\n                memory bank:",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width Defines the\n                external memory device width, valid for all type of\n                memories.",
                "width": 2
              },
              "FACCEN": {
                "bit": 6,
                "description": "Flash access enable This bit enables NOR\n                Flash memory access operations."
              },
              "BURSTEN": {
                "bit": 8,
                "description": "Burst enable bit This bit\n                enables/disables synchronous accesses during read\n                operations. It is valid only for synchronous memories\n                operating in Burst mode:"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "Wait signal polarity bit This bit\n                defines the polarity of the wait signal from memory\n                used for either in synchronous or asynchronous\n                mode:"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "Wait timing configuration The NWAIT\n                signal indicates whether the data from the memory are\n                valid or if a wait state must be inserted when\n                accessing the memory in synchronous mode. This\n                configuration bit determines if NWAIT is asserted by\n                the memory one clock cycle before the wait state or\n                during the wait state:"
              },
              "WREN": {
                "bit": 12,
                "description": "Write enable bit This bit indicates\n                whether write operations are enabled/disabled in the\n                bank by the FMC:"
              },
              "WAITEN": {
                "bit": 13,
                "description": "Wait enable bit This bit\n                enables/disables wait-state insertion via the NWAIT\n                signal when accessing the memory in synchronous\n                mode."
              },
              "EXTMOD": {
                "bit": 14,
                "description": "Extended mode enable. This bit enables\n                the FMC to program the write timings for asynchronous\n                accesses inside the FMC_BWTR register, thus resulting\n                in different timings for read and write operations.\n                Note: When the extended mode is disabled, the FMC can\n                operate in Mode1 or Mode2 as follows: ** Mode 1 is\n                the default mode when the SRAM/PSRAM memory type is\n                selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n                mode when the NOR memory type is selected (MTYP =\n                0x10)."
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "Wait signal during asynchronous\n                transfers This bit enables/disables the FMC to use\n                the wait signal even during an asynchronous\n                protocol."
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CRAM Page Size These are used for\n                Cellular RAM 1.5 which does not allow burst access to\n                cross the address boundaries between pages. When\n                these bits are configured, the FMC controller splits\n                automatically the burst access when the memory page\n                size is reached (refer to memory datasheet for page\n                size). Other configuration: reserved.",
                "width": 3
              },
              "CBURSTRW": {
                "bit": 19,
                "description": "Write burst enable For PSRAM (CRAM)\n                operating in Burst mode, the bit enables synchronous\n                accesses during write operations. The enable bit for\n                synchronous read accesses is the BURSTEN bit in the\n                FMC_BCRx register."
              },
              "CCLKEN": {
                "bit": 20,
                "description": "Continuous Clock Enable This bit enables\n                the FMC_CLK clock output to external memory devices.\n                Note: The CCLKEN bit of the FMC_BCR2..4 registers is\n                dont care. It is only enabled through the FMC_BCR1\n                register. Bank 1 must be configured in synchronous\n                mode to generate the FMC_CLK continuous clock. If\n                CCLKEN bit is set, the FMC_CLK clock ratio is\n                specified by CLKDIV value in the FMC_BTR1 register.\n                CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n                mode is used and CCLKEN bit is set, the synchronous\n                memories connected to other banks than Bank 1 are\n                clocked by the same clock (the CLKDIV value in the\n                FMC_BTR2..4 and FMC_BWTR2..4 registers for other\n                banks has no effect.)"
              },
              "WFDIS": {
                "bit": 21,
                "description": "Write FIFO Disable This bit disables the\n                Write FIFO used by the FMC controller. Note: The\n                WFDIS bit of the FMC_BCR2..4 registers is dont care.\n                It is only enabled through the FMC_BCR1\n                register."
              },
              "NBLSET": {
                "bit": 22,
                "description": "NBLSET",
                "width": 2
              }
            },
            "FMC_BCR3": {
              "MBKEN": {
                "bit": 0,
                "description": "Memory bank enable bit This bit enables\n                the memory bank. After reset Bank1 is enabled, all\n                others are disabled. Accessing a disabled bank causes\n                an ERROR on AXI bus."
              },
              "MUXEN": {
                "bit": 1,
                "description": "Address/data multiplexing enable bit\n                When this bit is set, the address and data values are\n                multiplexed on the data bus, valid only with NOR and\n                PSRAM memories:"
              },
              "MTYP": {
                "bit": 2,
                "description": "Memory type These bits define the type\n                of external memory attached to the corresponding\n                memory bank:",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width Defines the\n                external memory device width, valid for all type of\n                memories.",
                "width": 2
              },
              "FACCEN": {
                "bit": 6,
                "description": "Flash access enable This bit enables NOR\n                Flash memory access operations."
              },
              "BURSTEN": {
                "bit": 8,
                "description": "Burst enable bit This bit\n                enables/disables synchronous accesses during read\n                operations. It is valid only for synchronous memories\n                operating in Burst mode:"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "Wait signal polarity bit This bit\n                defines the polarity of the wait signal from memory\n                used for either in synchronous or asynchronous\n                mode:"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "Wait timing configuration The NWAIT\n                signal indicates whether the data from the memory are\n                valid or if a wait state must be inserted when\n                accessing the memory in synchronous mode. This\n                configuration bit determines if NWAIT is asserted by\n                the memory one clock cycle before the wait state or\n                during the wait state:"
              },
              "WREN": {
                "bit": 12,
                "description": "Write enable bit This bit indicates\n                whether write operations are enabled/disabled in the\n                bank by the FMC:"
              },
              "WAITEN": {
                "bit": 13,
                "description": "Wait enable bit This bit\n                enables/disables wait-state insertion via the NWAIT\n                signal when accessing the memory in synchronous\n                mode."
              },
              "EXTMOD": {
                "bit": 14,
                "description": "Extended mode enable. This bit enables\n                the FMC to program the write timings for asynchronous\n                accesses inside the FMC_BWTR register, thus resulting\n                in different timings for read and write operations.\n                Note: When the extended mode is disabled, the FMC can\n                operate in Mode1 or Mode2 as follows: ** Mode 1 is\n                the default mode when the SRAM/PSRAM memory type is\n                selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n                mode when the NOR memory type is selected (MTYP =\n                0x10)."
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "Wait signal during asynchronous\n                transfers This bit enables/disables the FMC to use\n                the wait signal even during an asynchronous\n                protocol."
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CRAM Page Size These are used for\n                Cellular RAM 1.5 which does not allow burst access to\n                cross the address boundaries between pages. When\n                these bits are configured, the FMC controller splits\n                automatically the burst access when the memory page\n                size is reached (refer to memory datasheet for page\n                size). Other configuration: reserved.",
                "width": 3
              },
              "CBURSTRW": {
                "bit": 19,
                "description": "Write burst enable For PSRAM (CRAM)\n                operating in Burst mode, the bit enables synchronous\n                accesses during write operations. The enable bit for\n                synchronous read accesses is the BURSTEN bit in the\n                FMC_BCRx register."
              },
              "CCLKEN": {
                "bit": 20,
                "description": "Continuous Clock Enable This bit enables\n                the FMC_CLK clock output to external memory devices.\n                Note: The CCLKEN bit of the FMC_BCR2..4 registers is\n                dont care. It is only enabled through the FMC_BCR1\n                register. Bank 1 must be configured in synchronous\n                mode to generate the FMC_CLK continuous clock. If\n                CCLKEN bit is set, the FMC_CLK clock ratio is\n                specified by CLKDIV value in the FMC_BTR1 register.\n                CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n                mode is used and CCLKEN bit is set, the synchronous\n                memories connected to other banks than Bank 1 are\n                clocked by the same clock (the CLKDIV value in the\n                FMC_BTR2..4 and FMC_BWTR2..4 registers for other\n                banks has no effect.)"
              },
              "WFDIS": {
                "bit": 21,
                "description": "Write FIFO Disable This bit disables the\n                Write FIFO used by the FMC controller. Note: The\n                WFDIS bit of the FMC_BCR2..4 registers is dont care.\n                It is only enabled through the FMC_BCR1\n                register."
              },
              "NBLSET": {
                "bit": 22,
                "description": "NBLSET",
                "width": 2
              }
            },
            "FMC_BCR4": {
              "MBKEN": {
                "bit": 0,
                "description": "Memory bank enable bit This bit enables\n                the memory bank. After reset Bank1 is enabled, all\n                others are disabled. Accessing a disabled bank causes\n                an ERROR on AXI bus."
              },
              "MUXEN": {
                "bit": 1,
                "description": "Address/data multiplexing enable bit\n                When this bit is set, the address and data values are\n                multiplexed on the data bus, valid only with NOR and\n                PSRAM memories:"
              },
              "MTYP": {
                "bit": 2,
                "description": "Memory type These bits define the type\n                of external memory attached to the corresponding\n                memory bank:",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width Defines the\n                external memory device width, valid for all type of\n                memories.",
                "width": 2
              },
              "FACCEN": {
                "bit": 6,
                "description": "Flash access enable This bit enables NOR\n                Flash memory access operations."
              },
              "BURSTEN": {
                "bit": 8,
                "description": "Burst enable bit This bit\n                enables/disables synchronous accesses during read\n                operations. It is valid only for synchronous memories\n                operating in Burst mode:"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "Wait signal polarity bit This bit\n                defines the polarity of the wait signal from memory\n                used for either in synchronous or asynchronous\n                mode:"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "Wait timing configuration The NWAIT\n                signal indicates whether the data from the memory are\n                valid or if a wait state must be inserted when\n                accessing the memory in synchronous mode. This\n                configuration bit determines if NWAIT is asserted by\n                the memory one clock cycle before the wait state or\n                during the wait state:"
              },
              "WREN": {
                "bit": 12,
                "description": "Write enable bit This bit indicates\n                whether write operations are enabled/disabled in the\n                bank by the FMC:"
              },
              "WAITEN": {
                "bit": 13,
                "description": "Wait enable bit This bit\n                enables/disables wait-state insertion via the NWAIT\n                signal when accessing the memory in synchronous\n                mode."
              },
              "EXTMOD": {
                "bit": 14,
                "description": "Extended mode enable. This bit enables\n                the FMC to program the write timings for asynchronous\n                accesses inside the FMC_BWTR register, thus resulting\n                in different timings for read and write operations.\n                Note: When the extended mode is disabled, the FMC can\n                operate in Mode1 or Mode2 as follows: ** Mode 1 is\n                the default mode when the SRAM/PSRAM memory type is\n                selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n                mode when the NOR memory type is selected (MTYP =\n                0x10)."
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "Wait signal during asynchronous\n                transfers This bit enables/disables the FMC to use\n                the wait signal even during an asynchronous\n                protocol."
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CRAM Page Size These are used for\n                Cellular RAM 1.5 which does not allow burst access to\n                cross the address boundaries between pages. When\n                these bits are configured, the FMC controller splits\n                automatically the burst access when the memory page\n                size is reached (refer to memory datasheet for page\n                size). Other configuration: reserved.",
                "width": 3
              },
              "CBURSTRW": {
                "bit": 19,
                "description": "Write burst enable For PSRAM (CRAM)\n                operating in Burst mode, the bit enables synchronous\n                accesses during write operations. The enable bit for\n                synchronous read accesses is the BURSTEN bit in the\n                FMC_BCRx register."
              },
              "CCLKEN": {
                "bit": 20,
                "description": "Continuous Clock Enable This bit enables\n                the FMC_CLK clock output to external memory devices.\n                Note: The CCLKEN bit of the FMC_BCR2..4 registers is\n                dont care. It is only enabled through the FMC_BCR1\n                register. Bank 1 must be configured in synchronous\n                mode to generate the FMC_CLK continuous clock. If\n                CCLKEN bit is set, the FMC_CLK clock ratio is\n                specified by CLKDIV value in the FMC_BTR1 register.\n                CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n                mode is used and CCLKEN bit is set, the synchronous\n                memories connected to other banks than Bank 1 are\n                clocked by the same clock (the CLKDIV value in the\n                FMC_BTR2..4 and FMC_BWTR2..4 registers for other\n                banks has no effect.)"
              },
              "WFDIS": {
                "bit": 21,
                "description": "Write FIFO Disable This bit disables the\n                Write FIFO used by the FMC controller. Note: The\n                WFDIS bit of the FMC_BCR2..4 registers is dont care.\n                It is only enabled through the FMC_BCR1\n                register."
              },
              "NBLSET": {
                "bit": 22,
                "description": "NBLSET",
                "width": 2
              }
            },
            "FMC_BTR1": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration These bits\n                are written by software to define the duration of the\n                address setup phase (refer to Figure81 to Figure93),\n                used in SRAMs, ROMs and asynchronous NOR Flash: For\n                each access mode address setup phase duration, please\n                refer to the respective figure (refer to Figure81 to\n                Figure93). Note: In synchronous accesses, this value\n                is dont care. In Muxed mode or Mode D, the minimum\n                value for ADDSET is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration These bits\n                are written by software to define the duration of the\n                address hold phase (refer to Figure81 to Figure93),\n                used in mode D or multiplexed accesses: For each\n                access mode address-hold phase duration, please refer\n                to the respective figure (Figure81 to Figure93).\n                Note: In synchronous accesses, this value is not\n                used, the address hold phase is always 1 memory clock\n                period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration These bits are\n                written by software to define the duration of the\n                data phase (refer to Figure81 to Figure93), used in\n                asynchronous accesses: For each memory type and\n                access mode data-phase duration, please refer to the\n                respective figure (Figure81 to Figure93). Example:\n                Mode1, write access, DATAST=1: Data-phase duration=\n                DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n                synchronous accesses, this value is dont\n                care.",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n                are written by software to add a delay at the end of\n                a write-to-read or read-to write transaction. The\n                programmed bus turnaround delay is inserted between\n                an asynchronous read (in muxed or mode D) or write\n                transaction and any other asynchronous /synchronous\n                read/write from/to a static bank. If a read operation\n                is performed, the bank can be the same or a different\n                one, whereas it must be different in case of write\n                operation to the bank, except in muxed mode or mode\n                D. In some cases, whatever the programmed BUSTRUN\n                values, the bus turnaround delay is fixed as follows:\n                The bus turnaround delay is not inserted between two\n                consecutive asynchronous write transfers to the same\n                static memory bank except in muxed mode and mode D.\n                There is a bus turnaround delay of 1 FMC clock cycle\n                between: Two consecutive asynchronous read transfers\n                to the same static memory bank except for modes muxed\n                and D. An asynchronous read to an asynchronous or\n                synchronous write to any static bank or dynamic bank\n                except in modes muxed and D mode. There is a bus\n                turnaround delay of 2 FMC clock cycle between: Two\n                consecutive synchronous write operations (in Burst or\n                Single mode) to the same bank. A synchronous write\n                (burst or single) access and an asynchronous write or\n                read transfer to or from static memory bank (the bank\n                can be the same or a different one in case of a read\n                operation. Two consecutive synchronous read\n                operations (in Burst or Single mode) followed by any\n                synchronous/asynchronous read or write from/to\n                another static memory bank. There is a bus turnaround\n                delay of 3 FMC clock cycle between: Two consecutive\n                synchronous write operations (in Burst or Single\n                mode) to different static banks. A synchronous write\n                access (in Burst or Single mode) and a synchronous\n                read from the same or a different bank. The bus\n                turnaround delay allows to match the minimum time\n                between consecutive transactions (tEHEL from NEx high\n                to NEx low) and the maximum time required by the\n                memory to free the data bus after a read access\n                (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805;\n                tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805;\n                tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period\n                &#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 126.\n                ...",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "Clock divide ratio (for FMC_CLK signal)\n                These bits define the period of FMC_CLK clock output\n                signal, expressed in number of KCK_FMC cycles: In\n                asynchronous NOR Flash, SRAM or PSRAM accesses, this\n                value is dont care. Note: Refer to Section20.6.5:\n                Synchronous transactions for FMC_CLK divider ratio\n                formula)",
                "width": 4
              },
              "DATLAT": {
                "bit": 24,
                "description": "Data latency for synchronous memory For\n                synchronous access with read write burst mode enabled\n                these bits define the number of memory clock\n                cycles",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode These bits specify the\n                asynchronous access modes as shown in the timing\n                diagrams. They are taken into account only when the\n                EXTMOD bit in the FMC_BCRx register is\n                1.",
                "width": 2
              },
              "DATAHLD": {
                "bit": 30,
                "description": "DATAHLD",
                "width": 2
              }
            },
            "FMC_BTR2": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration These bits\n                are written by software to define the duration of the\n                address setup phase (refer to Figure81 to Figure93),\n                used in SRAMs, ROMs and asynchronous NOR Flash: For\n                each access mode address setup phase duration, please\n                refer to the respective figure (refer to Figure81 to\n                Figure93). Note: In synchronous accesses, this value\n                is dont care. In Muxed mode or Mode D, the minimum\n                value for ADDSET is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration These bits\n                are written by software to define the duration of the\n                address hold phase (refer to Figure81 to Figure93),\n                used in mode D or multiplexed accesses: For each\n                access mode address-hold phase duration, please refer\n                to the respective figure (Figure81 to Figure93).\n                Note: In synchronous accesses, this value is not\n                used, the address hold phase is always 1 memory clock\n                period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration These bits are\n                written by software to define the duration of the\n                data phase (refer to Figure81 to Figure93), used in\n                asynchronous accesses: For each memory type and\n                access mode data-phase duration, please refer to the\n                respective figure (Figure81 to Figure93). Example:\n                Mode1, write access, DATAST=1: Data-phase duration=\n                DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n                synchronous accesses, this value is dont\n                care.",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n                are written by software to add a delay at the end of\n                a write-to-read or read-to write transaction. The\n                programmed bus turnaround delay is inserted between\n                an asynchronous read (in muxed or mode D) or write\n                transaction and any other asynchronous /synchronous\n                read/write from/to a static bank. If a read operation\n                is performed, the bank can be the same or a different\n                one, whereas it must be different in case of write\n                operation to the bank, except in muxed mode or mode\n                D. In some cases, whatever the programmed BUSTRUN\n                values, the bus turnaround delay is fixed as follows:\n                The bus turnaround delay is not inserted between two\n                consecutive asynchronous write transfers to the same\n                static memory bank except in muxed mode and mode D.\n                There is a bus turnaround delay of 1 FMC clock cycle\n                between: Two consecutive asynchronous read transfers\n                to the same static memory bank except for modes muxed\n                and D. An asynchronous read to an asynchronous or\n                synchronous write to any static bank or dynamic bank\n                except in modes muxed and D mode. There is a bus\n                turnaround delay of 2 FMC clock cycle between: Two\n                consecutive synchronous write operations (in Burst or\n                Single mode) to the same bank. A synchronous write\n                (burst or single) access and an asynchronous write or\n                read transfer to or from static memory bank (the bank\n                can be the same or a different one in case of a read\n                operation. Two consecutive synchronous read\n                operations (in Burst or Single mode) followed by any\n                synchronous/asynchronous read or write from/to\n                another static memory bank. There is a bus turnaround\n                delay of 3 FMC clock cycle between: Two consecutive\n                synchronous write operations (in Burst or Single\n                mode) to different static banks. A synchronous write\n                access (in Burst or Single mode) and a synchronous\n                read from the same or a different bank. The bus\n                turnaround delay allows to match the minimum time\n                between consecutive transactions (tEHEL from NEx high\n                to NEx low) and the maximum time required by the\n                memory to free the data bus after a read access\n                (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805;\n                tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805;\n                tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period\n                &#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 126.\n                ...",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "Clock divide ratio (for FMC_CLK signal)\n                These bits define the period of FMC_CLK clock output\n                signal, expressed in number of KCK_FMC cycles: In\n                asynchronous NOR Flash, SRAM or PSRAM accesses, this\n                value is dont care. Note: Refer to Section20.6.5:\n                Synchronous transactions for FMC_CLK divider ratio\n                formula)",
                "width": 4
              },
              "DATLAT": {
                "bit": 24,
                "description": "Data latency for synchronous memory For\n                synchronous access with read write burst mode enabled\n                these bits define the number of memory clock\n                cycles",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode These bits specify the\n                asynchronous access modes as shown in the timing\n                diagrams. They are taken into account only when the\n                EXTMOD bit in the FMC_BCRx register is\n                1.",
                "width": 2
              },
              "DATAHLD": {
                "bit": 30,
                "description": "DATAHLD",
                "width": 2
              }
            },
            "FMC_BTR3": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration These bits\n                are written by software to define the duration of the\n                address setup phase (refer to Figure81 to Figure93),\n                used in SRAMs, ROMs and asynchronous NOR Flash: For\n                each access mode address setup phase duration, please\n                refer to the respective figure (refer to Figure81 to\n                Figure93). Note: In synchronous accesses, this value\n                is dont care. In Muxed mode or Mode D, the minimum\n                value for ADDSET is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration These bits\n                are written by software to define the duration of the\n                address hold phase (refer to Figure81 to Figure93),\n                used in mode D or multiplexed accesses: For each\n                access mode address-hold phase duration, please refer\n                to the respective figure (Figure81 to Figure93).\n                Note: In synchronous accesses, this value is not\n                used, the address hold phase is always 1 memory clock\n                period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration These bits are\n                written by software to define the duration of the\n                data phase (refer to Figure81 to Figure93), used in\n                asynchronous accesses: For each memory type and\n                access mode data-phase duration, please refer to the\n                respective figure (Figure81 to Figure93). Example:\n                Mode1, write access, DATAST=1: Data-phase duration=\n                DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n                synchronous accesses, this value is dont\n                care.",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n                are written by software to add a delay at the end of\n                a write-to-read or read-to write transaction. The\n                programmed bus turnaround delay is inserted between\n                an asynchronous read (in muxed or mode D) or write\n                transaction and any other asynchronous /synchronous\n                read/write from/to a static bank. If a read operation\n                is performed, the bank can be the same or a different\n                one, whereas it must be different in case of write\n                operation to the bank, except in muxed mode or mode\n                D. In some cases, whatever the programmed BUSTRUN\n                values, the bus turnaround delay is fixed as follows:\n                The bus turnaround delay is not inserted between two\n                consecutive asynchronous write transfers to the same\n                static memory bank except in muxed mode and mode D.\n                There is a bus turnaround delay of 1 FMC clock cycle\n                between: Two consecutive asynchronous read transfers\n                to the same static memory bank except for modes muxed\n                and D. An asynchronous read to an asynchronous or\n                synchronous write to any static bank or dynamic bank\n                except in modes muxed and D mode. There is a bus\n                turnaround delay of 2 FMC clock cycle between: Two\n                consecutive synchronous write operations (in Burst or\n                Single mode) to the same bank. A synchronous write\n                (burst or single) access and an asynchronous write or\n                read transfer to or from static memory bank (the bank\n                can be the same or a different one in case of a read\n                operation. Two consecutive synchronous read\n                operations (in Burst or Single mode) followed by any\n                synchronous/asynchronous read or write from/to\n                another static memory bank. There is a bus turnaround\n                delay of 3 FMC clock cycle between: Two consecutive\n                synchronous write operations (in Burst or Single\n                mode) to different static banks. A synchronous write\n                access (in Burst or Single mode) and a synchronous\n                read from the same or a different bank. The bus\n                turnaround delay allows to match the minimum time\n                between consecutive transactions (tEHEL from NEx high\n                to NEx low) and the maximum time required by the\n                memory to free the data bus after a read access\n                (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805;\n                tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805;\n                tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period\n                &#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 126.\n                ...",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "Clock divide ratio (for FMC_CLK signal)\n                These bits define the period of FMC_CLK clock output\n                signal, expressed in number of KCK_FMC cycles: In\n                asynchronous NOR Flash, SRAM or PSRAM accesses, this\n                value is dont care. Note: Refer to Section20.6.5:\n                Synchronous transactions for FMC_CLK divider ratio\n                formula)",
                "width": 4
              },
              "DATLAT": {
                "bit": 24,
                "description": "Data latency for synchronous memory For\n                synchronous access with read write burst mode enabled\n                these bits define the number of memory clock\n                cycles",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode These bits specify the\n                asynchronous access modes as shown in the timing\n                diagrams. They are taken into account only when the\n                EXTMOD bit in the FMC_BCRx register is\n                1.",
                "width": 2
              },
              "DATAHLD": {
                "bit": 30,
                "description": "DATAHLD",
                "width": 2
              }
            },
            "FMC_BTR4": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration These bits\n                are written by software to define the duration of the\n                address setup phase (refer to Figure81 to Figure93),\n                used in SRAMs, ROMs and asynchronous NOR Flash: For\n                each access mode address setup phase duration, please\n                refer to the respective figure (refer to Figure81 to\n                Figure93). Note: In synchronous accesses, this value\n                is dont care. In Muxed mode or Mode D, the minimum\n                value for ADDSET is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration These bits\n                are written by software to define the duration of the\n                address hold phase (refer to Figure81 to Figure93),\n                used in mode D or multiplexed accesses: For each\n                access mode address-hold phase duration, please refer\n                to the respective figure (Figure81 to Figure93).\n                Note: In synchronous accesses, this value is not\n                used, the address hold phase is always 1 memory clock\n                period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration These bits are\n                written by software to define the duration of the\n                data phase (refer to Figure81 to Figure93), used in\n                asynchronous accesses: For each memory type and\n                access mode data-phase duration, please refer to the\n                respective figure (Figure81 to Figure93). Example:\n                Mode1, write access, DATAST=1: Data-phase duration=\n                DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n                synchronous accesses, this value is dont\n                care.",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n                are written by software to add a delay at the end of\n                a write-to-read or read-to write transaction. The\n                programmed bus turnaround delay is inserted between\n                an asynchronous read (in muxed or mode D) or write\n                transaction and any other asynchronous /synchronous\n                read/write from/to a static bank. If a read operation\n                is performed, the bank can be the same or a different\n                one, whereas it must be different in case of write\n                operation to the bank, except in muxed mode or mode\n                D. In some cases, whatever the programmed BUSTRUN\n                values, the bus turnaround delay is fixed as follows:\n                The bus turnaround delay is not inserted between two\n                consecutive asynchronous write transfers to the same\n                static memory bank except in muxed mode and mode D.\n                There is a bus turnaround delay of 1 FMC clock cycle\n                between: Two consecutive asynchronous read transfers\n                to the same static memory bank except for modes muxed\n                and D. An asynchronous read to an asynchronous or\n                synchronous write to any static bank or dynamic bank\n                except in modes muxed and D mode. There is a bus\n                turnaround delay of 2 FMC clock cycle between: Two\n                consecutive synchronous write operations (in Burst or\n                Single mode) to the same bank. A synchronous write\n                (burst or single) access and an asynchronous write or\n                read transfer to or from static memory bank (the bank\n                can be the same or a different one in case of a read\n                operation. Two consecutive synchronous read\n                operations (in Burst or Single mode) followed by any\n                synchronous/asynchronous read or write from/to\n                another static memory bank. There is a bus turnaround\n                delay of 3 FMC clock cycle between: Two consecutive\n                synchronous write operations (in Burst or Single\n                mode) to different static banks. A synchronous write\n                access (in Burst or Single mode) and a synchronous\n                read from the same or a different bank. The bus\n                turnaround delay allows to match the minimum time\n                between consecutive transactions (tEHEL from NEx high\n                to NEx low) and the maximum time required by the\n                memory to free the data bus after a read access\n                (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805;\n                tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805;\n                tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period\n                &#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 126.\n                ...",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "Clock divide ratio (for FMC_CLK signal)\n                These bits define the period of FMC_CLK clock output\n                signal, expressed in number of KCK_FMC cycles: In\n                asynchronous NOR Flash, SRAM or PSRAM accesses, this\n                value is dont care. Note: Refer to Section20.6.5:\n                Synchronous transactions for FMC_CLK divider ratio\n                formula)",
                "width": 4
              },
              "DATLAT": {
                "bit": 24,
                "description": "Data latency for synchronous memory For\n                synchronous access with read write burst mode enabled\n                these bits define the number of memory clock\n                cycles",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode These bits specify the\n                asynchronous access modes as shown in the timing\n                diagrams. They are taken into account only when the\n                EXTMOD bit in the FMC_BCRx register is\n                1.",
                "width": 2
              },
              "DATAHLD": {
                "bit": 30,
                "description": "DATAHLD",
                "width": 2
              }
            },
            "FMC_PCR": {
              "PWAITEN": {
                "bit": 1,
                "description": "Wait feature enable bit. This bit\n                enables the Wait feature for the NAND Flash memory\n                bank:"
              },
              "PBKEN": {
                "bit": 2,
                "description": "NAND Flash memory bank enable bit. This\n                bit enables the memory bank. Accessing a disabled\n                memory bank causes an ERROR on AXI bus"
              },
              "PTYP": {
                "bit": 3,
                "description": "Memory type"
              },
              "PWID": {
                "bit": 4,
                "description": "Data bus width. These bits define the\n                external memory device width.",
                "width": 2
              },
              "ECCEN": {
                "bit": 6,
                "description": "ECC computation logic enable\n                bit"
              },
              "TCLR": {
                "bit": 9,
                "description": "CLE to RE delay. These bits set time\n                from CLE low to RE low in number of KCK_FMC clock\n                cycles. The time is give by the following formula:\n                t_clr = (TCLR + SET + 2) TKCK_FMC where TKCK_FMC is\n                the KCK_FMC clock period Note: Set is MEMSET or\n                ATTSET according to the addressed\n                space.",
                "width": 4
              },
              "TAR": {
                "bit": 13,
                "description": "ALE to RE delay. These bits set time\n                from ALE low to RE low in number of KCK_FMC clock\n                cycles. Time is: t_ar = (TAR + SET + 2) TKCK_FMC\n                where TKCK_FMC is the FMC clock period Note: Set is\n                MEMSET or ATTSET according to the addressed\n                space.",
                "width": 4
              },
              "ECCPS": {
                "bit": 17,
                "description": "ECC page size. These bits define the\n                page size for the extended ECC:",
                "width": 3
              }
            },
            "FMC_SR": {
              "IRS": {
                "bit": 0,
                "description": "Interrupt rising edge status The flag is\n                set by hardware and reset by software. Note: If this\n                bit is written by software to 1 it will be\n                set."
              },
              "ILS": {
                "bit": 1,
                "description": "Interrupt high-level status The flag is\n                set by hardware and reset by software."
              },
              "IFS": {
                "bit": 2,
                "description": "Interrupt falling edge status The flag\n                is set by hardware and reset by software. Note: If\n                this bit is written by software to 1 it will be\n                set."
              },
              "IREN": {
                "bit": 3,
                "description": "Interrupt rising edge detection enable\n                bit"
              },
              "ILEN": {
                "bit": 4,
                "description": "Interrupt high-level detection enable\n                bit"
              },
              "IFEN": {
                "bit": 5,
                "description": "Interrupt falling edge detection enable\n                bit"
              },
              "FEMPT": {
                "bit": 6,
                "description": "FIFO empty. Read-only bit that provides\n                the status of the FIFO"
              }
            },
            "FMC_PMEM": {
              "MEMSET": {
                "bit": 0,
                "description": "Common memory x setup time These bits\n                define the number of KCK_FMC (+1) clock cycles to set\n                up the address before the command assertion (NWE,\n                NOE), for NAND Flash read or write access to common\n                memory space:",
                "width": 8
              },
              "MEMWAIT": {
                "bit": 8,
                "description": "Common memory wait time These bits\n                define the minimum number of KCK_FMC (+1) clock\n                cycles to assert the command (NWE, NOE), for NAND\n                Flash read or write access to common memory space.\n                The duration of command assertion is extended if the\n                wait signal (NWAIT) is active (low) at the end of the\n                programmed value of KCK_FMC:",
                "width": 8
              },
              "MEMHOLD": {
                "bit": 16,
                "description": "Common memory hold time These bits\n                define the number of KCK_FMC clock cycles for write\n                accesses and KCK_FMC+1 clock cycles for read accesses\n                during which the address is held (and data for write\n                accesses) after the command is de-asserted (NWE,\n                NOE), for NAND Flash read or write access to common\n                memory space:",
                "width": 8
              },
              "MEMHIZ": {
                "bit": 24,
                "description": "Common memory x data bus Hi-Z time These\n                bits define the number of KCK_FMC clock cycles during\n                which the data bus is kept Hi-Z after the start of a\n                NAND Flash write access to common memory space. This\n                is only valid for write transactions:",
                "width": 8
              }
            },
            "FMC_PATT": {
              "ATTSET": {
                "bit": 0,
                "description": "Attribute memory setup time These bits\n                define the number of KCK_FMC (+1) clock cycles to set\n                up address before the command assertion (NWE, NOE),\n                for NAND Flash read or write access to attribute\n                memory space:",
                "width": 8
              },
              "ATTWAIT": {
                "bit": 8,
                "description": "Attribute memory wait time These bits\n                define the minimum number of x KCK_FMC (+1) clock\n                cycles to assert the command (NWE, NOE), for NAND\n                Flash read or write access to attribute memory space.\n                The duration for command assertion is extended if the\n                wait signal (NWAIT) is active (low) at the end of the\n                programmed value of KCK_FMC:",
                "width": 8
              },
              "ATTHOLD": {
                "bit": 16,
                "description": "Attribute memory hold time These bits\n                define the number of KCK_FMC clock cycles during\n                which the address is held (and data for write access)\n                after the command de-assertion (NWE, NOE), for NAND\n                Flash read or write access to attribute memory\n                space:",
                "width": 8
              },
              "ATTHIZ": {
                "bit": 24,
                "description": "Attribute memory data bus Hi-Z time\n                These bits define the number of KCK_FMC clock cycles\n                during which the data bus is kept in Hi-Z after the\n                start of a NAND Flash write access to attribute\n                memory space on socket. Only valid for writ\n                transaction:",
                "width": 8
              }
            },
            "FMC_ECCR": {
              "ECC": {
                "bit": 0,
                "description": "ECC result This field contains the value\n                computed by the ECC computation logic. Table167\n                describes the contents of these bit\n                fields.",
                "width": 32
              }
            },
            "FMC_BWTR1": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration. These bits\n                are written by software to define the duration of the\n                address setup phase in KCK_FMC cycles (refer to\n                Figure81 to Figure93), used in asynchronous accesses:\n                ... Note: In synchronous accesses, this value is not\n                used, the address setup phase is always 1 Flash clock\n                period duration. In muxed mode, the minimum ADDSET\n                value is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration. These bits\n                are written by software to define the duration of the\n                address hold phase (refer to Figure81 to Figure93),\n                used in asynchronous multiplexed accesses: ... Note:\n                In synchronous NOR Flash accesses, this value is not\n                used, the address hold phase is always 1 Flash clock\n                period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration. These bits are\n                written by software to define the duration of the\n                data phase (refer to Figure81 to Figure93), used in\n                asynchronous SRAM, PSRAM and NOR Flash memory\n                accesses:",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n                are written by software to add a delay at the end of\n                a write transaction to match the minimum time between\n                consecutive transactions (tEHEL from ENx high to ENx\n                low): (BUSTRUN + 1) KCK_FMC period &#8805;\n                tEHELmin. The programmed bus turnaround delay is\n                inserted between a an asynchronous write transfer and\n                any other asynchronous /synchronous read or write\n                transfer to or from a static bank. If a read\n                operation is performed, the bank can be the same or a\n                different one, whereas it must be different in case\n                of write operation to the bank, except in muxed mode\n                or mode D. In some cases, whatever the programmed\n                BUSTRUN values, the bus turnaround delay is fixed as\n                follows: The bus turnaround delay is not inserted\n                between two consecutive asynchronous write transfers\n                to the same static memory bank except for muxed mode\n                and mode D. There is a bus turnaround delay of 2 FMC\n                clock cycle between: Two consecutive synchronous\n                write operations (in Burst or Single mode) to the\n                same bank A synchronous write transfer ((in Burst or\n                Single mode) and an asynchronous write or read\n                transfer to or from static memory bank. There is a\n                bus turnaround delay of 3 FMC clock cycle between:\n                Two consecutive synchronous write operations (in\n                Burst or Single mode) to different static banks. A\n                synchronous write transfer (in Burst or Single mode)\n                and a synchronous read from the same or a different\n                bank. ...",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode. These bits specify the\n                asynchronous access modes as shown in the next timing\n                diagrams.These bits are taken into account only when\n                the EXTMOD bit in the FMC_BCRx register is\n                1.",
                "width": 2
              }
            },
            "FMC_BWTR2": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration. These bits\n                are written by software to define the duration of the\n                address setup phase in KCK_FMC cycles (refer to\n                Figure81 to Figure93), used in asynchronous accesses:\n                ... Note: In synchronous accesses, this value is not\n                used, the address setup phase is always 1 Flash clock\n                period duration. In muxed mode, the minimum ADDSET\n                value is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration. These bits\n                are written by software to define the duration of the\n                address hold phase (refer to Figure81 to Figure93),\n                used in asynchronous multiplexed accesses: ... Note:\n                In synchronous NOR Flash accesses, this value is not\n                used, the address hold phase is always 1 Flash clock\n                period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration. These bits are\n                written by software to define the duration of the\n                data phase (refer to Figure81 to Figure93), used in\n                asynchronous SRAM, PSRAM and NOR Flash memory\n                accesses:",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n                are written by software to add a delay at the end of\n                a write transaction to match the minimum time between\n                consecutive transactions (tEHEL from ENx high to ENx\n                low): (BUSTRUN + 1) KCK_FMC period &#8805;\n                tEHELmin. The programmed bus turnaround delay is\n                inserted between a an asynchronous write transfer and\n                any other asynchronous /synchronous read or write\n                transfer to or from a static bank. If a read\n                operation is performed, the bank can be the same or a\n                different one, whereas it must be different in case\n                of write operation to the bank, except in muxed mode\n                or mode D. In some cases, whatever the programmed\n                BUSTRUN values, the bus turnaround delay is fixed as\n                follows: The bus turnaround delay is not inserted\n                between two consecutive asynchronous write transfers\n                to the same static memory bank except for muxed mode\n                and mode D. There is a bus turnaround delay of 2 FMC\n                clock cycle between: Two consecutive synchronous\n                write operations (in Burst or Single mode) to the\n                same bank A synchronous write transfer ((in Burst or\n                Single mode) and an asynchronous write or read\n                transfer to or from static memory bank. There is a\n                bus turnaround delay of 3 FMC clock cycle between:\n                Two consecutive synchronous write operations (in\n                Burst or Single mode) to different static banks. A\n                synchronous write transfer (in Burst or Single mode)\n                and a synchronous read from the same or a different\n                bank. ...",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode. These bits specify the\n                asynchronous access modes as shown in the next timing\n                diagrams.These bits are taken into account only when\n                the EXTMOD bit in the FMC_BCRx register is\n                1.",
                "width": 2
              }
            },
            "FMC_BWTR3": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration. These bits\n                are written by software to define the duration of the\n                address setup phase in KCK_FMC cycles (refer to\n                Figure81 to Figure93), used in asynchronous accesses:\n                ... Note: In synchronous accesses, this value is not\n                used, the address setup phase is always 1 Flash clock\n                period duration. In muxed mode, the minimum ADDSET\n                value is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration. These bits\n                are written by software to define the duration of the\n                address hold phase (refer to Figure81 to Figure93),\n                used in asynchronous multiplexed accesses: ... Note:\n                In synchronous NOR Flash accesses, this value is not\n                used, the address hold phase is always 1 Flash clock\n                period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration. These bits are\n                written by software to define the duration of the\n                data phase (refer to Figure81 to Figure93), used in\n                asynchronous SRAM, PSRAM and NOR Flash memory\n                accesses:",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n                are written by software to add a delay at the end of\n                a write transaction to match the minimum time between\n                consecutive transactions (tEHEL from ENx high to ENx\n                low): (BUSTRUN + 1) KCK_FMC period &#8805;\n                tEHELmin. The programmed bus turnaround delay is\n                inserted between a an asynchronous write transfer and\n                any other asynchronous /synchronous read or write\n                transfer to or from a static bank. If a read\n                operation is performed, the bank can be the same or a\n                different one, whereas it must be different in case\n                of write operation to the bank, except in muxed mode\n                or mode D. In some cases, whatever the programmed\n                BUSTRUN values, the bus turnaround delay is fixed as\n                follows: The bus turnaround delay is not inserted\n                between two consecutive asynchronous write transfers\n                to the same static memory bank except for muxed mode\n                and mode D. There is a bus turnaround delay of 2 FMC\n                clock cycle between: Two consecutive synchronous\n                write operations (in Burst or Single mode) to the\n                same bank A synchronous write transfer ((in Burst or\n                Single mode) and an asynchronous write or read\n                transfer to or from static memory bank. There is a\n                bus turnaround delay of 3 FMC clock cycle between:\n                Two consecutive synchronous write operations (in\n                Burst or Single mode) to different static banks. A\n                synchronous write transfer (in Burst or Single mode)\n                and a synchronous read from the same or a different\n                bank. ...",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode. These bits specify the\n                asynchronous access modes as shown in the next timing\n                diagrams.These bits are taken into account only when\n                the EXTMOD bit in the FMC_BCRx register is\n                1.",
                "width": 2
              }
            },
            "FMC_BWTR4": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration. These bits\n                are written by software to define the duration of the\n                address setup phase in KCK_FMC cycles (refer to\n                Figure81 to Figure93), used in asynchronous accesses:\n                ... Note: In synchronous accesses, this value is not\n                used, the address setup phase is always 1 Flash clock\n                period duration. In muxed mode, the minimum ADDSET\n                value is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration. These bits\n                are written by software to define the duration of the\n                address hold phase (refer to Figure81 to Figure93),\n                used in asynchronous multiplexed accesses: ... Note:\n                In synchronous NOR Flash accesses, this value is not\n                used, the address hold phase is always 1 Flash clock\n                period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration. These bits are\n                written by software to define the duration of the\n                data phase (refer to Figure81 to Figure93), used in\n                asynchronous SRAM, PSRAM and NOR Flash memory\n                accesses:",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n                are written by software to add a delay at the end of\n                a write transaction to match the minimum time between\n                consecutive transactions (tEHEL from ENx high to ENx\n                low): (BUSTRUN + 1) KCK_FMC period &#8805;\n                tEHELmin. The programmed bus turnaround delay is\n                inserted between a an asynchronous write transfer and\n                any other asynchronous /synchronous read or write\n                transfer to or from a static bank. If a read\n                operation is performed, the bank can be the same or a\n                different one, whereas it must be different in case\n                of write operation to the bank, except in muxed mode\n                or mode D. In some cases, whatever the programmed\n                BUSTRUN values, the bus turnaround delay is fixed as\n                follows: The bus turnaround delay is not inserted\n                between two consecutive asynchronous write transfers\n                to the same static memory bank except for muxed mode\n                and mode D. There is a bus turnaround delay of 2 FMC\n                clock cycle between: Two consecutive synchronous\n                write operations (in Burst or Single mode) to the\n                same bank A synchronous write transfer ((in Burst or\n                Single mode) and an asynchronous write or read\n                transfer to or from static memory bank. There is a\n                bus turnaround delay of 3 FMC clock cycle between:\n                Two consecutive synchronous write operations (in\n                Burst or Single mode) to different static banks. A\n                synchronous write transfer (in Burst or Single mode)\n                and a synchronous read from the same or a different\n                bank. ...",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode. These bits specify the\n                asynchronous access modes as shown in the next timing\n                diagrams.These bits are taken into account only when\n                the EXTMOD bit in the FMC_BCRx register is\n                1.",
                "width": 2
              }
            },
            "PCSCNTR": {
              "CSCOUNT": {
                "bit": 0,
                "description": "Chip select counter",
                "width": 16
              },
              "CNTB1EN": {
                "bit": 16,
                "description": "Counter Bank 1 enable"
              },
              "CNTB2EN": {
                "bit": 17,
                "description": "Counter Bank 2 enable"
              },
              "CNTB3EN": {
                "bit": 18,
                "description": "Counter Bank 3 enable"
              },
              "CNTB4EN": {
                "bit": 19,
                "description": "Counter Bank 4 enable"
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x420C0800",
              "irq": 94
            },
            {
              "name": "SEC_RNG",
              "base": "0x520C0800"
            }
          ],
          "registers": {
            "RNG_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "RNG control register"
            },
            "RNG_SR": {
              "offset": "0x04",
              "size": 32,
              "description": "RNG status register"
            },
            "RNG_DR": {
              "offset": "0x08",
              "size": 32,
              "description": "The RNG_DR register is a read-only register\n            that delivers a 32-bit random value when read. The\n            content of this register is valid when DRDY= 1, even if\n            RNGEN=0."
            },
            "RNG_HTCR": {
              "offset": "0x10",
              "size": 32,
              "description": "The RNG_DR register is a read-only register\n            that delivers a 32-bit random value when read. The\n            content of this register is valid when DRDY= 1, even if\n            RNGEN=0."
            }
          },
          "bits": {
            "RNG_CR": {
              "RNGEN": {
                "bit": 2,
                "description": "Random number generator\n                enable"
              },
              "IE": {
                "bit": 3,
                "description": "Interrupt enable"
              },
              "CED": {
                "bit": 5,
                "description": "Clock error detection Note: The clock\n                error detection can be used only when ck_rc48 or\n                ck_pll1_q (ck_pll1_q = 48MHz) source is selected\n                otherwise, CED bit must be equal to 1. The clock\n                error detection cannot be enabled nor disabled on the\n                fly when RNG peripheral is enabled, to enable or\n                disable CED the RNG must be disabled."
              },
              "RNG_CONFIG3": {
                "bit": 8,
                "description": "RNG configuration 3",
                "width": 4
              },
              "NISTC": {
                "bit": 12,
                "description": "Non NIST compliant"
              },
              "RNG_CONFIG2": {
                "bit": 13,
                "description": "RNG configuration 2",
                "width": 3
              },
              "CLKDIV": {
                "bit": 16,
                "description": "Clock divider factor",
                "width": 4
              },
              "RNG_CONFIG1": {
                "bit": 20,
                "description": "RNG configuration 1",
                "width": 6
              },
              "CONDRST": {
                "bit": 30,
                "description": "Conditioning soft reset"
              },
              "CONFIGLOCK": {
                "bit": 31,
                "description": "RNG Config Lock"
              }
            },
            "RNG_SR": {
              "DRDY": {
                "bit": 0,
                "description": "Data ready Note: If IE=1 in RNG_CR, an\n                interrupt is generated when DRDY=1. It can rise when\n                the peripheral is disabled. When the output buffer\n                becomes empty (after reading RNG_DR), this bit\n                returns to 0 until a new random value is\n                generated."
              },
              "CECS": {
                "bit": 1,
                "description": "Clock error current status Note: This\n                bit is meaningless if CED (Clock error detection) bit\n                in RNG_CR is equal to 1."
              },
              "SECS": {
                "bit": 2,
                "description": "Seed error current status ** More than\n                64 consecutive bits at the same value (0 or 1) **\n                More than 32 consecutive alternances of 0 and 1\n                (0101010101...01)"
              },
              "CEIS": {
                "bit": 5,
                "description": "Clock error interrupt status This bit is\n                set at the same time as CECS. It is cleared by\n                writing it to 0. An interrupt is pending if IE = 1 in\n                the RNG_CR register. Note: This bit is meaningless if\n                CED (Clock error detection) bit in RNG_CR is equal to\n                1."
              },
              "SEIS": {
                "bit": 6,
                "description": "Seed error interrupt status This bit is\n                set at the same time as SECS. It is cleared by\n                writing it to 0. ** More than 64 consecutive bits at\n                the same value (0 or 1) ** More than 32 consecutive\n                alternances of 0 and 1 (0101010101...01) An interrupt\n                is pending if IE = 1 in the RNG_CR\n                register."
              }
            },
            "RNG_DR": {
              "RNDATA": {
                "bit": 0,
                "description": "Random data 32-bit random data which are\n                valid when DRDY=1.",
                "width": 32
              }
            },
            "RNG_HTCR": {
              "HTCFG": {
                "bit": 0,
                "description": "health test configuration",
                "width": 32
              }
            }
          }
        },
        "SDIO": {
          "instances": [
            {
              "name": "SDMMC1",
              "base": "0x420C8000",
              "irq": 78
            },
            {
              "name": "SEC_SDMMC1",
              "base": "0x520C8000"
            }
          ],
          "registers": {
            "SDMMC_POWER": {
              "offset": "0x00",
              "size": 32,
              "description": "SDMMC power control register"
            },
            "SDMMC_CLKCR": {
              "offset": "0x04",
              "size": 32,
              "description": "The SDMMC_CLKCR register controls the\n            SDMMC_CK output clock, the SDMMC_RX_CLK receive clock,\n            and the bus width."
            },
            "SDMMC_ARGR": {
              "offset": "0x08",
              "size": 32,
              "description": "The SDMMC_ARGR register contains a 32-bit\n            command argument, which is sent to a card as part of a\n            command message."
            },
            "SDMMC_CMDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "The SDMMC_CMDR register contains the command\n            index and command type bits. The command index is sent to\n            a card as part of a command message. The command type\n            bits control the command path state machine\n            (CPSM)."
            },
            "SDMMC_RESP1R": {
              "offset": "0x14",
              "size": 32,
              "description": "The SDMMC_RESP1/2/3/4R registers contain the\n            status of a card, which is part of the received\n            response."
            },
            "SDMMC_RESP2R": {
              "offset": "0x18",
              "size": 32,
              "description": "The SDMMC_RESP1/2/3/4R registers contain the\n            status of a card, which is part of the received\n            response."
            },
            "SDMMC_RESP3R": {
              "offset": "0x1C",
              "size": 32,
              "description": "The SDMMC_RESP1/2/3/4R registers contain the\n            status of a card, which is part of the received\n            response."
            },
            "SDMMC_RESP4R": {
              "offset": "0x20",
              "size": 32,
              "description": "The SDMMC_RESP1/2/3/4R registers contain the\n            status of a card, which is part of the received\n            response."
            },
            "SDMMC_DTIMER": {
              "offset": "0x24",
              "size": 32,
              "description": "The SDMMC_DTIMER register contains the data\n            timeout period, in card bus clock periods. A counter\n            loads the value from the SDMMC_DTIMER register, and\n            starts decrementing when the data path state machine\n            (DPSM) enters the Wait_R or Busy state. If the timer\n            reaches 0 while the DPSM is in either of these states,\n            the timeout status flag is set."
            },
            "SDMMC_DLENR": {
              "offset": "0x28",
              "size": 32,
              "description": "The SDMMC_DLENR register contains the number\n            of data bytes to be transferred. The value is loaded into\n            the data counter when data transfer starts."
            },
            "SDMMC_DCTRL": {
              "offset": "0x2C",
              "size": 32,
              "description": "The SDMMC_DCTRL register control the data\n            path state machine (DPSM)."
            },
            "SDMMC_DCNTR": {
              "offset": "0x30",
              "size": 32,
              "description": "The SDMMC_DCNTR register loads the value\n            from the data length register (see SDMMC_DLENR) when the\n            DPSM moves from the Idle state to the Wait_R or Wait_S\n            state. As data is transferred, the counter decrements the\n            value until it reaches 0. The DPSM then moves to the Idle\n            state and when there has been no error, the data status\n            end flag (DATAEND) is set."
            },
            "SDMMC_STAR": {
              "offset": "0x34",
              "size": 32,
              "description": "The SDMMC_STAR register is a read-only\n            register. It contains two types of flag:Static flags\n            (bits [29,21,11:0]): these bits remain asserted until\n            they are cleared by writing to the SDMMC interrupt Clear\n            register (see SDMMC_ICR)Dynamic flags (bits [20:12]):\n            these bits change state depending on the state of the\n            underlying logic (for example, FIFO full and empty flags\n            are asserted and de-asserted as data while written to the\n            FIFO)"
            },
            "SDMMC_ICR": {
              "offset": "0x38",
              "size": 32,
              "description": "The SDMMC_ICR register is a write-only\n            register. Writing a bit with 1 clears the corresponding\n            bit in the SDMMC_STAR status register."
            },
            "SDMMC_MASKR": {
              "offset": "0x3C",
              "size": 32,
              "description": "The interrupt mask register determines which\n            status flags generate an interrupt request by setting the\n            corresponding bit to 1."
            },
            "SDMMC_ACKTIMER": {
              "offset": "0x40",
              "size": 32,
              "description": "The SDMMC_ACKTIMER register contains the\n            acknowledgment timeout period, in SDMMC_CK bus clock\n            periods. A counter loads the value from the\n            SDMMC_ACKTIMER register, and starts decrementing when the\n            data path state machine (DPSM) enters the Wait_Ack state.\n            If the timer reaches 0 while the DPSM is in this states,\n            the acknowledgment timeout status flag is\n            set."
            },
            "SDMMC_IDMACTRLR": {
              "offset": "0x50",
              "size": 32,
              "description": "The receive and transmit FIFOs can be read\n            or written as 32-bit wide registers. The FIFOs contain 32\n            entries on 32 sequential addresses. This allows the CPU\n            to use its load and store multiple operands to read\n            from/write to the FIFO."
            },
            "SDMMC_IDMABSIZER": {
              "offset": "0x54",
              "size": 32,
              "description": "The SDMMC_IDMABSIZER register contains the\n            buffers size when in double buffer\n            configuration."
            },
            "SDMMC_IDMABASE0R": {
              "offset": "0x58",
              "size": 32,
              "description": "The SDMMC_IDMABASE0R register contains the\n            memory buffer base address in single buffer configuration\n            and the buffer 0 base address in double buffer\n            configuration."
            },
            "SDMMC_IDMABASE1R": {
              "offset": "0x5C",
              "size": 32,
              "description": "The SDMMC_IDMABASE1R register contains the\n            double buffer configuration second buffer memory base\n            address."
            },
            "SDMMC_FIFOR": {
              "offset": "0x80",
              "size": 32,
              "description": "The receive and transmit FIFOs can be only\n            read or written as word (32-bit) wide registers. The\n            FIFOs contain 16 entries on sequential addresses. This\n            allows the CPU to use its load and store multiple\n            operands to read from/write to the FIFO.When accessing\n            SDMMC_FIFOR with half word or byte access an AHB bus\n            fault is generated."
            },
            "SDMMC_VER": {
              "offset": "0x3F4",
              "size": 32,
              "description": "SDMMC IP version register"
            },
            "SDMMC_ID": {
              "offset": "0x3F8",
              "size": 32,
              "description": "SDMMC IP identification\n            register"
            },
            "SDMMC_RESPCMDR": {
              "offset": "0x10",
              "size": 32,
              "description": "SDMMC command response\n            register"
            }
          },
          "bits": {
            "SDMMC_POWER": {
              "PWRCTRL": {
                "bit": 0,
                "description": "SDMMC state control bits. These bits can\n                only be written when the SDMMC is not in the power-on\n                state (PWRCTRL?11). These bits are used to define the\n                functional state of the SDMMC signals: Any further\n                write will be ignored, PWRCTRL value will keep\n                11.",
                "width": 2
              },
              "VSWITCH": {
                "bit": 2,
                "description": "Voltage switch sequence start. This bit\n                is used to start the timing critical section of the\n                voltage switch sequence:"
              },
              "VSWITCHEN": {
                "bit": 3,
                "description": "Voltage switch procedure enable. This\n                bit can only be written by firmware when CPSM is\n                disabled (CPSMEN = 0). This bit is used to stop the\n                SDMMC_CK after the voltage switch command\n                response:"
              },
              "DIRPOL": {
                "bit": 4,
                "description": "Data and command direction signals\n                polarity selection. This bit can only be written when\n                the SDMMC is in the power-off state (PWRCTRL =\n                00)."
              }
            },
            "SDMMC_CLKCR": {
              "CLKDIV": {
                "bit": 0,
                "description": "Clock divide factor This bit can only be\n                written when the CPSM and DPSM are not active\n                (CPSMACT = 0 and DPSMACT = 0). This field defines the\n                divide factor between the input clock (SDMMCCLK) and\n                the output clock (SDMMC_CK): SDMMC_CK frequency =\n                SDMMCCLK / [2 * CLKDIV]. 0xx: etc.. xxx:\n                etc..",
                "width": 10
              },
              "PWRSAV": {
                "bit": 12,
                "description": "Power saving configuration bit This bit\n                can only be written when the CPSM and DPSM are not\n                active (CPSMACT = 0 and DPSMACT = 0) For power\n                saving, the SDMMC_CK clock output can be disabled\n                when the bus is idle by setting PWRSAV:"
              },
              "WIDBUS": {
                "bit": 14,
                "description": "Wide bus mode enable bit This bit can\n                only be written when the CPSM and DPSM are not active\n                (CPSMACT = 0 and DPSMACT = 0)",
                "width": 2
              },
              "NEGEDGE": {
                "bit": 16,
                "description": "SDMMC_CK dephasing selection bit for\n                data and Command. This bit can only be written when\n                the CPSM and DPSM are not active (CPSMACT = 0 and\n                DPSMACT = 0). When clock division = 1 (CLKDIV = 0),\n                this bit has no effect. Data and Command change on\n                SDMMC_CK falling edge. When clock division &gt;1\n                (CLKDIV &gt; 0) &amp; DDR = 0: - SDMMC_CK\n                edge occurs on SDMMCCLK rising edge. When clock\n                division >1 (CLKDIV > 0) & DDR = 1: - Data\n                changed on the SDMMCCLK falling edge succeeding a\n                SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK\n                rising edge. - Data changed on the SDMMC_CK falling\n                edge succeeding a SDMMC_CK edge. - SDMMC_CK edge\n                occurs on SDMMCCLK rising edge."
              },
              "HWFC_EN": {
                "bit": 17,
                "description": "Hardware flow control enable This bit\n                can only be written when the CPSM and DPSM are not\n                active (CPSMACT = 0 and DPSMACT = 0) When Hardware\n                flow control is enabled, the meaning of the TXFIFOE\n                and RXFIFOF flags change, please see SDMMC status\n                register definition in Section56.8.11."
              },
              "DDR": {
                "bit": 18,
                "description": "Data rate signaling selection This bit\n                can only be written when the CPSM and DPSM are not\n                active (CPSMACT = 0 and DPSMACT = 0) DDR rate shall\n                only be selected with 4-bit or 8-bit wide bus mode.\n                (WIDBUS &gt; 00). DDR = 1 has no effect when\n                WIDBUS = 00 (1-bit wide bus). DDR rate shall only be\n                selected with clock division &gt;1. (CLKDIV\n                &gt; 0)"
              },
              "BUSSPEED": {
                "bit": 19,
                "description": "Bus speed mode selection between DS, HS,\n                SDR12, SDR25 and SDR50, DDR50, SDR104. This bit can\n                only be written when the CPSM and DPSM are not active\n                (CPSMACT = 0 and DPSMACT = 0)"
              },
              "SELCLKRX": {
                "bit": 20,
                "description": "Receive clock selection. These bits can\n                only be written when the CPSM and DPSM are not active\n                (CPSMACT = 0 and DPSMACT = 0)",
                "width": 2
              }
            },
            "SDMMC_ARGR": {
              "CMDARG": {
                "bit": 0,
                "description": "Command argument. These bits can only be\n                written by firmware when CPSM is disabled (CPSMEN =\n                0). Command argument sent to a card as part of a\n                command message. If a command contains an argument,\n                it must be loaded into this register before writing a\n                command to the command register.",
                "width": 32
              }
            },
            "SDMMC_CMDR": {
              "CMDINDEX": {
                "bit": 0,
                "description": "Command index. This bit can only be\n                written by firmware when CPSM is disabled (CPSMEN =\n                0). The command index is sent to the card as part of\n                a command message.",
                "width": 6
              },
              "CMDTRANS": {
                "bit": 6,
                "description": "The CPSM treats the command as a data\n                transfer command, stops the interrupt period, and\n                signals DataEnable to the DPSM This bit can only be\n                written by firmware when CPSM is disabled (CPSMEN =\n                0). If this bit is set, the CPSM issues an end of\n                interrupt period and issues DataEnable signal to the\n                DPSM when the command is sent."
              },
              "CMDSTOP": {
                "bit": 7,
                "description": "The CPSM treats the command as a Stop\n                Transmission command and signals Abort to the DPSM.\n                This bit can only be written by firmware when CPSM is\n                disabled (CPSMEN = 0). If this bit is set, the CPSM\n                issues the Abort signal to the DPSM when the command\n                is sent."
              },
              "WAITRESP": {
                "bit": 8,
                "description": "Wait for response bits. This bit can\n                only be written by firmware when CPSM is disabled\n                (CPSMEN = 0). They are used to configure whether the\n                CPSM is to wait for a response, and if yes, which\n                kind of response.",
                "width": 2
              },
              "WAITINT": {
                "bit": 10,
                "description": "CPSM waits for interrupt request. If\n                this bit is set, the CPSM disables command timeout\n                and waits for an card interrupt request (Response).\n                If this bit is cleared in the CPSM Wait state, will\n                cause the abort of the interrupt mode."
              },
              "WAITPEND": {
                "bit": 11,
                "description": "CPSM Waits for end of data transfer\n                (CmdPend internal signal) from DPSM. This bit when\n                set, the CPSM waits for the end of data transfer\n                trigger before it starts sending a command. WAITPEND\n                is only taken into account when DTMODE = MMC stream\n                data transfer, WIDBUS = 1-bit wide bus mode, DPSMACT\n                = 1 and DTDIR = from host to card."
              },
              "CPSMEN": {
                "bit": 12,
                "description": "Command path state machine (CPSM) Enable\n                bit This bit is written 1 by firmware, and cleared by\n                hardware when the CPSM enters the Idle state. If this\n                bit is set, the CPSM is enabled. When DTEN = 1, no\n                command will be transfered nor boot procedure will be\n                started. CPSMEN is cleared to 0."
              },
              "DTHOLD": {
                "bit": 13,
                "description": "Hold new data block transmission and\n                reception in the DPSM. If this bit is set, the DPSM\n                will not move from the Wait_S state to the Send state\n                or from the Wait_R state to the Receive\n                state."
              },
              "BOOTMODE": {
                "bit": 14,
                "description": "Select the boot mode procedure to be\n                used. This bit can only be written by firmware when\n                CPSM is disabled (CPSMEN = 0)"
              },
              "BOOTEN": {
                "bit": 15,
                "description": "Enable boot mode\n                procedure."
              },
              "CMDSUSPEND": {
                "bit": 16,
                "description": "The CPSM treats the command as a Suspend\n                or Resume command and signals interrupt period\n                start/end. This bit can only be written by firmware\n                when CPSM is disabled (CPSMEN = 0). CMDSUSPEND = 1\n                and CMDTRANS = 0 Suspend command, start interrupt\n                period when response bit BS=0. CMDSUSPEND = 1 and\n                CMDTRANS = 1 Resume command with data, end interrupt\n                period when response bit DF=1."
              }
            },
            "SDMMC_RESP1R": {
              "CARDSTATUS1": {
                "bit": 0,
                "description": "see Table 432",
                "width": 32
              }
            },
            "SDMMC_RESP2R": {
              "CARDSTATUS2": {
                "bit": 0,
                "description": "see Table404.",
                "width": 32
              }
            },
            "SDMMC_RESP3R": {
              "CARDSTATUS3": {
                "bit": 0,
                "description": "see Table404.",
                "width": 32
              }
            },
            "SDMMC_RESP4R": {
              "CARDSTATUS4": {
                "bit": 0,
                "description": "see Table404.",
                "width": 32
              }
            },
            "SDMMC_DTIMER": {
              "DATATIME": {
                "bit": 0,
                "description": "Data and R1b busy timeout period This\n                bit can only be written when the CPSM and DPSM are\n                not active (CPSMACT = 0 and DPSMACT = 0). Data and\n                R1b busy timeout period expressed in card bus clock\n                periods.",
                "width": 32
              }
            },
            "SDMMC_DLENR": {
              "DATALENGTH": {
                "bit": 0,
                "description": "Data length value This register can only\n                be written by firmware when DPSM is inactive (DPSMACT\n                = 0). Number of data bytes to be transferred. When\n                DDR = 1 DATALENGTH is truncated to a multiple of 2.\n                (The last odd byte is not transfered) When DATALENGTH\n                = 0 no data will be transfered, when requested by a\n                CPSMEN and CMDTRANS = 1 also no command will be\n                transfered. DTEN and CPSMEN are cleared to\n                0.",
                "width": 25
              }
            },
            "SDMMC_DCTRL": {
              "DTEN": {
                "bit": 0,
                "description": "Data transfer enable bit This bit can\n                only be written by firmware when DPSM is inactive\n                (DPSMACT = 0). This bit is cleared by Hardware when\n                data transfer completes. This bit shall only be used\n                to transfer data when no associated data transfer\n                command is used, i.e. shall not be used with SD or\n                eMMC cards."
              },
              "DTDIR": {
                "bit": 1,
                "description": "Data transfer direction selection This\n                bit can only be written by firmware when DPSM is\n                inactive (DPSMACT = 0)."
              },
              "DTMODE": {
                "bit": 2,
                "description": "Data transfer mode selection. This bit\n                can only be written by firmware when DPSM is inactive\n                (DPSMACT = 0).",
                "width": 2
              },
              "DBLOCKSIZE": {
                "bit": 4,
                "description": "Data block size This bit can only be\n                written by firmware when DPSM is inactive (DPSMACT =\n                0). Define the data block length when the block data\n                transfer mode is selected: When DATALENGTH is not a\n                multiple of DBLOCKSIZE, the transfered data is\n                truncated at a multiple of DBLOCKSIZE. (Any remain\n                data will not be transfered.) When DDR = 1,\n                DBLOCKSIZE = 0000 shall not be used. (No data will be\n                transfered)",
                "width": 4
              },
              "RWSTART": {
                "bit": 8,
                "description": "Read wait start. If this bit is set,\n                read wait operation starts."
              },
              "RWSTOP": {
                "bit": 9,
                "description": "Read wait stop This bit is written by\n                firmware and auto cleared by hardware when the DPSM\n                moves from the READ_WAIT state to the WAIT_R or IDLE\n                state."
              },
              "RWMOD": {
                "bit": 10,
                "description": "Read wait mode. This bit can only be\n                written by firmware when DPSM is inactive (DPSMACT =\n                0)."
              },
              "SDIOEN": {
                "bit": 11,
                "description": "SD I/O interrupt enable functions This\n                bit can only be written by firmware when DPSM is\n                inactive (DPSMACT = 0). If this bit is set, the DPSM\n                enables the SD I/O card specific interrupt\n                operation."
              },
              "BOOTACKEN": {
                "bit": 12,
                "description": "Enable the reception of the boot\n                acknowledgment. This bit can only be written by\n                firmware when DPSM is inactive (DPSMACT =\n                0)."
              },
              "FIFORST": {
                "bit": 13,
                "description": "FIFO reset, will flush any remaining\n                data. This bit can only be written by firmware when\n                IDMAEN= 0 and DPSM is active (DPSMACT = 1). This bit\n                will only take effect when a transfer error or\n                transfer hold occurs."
              }
            },
            "SDMMC_DCNTR": {
              "DATACOUNT": {
                "bit": 0,
                "description": "Data count value When read, the number\n                of remaining data bytes to be transferred is\n                returned. Write has no effect.",
                "width": 25
              }
            },
            "SDMMC_STAR": {
              "CCRCFAIL": {
                "bit": 0,
                "description": "Command response received (CRC check\n                failed). Interrupt flag is cleared by writing\n                corresponding interrupt clear bit in\n                SDMMC_ICR."
              },
              "DCRCFAIL": {
                "bit": 1,
                "description": "Data block sent/received (CRC check\n                failed). Interrupt flag is cleared by writing\n                corresponding interrupt clear bit in\n                SDMMC_ICR."
              },
              "CTIMEOUT": {
                "bit": 2,
                "description": "Command response timeout. Interrupt flag\n                is cleared by writing corresponding interrupt clear\n                bit in SDMMC_ICR. The Command Timeout period has a\n                fixed value of 64 SDMMC_CK clock\n                periods."
              },
              "DTIMEOUT": {
                "bit": 3,
                "description": "Data timeout. Interrupt flag is cleared\n                by writing corresponding interrupt clear bit in\n                SDMMC_ICR."
              },
              "TXUNDERR": {
                "bit": 4,
                "description": "Transmit FIFO underrun error or IDMA\n                read transfer error. Interrupt flag is cleared by\n                writing corresponding interrupt clear bit in\n                SDMMC_ICR."
              },
              "RXOVERR": {
                "bit": 5,
                "description": "Received FIFO overrun error or IDMA\n                write transfer error. Interrupt flag is cleared by\n                writing corresponding interrupt clear bit in\n                SDMMC_ICR."
              },
              "CMDREND": {
                "bit": 6,
                "description": "Command response received (CRC check\n                passed, or no CRC). Interrupt flag is cleared by\n                writing corresponding interrupt clear bit in\n                SDMMC_ICR."
              },
              "CMDSENT": {
                "bit": 7,
                "description": "Command sent (no response required).\n                Interrupt flag is cleared by writing corresponding\n                interrupt clear bit in SDMMC_ICR."
              },
              "DATAEND": {
                "bit": 8,
                "description": "Data transfer ended correctly. (data\n                counter, DATACOUNT is zero and no errors occur).\n                Interrupt flag is cleared by writing corresponding\n                interrupt clear bit in SDMMC_ICR."
              },
              "DHOLD": {
                "bit": 9,
                "description": "Data transfer Hold. Interrupt flag is\n                cleared by writing corresponding interrupt clear bit\n                in SDMMC_ICR."
              },
              "DBCKEND": {
                "bit": 10,
                "description": "Data block sent/received. (CRC check\n                passed) and DPSM moves to the READWAIT state.\n                Interrupt flag is cleared by writing corresponding\n                interrupt clear bit in SDMMC_ICR."
              },
              "DABORT": {
                "bit": 11,
                "description": "Data transfer aborted by CMD12.\n                Interrupt flag is cleared by writing corresponding\n                interrupt clear bit in SDMMC_ICR."
              },
              "DPSMACT": {
                "bit": 12,
                "description": "Data path state machine active, i.e. not\n                in Idle state. This is a hardware status flag only,\n                does not generate an interrupt."
              },
              "CPSMACT": {
                "bit": 13,
                "description": "Command path state machine active, i.e.\n                not in Idle state. This is a hardware status flag\n                only, does not generate an interrupt."
              },
              "TXFIFOHE": {
                "bit": 14,
                "description": "Transmit FIFO half empty At least half\n                the number of words can be written into the FIFO.\n                This bit is cleared when the FIFO becomes half+1\n                full."
              },
              "RXFIFOHF": {
                "bit": 15,
                "description": "Receive FIFO half full There are at\n                least half the number of words in the FIFO. This bit\n                is cleared when the FIFO becomes half+1\n                empty."
              },
              "TXFIFOF": {
                "bit": 16,
                "description": "Transmit FIFO full This is a hardware\n                status flag only, does not generate an interrupt.\n                This bit is cleared when one FIFO location becomes\n                empty."
              },
              "RXFIFOF": {
                "bit": 17,
                "description": "Receive FIFO full This bit is cleared\n                when one FIFO location becomes empty."
              },
              "TXFIFOE": {
                "bit": 18,
                "description": "Transmit FIFO empty This bit is cleared\n                when one FIFO location becomes full."
              },
              "RXFIFOE": {
                "bit": 19,
                "description": "Receive FIFO empty This is a hardware\n                status flag only, does not generate an interrupt.\n                This bit is cleared when one FIFO location becomes\n                full."
              },
              "BUSYD0": {
                "bit": 20,
                "description": "Inverted value of SDMMC_D0 line (Busy),\n                sampled at the end of a CMD response and a second\n                time 2 SDMMC_CK cycles after the CMD response. This\n                bit is reset to not busy when the SDMMCD0 line\n                changes from busy to not busy. This bit does not\n                signal busy due to data transfer. This is a hardware\n                status flag only, it does not generate an\n                interrupt."
              },
              "BUSYD0END": {
                "bit": 21,
                "description": "end of SDMMC_D0 Busy following a CMD\n                response detected. This indicates only end of busy\n                following a CMD response. This bit does not signal\n                busy due to data transfer. Interrupt flag is cleared\n                by writing corresponding interrupt clear bit in\n                SDMMC_ICR."
              },
              "SDIOIT": {
                "bit": 22,
                "description": "SDIO interrupt received. Interrupt flag\n                is cleared by writing corresponding interrupt clear\n                bit in SDMMC_ICR."
              },
              "ACKFAIL": {
                "bit": 23,
                "description": "Boot acknowledgment received (boot\n                acknowledgment check fail). Interrupt flag is cleared\n                by writing corresponding interrupt clear bit in\n                SDMMC_ICR."
              },
              "ACKTIMEOUT": {
                "bit": 24,
                "description": "Boot acknowledgment timeout. Interrupt\n                flag is cleared by writing corresponding interrupt\n                clear bit in SDMMC_ICR."
              },
              "VSWEND": {
                "bit": 25,
                "description": "Voltage switch critical timing section\n                completion. Interrupt flag is cleared by writing\n                corresponding interrupt clear bit in\n                SDMMC_ICR."
              },
              "CKSTOP": {
                "bit": 26,
                "description": "SDMMC_CK stopped in Voltage switch\n                procedure. Interrupt flag is cleared by writing\n                corresponding interrupt clear bit in\n                SDMMC_ICR."
              },
              "IDMATE": {
                "bit": 27,
                "description": "IDMA transfer error. Interrupt flag is\n                cleared by writing corresponding interrupt clear bit\n                in SDMMC_ICR."
              },
              "IDMABTC": {
                "bit": 28,
                "description": "IDMA buffer transfer complete. interrupt\n                flag is cleared by writing corresponding interrupt\n                clear bit in SDMMC_ICR."
              }
            },
            "SDMMC_ICR": {
              "CCRCFAILC": {
                "bit": 0,
                "description": "CCRCFAIL flag clear bit Set by software\n                to clear the CCRCFAIL flag."
              },
              "DCRCFAILC": {
                "bit": 1,
                "description": "DCRCFAIL flag clear bit Set by software\n                to clear the DCRCFAIL flag."
              },
              "CTIMEOUTC": {
                "bit": 2,
                "description": "CTIMEOUT flag clear bit Set by software\n                to clear the CTIMEOUT flag."
              },
              "DTIMEOUTC": {
                "bit": 3,
                "description": "DTIMEOUT flag clear bit Set by software\n                to clear the DTIMEOUT flag."
              },
              "TXUNDERRC": {
                "bit": 4,
                "description": "TXUNDERR flag clear bit Set by software\n                to clear TXUNDERR flag."
              },
              "RXOVERRC": {
                "bit": 5,
                "description": "RXOVERR flag clear bit Set by software\n                to clear the RXOVERR flag."
              },
              "CMDRENDC": {
                "bit": 6,
                "description": "CMDREND flag clear bit Set by software\n                to clear the CMDREND flag."
              },
              "CMDSENTC": {
                "bit": 7,
                "description": "CMDSENT flag clear bit Set by software\n                to clear the CMDSENT flag."
              },
              "DATAENDC": {
                "bit": 8,
                "description": "DATAEND flag clear bit Set by software\n                to clear the DATAEND flag."
              },
              "DHOLDC": {
                "bit": 9,
                "description": "DHOLD flag clear bit Set by software to\n                clear the DHOLD flag."
              },
              "DBCKENDC": {
                "bit": 10,
                "description": "DBCKEND flag clear bit Set by software\n                to clear the DBCKEND flag."
              },
              "DABORTC": {
                "bit": 11,
                "description": "DABORT flag clear bit Set by software to\n                clear the DABORT flag."
              },
              "BUSYD0ENDC": {
                "bit": 21,
                "description": "BUSYD0END flag clear bit Set by software\n                to clear the BUSYD0END flag."
              },
              "SDIOITC": {
                "bit": 22,
                "description": "SDIOIT flag clear bit Set by software to\n                clear the SDIOIT flag."
              },
              "ACKFAILC": {
                "bit": 23,
                "description": "ACKFAIL flag clear bit Set by software\n                to clear the ACKFAIL flag."
              },
              "ACKTIMEOUTC": {
                "bit": 24,
                "description": "ACKTIMEOUT flag clear bit Set by\n                software to clear the ACKTIMEOUT flag."
              },
              "VSWENDC": {
                "bit": 25,
                "description": "VSWEND flag clear bit Set by software to\n                clear the VSWEND flag."
              },
              "CKSTOPC": {
                "bit": 26,
                "description": "CKSTOP flag clear bit Set by software to\n                clear the CKSTOP flag."
              },
              "IDMATEC": {
                "bit": 27,
                "description": "IDMA transfer error clear bit Set by\n                software to clear the IDMATE flag."
              },
              "IDMABTCC": {
                "bit": 28,
                "description": "IDMA buffer transfer complete clear bit\n                Set by software to clear the IDMABTC\n                flag."
              }
            },
            "SDMMC_MASKR": {
              "CCRCFAILIE": {
                "bit": 0,
                "description": "Command CRC fail interrupt enable Set\n                and cleared by software to enable/disable interrupt\n                caused by command CRC failure."
              },
              "DCRCFAILIE": {
                "bit": 1,
                "description": "Data CRC fail interrupt enable Set and\n                cleared by software to enable/disable interrupt\n                caused by data CRC failure."
              },
              "CTIMEOUTIE": {
                "bit": 2,
                "description": "Command timeout interrupt enable Set and\n                cleared by software to enable/disable interrupt\n                caused by command timeout."
              },
              "DTIMEOUTIE": {
                "bit": 3,
                "description": "Data timeout interrupt enable Set and\n                cleared by software to enable/disable interrupt\n                caused by data timeout."
              },
              "TXUNDERRIE": {
                "bit": 4,
                "description": "Tx FIFO underrun error interrupt enable\n                Set and cleared by software to enable/disable\n                interrupt caused by Tx FIFO underrun\n                error."
              },
              "RXOVERRIE": {
                "bit": 5,
                "description": "Rx FIFO overrun error interrupt enable\n                Set and cleared by software to enable/disable\n                interrupt caused by Rx FIFO overrun\n                error."
              },
              "CMDRENDIE": {
                "bit": 6,
                "description": "Command response received interrupt\n                enable Set and cleared by software to enable/disable\n                interrupt caused by receiving command\n                response."
              },
              "CMDSENTIE": {
                "bit": 7,
                "description": "Command sent interrupt enable Set and\n                cleared by software to enable/disable interrupt\n                caused by sending command."
              },
              "DATAENDIE": {
                "bit": 8,
                "description": "Data end interrupt enable Set and\n                cleared by software to enable/disable interrupt\n                caused by data end."
              },
              "DHOLDIE": {
                "bit": 9,
                "description": "Data hold interrupt enable Set and\n                cleared by software to enable/disable the interrupt\n                generated when sending new data is hold in the DPSM\n                Wait_S state."
              },
              "DBCKENDIE": {
                "bit": 10,
                "description": "Data block end interrupt enable Set and\n                cleared by software to enable/disable interrupt\n                caused by data block end."
              },
              "DABORTIE": {
                "bit": 11,
                "description": "Data transfer aborted interrupt enable\n                Set and cleared by software to enable/disable\n                interrupt caused by a data transfer being\n                aborted."
              },
              "TXFIFOHEIE": {
                "bit": 14,
                "description": "Tx FIFO half empty interrupt enable Set\n                and cleared by software to enable/disable interrupt\n                caused by Tx FIFO half empty."
              },
              "RXFIFOHFIE": {
                "bit": 15,
                "description": "Rx FIFO half full interrupt enable Set\n                and cleared by software to enable/disable interrupt\n                caused by Rx FIFO half full."
              },
              "RXFIFOFIE": {
                "bit": 17,
                "description": "Rx FIFO full interrupt enable Set and\n                cleared by software to enable/disable interrupt\n                caused by Rx FIFO full."
              },
              "TXFIFOEIE": {
                "bit": 18,
                "description": "Tx FIFO empty interrupt enable Set and\n                cleared by software to enable/disable interrupt\n                caused by Tx FIFO empty."
              },
              "BUSYD0ENDIE": {
                "bit": 21,
                "description": "BUSYD0END interrupt enable Set and\n                cleared by software to enable/disable the interrupt\n                generated when SDMMC_D0 signal changes from busy to\n                NOT busy following a CMD response."
              },
              "SDIOITIE": {
                "bit": 22,
                "description": "SDIO mode interrupt received interrupt\n                enable Set and cleared by software to enable/disable\n                the interrupt generated when receiving the SDIO mode\n                interrupt."
              },
              "ACKFAILIE": {
                "bit": 23,
                "description": "Acknowledgment Fail interrupt enable Set\n                and cleared by software to enable/disable interrupt\n                caused by acknowledgment Fail."
              },
              "ACKTIMEOUTIE": {
                "bit": 24,
                "description": "Acknowledgment timeout interrupt enable\n                Set and cleared by software to enable/disable\n                interrupt caused by acknowledgment\n                timeout."
              },
              "VSWENDIE": {
                "bit": 25,
                "description": "Voltage switch critical timing section\n                completion interrupt enable Set and cleared by\n                software to enable/disable the interrupt generated\n                when voltage switch critical timing section\n                completion."
              },
              "CKSTOPIE": {
                "bit": 26,
                "description": "Voltage Switch clock stopped interrupt\n                enable Set and cleared by software to enable/disable\n                interrupt caused by Voltage Switch clock\n                stopped."
              },
              "IDMABTCIE": {
                "bit": 28,
                "description": "IDMA buffer transfer complete interrupt\n                enable Set and cleared by software to enable/disable\n                the interrupt generated when the IDMA has transferred\n                all data belonging to a memory buffer."
              }
            },
            "SDMMC_ACKTIMER": {
              "ACKTIME": {
                "bit": 0,
                "description": "Boot acknowledgment timeout period This\n                bit can only be written by firmware when CPSM is\n                disabled (CPSMEN = 0). Boot acknowledgment timeout\n                period expressed in card bus clock\n                periods.",
                "width": 25
              }
            },
            "SDMMC_IDMACTRLR": {
              "IDMAEN": {
                "bit": 0,
                "description": "IDMA enable This bit can only be written\n                by firmware when DPSM is inactive (DPSMACT =\n                0)."
              },
              "IDMABMODE": {
                "bit": 1,
                "description": "Buffer mode selection. This bit can only\n                be written by firmware when DPSM is inactive (DPSMACT\n                = 0)."
              },
              "IDMABACT": {
                "bit": 2,
                "description": "Double buffer mode active buffer\n                indication This bit can only be written by firmware\n                when DPSM is inactive (DPSMACT = 0). When IDMA is\n                enabled this bit is toggled by\n                hardware."
              }
            },
            "SDMMC_IDMABSIZER": {
              "IDMABNDT": {
                "bit": 5,
                "description": "Number of transfers per buffer. This\n                8-bit value shall be multiplied by 8 to get the size\n                of the buffer in 32-bit words and by 32 to get the\n                size of the buffer in bytes. Example: IDMABNDT =\n                0x01: buffer size = 8 words = 32 bytes. These bits\n                can only be written by firmware when DPSM is inactive\n                (DPSMACT = 0).",
                "width": 8
              }
            },
            "SDMMC_IDMABASE0R": {
              "IDMABASE0": {
                "bit": 0,
                "description": "Buffer 0 memory base address bits\n                [31:2], shall be word aligned (bit [1:0] are always 0\n                and read only). This register can be written by\n                firmware when DPSM is inactive (DPSMACT = 0), and can\n                dynamically be written by firmware when DPSM active\n                (DPSMACT = 1) and memory buffer 0 is inactive\n                (IDMABACT = 1).",
                "width": 32
              }
            },
            "SDMMC_IDMABASE1R": {
              "IDMABASE1": {
                "bit": 0,
                "description": "Buffer 1 memory base address, shall be\n                word aligned (bit [1:0] are always 0 and read only).\n                This register can be written by firmware when DPSM is\n                inactive (DPSMACT = 0), and can dynamically be\n                written by firmware when DPSM active (DPSMACT = 1)\n                and memory buffer 1 is inactive (IDMABACT =\n                0).",
                "width": 32
              }
            },
            "SDMMC_FIFOR": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data This\n                register can only be read or written by firmware when\n                the DPSM is active (DPSMACT=1). The FIFO data\n                occupies 16 entries of 32-bit words.",
                "width": 32
              }
            },
            "SDMMC_VER": {
              "MINREV": {
                "bit": 0,
                "description": "IP minor revision number.",
                "width": 4
              },
              "MAJREV": {
                "bit": 4,
                "description": "IP major revision number.",
                "width": 4
              }
            },
            "SDMMC_ID": {
              "IP_ID": {
                "bit": 0,
                "description": "SDMMC IP identification.",
                "width": 32
              }
            },
            "SDMMC_RESPCMDR": {
              "RESPCMD": {
                "bit": 0,
                "description": "Response command index",
                "width": 6
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 125,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WWDG_IRQHandler"
          },
          {
            "number": 17,
            "name": "PVD_PVM_IRQHandler"
          },
          {
            "number": 18,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 19,
            "name": "RTC_S_IRQHandler"
          },
          {
            "number": 20,
            "name": "TAMP_IRQHandler"
          },
          {
            "number": 21,
            "name": "TAMP_S_IRQHandler"
          },
          {
            "number": 22,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 23,
            "name": "FLASH_S_IRQHandler"
          },
          {
            "number": 25,
            "name": "RCC_IRQHandler"
          },
          {
            "number": 26,
            "name": "RCC_S_IRQHandler"
          },
          {
            "number": 27,
            "name": "EXTI0_IRQHandler"
          },
          {
            "number": 28,
            "name": "EXTI1_IRQHandler"
          },
          {
            "number": 29,
            "name": "EXTI2_IRQHandler"
          },
          {
            "number": 30,
            "name": "EXTI3_IRQHandler"
          },
          {
            "number": 31,
            "name": "EXTI4_IRQHandler"
          },
          {
            "number": 32,
            "name": "EXTI5_IRQHandler"
          },
          {
            "number": 33,
            "name": "EXTI6_IRQHandler"
          },
          {
            "number": 34,
            "name": "EXTI7_IRQHandler"
          },
          {
            "number": 35,
            "name": "EXTI8_IRQHandler"
          },
          {
            "number": 36,
            "name": "EXTI9_IRQHandler"
          },
          {
            "number": 37,
            "name": "EXTI10_IRQHandler"
          },
          {
            "number": 38,
            "name": "EXTI11_IRQHandler"
          },
          {
            "number": 39,
            "name": "EXTI12_IRQHandler"
          },
          {
            "number": 40,
            "name": "EXTI13_IRQHandler"
          },
          {
            "number": 41,
            "name": "EXTI14_IRQHandler"
          },
          {
            "number": 42,
            "name": "EXTI15_IRQHandler"
          },
          {
            "number": 43,
            "name": "DMAMUX1_OVR_IRQHandler"
          },
          {
            "number": 44,
            "name": "DMAMUX1_OVR_S_IRQHandler"
          },
          {
            "number": 45,
            "name": "DMA1_Channel1_IRQHandler"
          },
          {
            "number": 46,
            "name": "DMA1_Channel2_IRQHandler"
          },
          {
            "number": 47,
            "name": "DMA1_Channel3_IRQHandler"
          },
          {
            "number": 48,
            "name": "DMA1_Channel4_IRQHandler"
          },
          {
            "number": 49,
            "name": "DMA1_Channel5_IRQHandler"
          },
          {
            "number": 50,
            "name": "DMA1_Channel6_IRQHandler"
          },
          {
            "number": 51,
            "name": "DMA1_Channel7_IRQHandler"
          },
          {
            "number": 52,
            "name": "DMA1_Channel8_IRQHandler"
          },
          {
            "number": 53,
            "name": "ADC1_2_IRQHandler"
          },
          {
            "number": 55,
            "name": "FDCAN1_IT0_IRQHandler"
          },
          {
            "number": 56,
            "name": "FDCAN1_IT1_IRQHandler"
          },
          {
            "number": 57,
            "name": "TIM1_BRK_IRQHandler"
          },
          {
            "number": 58,
            "name": "TIM1_UP_IRQHandler"
          },
          {
            "number": 59,
            "name": "TIM1_TRG_COM_IRQHandler"
          },
          {
            "number": 60,
            "name": "TIM1_CC_IRQHandler"
          },
          {
            "number": 61,
            "name": "TIM2_IRQHandler"
          },
          {
            "number": 62,
            "name": "TIM2_3_IRQHandler"
          },
          {
            "number": 63,
            "name": "TIM2_4_IRQHandler"
          },
          {
            "number": 64,
            "name": "TIM2_5_IRQHandler"
          },
          {
            "number": 67,
            "name": "TIM8_BRK_IRQHandler"
          },
          {
            "number": 68,
            "name": "TIM8_UP_IRQHandler"
          },
          {
            "number": 69,
            "name": "TIM8_TRG_COM_IRQHandler"
          },
          {
            "number": 70,
            "name": "TIM8_CC_IRQHandler"
          },
          {
            "number": 71,
            "name": "I2C1_EV_IRQHandler"
          },
          {
            "number": 72,
            "name": "I2C1_ER_IRQHandler"
          },
          {
            "number": 73,
            "name": "I2C2_EV_IRQHandler"
          },
          {
            "number": 74,
            "name": "I2C2_ER_IRQHandler"
          },
          {
            "number": 75,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 76,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 77,
            "name": "USART1_IRQHandler"
          },
          {
            "number": 78,
            "name": "USART2_IRQHandler"
          },
          {
            "number": 79,
            "name": "USART3_IRQHandler"
          },
          {
            "number": 80,
            "name": "UART4_IRQHandler"
          },
          {
            "number": 81,
            "name": "UART5_IRQHandler"
          },
          {
            "number": 82,
            "name": "LPUART1_IRQHandler"
          },
          {
            "number": 83,
            "name": "LPTIM1_IRQHandler"
          },
          {
            "number": 84,
            "name": "LPTIM2_IRQHandler"
          },
          {
            "number": 85,
            "name": "TIM15_IRQHandler"
          },
          {
            "number": 86,
            "name": "TIM16_IRQHandler"
          },
          {
            "number": 87,
            "name": "TIM17_IRQHandler"
          },
          {
            "number": 88,
            "name": "COMP_IRQHandler"
          },
          {
            "number": 89,
            "name": "USB_FS_IRQHandler"
          },
          {
            "number": 91,
            "name": "FMC_IRQHandler"
          },
          {
            "number": 92,
            "name": "OCTOSPI1_IRQHandler"
          },
          {
            "number": 94,
            "name": "SDMMC1_IRQHandler"
          },
          {
            "number": 96,
            "name": "DMA2_CH1_IRQHandler"
          },
          {
            "number": 97,
            "name": "DMA2_CH2_IRQHandler"
          },
          {
            "number": 98,
            "name": "DMA2_CH3_IRQHandler"
          },
          {
            "number": 99,
            "name": "DMA2_CH4_IRQHandler"
          },
          {
            "number": 100,
            "name": "DMA2_CH5_IRQHandler"
          },
          {
            "number": 101,
            "name": "DMA2_CH6_IRQHandler"
          },
          {
            "number": 102,
            "name": "DMA2_CH7_IRQHandler"
          },
          {
            "number": 103,
            "name": "DMA2_CH8_IRQHandler"
          },
          {
            "number": 104,
            "name": "I2C3_EV_IRQHandler"
          },
          {
            "number": 105,
            "name": "I2C3_ER_IRQHandler"
          },
          {
            "number": 106,
            "name": "SAI1_IRQHandler"
          },
          {
            "number": 107,
            "name": "SAI2_IRQHandler"
          },
          {
            "number": 108,
            "name": "TSC_IRQHandler"
          },
          {
            "number": 109,
            "name": "AES_IRQHandler"
          },
          {
            "number": 110,
            "name": "RNG_IRQHandler"
          },
          {
            "number": 113,
            "name": "PKA_IRQHandler"
          },
          {
            "number": 114,
            "name": "LPTIM3_IRQHandler"
          },
          {
            "number": 115,
            "name": "SPI3_IRQHandler"
          },
          {
            "number": 116,
            "name": "I2C4_ER_IRQHandler"
          },
          {
            "number": 117,
            "name": "I2C4_EV_IRQHandler"
          },
          {
            "number": 118,
            "name": "DFSDM1_FLT0_IRQHandler"
          },
          {
            "number": 119,
            "name": "DFSDM1_FLT1_IRQHandler"
          },
          {
            "number": 120,
            "name": "DFSDM1_FLT2_IRQHandler"
          },
          {
            "number": 121,
            "name": "DFSDM1_FLT3_IRQHandler"
          },
          {
            "number": 122,
            "name": "UCPD1_IRQHandler"
          },
          {
            "number": 123,
            "name": "ICACHE_IRQHandler"
          },
          {
            "number": 124,
            "name": "OTFDEC1_IRQHandler"
          }
        ]
      }
    }
  }
}