<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>vitasdk: Kernel</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="vitasdk"/>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">vitasdk
   </div>
   <div id="projectbrief">Documentation of the vitasdk</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,true,'search.html','Search');
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__SceCpuKernel.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Kernel<div class="ingroups"><a class="el" href="group__kernel.html">Kernel</a> &raquo; <a class="el" href="group__SceCpu.html">CPU Library</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Exports for Kernel</p>
<hr  />
<h3>Using this library in your project </h3>
<p>Include the header file in your project:<br  />
</p><div class="fragment"><div class="line"><span class="preprocessor">#include &lt;<a class="code" href="ern_2kernel_2cpu_8h.html">psp2kern/kernel/cpu.h</a>&gt;</span> </div>
</div><!-- fragment --><p><br  />
 Link the library to the executable:<br  />
</p><div class="fragment"><div class="line">SceCpuForDriver_stub </div>
</div><!-- fragment --><p> <br  />
 </p><hr  />
 <table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga644001baef7abdd596b8d536b62fe3f0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga644001baef7abdd596b8d536b62fe3f0">ksceKernelCpuDcacheWritebackRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:ga644001baef7abdd596b8d536b62fe3f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback a range of L1 dcache (without L2)  <a href="group__SceCpuKernel.html#ga644001baef7abdd596b8d536b62fe3f0">More...</a><br /></td></tr>
<tr class="separator:ga644001baef7abdd596b8d536b62fe3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4651268bb4ef22633f5b6055061fd64"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gab4651268bb4ef22633f5b6055061fd64">ksceKernelCpuGetCpuId</a> (void)</td></tr>
<tr class="memdesc:gab4651268bb4ef22633f5b6055061fd64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the CPU ID of the calling processor.  <a href="group__SceCpuKernel.html#gab4651268bb4ef22633f5b6055061fd64">More...</a><br /></td></tr>
<tr class="separator:gab4651268bb4ef22633f5b6055061fd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4ae03a7a343e652e31eb16f815f543"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga5e4ae03a7a343e652e31eb16f815f543">ksceKernelCpuDisableInterrupts</a> (void)</td></tr>
<tr class="memdesc:ga5e4ae03a7a343e652e31eb16f815f543"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disabled interrupts.  <a href="group__SceCpuKernel.html#ga5e4ae03a7a343e652e31eb16f815f543">More...</a><br /></td></tr>
<tr class="separator:ga5e4ae03a7a343e652e31eb16f815f543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d7c1d3c751c3af9b5fc0b2393b665e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gaf2d7c1d3c751c3af9b5fc0b2393b665e">ksceKernelCpuEnableInterrupts</a> (int <a class="el" href="group__SceKernelDebugKernel.html#gac8bf36fe0577cba66bccda3a6f7e80a4">flags</a>)</td></tr>
<tr class="memdesc:gaf2d7c1d3c751c3af9b5fc0b2393b665e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupts.  <a href="group__SceCpuKernel.html#gaf2d7c1d3c751c3af9b5fc0b2393b665e">More...</a><br /></td></tr>
<tr class="separator:gaf2d7c1d3c751c3af9b5fc0b2393b665e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e43bde269f1e1ad556c0f7602960ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga58e43bde269f1e1ad556c0f7602960ed">ksceKernelCpuDcacheInvalidateRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:ga58e43bde269f1e1ad556c0f7602960ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate a range of L1 dcache (without L2)  <a href="group__SceCpuKernel.html#ga58e43bde269f1e1ad556c0f7602960ed">More...</a><br /></td></tr>
<tr class="separator:ga58e43bde269f1e1ad556c0f7602960ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a93171fc77d84fa8a70b71b0798d2c8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga8a93171fc77d84fa8a70b71b0798d2c8">ksceKernelCpuDcacheWritebackInvalidateRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:ga8a93171fc77d84fa8a70b71b0798d2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback and invalidate a range of L1 dcache (without L2)  <a href="group__SceCpuKernel.html#ga8a93171fc77d84fa8a70b71b0798d2c8">More...</a><br /></td></tr>
<tr class="separator:ga8a93171fc77d84fa8a70b71b0798d2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6986657ca54a772cf65172cc942b80d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga6986657ca54a772cf65172cc942b80d6">ksceKernelCpuDcacheInvalidateAll</a> (void)</td></tr>
<tr class="memdesc:ga6986657ca54a772cf65172cc942b80d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all the L1 dcache (without L2)  <a href="group__SceCpuKernel.html#ga6986657ca54a772cf65172cc942b80d6">More...</a><br /></td></tr>
<tr class="separator:ga6986657ca54a772cf65172cc942b80d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2c0255688b5b2114c417484e46644d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gaaf2c0255688b5b2114c417484e46644d">ksceKernelCpuDcacheWritebackAll</a> (void)</td></tr>
<tr class="memdesc:gaaf2c0255688b5b2114c417484e46644d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback all the L1 dcache (without L2)  <a href="group__SceCpuKernel.html#gaaf2c0255688b5b2114c417484e46644d">More...</a><br /></td></tr>
<tr class="separator:gaaf2c0255688b5b2114c417484e46644d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e762b395b3ff620fa62deff747641e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gaa7e762b395b3ff620fa62deff747641e">ksceKernelCpuDcacheWritebackInvalidateAll</a> (void)</td></tr>
<tr class="memdesc:gaa7e762b395b3ff620fa62deff747641e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback and invalidate all the L1 dcache (without L2)  <a href="group__SceCpuKernel.html#gaa7e762b395b3ff620fa62deff747641e">More...</a><br /></td></tr>
<tr class="separator:gaa7e762b395b3ff620fa62deff747641e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01e2c7db4d22924746468a804771087"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gac01e2c7db4d22924746468a804771087">ksceKernelCpuDcacheAndL2WritebackRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:gac01e2c7db4d22924746468a804771087"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback a range of L1 dcache and L2.  <a href="group__SceCpuKernel.html#gac01e2c7db4d22924746468a804771087">More...</a><br /></td></tr>
<tr class="separator:gac01e2c7db4d22924746468a804771087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e9446f23dc8fea22955dd21c250743e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga1e9446f23dc8fea22955dd21c250743e">ksceKernelCpuDcacheAndL2InvalidateRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:ga1e9446f23dc8fea22955dd21c250743e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback and invalidate a range of L1 dcache and L2.  <a href="group__SceCpuKernel.html#ga1e9446f23dc8fea22955dd21c250743e">More...</a><br /></td></tr>
<tr class="separator:ga1e9446f23dc8fea22955dd21c250743e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1401f75bbf69455bf24e189207b24e0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gae1401f75bbf69455bf24e189207b24e0">ksceKernelCpuDcacheAndL2WritebackInvalidateRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:gae1401f75bbf69455bf24e189207b24e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback and invalidate a range of L1 dcache and L2.  <a href="group__SceCpuKernel.html#gae1401f75bbf69455bf24e189207b24e0">More...</a><br /></td></tr>
<tr class="separator:gae1401f75bbf69455bf24e189207b24e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34661ab47340a3c061425f5f4bf0fe35"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga34661ab47340a3c061425f5f4bf0fe35">ksceKernelCpuIcacheInvalidateRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:ga34661ab47340a3c061425f5f4bf0fe35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate a range of L1 icache (without L2)  <a href="group__SceCpuKernel.html#ga34661ab47340a3c061425f5f4bf0fe35">More...</a><br /></td></tr>
<tr class="separator:ga34661ab47340a3c061425f5f4bf0fe35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82fbbeae621b85af21dd6986d16898e0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga82fbbeae621b85af21dd6986d16898e0">ksceKernelCpuIcacheInvalidateAll</a> (void)</td></tr>
<tr class="memdesc:ga82fbbeae621b85af21dd6986d16898e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all the L1 icache (without L2)  <a href="group__SceCpuKernel.html#ga82fbbeae621b85af21dd6986d16898e0">More...</a><br /></td></tr>
<tr class="separator:ga82fbbeae621b85af21dd6986d16898e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e8774c9f4d2e6f3870ce26adb30c71"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gab0e8774c9f4d2e6f3870ce26adb30c71">ksceKernelCpuIcacheAndL2WritebackInvalidateRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:gab0e8774c9f4d2e6f3870ce26adb30c71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback and invalidate a range of L1 icache and L2.  <a href="group__SceCpuKernel.html#gab0e8774c9f4d2e6f3870ce26adb30c71">More...</a><br /></td></tr>
<tr class="separator:gab0e8774c9f4d2e6f3870ce26adb30c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cc811b572caa5ef2a7616707f2f766"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga74cc811b572caa5ef2a7616707f2f766">ksceKernelCpuSuspendIntr</a> (int *addr)</td></tr>
<tr class="memdesc:ga74cc811b572caa5ef2a7616707f2f766"><td class="mdescLeft">&#160;</td><td class="mdescRight">Suspend all interrupts (disables IRQs)  <a href="group__SceCpuKernel.html#ga74cc811b572caa5ef2a7616707f2f766">More...</a><br /></td></tr>
<tr class="separator:ga74cc811b572caa5ef2a7616707f2f766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f7f38286e8d0b08837729bab4face8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gad9f7f38286e8d0b08837729bab4face8">ksceKernelCpuResumeIntr</a> (int *addr, int prev_state)</td></tr>
<tr class="memdesc:gad9f7f38286e8d0b08837729bab4face8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resume all interrupts (enables IRQs)  <a href="group__SceCpuKernel.html#gad9f7f38286e8d0b08837729bab4face8">More...</a><br /></td></tr>
<tr class="separator:gad9f7f38286e8d0b08837729bab4face8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30b72fe83595ec4dfcafc14bf04b145"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gaa30b72fe83595ec4dfcafc14bf04b145">ksceKernelCpuSpinLockIrqSave</a> (int *addr)</td></tr>
<tr class="memdesc:gaa30b72fe83595ec4dfcafc14bf04b145"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupts (IRQs) and spin-lock.  <a href="group__SceCpuKernel.html#gaa30b72fe83595ec4dfcafc14bf04b145">More...</a><br /></td></tr>
<tr class="separator:gaa30b72fe83595ec4dfcafc14bf04b145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf609c6394e271c010838dbd33550a35b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gaf609c6394e271c010838dbd33550a35b">ksceKernelCpuSpinLockIrqRestore</a> (int *addr, int <a class="el" href="group__SceKernelDebugKernel.html#gac8bf36fe0577cba66bccda3a6f7e80a4">flags</a>)</td></tr>
<tr class="memdesc:gaf609c6394e271c010838dbd33550a35b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Spin-unlock and restore interrupt state.  <a href="group__SceCpuKernel.html#gaf609c6394e271c010838dbd33550a35b">More...</a><br /></td></tr>
<tr class="separator:gaf609c6394e271c010838dbd33550a35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97fec603f28a6c333e9469fcf1859abb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga97fec603f28a6c333e9469fcf1859abb">ksceKernelCorelockInitialize</a> (<a class="el" href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a> *ctx)</td></tr>
<tr class="separator:ga97fec603f28a6c333e9469fcf1859abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eeaceac9629151baafa9bcd7e37a971"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga9eeaceac9629151baafa9bcd7e37a971">ksceKernelCorelockLock</a> (<a class="el" href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a> *ctx, <a class="el" href="group__SceTypesKernel.html#gab5754ec0168b4b65a5334d9ddada460a">SceUInt32</a> core)</td></tr>
<tr class="separator:ga9eeaceac9629151baafa9bcd7e37a971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59efe9a7590000a8317bf777c7e9b770"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga59efe9a7590000a8317bf777c7e9b770">ksceKernelCorelockUnlock</a> (<a class="el" href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a> *ctx)</td></tr>
<tr class="separator:ga59efe9a7590000a8317bf777c7e9b770"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa5b75a3c600994738e933102d28329e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gaa5b75a3c600994738e933102d28329e3">ENTER_SYSCALL</a>(state)</td></tr>
<tr class="memdesc:gaa5b75a3c600994738e933102d28329e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call this when entering a syscall.  <a href="group__SceCpuKernel.html#gaa5b75a3c600994738e933102d28329e3">More...</a><br /></td></tr>
<tr class="separator:gaa5b75a3c600994738e933102d28329e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b24d3d1d69aeea9dc02cf55ccd55c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga47b24d3d1d69aeea9dc02cf55ccd55c9">EXIT_SYSCALL</a>(state)</td></tr>
<tr class="memdesc:ga47b24d3d1d69aeea9dc02cf55ccd55c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call this when exiting a syscall.  <a href="group__SceCpuKernel.html#ga47b24d3d1d69aeea9dc02cf55ccd55c9">More...</a><br /></td></tr>
<tr class="separator:ga47b24d3d1d69aeea9dc02cf55ccd55c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structSceCorelockContext" id="structSceCorelockContext"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structSceCorelockContext">&#9670;&nbsp;</a></span>SceCorelockContext</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct SceCorelockContext</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ga06ea41abcba52223c6c529ca50f33962"></a>int</td>
<td class="fieldname">
lock</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="gac40f8da443b22e7e268a51afffcf5200"></a>int16_t</td>
<td class="fieldname">
core_count</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ga88d7e243058c17086579c2f4537f0aaf"></a>int16_t</td>
<td class="fieldname">
last_wait_core</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaa5b75a3c600994738e933102d28329e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5b75a3c600994738e933102d28329e3">&#9670;&nbsp;</a></span>ENTER_SYSCALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENTER_SYSCALL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">state</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <span class="keywordflow">do</span> { \</div>
<div class="line">        asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrc p15, 0, %0, c13, c0, 3&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (state)); \</div>
<div class="line">        asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c13, c0, 3&quot;</span> :: <span class="stringliteral">&quot;r&quot;</span> (state &lt;&lt; 16) : <span class="stringliteral">&quot;memory&quot;</span>); \</div>
<div class="line">    } <span class="keywordflow">while</span>(0)</div>
</div><!-- fragment -->
<p>Call this when entering a syscall. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">state</td><td>The state </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga47b24d3d1d69aeea9dc02cf55ccd55c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47b24d3d1d69aeea9dc02cf55ccd55c9">&#9670;&nbsp;</a></span>EXIT_SYSCALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXIT_SYSCALL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">state</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <span class="keywordflow">do</span> { \</div>
<div class="line">        asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c13, c0, 3&quot;</span> :: <span class="stringliteral">&quot;r&quot;</span> (state) : <span class="stringliteral">&quot;memory&quot;</span>); \</div>
<div class="line">    } <span class="keywordflow">while</span> (0)</div>
</div><!-- fragment -->
<p>Call this when exiting a syscall. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">state</td><td>The state </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga644001baef7abdd596b8d536b62fe3f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga644001baef7abdd596b8d536b62fe3f0">&#9670;&nbsp;</a></span>ksceKernelCpuDcacheWritebackRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ksceKernelCpuDcacheWritebackRange </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a>&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback a range of L1 dcache (without L2) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab4651268bb4ef22633f5b6055061fd64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4651268bb4ef22633f5b6055061fd64">&#9670;&nbsp;</a></span>ksceKernelCpuGetCpuId()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuGetCpuId </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the CPU ID of the calling processor. </p>
<dl class="section return"><dt>Returns</dt><dd>The CPU ID </dd></dl>

</div>
</div>
<a id="ga5e4ae03a7a343e652e31eb16f815f543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e4ae03a7a343e652e31eb16f815f543">&#9670;&nbsp;</a></span>ksceKernelCpuDisableInterrupts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuDisableInterrupts </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disabled interrupts. </p>
<dl class="section return"><dt>Returns</dt><dd>Interrupt masks before disabling </dd></dl>

</div>
</div>
<a id="gaf2d7c1d3c751c3af9b5fc0b2393b665e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2d7c1d3c751c3af9b5fc0b2393b665e">&#9670;&nbsp;</a></span>ksceKernelCpuEnableInterrupts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ksceKernelCpuEnableInterrupts </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>flags</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">flags</td><td>Interrupt masks</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<a id="ga58e43bde269f1e1ad556c0f7602960ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58e43bde269f1e1ad556c0f7602960ed">&#9670;&nbsp;</a></span>ksceKernelCpuDcacheInvalidateRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ksceKernelCpuDcacheInvalidateRange </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a>&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate a range of L1 dcache (without L2) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8a93171fc77d84fa8a70b71b0798d2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a93171fc77d84fa8a70b71b0798d2c8">&#9670;&nbsp;</a></span>ksceKernelCpuDcacheWritebackInvalidateRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ksceKernelCpuDcacheWritebackInvalidateRange </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a>&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback and invalidate a range of L1 dcache (without L2) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6986657ca54a772cf65172cc942b80d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6986657ca54a772cf65172cc942b80d6">&#9670;&nbsp;</a></span>ksceKernelCpuDcacheInvalidateAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ksceKernelCpuDcacheInvalidateAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all the L1 dcache (without L2) </p>

</div>
</div>
<a id="gaaf2c0255688b5b2114c417484e46644d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf2c0255688b5b2114c417484e46644d">&#9670;&nbsp;</a></span>ksceKernelCpuDcacheWritebackAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ksceKernelCpuDcacheWritebackAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback all the L1 dcache (without L2) </p>

</div>
</div>
<a id="gaa7e762b395b3ff620fa62deff747641e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7e762b395b3ff620fa62deff747641e">&#9670;&nbsp;</a></span>ksceKernelCpuDcacheWritebackInvalidateAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ksceKernelCpuDcacheWritebackInvalidateAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback and invalidate all the L1 dcache (without L2) </p>

</div>
</div>
<a id="gac01e2c7db4d22924746468a804771087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac01e2c7db4d22924746468a804771087">&#9670;&nbsp;</a></span>ksceKernelCpuDcacheAndL2WritebackRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ksceKernelCpuDcacheAndL2WritebackRange </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a>&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback a range of L1 dcache and L2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1e9446f23dc8fea22955dd21c250743e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e9446f23dc8fea22955dd21c250743e">&#9670;&nbsp;</a></span>ksceKernelCpuDcacheAndL2InvalidateRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ksceKernelCpuDcacheAndL2InvalidateRange </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a>&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback and invalidate a range of L1 dcache and L2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae1401f75bbf69455bf24e189207b24e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1401f75bbf69455bf24e189207b24e0">&#9670;&nbsp;</a></span>ksceKernelCpuDcacheAndL2WritebackInvalidateRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ksceKernelCpuDcacheAndL2WritebackInvalidateRange </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a>&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback and invalidate a range of L1 dcache and L2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="ga34661ab47340a3c061425f5f4bf0fe35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34661ab47340a3c061425f5f4bf0fe35">&#9670;&nbsp;</a></span>ksceKernelCpuIcacheInvalidateRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ksceKernelCpuIcacheInvalidateRange </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a>&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate a range of L1 icache (without L2) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga82fbbeae621b85af21dd6986d16898e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82fbbeae621b85af21dd6986d16898e0">&#9670;&nbsp;</a></span>ksceKernelCpuIcacheInvalidateAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuIcacheInvalidateAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all the L1 icache (without L2) </p>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="gab0e8774c9f4d2e6f3870ce26adb30c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0e8774c9f4d2e6f3870ce26adb30c71">&#9670;&nbsp;</a></span>ksceKernelCpuIcacheAndL2WritebackInvalidateRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ksceKernelCpuIcacheAndL2WritebackInvalidateRange </td>
          <td>(</td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a>&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writeback and invalidate a range of L1 icache and L2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ptr</td><td>The pointer </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>The length </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga74cc811b572caa5ef2a7616707f2f766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74cc811b572caa5ef2a7616707f2f766">&#9670;&nbsp;</a></span>ksceKernelCpuSuspendIntr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuSuspendIntr </td>
          <td>(</td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Suspend all interrupts (disables IRQs) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Mutex associated to the suspend-resume pair</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The current state of the interrupt controller, to be used with <a class="el" href="group__SceCpuKernel.html#gad9f7f38286e8d0b08837729bab4face8" title="Resume all interrupts (enables IRQs)">ksceKernelCpuResumeIntr</a>. </dd></dl>

</div>
</div>
<a id="gad9f7f38286e8d0b08837729bab4face8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9f7f38286e8d0b08837729bab4face8">&#9670;&nbsp;</a></span>ksceKernelCpuResumeIntr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuResumeIntr </td>
          <td>(</td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>prev_state</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resume all interrupts (enables IRQs) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Mutex associated to the suspend-resume pair </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">prev_state</td><td>State obtained from <a class="el" href="group__SceCpuKernel.html#ga74cc811b572caa5ef2a7616707f2f766" title="Suspend all interrupts (disables IRQs)">ksceKernelCpuSuspendIntr</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The previous state of the interrupt controller. </dd></dl>

</div>
</div>
<a id="gaa30b72fe83595ec4dfcafc14bf04b145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa30b72fe83595ec4dfcafc14bf04b145">&#9670;&nbsp;</a></span>ksceKernelCpuSpinLockIrqSave()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuSpinLockIrqSave </td>
          <td>(</td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable interrupts (IRQs) and spin-lock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Mutex associated to the lock-unlock pair</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The current state of the interrupt controller, to be passed to <a class="el" href="group__SceCpuKernel.html#gaf609c6394e271c010838dbd33550a35b" title="Spin-unlock and restore interrupt state.">ksceKernelCpuSpinLockIrqRestore</a> </dd></dl>

</div>
</div>
<a id="gaf609c6394e271c010838dbd33550a35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf609c6394e271c010838dbd33550a35b">&#9670;&nbsp;</a></span>ksceKernelCpuSpinLockIrqRestore()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ksceKernelCpuSpinLockIrqRestore </td>
          <td>(</td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Spin-unlock and restore interrupt state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Mutex associated to the lock-unlock pair </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">flags</td><td>Previous interrupt state to be restored (returned by <a class="el" href="group__SceCpuKernel.html#gaa30b72fe83595ec4dfcafc14bf04b145" title="Disable interrupts (IRQs) and spin-lock.">ksceKernelCpuSpinLockIrqSave</a>)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Zero on success </dd></dl>

</div>
</div>
<a id="ga97fec603f28a6c333e9469fcf1859abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97fec603f28a6c333e9469fcf1859abb">&#9670;&nbsp;</a></span>ksceKernelCorelockInitialize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ksceKernelCorelockInitialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a> *&#160;</td>
          <td class="paramname"><em>ctx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9eeaceac9629151baafa9bcd7e37a971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eeaceac9629151baafa9bcd7e37a971">&#9670;&nbsp;</a></span>ksceKernelCorelockLock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ksceKernelCorelockLock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a> *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__SceTypesKernel.html#gab5754ec0168b4b65a5334d9ddada460a">SceUInt32</a>&#160;</td>
          <td class="paramname"><em>core</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga59efe9a7590000a8317bf777c7e9b770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59efe9a7590000a8317bf777c7e9b770">&#9670;&nbsp;</a></span>ksceKernelCorelockUnlock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ksceKernelCorelockUnlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a> *&#160;</td>
          <td class="paramname"><em>ctx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="aern_2kernel_2cpu_8h_html"><div class="ttname"><a href="ern_2kernel_2cpu_8h.html">cpu.h</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer"><a href="http://vitasdk.org">Vita SDK</a></li>
  </ul>
</div>
</body>
</html>
