	component first_nios2_system is
		port (
			clk_clk                              : in  std_logic                     := 'X';             -- clk
			reset_reset_n                        : in  std_logic                     := 'X';             -- reset_n
			regfile_0_conduit_end_AVINTDIS       : out std_logic;                                        -- AVINTDIS
			regfile_0_conduit_end_T1INTOVR       : out std_logic;                                        -- T1INTOVR
			regfile_0_conduit_end_T1INTSTS       : out std_logic;                                        -- T1INTSTS
			regfile_0_conduit_end_T0INTSTS       : out std_logic;                                        -- T0INTSTS
			regfile_0_conduit_end_T1INTEN        : out std_logic;                                        -- T1INTEN
			regfile_0_conduit_end_T0INTEN        : out std_logic;                                        -- T0INTEN
			regfile_0_conduit_end_T1CNTEN        : out std_logic;                                        -- T1CNTEN
			regfile_0_conduit_end_T0CNTEN        : out std_logic;                                        -- T0CNTEN
			regfile_0_conduit_end_T1RST          : out std_logic;                                        -- T1RST
			regfile_0_conduit_end_T0RST          : out std_logic;                                        -- T0RST
			regfile_0_conduit_end_T0CNT          : out std_logic_vector(31 downto 0);                    -- T0CNT
			regfile_0_conduit_end_T1CNT          : out std_logic_vector(31 downto 0);                    -- T1CNT
			regfile_0_conduit_end_T0CMP          : out std_logic_vector(31 downto 0);                    -- T0CMP
			regfile_0_conduit_end_T1CMP          : out std_logic_vector(31 downto 0);                    -- T1CMP
			regfile_0_conduit_end_GP0            : out std_logic_vector(31 downto 0);                    -- GP0
			regfile_0_conduit_end_GP1            : out std_logic_vector(31 downto 0);                    -- GP1
			regfile_0_conduit_end_T0INT_set      : in  std_logic                     := 'X';             -- T0INT_set
			regfile_0_conduit_end_T1INT_set      : in  std_logic                     := 'X';             -- T1INT_set
			regfile_0_conduit_end_T0CNT_in       : in  std_logic_vector(31 downto 0) := (others => 'X'); -- T0CNT_in
			regfile_0_conduit_end_T1CNT_in       : in  std_logic_vector(31 downto 0) := (others => 'X'); -- T1CNT_in
			comparator_1_conduit_end_count       : in  std_logic_vector(31 downto 0) := (others => 'X'); -- count
			comparator_1_conduit_end_count_cmp   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- count_cmp
			comparator_1_conduit_end_count_equal : out std_logic;                                        -- count_equal
			comparator_1_conduit_end_clear       : in  std_logic                     := 'X';             -- clear
			comparator_0_conduit_end_count       : in  std_logic_vector(31 downto 0) := (others => 'X'); -- count
			comparator_0_conduit_end_count_cmp   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- count_cmp
			comparator_0_conduit_end_count_equal : out std_logic;                                        -- count_equal
			comparator_0_conduit_end_clear       : in  std_logic                     := 'X';             -- clear
			counter_1_conduit_end_enable         : in  std_logic                     := 'X';             -- enable
			counter_1_conduit_end_count          : out std_logic_vector(31 downto 0);                    -- count
			counter_1_conduit_end_clear          : in  std_logic                     := 'X';             -- clear
			counter_0_conduit_end_enable         : in  std_logic                     := 'X';             -- enable
			counter_0_conduit_end_count          : out std_logic_vector(31 downto 0);                    -- count
			counter_0_conduit_end_clear          : in  std_logic                     := 'X'              -- clear
		);
	end component first_nios2_system;

