 
# Yosys synthesis script for signed_right_shift_a_input
# Read source files
read_verilog -sv ${ROOT_PATH}/yosys/install/share/yosys/rapidsilicon/${ARCHITECTURE}/cell_sim_blackbox.v
read_verilog  -I${ROOT_PATH}/${RTL_PATH} ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_right_shift_a_input/signed_right_shift_a_input.sv


# Technology mapping
hierarchy -top signed_right_shift_a_input



plugin -i synth-rs

synth_rs -tech ${SYNTH_SETTING}
write_blif signed_right_shift_a_input_post_synth.blif

write_verilog -noexpr -nodec ${TOP}_post_synth.v
