#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000026738c7c7f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000026738c7c980 .scope module, "tb_tim" "tb_tim" 3 2;
 .timescale 0 0;
v0000026738c0ad70_0 .var "clk", 0 0;
v0000026738c0aeb0_0 .var "counter_mode", 1 0;
v0000026738c0b630_0 .var "counter_period", 15 0;
v0000026738c0af50_0 .net "out_1", 0 0, L_0000026738bb1900;  1 drivers
v0000026738c0b310_0 .net "out_2", 0 0, L_0000026738c0acd0;  1 drivers
v0000026738c0cb70_0 .var "prescaler", 15 0;
v0000026738c0b130_0 .var "pulse", 15 0;
v0000026738c0c170_0 .var "rst", 0 0;
E_0000026738b9d0e0 .event posedge, v0000026738b9d8a0_0;
S_0000026738bb0830 .scope module, "tim" "tim" 3 26, 4 23 0, S_0000026738c7c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "prescaler";
    .port_info 3 /INPUT 2 "counter_mode";
    .port_info 4 /INPUT 16 "counter_period";
    .port_info 5 /INPUT 16 "pulse";
    .port_info 6 /OUTPUT 1 "out_p_1";
    .port_info 7 /OUTPUT 1 "out_n_1";
    .port_info 8 /OUTPUT 16 "out_counter";
L_0000026738bb1510 .functor AND 1, L_0000026738c0bbd0, L_0000026738c0bd10, C4<1>, C4<1>;
L_0000026738bb1890 .functor AND 1, L_0000026738c0aff0, L_0000026738c0b1d0, C4<1>, C4<1>;
L_0000026738bb2070 .functor OR 1, L_0000026738bb1510, L_0000026738bb1890, C4<0>, C4<0>;
L_0000026738bb20e0 .functor BUFZ 16, v0000026738c09c70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000026738bb1900 .functor NOT 1, L_0000026738c0acd0, C4<0>, C4<0>, C4<0>;
L_0000026738c0cce0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000026738c0a0d0_0 .net/2u *"_ivl_10", 1 0, L_0000026738c0cce0;  1 drivers
v0000026738c0a530_0 .net *"_ivl_12", 0 0, L_0000026738c0aff0;  1 drivers
v0000026738c0a670_0 .net *"_ivl_14", 31 0, L_0000026738c0b3b0;  1 drivers
L_0000026738c0cd28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026738c09f90_0 .net *"_ivl_17", 15 0, L_0000026738c0cd28;  1 drivers
L_0000026738c0cd70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026738c0a490_0 .net/2u *"_ivl_18", 31 0, L_0000026738c0cd70;  1 drivers
L_0000026738c0cc98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026738c0a7b0_0 .net/2u *"_ivl_2", 1 0, L_0000026738c0cc98;  1 drivers
v0000026738c098b0_0 .net *"_ivl_20", 0 0, L_0000026738c0b1d0;  1 drivers
v0000026738c0a170_0 .net *"_ivl_23", 0 0, L_0000026738bb1890;  1 drivers
v0000026738c0a210_0 .net *"_ivl_4", 0 0, L_0000026738c0bbd0;  1 drivers
v0000026738c0a5d0_0 .net *"_ivl_6", 0 0, L_0000026738c0bd10;  1 drivers
v0000026738c09950_0 .net *"_ivl_9", 0 0, L_0000026738bb1510;  1 drivers
v0000026738c0a3f0_0 .net "clk", 0 0, v0000026738c0ad70_0;  1 drivers
v0000026738c0a2b0_0 .net "counter_mode", 1 0, v0000026738c0aeb0_0;  1 drivers
v0000026738c0a030_0 .net "counter_period", 15 0, v0000026738c0b630_0;  1 drivers
v0000026738c09c70_0 .var "counter_tim", 15 0;
v0000026738c0a710_0 .var "direction", 0 0;
v0000026738c099f0_0 .net "enable", 0 0, L_0000026738c0b270;  1 drivers
v0000026738c09a90_0 .net "load", 0 0, L_0000026738bb2070;  1 drivers
v0000026738c09b30_0 .net "out_counter", 15 0, L_0000026738bb20e0;  1 drivers
v0000026738c09db0_0 .net "out_n_1", 0 0, L_0000026738c0acd0;  alias, 1 drivers
v0000026738c09bd0_0 .net "out_p_1", 0 0, L_0000026738bb1900;  alias, 1 drivers
v0000026738c09e50_0 .net "prescaler", 15 0, v0000026738c0cb70_0;  1 drivers
v0000026738c09ef0_0 .net "pulse", 15 0, v0000026738c0b130_0;  1 drivers
v0000026738c0b090_0 .net "rst", 0 0, v0000026738c0c170_0;  1 drivers
v0000026738c0ae10_0 .net "up_down", 0 0, L_0000026738c0c3f0;  1 drivers
L_0000026738c0c3f0 .part v0000026738c0aeb0_0, 0, 1;
L_0000026738c0bbd0 .cmp/eq 2, v0000026738c0aeb0_0, L_0000026738c0cc98;
L_0000026738c0bd10 .cmp/eq 16, v0000026738c09c70_0, v0000026738c0b630_0;
L_0000026738c0aff0 .cmp/eq 2, v0000026738c0aeb0_0, L_0000026738c0cce0;
L_0000026738c0b3b0 .concat [ 16 16 0 0], v0000026738c09c70_0, L_0000026738c0cd28;
L_0000026738c0b1d0 .cmp/eq 32, L_0000026738c0b3b0, L_0000026738c0cd70;
L_0000026738c0acd0 .cmp/ge 16, v0000026738c09c70_0, v0000026738c0b130_0;
S_0000026738bb09c0 .scope module, "div_tim" "div_clk" 4 39, 4 2 0, S_0000026738bb0830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "prescaler";
    .port_info 3 /OUTPUT 1 "clk_pre";
v0000026738b9d8a0_0 .net "clk", 0 0, v0000026738c0ad70_0;  alias, 1 drivers
v0000026738b9d940_0 .net "clk_pre", 0 0, L_0000026738c0b270;  alias, 1 drivers
v0000026738bb0b50_0 .var "counter", 15 0;
v0000026738c0a350_0 .net "prescaler", 15 0, v0000026738c0cb70_0;  alias, 1 drivers
v0000026738c09d10_0 .net "rst", 0 0, v0000026738c0c170_0;  alias, 1 drivers
E_0000026738b9cca0 .event posedge, v0000026738c09d10_0, v0000026738b9d8a0_0;
L_0000026738c0b270 .cmp/eq 16, v0000026738bb0b50_0, v0000026738c0cb70_0;
    .scope S_0000026738bb09c0;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000026738bb0b50_0, 0, 16;
    %end;
    .thread T_0, $init;
    .scope S_0000026738bb09c0;
T_1 ;
    %wait E_0000026738b9cca0;
    %load/vec4 v0000026738c09d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026738bb0b50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026738c0a350_0;
    %load/vec4 v0000026738bb0b50_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026738bb0b50_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000026738bb0b50_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000026738bb0b50_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026738bb0830;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000026738c09c70_0, 0, 16;
    %end;
    .thread T_2, $init;
    .scope S_0000026738bb0830;
T_3 ;
    %wait E_0000026738b9cca0;
    %load/vec4 v0000026738c0b090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026738c09c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026738c0a710_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026738c099f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000026738c0a2b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0000026738c09a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026738c09c70_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000026738c09c70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000026738c09c70_0, 0;
T_3.9 ;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0000026738c09a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0000026738c0a030_0;
    %assign/vec4 v0000026738c09c70_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000026738c09c70_0;
    %subi 1, 0, 16;
    %assign/vec4 v0000026738c09c70_0, 0;
T_3.11 ;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0000026738c0a710_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v0000026738c09c70_0;
    %load/vec4 v0000026738c0a030_0;
    %cmp/e;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026738c0a710_0, 0;
    %load/vec4 v0000026738c09c70_0;
    %subi 1, 0, 16;
    %assign/vec4 v0000026738c09c70_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0000026738c09c70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000026738c09c70_0, 0;
T_3.15 ;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0000026738c09c70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026738c0a710_0, 0;
    %load/vec4 v0000026738c09c70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000026738c09c70_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0000026738c09c70_0;
    %subi 1, 0, 16;
    %assign/vec4 v0000026738c09c70_0, 0;
T_3.17 ;
T_3.13 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026738c7c980;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026738c0ad70_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0000026738c0ad70_0;
    %inv;
    %store/vec4 v0000026738c0ad70_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000026738c7c980;
T_5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000026738c0c170_0, 0;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000026738b9d0e0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026738c0c170_0, 0;
    %pushi/vec4 2, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000026738b9d0e0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026738c0c170_0, 0;
    %end;
    .thread T_5;
    .scope S_0000026738c7c980;
T_6 ;
    %vpi_call/w 3 64 "$dumpvars" {0 0 0};
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000026738c0cb70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026738c0aeb0_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0000026738c0b630_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0000026738c0b130_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026738c0c170_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026738c0aeb0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026738c0c170_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026738c0c170_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026738c0aeb0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026738c0c170_0, 0;
    %delay 1000, 0;
    %vpi_call/w 3 82 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_tim.sv";
    "tim.sv";
