// Seed: 1301457739
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_4;
  string id_8 = "";
  wire   id_9;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wire id_3,
    input wand id_4,
    input tri0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri0 id_8
    , id_30,
    input tri1 id_9,
    inout supply1 id_10,
    input tri0 id_11,
    output wand id_12,
    input wor id_13,
    output tri0 id_14,
    input wire id_15,
    input supply0 id_16,
    output tri id_17,
    input tri1 id_18,
    input wor id_19,
    input wand id_20,
    input tri1 id_21,
    input wand id_22,
    input uwire id_23,
    input tri1 id_24,
    output wire id_25,
    input tri1 id_26,
    output supply1 id_27,
    output tri id_28
);
  wire id_31;
  xor (
      id_25,
      id_10,
      id_3,
      id_24,
      id_21,
      id_6,
      id_22,
      id_26,
      id_15,
      id_11,
      id_9,
      id_1,
      id_20,
      id_31,
      id_16,
      id_0,
      id_19,
      id_5,
      id_13,
      id_18,
      id_4,
      id_7,
      id_30,
      id_23
  );
  module_0(
      id_31, id_31, id_31, id_31, id_31, id_31, id_31
  );
endmodule
