; RUN: llc -march=hexagon -O2 -mcpu=hexagonv60 -mattr=+hvxv60,hvx-length64b < %s | FileCheck %s

; CHECK: vasr(v{{[0-9]+}}.h,v{{[0-9]+}}.h,r{{[0-7]+}}):sat

target datalayout = "e-p:32:32:32-i64:64:64-i32:32:32-i16:16:16-i1:32:32-f64:64:64-f32:32:32-v64:64:64-v32:32:32-a:0-n16:32"
target triple = "hexagon-unknown--elf"

%struct.buffer_t = type { i64, i8*, [4 x i32], [4 x i32], [4 x i32], i32, i8, i8, [6 x i8] }

; Function Attrs: norecurse nounwind
define i32 @__test_vasr(%struct.buffer_t* noalias nocapture %f.buffer, %struct.buffer_t* noalias nocapture %g.buffer, %struct.buffer_t* noalias nocapture %res.buffer) #0 {
entry:
  %buf_host = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %f.buffer, i32 0, i32 1
  %f.host = load i8*, i8** %buf_host, align 4
  %buf_dev = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %f.buffer, i32 0, i32 0
  %f.dev = load i64, i64* %buf_dev, align 8
  %0 = icmp eq i8* %f.host, null
  %1 = icmp eq i64 %f.dev, 0
  %f.host_and_dev_are_null = and i1 %0, %1
  %buf_min = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %f.buffer, i32 0, i32 4, i32 0
  %f.min.0 = load i32, i32* %buf_min, align 4
  %buf_host10 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %g.buffer, i32 0, i32 1
  %g.host = load i8*, i8** %buf_host10, align 4
  %buf_dev11 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %g.buffer, i32 0, i32 0
  %g.dev = load i64, i64* %buf_dev11, align 8
  %2 = icmp eq i8* %g.host, null
  %3 = icmp eq i64 %g.dev, 0
  %g.host_and_dev_are_null = and i1 %2, %3
  %buf_min22 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %g.buffer, i32 0, i32 4, i32 0
  %g.min.0 = load i32, i32* %buf_min22, align 4
  %buf_host27 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %res.buffer, i32 0, i32 1
  %res.host = load i8*, i8** %buf_host27, align 4
  %buf_dev28 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %res.buffer, i32 0, i32 0
  %res.dev = load i64, i64* %buf_dev28, align 8
  %4 = icmp eq i8* %res.host, null
  %5 = icmp eq i64 %res.dev, 0
  %res.host_and_dev_are_null = and i1 %4, %5
  %buf_extent31 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %res.buffer, i32 0, i32 2, i32 0
  %res.extent.0 = load i32, i32* %buf_extent31, align 4
  %buf_min39 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %res.buffer, i32 0, i32 4, i32 0
  %res.min.0 = load i32, i32* %buf_min39, align 4
  %6 = add nsw i32 %res.extent.0, -1
  %7 = and i32 %6, -64
  %8 = add i32 %res.min.0, 63
  %9 = add i32 %8, %7
  %10 = add nsw i32 %res.min.0, %res.extent.0
  %11 = add nsw i32 %10, -1
  %12 = icmp slt i32 %9, %11
  %13 = select i1 %12, i32 %9, i32 %11
  %14 = add nsw i32 %10, -64
  %15 = icmp slt i32 %res.min.0, %14
  %16 = select i1 %15, i32 %res.min.0, i32 %14
  %f.extent.0.required.s = sub nsw i32 %13, %16
  br i1 %f.host_and_dev_are_null, label %true_bb, label %after_bb

true_bb:                                          ; preds = %entry
  %buf_elem_size44 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %f.buffer, i32 0, i32 5
  store i32 1, i32* %buf_elem_size44, align 4
  store i32 %16, i32* %buf_min, align 4
  %17 = add nsw i32 %f.extent.0.required.s, 1
  %buf_extent46 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %f.buffer, i32 0, i32 2, i32 0
  store i32 %17, i32* %buf_extent46, align 4
  %buf_stride47 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %f.buffer, i32 0, i32 3, i32 0
  store i32 1, i32* %buf_stride47, align 4
  %buf_min48 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %f.buffer, i32 0, i32 4, i32 1
  store i32 0, i32* %buf_min48, align 4
  %buf_extent49 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %f.buffer, i32 0, i32 2, i32 1
  store i32 0, i32* %buf_extent49, align 4
  %buf_stride50 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %f.buffer, i32 0, i32 3, i32 1
  store i32 0, i32* %buf_stride50, align 4
  %buf_min51 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %f.buffer, i32 0, i32 4, i32 2
  store i32 0, i32* %buf_min51, align 4
  %buf_extent52 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %f.buffer, i32 0, i32 2, i32 2
  store i32 0, i32* %buf_extent52, align 4
  %buf_stride53 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %f.buffer, i32 0, i32 3, i32 2
  store i32 0, i32* %buf_stride53, align 4
  %buf_min54 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %f.buffer, i32 0, i32 4, i32 3
  store i32 0, i32* %buf_min54, align 4
  %buf_extent55 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %f.buffer, i32 0, i32 2, i32 3
  store i32 0, i32* %buf_extent55, align 4
  %buf_stride56 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %f.buffer, i32 0, i32 3, i32 3
  store i32 0, i32* %buf_stride56, align 4
  br label %after_bb

after_bb:                                         ; preds = %true_bb, %entry
  br i1 %g.host_and_dev_are_null, label %true_bb57, label %after_bb59

true_bb57:                                        ; preds = %after_bb
  %buf_elem_size60 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %g.buffer, i32 0, i32 5
  store i32 1, i32* %buf_elem_size60, align 4
  store i32 %16, i32* %buf_min22, align 4
  %18 = add nsw i32 %f.extent.0.required.s, 1
  %buf_extent62 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %g.buffer, i32 0, i32 2, i32 0
  store i32 %18, i32* %buf_extent62, align 4
  %buf_stride63 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %g.buffer, i32 0, i32 3, i32 0
  store i32 1, i32* %buf_stride63, align 4
  %buf_min64 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %g.buffer, i32 0, i32 4, i32 1
  store i32 0, i32* %buf_min64, align 4
  %buf_extent65 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %g.buffer, i32 0, i32 2, i32 1
  store i32 0, i32* %buf_extent65, align 4
  %buf_stride66 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %g.buffer, i32 0, i32 3, i32 1
  store i32 0, i32* %buf_stride66, align 4
  %buf_min67 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %g.buffer, i32 0, i32 4, i32 2
  store i32 0, i32* %buf_min67, align 4
  %buf_extent68 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %g.buffer, i32 0, i32 2, i32 2
  store i32 0, i32* %buf_extent68, align 4
  %buf_stride69 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %g.buffer, i32 0, i32 3, i32 2
  store i32 0, i32* %buf_stride69, align 4
  %buf_min70 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %g.buffer, i32 0, i32 4, i32 3
  store i32 0, i32* %buf_min70, align 4
  %buf_extent71 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %g.buffer, i32 0, i32 2, i32 3
  store i32 0, i32* %buf_extent71, align 4
  %buf_stride72 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %g.buffer, i32 0, i32 3, i32 3
  store i32 0, i32* %buf_stride72, align 4
  br label %after_bb59

after_bb59:                                       ; preds = %true_bb57, %after_bb
  br i1 %res.host_and_dev_are_null, label %after_bb75.thread, label %after_bb75

after_bb75.thread:                                ; preds = %after_bb59
  %buf_elem_size76 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %res.buffer, i32 0, i32 5
  store i32 1, i32* %buf_elem_size76, align 4
  store i32 %16, i32* %buf_min39, align 4
  %19 = add nsw i32 %f.extent.0.required.s, 1
  store i32 %19, i32* %buf_extent31, align 4
  %buf_stride79 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %res.buffer, i32 0, i32 3, i32 0
  store i32 1, i32* %buf_stride79, align 4
  %buf_min80 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %res.buffer, i32 0, i32 4, i32 1
  store i32 0, i32* %buf_min80, align 4
  %buf_extent81 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %res.buffer, i32 0, i32 2, i32 1
  store i32 0, i32* %buf_extent81, align 4
  %buf_stride82 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %res.buffer, i32 0, i32 3, i32 1
  store i32 0, i32* %buf_stride82, align 4
  %buf_min83 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %res.buffer, i32 0, i32 4, i32 2
  store i32 0, i32* %buf_min83, align 4
  %buf_extent84 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %res.buffer, i32 0, i32 2, i32 2
  store i32 0, i32* %buf_extent84, align 4
  %buf_stride85 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %res.buffer, i32 0, i32 3, i32 2
  store i32 0, i32* %buf_stride85, align 4
  %buf_min86 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %res.buffer, i32 0, i32 4, i32 3
  store i32 0, i32* %buf_min86, align 4
  %buf_extent87 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %res.buffer, i32 0, i32 2, i32 3
  store i32 0, i32* %buf_extent87, align 4
  %buf_stride88 = getelementptr inbounds %struct.buffer_t, %struct.buffer_t* %res.buffer, i32 0, i32 3, i32 3
  store i32 0, i32* %buf_stride88, align 4
  br label %destructor_block

after_bb75:                                       ; preds = %after_bb59
  %20 = or i1 %f.host_and_dev_are_null, %g.host_and_dev_are_null
  br i1 %20, label %destructor_block, label %"produce res"

"produce res":                                    ; preds = %after_bb75
  %21 = ashr i32 %res.extent.0, 6
  %22 = icmp sgt i32 %21, 0
  br i1 %22, label %"for res.s0.x.x", label %"end for res.s0.x.x", !prof !4

"for res.s0.x.x":                                 ; preds = %"for res.s0.x.x", %"produce res"
  %res.s0.x.x = phi i32 [ %41, %"for res.s0.x.x" ], [ 0, %"produce res" ]
  %23 = shl nsw i32 %res.s0.x.x, 6
  %24 = add nsw i32 %23, %res.min.0
  %25 = sub nsw i32 %24, %f.min.0
  %26 = getelementptr inbounds i8, i8* %f.host, i32 %25
  %27 = bitcast i8* %26 to <16 x i32>*
  %28 = load <16 x i32>, <16 x i32>* %27, align 1, !tbaa !5
  %29 = tail call <32 x i32> @llvm.hexagon.V6.vzb(<16 x i32> %28)
  %30 = sub nsw i32 %24, %g.min.0
  %31 = getelementptr inbounds i8, i8* %g.host, i32 %30
  %32 = bitcast i8* %31 to <16 x i32>*
  %33 = load <16 x i32>, <16 x i32>* %32, align 1, !tbaa !8
  %34 = tail call <32 x i32> @llvm.hexagon.V6.vzb(<16 x i32> %33)
  %35 = tail call <32 x i32> @llvm.hexagon.V6.vaddh.dv(<32 x i32> %29, <32 x i32> %34)
  %36 = tail call <16 x i32> @llvm.hexagon.V6.hi(<32 x i32> %35)
  %37 = tail call <16 x i32> @llvm.hexagon.V6.lo(<32 x i32> %35)
  %38 = tail call <16 x i32> @llvm.hexagon.V6.vasrhubsat(<16 x i32> %36, <16 x i32> %37, i32 4)
  %39 = getelementptr inbounds i8, i8* %res.host, i32 %23
  %40 = bitcast i8* %39 to <16 x i32>*
  store <16 x i32> %38, <16 x i32>* %40, align 1, !tbaa !10
  %41 = add nuw nsw i32 %res.s0.x.x, 1
  %42 = icmp eq i32 %41, %21
  br i1 %42, label %"end for res.s0.x.x", label %"for res.s0.x.x"

"end for res.s0.x.x":                             ; preds = %"for res.s0.x.x", %"produce res"
  %43 = add nsw i32 %res.extent.0, 63
  %44 = ashr i32 %43, 6
  %45 = icmp sgt i32 %44, %21
  br i1 %45, label %"for res.s0.x.x92.preheader", label %destructor_block, !prof !4

"for res.s0.x.x92.preheader":                     ; preds = %"end for res.s0.x.x"
  %46 = sub i32 -64, %f.min.0
  %47 = add i32 %46, %10
  %48 = getelementptr inbounds i8, i8* %f.host, i32 %47
  %49 = bitcast i8* %48 to <16 x i32>*
  %50 = load <16 x i32>, <16 x i32>* %49, align 1
  %51 = tail call <32 x i32> @llvm.hexagon.V6.vzb(<16 x i32> %50)
  %52 = sub i32 -64, %g.min.0
  %53 = add i32 %52, %10
  %54 = getelementptr inbounds i8, i8* %g.host, i32 %53
  %55 = bitcast i8* %54 to <16 x i32>*
  %56 = load <16 x i32>, <16 x i32>* %55, align 1
  %57 = tail call <32 x i32> @llvm.hexagon.V6.vzb(<16 x i32> %56)
  %58 = tail call <32 x i32> @llvm.hexagon.V6.vaddh.dv(<32 x i32> %51, <32 x i32> %57)
  %59 = tail call <16 x i32> @llvm.hexagon.V6.lo(<32 x i32> %58)
  %60 = add nsw i32 %res.extent.0, -64
  %61 = getelementptr inbounds i8, i8* %res.host, i32 %60
  %62 = tail call <16 x i32> @llvm.hexagon.V6.hi(<32 x i32> %58)
  %63 = tail call <16 x i32> @llvm.hexagon.V6.vasrhubsat(<16 x i32> %62, <16 x i32> %59, i32 4)
  %64 = bitcast i8* %61 to <16 x i32>*
  store <16 x i32> %63, <16 x i32>* %64, align 1, !tbaa !10
  br label %destructor_block

destructor_block:                                 ; preds = %"for res.s0.x.x92.preheader", %"end for res.s0.x.x", %after_bb75, %after_bb75.thread
  ret i32 0
}

; Function Attrs: nounwind readnone
declare <32 x i32> @llvm.hexagon.V6.vaddh.dv(<32 x i32>, <32 x i32>) #1

; Function Attrs: nounwind readnone
declare <32 x i32> @llvm.hexagon.V6.vzb(<16 x i32>) #1

; Function Attrs: nounwind readnone
declare <16 x i32> @llvm.hexagon.V6.hi(<32 x i32>) #1

; Function Attrs: nounwind readnone
declare <16 x i32> @llvm.hexagon.V6.lo(<32 x i32>) #1

; Function Attrs: nounwind readnone
declare <16 x i32> @llvm.hexagon.V6.vasrhubsat(<16 x i32>, <16 x i32>, i32) #1

attributes #0 = { norecurse nounwind }
attributes #1 = { nounwind readnone }

!llvm.ident = !{!0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0}
!llvm.module.flags = !{!1, !2, !3}

!0 = !{!"Clang $LLVM_VERSION_MAJOR.$LLVM_VERSION_MINOR (based on LLVM 3.8.0)"}
!1 = !{i32 2, !"halide_use_soft_float_abi", i32 0}
!2 = !{i32 2, !"halide_mcpu", !"hexagonv60"}
!3 = !{i32 2, !"halide_mattrs", !"+hvx"}
!4 = !{!"branch_weights", i32 1073741824, i32 0}
!5 = !{!6, !6, i64 0}
!6 = !{!"f", !7}
!7 = !{!"Halide buffer"}
!8 = !{!9, !9, i64 0}
!9 = !{!"g", !7}
!10 = !{!11, !11, i64 0}
!11 = !{!"res", !7}
                                                      oting">Â∑•‰Ωú‰∏çÊ≠£Â∏∏</link>„ÄÇÁ°Æ‰øùÁΩëÂç°ÊòØÂºÄÂêØÁöÑ„ÄÇ</p>
 </item>
<!-- Does anyone have lots of wireless networks to test this? Pretty sure it's
     no longer correct.
  <item>
    <p>If there are lots of wireless networks nearby, the network you are
    looking for might not be on the first page of the list. If this is the
    case, look at the bottom of the list for an arrow pointing towards the
    right and hover your mouse over it to display the rest of the wireless
    networks.</p>
  </item>-->
 <item>
  <p>ÊÇ®ÂèØËÉΩÁ¶ªÂºÄ‰∫ÜÁΩëÁªúË¶ÜÁõñËåÉÂõ¥ÔºåËØïÁùÄÁ¶ªÊó†Á∫øÂü∫Á´ôÊàñË∑ØÁî±Âô®Ëøë‰∏Ä‰∫õÔºåÁÑ∂ÂêéÁúãÁúãÁΩëÁªúËÉΩÂê¶Âá∫Áé∞„ÄÇ</p>
 </item>
 <item>
  <p>Êó†Á∫øÁΩëÁªúÁöÑÂàóË°®ÂÆöÊúüÊõ¥Êñ∞ÔºåÂ¶ÇÊûúÊÇ®ÂàöÂºÄÂºÄÁîµËÑëÊàñËÄÖÊç¢Âà∞ÂÖ∂‰ªñ‰ΩçÁΩÆÔºåÁ®çÁ≠â‰∏Ä‰ºöÂÜçÊ£ÄÊü•ÁΩëÁªúÊòØÂê¶Âá∫Áé∞Âú®ÂàóË°®‰∏ä„ÄÇ</p>
 </item>
 <item>
  <p>ÁΩëÁªúÂèØËÉΩË¢´ÈöêËóèÔºåÂ¶ÇÊûúËøôÊ†∑ÊÇ®ÈúÄË¶Å<link xref="net-wireless-hidden">Áî®ÂÖ∂‰ªñÊñπÊ≥ïËøûÊé•</link>„ÄÇ</p>
 </item>
</list>

</page>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ⁄'      ResB             ™   [E 	   ≤   ≤       [Eo   91ci  { 0 }   J a h r   { 0 }   T a a g   { 0 }   T ‰ ‰ g   { 0 }   W u c h e   { 0 }   M o n e t   { 0 }   M ˆ n e t   { 0 }   M i n u u t e   { 0 }   S c h t u n d    £  !Ñá ß: eEnE ß: °EZE ß: ïEïE ß: ÅEãE ß: –5–5 ß: wEwE ß: \E\E ß: ˛˛ ß: [[ ß: ## ß: (( ß: 66 ß: åå ß: ¬¬ ß: ≥≥ ß: ˛˛ ß: [[ ß: ## ß: (( ß: 66 ß: åå ß: ¬¬ ß: ≥≥ [˙c wdàcY  P^  Pc  Ph  Pm  Pr  Pw  P Jo    ì º Ê |  PÅ  PÜ  P £˘ ™™ã  Pê  P çï  P ö  P –ü  P é :m‡j|   Å   Ö   á   â    ì º Ê §  P©  PÆ  P £˘ ™™≥  P∏  P çΩ  P ¬  P –«  P é :m‡jì   ò   ú   û   †        amg `R  Pz   ã   ¢                                                                                                                                                                                                                                                                                           ∞9¿gG˛C÷Z~J∞´êa!÷<=V@“–Ó4+π\I¯ﬂ‚˙≥Ø9¶`ﬂRæóƒ{É@-]Gö E'ûø Û◊∞„f
 ÚªkL[≠AN‚∫„å<˛'áZ1ú:∑‰Âë°‚"±Í≥Raı®Òv…˙¯ÊÁÈ9áø«¨	ÑA …˛d ?8u§ﬂÈW"8õ;1ÁwÙ{ú˚ùDì˛@ªL`ô¯Q<*·≠˙ú><FÕBúXÎÃÚ÷8—`xÀ‚XxB÷±XLáSÒ#R«–à¥EI<XZçhÛWç L<ÏEí,ú}Ô~>á 5ÑÄŒ÷ﬁ∞(Å<0$ê@?≥YOá[…Êüí¿5è38-ÌS0IIÄW¿Ëí  }w˝¥ˆ-L>›¿Ï‘D]C¿D%b;ÄàJ¸ˇ≤Ñ‡=ˆiÔŸ÷∆·—à§≠
¿D…S0≠”≈ë"1Ê∏ÙDjÃ8ôà]·ùÇ∞Fe·Yçé˝$Q…J‡öAa‡k4”6?Û1Ÿ«Q¬ù÷æ2ÕsÛ3ˇn‚Ç‡"˙c@8ˇ€RØª7=á√9≈ß÷æƒk¬î«‡ÂÅ–]¶_∫ryü~£Á√Vµ»◊œ∆9èñì1ÄK¯„pj ˛àµò;Å∏BCÊfbuvV<sw¸bﬂŸIsúêOeÄAdáwAÑQ„L∆ÔÑ`6dÌœÎ
Œmõ≤x—Êp®tåÁ´yﬁX6Ä◊¢+[¿ÿ2ÇP!0Cƒè*∞ËmDqxiêa™#ÙxC‚%Ü|Å®V2ÇL_¯O kkyÀˆ`rÖZ¨êE∂ûˆ=‹ü< 7Ì¢XIPáo	·‚,>‘c@Ì8‰≠F‹” »h ^˘≤P“qLã%Ω?òàë‰È◊ûMIáØ~†Cî∞P≥6gÁ‡»À¡:Äÿ ﬁuXt:cç[è∆@<À<÷ìävPFãVÏÏDí∞©¨¥ôòˇë Ï„H …CŸç:-K»o÷±√T®ûFàço
UwÓ•<ïszçb0˚˘Ç:∏uwt±Ç‘∏Ì¨!=cÿÛ åéX‚	¿?¥π'®cd≠-Swµ
í≥ú)éæÁ2≤‹à®c˛<a‡r ——<¿Ä!I{(ÏÉù®âd ﬂ‡Cáé˚ãè`‡¢}∂ê¢}ü≠B¿ÖµjR≈,ıI˚=Äiáéêy+ü`X÷òH„√¸9èÑı„ÒäèaÓ±2LÅã˝¨Yf?5Dì ÏÌÑ|*¿íÛà'¿xıñDPÿZj≥∂`U·âcáÁ®bô¯ÔcîÌ⁄à≠ánµÄºã'e
µ' ∂U†‰¨0ÚûÍPN	k)∏›˜ „›†≠O‰ıü!(Ÿ@’ì‰ RgAm˛Rud ÓJgtêì◊m†ß
è¿ß˝¢9Ç/ä9∏ªAˆ[¸¸säa+î∆ò8 a±º‡Û@_y‡tü%XW ¸˘àÙDjÃKÖ∞
ÄW„ ◊ﬂ±ãÊÁ√¨ê3uá∫û¿<Åã¸eç-M◊‹r≈Ÿ'e1QØŒç13–uBí]M†fˇê!$Î˚∏”¬˛CÒBÉ®“,‚ ⁄≈µûî0˙$•h ˆ<$éÛ≤(àÑ*Õ"4H3è˝åã¯ıÍI?(t˝Ö#–;‰Î˘/Úx|¨Œø¿ÏÁè¢(eº÷ìñ÷Ä¸=ŒTD$ÛcFãSá…bX8‡!EHÅ˛_√†Yo˘çm‹lXCû!bœ‚Ô∏±·¸˙"ö_"èú\Ëk∆™àÉ…Rp£∞XY≤õé5@.º¸o√˙ò\ﬁyáÅ…k¢*W¿q¿¸‡<;ØwGô|< F≤∆ˇ8;ÖXìGY‡xÁÅπl0–Qi*∆rè"“S‹nt≤HÒ¯¡Oá	∂À•A‡-±c‘5nÑ%±Ï√¬≠¯∆|µ(â2@¶:?cçÎ,Ùò›/¿ˇ8W¡TÎ^
óÚÄ˘DX’®`Õó«k@'üb…U∏ê=FIŒpŒ‚Nry∂§¡πê¬¬;Å ç©◊Ña«J‡w¯ã\Ò‘Ç0≥p¯ ÿ'®∆#XIŒÌñ;5%€ûŒ 	ÅåÔ2Áí«ÖŸ©Áƒl|Hˇœl-8∆«û¯ b|ÁÄÏ>àß¨ÃH∆∑`©F‚Ö$ü»¿=s@g={KyÊCáê`êÎ1ØpË;Æ;%…¢$Z∞„√öF4ÂuÙ«)ÇÎÈcÄz<)£ }DWáUÒ]dXÅS	6H°§X.˛∞µ–pòU)≠©˘÷=ù√¸`-µÜTz¬cˇ|Ì[p¸‡6#Ÿoÿ¯' CÑ {	ùá_‡ h∞ı$‡GÄB>àÖñd 2 ìaÇûèI¢°Á€ècÄ]FÒ‚.µqáˆü®Ò |h„°∂wyŒÎX¨„∏á¢)-Rã#Æ“ÿ±é4ö‰WùtD3Ê∑cQçáÁqÍ?˚7–¿°–•)dp;bjµá(:R@D≥©ˆV∆lx0 ¬Ë~Õ<«f≈Ï∂]fPF	é;,sfk`êK|Ã˜˘ÄÖúæ»~,.gÓ$Ø'Ic@{$ÿµ†„q¢?üé˘Xäb•ûpZûÅÏdÿ—¶Ò€éEí·Œzó√ÈKÿ#∫‰ÊVS≤∏È,•áL™"√-?é/ËP‡L‡/¢$yò—J·sjó[˛9êïâ3"Í8'=ø‡4üc{ZDòºi?—Ü0ƒËXê/ı9ÍT<9q€)¿ÌRKDö+W¸¸ûO˙⁄ﬁ Ï‘“Aá˛àè`FHfàk‰QpÂy«ΩÊNb@Ûå> ¯¡XåG¢)k„úé 2:  j$ÿ|:åë«®ét¡.·X."„‹t∞7pç	u‡˘ +‘G<sì‡ª-¸_\$cê^Yùq$‚qÈ„’(ˆ;ëM
ù˘Ç¨·  %+!É¸y‹xqOJÆƒÁ? ˛ÕÑ  Û£œ‹˘DCÃZ≈Ã‡lÔY¯yåH≠πÃ¡Úú@cÑ—Ë… >ép8pàÉDF†ƒ#å8+“:¿Uñ<:IÁœ Çm≥Ú)LÙjÌi1“/6«”!+ssπ∏°¯‰«Ö4<–˜k[L^Áöhìtb]NO—∆', ïk‚ÖÅŸDhé.ﬁ”%qÕéìÕ<÷¿Y> suàùôG„@‹y¨¿5yŸ≈€Ê)è_Ç xwZ¢4Ò∂°ÑüçSÖ	ù,Ú&TÏZPïw=A"ÉÄU∞µıﬁ†Æ≤Øc¯ß;±≠1#xrs
ú⁄ŒƒÊˇÌ?0#¨˝(Äd.à§ßÅÛ„ó¸Í#OÄ˙[äìuq  ˇ~J"”7Ïzåq1(nY8	ÖÀpçπø°±çá¬Eb5ëE ¸îEjPHR¿;ïíËJ›IsCöKFö,±√ﬁ…£vD…wR¢â2@EM{≈	<p®{úùÂ∂f@ù∆tvá0\B }‡pÿ" ‚”1(nŸ\¿Ç.X√pq‹/Ä˛ ˙
ºƒ§	pÒ Pç=»ÑÎA§RX„H6·drØ »Éyè∏Ø1!XÇ'N{õ?¯:ïûîÄy+á~†¯qß.»3∏ ˆ√dº{Gép†Ò—†˙"5F˜¸Â˘s ¸ï #/c1Á‡êÄ,>ÄçR’|<'(Á#CADëÔß |tzñæ·√"y<yñìÁ|Ø1&¯jr	$µâIÍ
#A'öÔìâ„√Â§P¢EÊw1X—pÊ?DºoH#˛$ hÏdñ¥ÖÄŒ8ˆ·p]Ê FÄ¥<G‚•?5ôid¡Äö#Awò#°˘+Q∆áB∏pyÊ-Â^`Ã?8±£ìÅ-; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=x86_64-unknown-linux-gnu -mattr=+avx512f,+avx512vl %s -o - | FileCheck %s

define <4 x float> @test_4xfloat_dup_high(<4 x float> %vec) {
; CHECK-LABEL: test_4xfloat_dup_high:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 = xmm0[1,1,3,3]
; CHECK-NEXT:    retq
  %res = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  ret <4 x float> %res
}
define <4 x float> @test_masked_4xfloat_dup_high_mask0(<4 x float> %vec, <4 x float> %vec2, <4 x float> %mask) {
; CHECK-LABEL: test_masked_4xfloat_dup_high_mask0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm3, %xmm3, %xmm3
; CHECK-NEXT:    vcmpeqps %xmm3, %xmm2, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm1 {%k1} = xmm0[1,1,3,3]
; CHECK-NEXT:    vmovaps %xmm1, %xmm0
; CHECK-NEXT:    retq
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> %vec2
  ret <4 x float> %res
}

define <4 x float> @test_masked_z_4xfloat_dup_high_mask0(<4 x float> %vec, <4 x float> %mask) {
; CHECK-LABEL: test_masked_z_4xfloat_dup_high_mask0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %xmm2, %xmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 {%k1} {z} = xmm0[1,1,3,3]
; CHECK-NEXT:    retq
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> zeroinitializer
  ret <4 x float> %res
}
define <4 x float> @test_masked_4xfloat_dup_high_mask1(<4 x float> %vec, <4 x float> %vec2, <4 x float> %mask) {
; CHECK-LABEL: test_masked_4xfloat_dup_high_mask1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm3, %xmm3, %xmm3
; CHECK-NEXT:    vcmpeqps %xmm3, %xmm2, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm1 {%k1} = xmm0[1,1,3,3]
; CHECK-NEXT:    vmovaps %xmm1, %xmm0
; CHECK-NEXT:    retq
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> %vec2
  ret <4 x float> %res
}

define <4 x float> @test_masked_z_4xfloat_dup_high_mask1(<4 x float> %vec, <4 x float> %mask) {
; CHECK-LABEL: test_masked_z_4xfloat_dup_high_mask1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %xmm2, %xmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 {%k1} {z} = xmm0[1,1,3,3]
; CHECK-NEXT:    retq
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> zeroinitializer
  ret <4 x float> %res
}
define <4 x float> @test_masked_4xfloat_dup_high_mask2(<4 x float> %vec, <4 x float> %vec2, <4 x float> %mask) {
; CHECK-LABEL: test_masked_4xfloat_dup_high_mask2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm3, %xmm3, %xmm3
; CHECK-NEXT:    vcmpeqps %xmm3, %xmm2, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm1 {%k1} = xmm0[1,1,3,3]
; CHECK-NEXT:    vmovaps %xmm1, %xmm0
; CHECK-NEXT:    retq
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> %vec2
  ret <4 x float> %res
}

define <4 x float> @test_masked_z_4xfloat_dup_high_mask2(<4 x float> %vec, <4 x float> %mask) {
; CHECK-LABEL: test_masked_z_4xfloat_dup_high_mask2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %xmm2, %xmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 {%k1} {z} = xmm0[1,1,3,3]
; CHECK-NEXT:    retq
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> zeroinitializer
  ret <4 x float> %res
}
define <4 x float> @test_masked_4xfloat_dup_high_mask3(<4 x float> %vec, <4 x float> %vec2, <4 x float> %mask) {
; CHECK-LABEL: test_masked_4xfloat_dup_high_mask3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm3, %xmm3, %xmm3
; CHECK-NEXT:    vcmpeqps %xmm3, %xmm2, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm1 {%k1} = xmm0[1,1,3,3]
; CHECK-NEXT:    vmovaps %xmm1, %xmm0
; CHECK-NEXT:    retq
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> %vec2
  ret <4 x float> %res
}

define <4 x float> @test_masked_z_4xfloat_dup_high_mask3(<4 x float> %vec, <4 x float> %mask) {
; CHECK-LABEL: test_masked_z_4xfloat_dup_high_mask3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %xmm2, %xmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 {%k1} {z} = xmm0[1,1,3,3]
; CHECK-NEXT:    retq
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> zeroinitializer
  ret <4 x float> %res
}
define <4 x float> @test_masked_4xfloat_dup_high_mask4(<4 x float> %vec, <4 x float> %vec2, <4 x float> %mask) {
; CHECK-LABEL: test_masked_4xfloat_dup_high_mask4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm3, %xmm3, %xmm3
; CHECK-NEXT:    vcmpeqps %xmm3, %xmm2, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm1 {%k1} = xmm0[1,1,3,3]
; CHECK-NEXT:    vmovaps %xmm1, %xmm0
; CHECK-NEXT:    retq
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> %vec2
  ret <4 x float> %res
}

define <4 x float> @test_masked_z_4xfloat_dup_high_mask4(<4 x float> %vec, <4 x float> %mask) {
; CHECK-LABEL: test_masked_z_4xfloat_dup_high_mask4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %xmm2, %xmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 {%k1} {z} = xmm0[1,1,3,3]
; CHECK-NEXT:    retq
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> zeroinitializer
  ret <4 x float> %res
}
define <4 x float> @test_4xfloat_dup_high_mem(<4 x float>* %vp) {
; CHECK-LABEL: test_4xfloat_dup_high_mem:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 = mem[1,1,3,3]
; CHECK-NEXT:    retq
  %vec = load <4 x float>, <4 x float>* %vp
  %res = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  ret <4 x float> %res
}
define <4 x float> @test_masked_4xfloat_dup_high_mem_mask0(<4 x float>* %vp, <4 x float> %vec2, <4 x float> %mask) {
; CHECK-LABEL: test_masked_4xfloat_dup_high_mem_mask0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %xmm2, %xmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 {%k1} = mem[1,1,3,3]
; CHECK-NEXT:    retq
  %vec = load <4 x float>, <4 x float>* %vp
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> %vec2
  ret <4 x float> %res
}

define <4 x float> @test_masked_z_4xfloat_dup_high_mem_mask0(<4 x float>* %vp, <4 x float> %mask) {
; CHECK-LABEL: test_masked_z_4xfloat_dup_high_mem_mask0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm1, %xmm1, %xmm1
; CHECK-NEXT:    vcmpeqps %xmm1, %xmm0, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 {%k1} {z} = mem[1,1,3,3]
; CHECK-NEXT:    retq
  %vec = load <4 x float>, <4 x float>* %vp
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> zeroinitializer
  ret <4 x float> %res
}
define <4 x float> @test_masked_4xfloat_dup_high_mem_mask1(<4 x float>* %vp, <4 x float> %vec2, <4 x float> %mask) {
; CHECK-LABEL: test_masked_4xfloat_dup_high_mem_mask1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %xmm2, %xmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 {%k1} = mem[1,1,3,3]
; CHECK-NEXT:    retq
  %vec = load <4 x float>, <4 x float>* %vp
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> %vec2
  ret <4 x float> %res
}

define <4 x float> @test_masked_z_4xfloat_dup_high_mem_mask1(<4 x float>* %vp, <4 x float> %mask) {
; CHECK-LABEL: test_masked_z_4xfloat_dup_high_mem_mask1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm1, %xmm1, %xmm1
; CHECK-NEXT:    vcmpeqps %xmm1, %xmm0, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 {%k1} {z} = mem[1,1,3,3]
; CHECK-NEXT:    retq
  %vec = load <4 x float>, <4 x float>* %vp
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> zeroinitializer
  ret <4 x float> %res
}
define <4 x float> @test_masked_4xfloat_dup_high_mem_mask2(<4 x float>* %vp, <4 x float> %vec2, <4 x float> %mask) {
; CHECK-LABEL: test_masked_4xfloat_dup_high_mem_mask2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %xmm2, %xmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 {%k1} = mem[1,1,3,3]
; CHECK-NEXT:    retq
  %vec = load <4 x float>, <4 x float>* %vp
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> %vec2
  ret <4 x float> %res
}

define <4 x float> @test_masked_z_4xfloat_dup_high_mem_mask2(<4 x float>* %vp, <4 x float> %mask) {
; CHECK-LABEL: test_masked_z_4xfloat_dup_high_mem_mask2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm1, %xmm1, %xmm1
; CHECK-NEXT:    vcmpeqps %xmm1, %xmm0, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 {%k1} {z} = mem[1,1,3,3]
; CHECK-NEXT:    retq
  %vec = load <4 x float>, <4 x float>* %vp
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> zeroinitializer
  ret <4 x float> %res
}
define <4 x float> @test_masked_4xfloat_dup_high_mem_mask3(<4 x float>* %vp, <4 x float> %vec2, <4 x float> %mask) {
; CHECK-LABEL: test_masked_4xfloat_dup_high_mem_mask3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %xmm2, %xmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 {%k1} = mem[1,1,3,3]
; CHECK-NEXT:    retq
  %vec = load <4 x float>, <4 x float>* %vp
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> %vec2
  ret <4 x float> %res
}

define <4 x float> @test_masked_z_4xfloat_dup_high_mem_mask3(<4 x float>* %vp, <4 x float> %mask) {
; CHECK-LABEL: test_masked_z_4xfloat_dup_high_mem_mask3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm1, %xmm1, %xmm1
; CHECK-NEXT:    vcmpeqps %xmm1, %xmm0, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 {%k1} {z} = mem[1,1,3,3]
; CHECK-NEXT:    retq
  %vec = load <4 x float>, <4 x float>* %vp
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> zeroinitializer
  ret <4 x float> %res
}
define <4 x float> @test_masked_4xfloat_dup_high_mem_mask4(<4 x float>* %vp, <4 x float> %vec2, <4 x float> %mask) {
; CHECK-LABEL: test_masked_4xfloat_dup_high_mem_mask4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %xmm2, %xmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 {%k1} = mem[1,1,3,3]
; CHECK-NEXT:    retq
  %vec = load <4 x float>, <4 x float>* %vp
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> %vec2
  ret <4 x float> %res
}

define <4 x float> @test_masked_z_4xfloat_dup_high_mem_mask4(<4 x float>* %vp, <4 x float> %mask) {
; CHECK-LABEL: test_masked_z_4xfloat_dup_high_mem_mask4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm1, %xmm1, %xmm1
; CHECK-NEXT:    vcmpeqps %xmm1, %xmm0, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} xmm0 {%k1} {z} = mem[1,1,3,3]
; CHECK-NEXT:    retq
  %vec = load <4 x float>, <4 x float>* %vp
  %shuf = shufflevector <4 x float> %vec, <4 x float> undef, <4 x i32> <i32 1, i32 1, i32 3, i32 3>
  %cmp = fcmp oeq <4 x float> %mask, zeroinitializer
  %res = select <4 x i1> %cmp, <4 x float> %shuf, <4 x float> zeroinitializer
  ret <4 x float> %res
}
define <8 x float> @test_8xfloat_dup_high(<8 x float> %vec) {
; CHECK-LABEL: test_8xfloat_dup_high:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 = ymm0[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %res = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  ret <8 x float> %res
}
define <8 x float> @test_masked_8xfloat_dup_high_mask0(<8 x float> %vec, <8 x float> %vec2, <8 x float> %mask) {
; CHECK-LABEL: test_masked_8xfloat_dup_high_mask0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm3, %xmm3, %xmm3
; CHECK-NEXT:    vcmpeqps %ymm3, %ymm2, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm1 {%k1} = ymm0[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    vmovaps %ymm1, %ymm0
; CHECK-NEXT:    retq
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> %vec2
  ret <8 x float> %res
}

define <8 x float> @test_masked_z_8xfloat_dup_high_mask0(<8 x float> %vec, <8 x float> %mask) {
; CHECK-LABEL: test_masked_z_8xfloat_dup_high_mask0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %ymm2, %ymm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 {%k1} {z} = ymm0[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> zeroinitializer
  ret <8 x float> %res
}
define <8 x float> @test_masked_8xfloat_dup_high_mask1(<8 x float> %vec, <8 x float> %vec2, <8 x float> %mask) {
; CHECK-LABEL: test_masked_8xfloat_dup_high_mask1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm3, %xmm3, %xmm3
; CHECK-NEXT:    vcmpeqps %ymm3, %ymm2, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm1 {%k1} = ymm0[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    vmovaps %ymm1, %ymm0
; CHECK-NEXT:    retq
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> %vec2
  ret <8 x float> %res
}

define <8 x float> @test_masked_z_8xfloat_dup_high_mask1(<8 x float> %vec, <8 x float> %mask) {
; CHECK-LABEL: test_masked_z_8xfloat_dup_high_mask1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %ymm2, %ymm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 {%k1} {z} = ymm0[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> zeroinitializer
  ret <8 x float> %res
}
define <8 x float> @test_masked_8xfloat_dup_high_mask2(<8 x float> %vec, <8 x float> %vec2, <8 x float> %mask) {
; CHECK-LABEL: test_masked_8xfloat_dup_high_mask2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm3, %xmm3, %xmm3
; CHECK-NEXT:    vcmpeqps %ymm3, %ymm2, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm1 {%k1} = ymm0[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    vmovaps %ymm1, %ymm0
; CHECK-NEXT:    retq
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> %vec2
  ret <8 x float> %res
}

define <8 x float> @test_masked_z_8xfloat_dup_high_mask2(<8 x float> %vec, <8 x float> %mask) {
; CHECK-LABEL: test_masked_z_8xfloat_dup_high_mask2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %ymm2, %ymm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 {%k1} {z} = ymm0[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> zeroinitializer
  ret <8 x float> %res
}
define <8 x float> @test_masked_8xfloat_dup_high_mask3(<8 x float> %vec, <8 x float> %vec2, <8 x float> %mask) {
; CHECK-LABEL: test_masked_8xfloat_dup_high_mask3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm3, %xmm3, %xmm3
; CHECK-NEXT:    vcmpeqps %ymm3, %ymm2, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm1 {%k1} = ymm0[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    vmovaps %ymm1, %ymm0
; CHECK-NEXT:    retq
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> %vec2
  ret <8 x float> %res
}

define <8 x float> @test_masked_z_8xfloat_dup_high_mask3(<8 x float> %vec, <8 x float> %mask) {
; CHECK-LABEL: test_masked_z_8xfloat_dup_high_mask3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %ymm2, %ymm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 {%k1} {z} = ymm0[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> zeroinitializer
  ret <8 x float> %res
}
define <8 x float> @test_masked_8xfloat_dup_high_mask4(<8 x float> %vec, <8 x float> %vec2, <8 x float> %mask) {
; CHECK-LABEL: test_masked_8xfloat_dup_high_mask4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm3, %xmm3, %xmm3
; CHECK-NEXT:    vcmpeqps %ymm3, %ymm2, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm1 {%k1} = ymm0[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    vmovaps %ymm1, %ymm0
; CHECK-NEXT:    retq
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> %vec2
  ret <8 x float> %res
}

define <8 x float> @test_masked_z_8xfloat_dup_high_mask4(<8 x float> %vec, <8 x float> %mask) {
; CHECK-LABEL: test_masked_z_8xfloat_dup_high_mask4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %ymm2, %ymm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 {%k1} {z} = ymm0[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> zeroinitializer
  ret <8 x float> %res
}
define <8 x float> @test_8xfloat_dup_high_mem(<8 x float>* %vp) {
; CHECK-LABEL: test_8xfloat_dup_high_mem:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 = mem[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %vec = load <8 x float>, <8 x float>* %vp
  %res = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  ret <8 x float> %res
}
define <8 x float> @test_masked_8xfloat_dup_high_mem_mask0(<8 x float>* %vp, <8 x float> %vec2, <8 x float> %mask) {
; CHECK-LABEL: test_masked_8xfloat_dup_high_mem_mask0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %ymm2, %ymm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 {%k1} = mem[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %vec = load <8 x float>, <8 x float>* %vp
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> %vec2
  ret <8 x float> %res
}

define <8 x float> @test_masked_z_8xfloat_dup_high_mem_mask0(<8 x float>* %vp, <8 x float> %mask) {
; CHECK-LABEL: test_masked_z_8xfloat_dup_high_mem_mask0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm1, %xmm1, %xmm1
; CHECK-NEXT:    vcmpeqps %ymm1, %ymm0, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 {%k1} {z} = mem[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %vec = load <8 x float>, <8 x float>* %vp
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> zeroinitializer
  ret <8 x float> %res
}
define <8 x float> @test_masked_8xfloat_dup_high_mem_mask1(<8 x float>* %vp, <8 x float> %vec2, <8 x float> %mask) {
; CHECK-LABEL: test_masked_8xfloat_dup_high_mem_mask1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %ymm2, %ymm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 {%k1} = mem[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %vec = load <8 x float>, <8 x float>* %vp
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> %vec2
  ret <8 x float> %res
}

define <8 x float> @test_masked_z_8xfloat_dup_high_mem_mask1(<8 x float>* %vp, <8 x float> %mask) {
; CHECK-LABEL: test_masked_z_8xfloat_dup_high_mem_mask1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm1, %xmm1, %xmm1
; CHECK-NEXT:    vcmpeqps %ymm1, %ymm0, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 {%k1} {z} = mem[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %vec = load <8 x float>, <8 x float>* %vp
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> zeroinitializer
  ret <8 x float> %res
}
define <8 x float> @test_masked_8xfloat_dup_high_mem_mask2(<8 x float>* %vp, <8 x float> %vec2, <8 x float> %mask) {
; CHECK-LABEL: test_masked_8xfloat_dup_high_mem_mask2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %ymm2, %ymm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 {%k1} = mem[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %vec = load <8 x float>, <8 x float>* %vp
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> %vec2
  ret <8 x float> %res
}

define <8 x float> @test_masked_z_8xfloat_dup_high_mem_mask2(<8 x float>* %vp, <8 x float> %mask) {
; CHECK-LABEL: test_masked_z_8xfloat_dup_high_mem_mask2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm1, %xmm1, %xmm1
; CHECK-NEXT:    vcmpeqps %ymm1, %ymm0, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 {%k1} {z} = mem[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %vec = load <8 x float>, <8 x float>* %vp
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> zeroinitializer
  ret <8 x float> %res
}
define <8 x float> @test_masked_8xfloat_dup_high_mem_mask3(<8 x float>* %vp, <8 x float> %vec2, <8 x float> %mask) {
; CHECK-LABEL: test_masked_8xfloat_dup_high_mem_mask3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %ymm2, %ymm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 {%k1} = mem[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %vec = load <8 x float>, <8 x float>* %vp
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> %vec2
  ret <8 x float> %res
}

define <8 x float> @test_masked_z_8xfloat_dup_high_mem_mask3(<8 x float>* %vp, <8 x float> %mask) {
; CHECK-LABEL: test_masked_z_8xfloat_dup_high_mem_mask3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm1, %xmm1, %xmm1
; CHECK-NEXT:    vcmpeqps %ymm1, %ymm0, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 {%k1} {z} = mem[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %vec = load <8 x float>, <8 x float>* %vp
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> zeroinitializer
  ret <8 x float> %res
}
define <8 x float> @test_masked_8xfloat_dup_high_mem_mask4(<8 x float>* %vp, <8 x float> %vec2, <8 x float> %mask) {
; CHECK-LABEL: test_masked_8xfloat_dup_high_mem_mask4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %ymm2, %ymm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 {%k1} = mem[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %vec = load <8 x float>, <8 x float>* %vp
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> %vec2
  ret <8 x float> %res
}

define <8 x float> @test_masked_z_8xfloat_dup_high_mem_mask4(<8 x float>* %vp, <8 x float> %mask) {
; CHECK-LABEL: test_masked_z_8xfloat_dup_high_mem_mask4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm1, %xmm1, %xmm1
; CHECK-NEXT:    vcmpeqps %ymm1, %ymm0, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} ymm0 {%k1} {z} = mem[1,1,3,3,5,5,7,7]
; CHECK-NEXT:    retq
  %vec = load <8 x float>, <8 x float>* %vp
  %shuf = shufflevector <8 x float> %vec, <8 x float> undef, <8 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7>
  %cmp = fcmp oeq <8 x float> %mask, zeroinitializer
  %res = select <8 x i1> %cmp, <8 x float> %shuf, <8 x float> zeroinitializer
  ret <8 x float> %res
}
define <16 x float> @test_16xfloat_dup_high(<16 x float> %vec) {
; CHECK-LABEL: test_16xfloat_dup_high:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 = zmm0[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %res = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  ret <16 x float> %res
}
define <16 x float> @test_masked_16xfloat_dup_high_mask0(<16 x float> %vec, <16 x float> %vec2, <16 x float> %mask) {
; CHECK-LABEL: test_masked_16xfloat_dup_high_mask0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm3, %xmm3, %xmm3
; CHECK-NEXT:    vcmpeqps %zmm3, %zmm2, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm1 {%k1} = zmm0[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    vmovaps %zmm1, %zmm0
; CHECK-NEXT:    retq
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> %vec2
  ret <16 x float> %res
}

define <16 x float> @test_masked_z_16xfloat_dup_high_mask0(<16 x float> %vec, <16 x float> %mask) {
; CHECK-LABEL: test_masked_z_16xfloat_dup_high_mask0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %zmm2, %zmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 {%k1} {z} = zmm0[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> zeroinitializer
  ret <16 x float> %res
}
define <16 x float> @test_masked_16xfloat_dup_high_mask1(<16 x float> %vec, <16 x float> %vec2, <16 x float> %mask) {
; CHECK-LABEL: test_masked_16xfloat_dup_high_mask1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm3, %xmm3, %xmm3
; CHECK-NEXT:    vcmpeqps %zmm3, %zmm2, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm1 {%k1} = zmm0[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    vmovaps %zmm1, %zmm0
; CHECK-NEXT:    retq
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> %vec2
  ret <16 x float> %res
}

define <16 x float> @test_masked_z_16xfloat_dup_high_mask1(<16 x float> %vec, <16 x float> %mask) {
; CHECK-LABEL: test_masked_z_16xfloat_dup_high_mask1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %zmm2, %zmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 {%k1} {z} = zmm0[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> zeroinitializer
  ret <16 x float> %res
}
define <16 x float> @test_masked_16xfloat_dup_high_mask2(<16 x float> %vec, <16 x float> %vec2, <16 x float> %mask) {
; CHECK-LABEL: test_masked_16xfloat_dup_high_mask2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm3, %xmm3, %xmm3
; CHECK-NEXT:    vcmpeqps %zmm3, %zmm2, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm1 {%k1} = zmm0[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    vmovaps %zmm1, %zmm0
; CHECK-NEXT:    retq
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> %vec2
  ret <16 x float> %res
}

define <16 x float> @test_masked_z_16xfloat_dup_high_mask2(<16 x float> %vec, <16 x float> %mask) {
; CHECK-LABEL: test_masked_z_16xfloat_dup_high_mask2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %zmm2, %zmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 {%k1} {z} = zmm0[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> zeroinitializer
  ret <16 x float> %res
}
define <16 x float> @test_masked_16xfloat_dup_high_mask3(<16 x float> %vec, <16 x float> %vec2, <16 x float> %mask) {
; CHECK-LABEL: test_masked_16xfloat_dup_high_mask3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm3, %xmm3, %xmm3
; CHECK-NEXT:    vcmpeqps %zmm3, %zmm2, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm1 {%k1} = zmm0[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    vmovaps %zmm1, %zmm0
; CHECK-NEXT:    retq
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> %vec2
  ret <16 x float> %res
}

define <16 x float> @test_masked_z_16xfloat_dup_high_mask3(<16 x float> %vec, <16 x float> %mask) {
; CHECK-LABEL: test_masked_z_16xfloat_dup_high_mask3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %zmm2, %zmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 {%k1} {z} = zmm0[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> zeroinitializer
  ret <16 x float> %res
}
define <16 x float> @test_masked_16xfloat_dup_high_mask4(<16 x float> %vec, <16 x float> %vec2, <16 x float> %mask) {
; CHECK-LABEL: test_masked_16xfloat_dup_high_mask4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm3, %xmm3, %xmm3
; CHECK-NEXT:    vcmpeqps %zmm3, %zmm2, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm1 {%k1} = zmm0[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    vmovaps %zmm1, %zmm0
; CHECK-NEXT:    retq
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> %vec2
  ret <16 x float> %res
}

define <16 x float> @test_masked_z_16xfloat_dup_high_mask4(<16 x float> %vec, <16 x float> %mask) {
; CHECK-LABEL: test_masked_z_16xfloat_dup_high_mask4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %zmm2, %zmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 {%k1} {z} = zmm0[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> zeroinitializer
  ret <16 x float> %res
}
define <16 x float> @test_16xfloat_dup_high_mem(<16 x float>* %vp) {
; CHECK-LABEL: test_16xfloat_dup_high_mem:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 = mem[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %vec = load <16 x float>, <16 x float>* %vp
  %res = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  ret <16 x float> %res
}
define <16 x float> @test_masked_16xfloat_dup_high_mem_mask0(<16 x float>* %vp, <16 x float> %vec2, <16 x float> %mask) {
; CHECK-LABEL: test_masked_16xfloat_dup_high_mem_mask0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %zmm2, %zmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 {%k1} = mem[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %vec = load <16 x float>, <16 x float>* %vp
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> %vec2
  ret <16 x float> %res
}

define <16 x float> @test_masked_z_16xfloat_dup_high_mem_mask0(<16 x float>* %vp, <16 x float> %mask) {
; CHECK-LABEL: test_masked_z_16xfloat_dup_high_mem_mask0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm1, %xmm1, %xmm1
; CHECK-NEXT:    vcmpeqps %zmm1, %zmm0, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 {%k1} {z} = mem[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %vec = load <16 x float>, <16 x float>* %vp
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> zeroinitializer
  ret <16 x float> %res
}
define <16 x float> @test_masked_16xfloat_dup_high_mem_mask1(<16 x float>* %vp, <16 x float> %vec2, <16 x float> %mask) {
; CHECK-LABEL: test_masked_16xfloat_dup_high_mem_mask1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %zmm2, %zmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 {%k1} = mem[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %vec = load <16 x float>, <16 x float>* %vp
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> %vec2
  ret <16 x float> %res
}

define <16 x float> @test_masked_z_16xfloat_dup_high_mem_mask1(<16 x float>* %vp, <16 x float> %mask) {
; CHECK-LABEL: test_masked_z_16xfloat_dup_high_mem_mask1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm1, %xmm1, %xmm1
; CHECK-NEXT:    vcmpeqps %zmm1, %zmm0, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 {%k1} {z} = mem[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %vec = load <16 x float>, <16 x float>* %vp
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> zeroinitializer
  ret <16 x float> %res
}
define <16 x float> @test_masked_16xfloat_dup_high_mem_mask2(<16 x float>* %vp, <16 x float> %vec2, <16 x float> %mask) {
; CHECK-LABEL: test_masked_16xfloat_dup_high_mem_mask2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %zmm2, %zmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 {%k1} = mem[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %vec = load <16 x float>, <16 x float>* %vp
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> %vec2
  ret <16 x float> %res
}

define <16 x float> @test_masked_z_16xfloat_dup_high_mem_mask2(<16 x float>* %vp, <16 x float> %mask) {
; CHECK-LABEL: test_masked_z_16xfloat_dup_high_mem_mask2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm1, %xmm1, %xmm1
; CHECK-NEXT:    vcmpeqps %zmm1, %zmm0, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 {%k1} {z} = mem[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %vec = load <16 x float>, <16 x float>* %vp
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> zeroinitializer
  ret <16 x float> %res
}
define <16 x float> @test_masked_16xfloat_dup_high_mem_mask3(<16 x float>* %vp, <16 x float> %vec2, <16 x float> %mask) {
; CHECK-LABEL: test_masked_16xfloat_dup_high_mem_mask3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %zmm2, %zmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 {%k1} = mem[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %vec = load <16 x float>, <16 x float>* %vp
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> %vec2
  ret <16 x float> %res
}

define <16 x float> @test_masked_z_16xfloat_dup_high_mem_mask3(<16 x float>* %vp, <16 x float> %mask) {
; CHECK-LABEL: test_masked_z_16xfloat_dup_high_mem_mask3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm1, %xmm1, %xmm1
; CHECK-NEXT:    vcmpeqps %zmm1, %zmm0, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 {%k1} {z} = mem[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %vec = load <16 x float>, <16 x float>* %vp
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> zeroinitializer
  ret <16 x float> %res
}
define <16 x float> @test_masked_16xfloat_dup_high_mem_mask4(<16 x float>* %vp, <16 x float> %vec2, <16 x float> %mask) {
; CHECK-LABEL: test_masked_16xfloat_dup_high_mem_mask4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CHECK-NEXT:    vcmpeqps %zmm2, %zmm1, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 {%k1} = mem[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %vec = load <16 x float>, <16 x float>* %vp
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> %vec2
  ret <16 x float> %res
}

define <16 x float> @test_masked_z_16xfloat_dup_high_mem_mask4(<16 x float>* %vp, <16 x float> %mask) {
; CHECK-LABEL: test_masked_z_16xfloat_dup_high_mem_mask4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vpxor %xmm1, %xmm1, %xmm1
; CHECK-NEXT:    vcmpeqps %zmm1, %zmm0, %k1
; CHECK-NEXT:    vmovshdup {{.*#+}} zmm0 {%k1} {z} = mem[1,1,3,3,5,5,7,7,9,9,11,11,13,13,15,15]
; CHECK-NEXT:    retq
  %vec = load <16 x float>, <16 x float>* %vp
  %shuf = shufflevector <16 x float> %vec, <16 x float> undef, <16 x i32> <i32 1, i32 1, i32 3, i32 3, i32 5, i32 5, i32 7, i32 7, i32 9, i32 9, i32 11, i32 11, i32 13, i32 13, i32 15, i32 15>
  %cmp = fcmp oeq <16 x float> %mask, zeroinitializer
  %res = select <16 x i1> %cmp, <16 x float> %shuf, <16 x float> zeroinitializer
  ret <16 x float> %res
}
                                                                                                                                                                                                                                       ˝î:£¿T
J%‚¿Å≈Bâî≠TΩ Õ—cG±ã/+V≠$Œô3G¨P•"ßT*ù-^S4‹=+◊mXÜ€ÕhÙyõ∑oø≤sœn√Îh øVÅø„hú·câD‚!Q w˝[ˆqÏÿ±‚øÂ º©¿Ü$!≈ˇ[á^ÎZÙ¡Í‚ ÆHÓÁwÔ94\„XŸ"G…)))´H*=U™PËJd≤Àﬁ p  ﬂdÓÖ∆$¸çB”23´º	ÓàDÄ ﬁÎÊ±MÂˇ÷8H    IENDÆB`Ç                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ⁄'      ResB               $0 	           $0·   91ci  { 0 } r   s a n Ó   { 0 } h f   { 0 } s l   { 0 } / r   { 0 } B k   { 0 } B _  { 0 } R a   { 0 } R h   { 0 }   h f   { 0 } / s t   { 0 }   B k   { 0 }   B _  { 0 }   R a   { 0 }   R h   { 0 } / h f   { 0 }   r o j   { 0 }   s a l   { 0 } / m e h   { 0 } / r o j   { 0 }   m e h   { 0 } / s a l   { 0 }   s a e t   { 0 }   h e f t e   { 0 } / h e f t e   { 0 }   b a k u r   { 0 }   b a _˚ r   { 0 }   d e q Ó q e   { 0 }   r o j a v a   { 0 }   r o j h i l a t    ﬂ‰Í1◊0·0ˆ0 5 ß: ∏ ¶0ä0ä0¢0 5 ß: ∏ æ0∫0∫0`0 5 ß: ∏ Ô0Î0Î0⁄ 5 ß: ∏ û0™0™0ö0 5 ß: ∏ *0#0#0µ 5 ß: ∏ —0√0√0Õ0 5 ß: ∂0í0í0 ﬂ‰ÍS0A0G0M0 5 ß: ¶0%0%0 5 ß: æ0:: 5 ß: e b b  5 ß: û0: :  5 ß: DN N  ß: /0/0 5 ß: 805050 ﬂ‰Í|0g0n0u0 5 ß: ∏ ¶0ä0ä0;0 5 ß: ∏ æ0`0 5 ß: ∏ e »»⁄ 5 ß: ∏ û0hhn 5 ß: ∏ DÄÄµ 5 ß: ∏ 20Y0Y0É0 5 ß: ∏ ∂0í0í0≤0 [˙c wdàcÛ  P¸  P P P P  P) P ‘J™™Í  P·    [˙c wdàc9 P@ PG PN PU P\ Pa P ‘J™™0 P    [˙c wdàcq Pz PÉ På Pï Pû Pß P ‘J™™h Pˇ       am™™— `Ï   ˚   
                                                                                                                                                                                                                                                                                                                                                                                                              nÿA‰YiBÒ√øÕ¯¶;Ä÷Jæ¿|˚⁄P`hIA&ä`æ.lûh±pa‘‡Ç“é†!€≠csﬁ&ÚÜrÜ)eÛ≈´L3âA #AGÑpí=çiÄyã∆g1CƒDÃFÄÿòí  tÊƒH¡ÉYàr¬€)¿Gvp(äZà'êaÇÏkñî hAÔç¯û—xŸRÖﬁfE‰iÅòK0§ÄD<,*zòeúpYñKÄ„( {;^ç|Q†N6≈Ä ûÊ¿ªµ—ö∞4OÉÇàKˇhíI%ŒÑ´€ËGƒH8OR@·∏»caƒ ÿqúÚ@e(X•sœ≥†™ˇ˙8Çq“Å„€[è±?hö 5”Ê∞\i‹Huè°ùX…«Äv"&ú˚UÇ ?å®T&Hx-`’ˇm≥7é6L¥éÏ"√˛j¥G≥∫˛òÁ9¬é¢ Ñ†’ãﬂˇ$9í9à“DèC∏Èœ$Äàâ:{„‹S@i$ÛHßMà#È«~¿B,Nh€µ|w8Á Ÿ√è:e‡8∂‰ÎiåN‚£ÉÏKUû4!é∂yäl$Å•Û'Z\ÕŒ«a1†tZí®¸Ÿ&9;cÖZív4 a˝kî(-VÙóZóè à\ñG5DÚ}´ÂÄ–EÑ;68ã	 ÔF†/g©_<%kÎ Êÿ{ÊÍ"≈n•-g…<…ùÇ∑ÉñaM@Yn£Ã3¨<<»øüáÃíÍ5ÇÈÉ≠ÌRMn$““88\XÅ√§ÖÔ9‰ÌÎVQ$Pì§†ÇÈ,Íè‚Œ ⁄uì0óÛ|Î] ë∆0<ˇ§%nÏ®gd
ç"¡¿ŒgÃ[7Y‰ÒÚPzƒ
ÚBT`ÄC Ó {sπ§k≥1ÊêHñF8àu˜°ƒXû‡∑ûÉ÷&⁄”1õô€,|ó‚{h9n<~Tê!aaŒ|*∆8ƒ∫∆÷{‰®ë‡ﬁ
Ñﬂ;
Eø%@ãz⁄ñNê-õ≥W	v8*Å£˛Õ¯Y∂¶ò«≥x∞iä$*Fqá˜Nã~Å¯:Ä;•ÿî®qÿP∑ñ›Ã◊É§Ä´f<,X„áÁ˝-»1;Ñ#„ª¨ù$¡Á∫ÁƒrHÒE6¿|®øÏ‘‚ü,QÇÔ¨‡5Ø9ä`9%8qªãÒ«—¬"9:ÿ”6cfrı¡úA—c∂”+	¨ªyõàSÖX‹±k∂e≥ÆwÌŒPr£ÄÿÔ/ƒŸâ0jXqÎÍÊòπñØâ˚†yÏ˘kA ˚3Nˆ1™;ì∆R˜Ã%`jü9/∑[®Ÿè∞lJÉFc~8)àÒ`{ú)`>£ÄªÀ√«û:
∂‘ˇ∑ŸœQ–0·ß,a[yÿ– ~,B†Á5Ï“—Û9Ωªbßc«:¡À#7œÑ≠VÎI¶êH“OÊã“∞L^‡jﬂÅÕÁPPµµÂÛ÷pY«[(‡£,⁄∫…„¸‚ú¡√É®E⁄dΩèZ˜s’h˘Öê!ƒi y\ {iIÜªEÉs¿/µu(KkZ4≥‰[<‘lÉôœ9N®OS¯^<O{gc¿‚V`?kífŒzﬁF≠¿Á‹¯#∂Q‡RçÙsm•®’eNò2@~A°Íx¯ŒFp5†oˇ¢+át∞© £˝ ‘O≤‡?@±@Ë5k˛¢ t”Ñâ$éÏO3™èÊé◊è9gOnEzÖôÔ`%⁄~kå8í‰wò◊Sı æPÑÎ¨ƒ)‹Ó‹è$≈u2ù∏XE(rÕiDÉ¯w œ°‹˚jT≠ùèó…Ê,è}Ò¡LGñÅ„÷@i≈`,‘©Díw$´ôKc≈ò*ad„I‘Ê¨ûÂäµ∑ö<BÄÑÁ ¯Uú(y∂°@.¥•SN¬ﬁ˛Ã°„Ïy9»‚ßÌùJÒñˆ®éa“wﬂw∑ñã¸¡Í·m`4ºœÖv=ûfŒ%ƒùC‹ˆØ√¬ü<Yf†n†≤2Â±¨¯Ê=îq¿ «‚H∏èc“`Rò%„Cïò {-dÒ6ÿ·√‰ƒCÌ5g9<}ò†fˇÉ…«|?⁄SFíÀÃQ¬DEä4û$hC4„I«ã
:]âIâS$ﬂ≈/„ŒsÂ8S!bú”œ≥‘*Mﬁa|ΩÕO{≈áãl@ïˇ[ ‡SZ0	60Ó`8ÈFöª§ƒÓ~|Î9LOíÖÛ»3ú)CÏBâÃ–‡±‰ÚsX‰òñÃÆ{ã]â_
a>1é2@ÒÇÊõÛ©fÛÌ<#èÈ6x[c«¡Ï‚N@]≠L≤ >Ÿ¿‹<<.‘qöX≈ˆpC π <ÿw=x,>%K1T±bB8@qµˆWŒŸx@‡≠çR»„@Û$q¡Ù‰Ï:–!	9bôô≈À/∫òt36ˇ}Ô‘Pö«©DÎjå0sªuêgdc1sÒÎ¬GG/	Î"À0›laöå/ûG≥~K∫ÿıR37?ÃDøõÓµâ?Gœ–∞q∫LK∞Êc@€áƒ¸{ =j*<◊
TaæÿAü'é|·¨F¸˝áπ√€¥88´ ;i%é$rgW¡„Ö5ôólƒ„Õc⁄G∑∆{+ÄA
ﬂõòt≤5k√«YÄOà 4]µ&	kw‹¿Ilp~3≈á|<X• 
 ˛<Uû,Ã?‰·"* >ìæ ç§Ï±/ ˆ«Ã⁄"§˛'…A:8	 ˙+$‘`x≤aÉÃ  ∫	∑ì“R2‚√¿ÌÅ«∂µêm+vNr4‡ò	  àãbsì’›L¬»ÚrFg^Uäúv$û`‡LF¨hÍ"µø … l iOƒˆô« ˛ÈA‚É£Dƒ`©Äh©Ëàhì"v<DüÄâè‰ÂØüû¨p≥E”® y<âlj5öÁâTYé•q‡4áÊ≥K2√≠SnQÍ#ú®i<ß*Ÿ‹ú<€Qô˚Ûùk£å Ùt`6◊ôÊP£Öd„ˇ¡C‘:«	Pà_`´x:ﬁ1J|ﬂ0u√Ö¥ìê¿tàtv?Ã,sƒb,G}µ- 9¸ kb±'	îq∆´x{e[Pa<ı©q=yXã_ãp®,ì¿¬ÆòÈƒ	Ùi.lÆ,H˙pVKLÛØûÃ( i2ˇ`dùÄJ˚Ä…◊ÍAﬂØyÒv   ,#Så	˝‘w˝:ò‚O R‰≠éQÆxù°nÿYÀJíû¯„≥âıí∂œ’â”¨,≈á¿M¯ü«¡Nc“`ßÓ=X)wÄ ÿ{<k-áªÖ
ã$s„0}˝; Test that vector compare / select combinations do not produce any
; unnecessary pack /unpack / shift instructions.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z13 | FileCheck %s
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z14 | FileCheck %s -check-prefix=CHECK-Z14

define <2 x i8> @fun0(<2 x i8> %val1, <2 x i8> %val2, <2 x i8> %val3, <2 x i8> %val4) {
; CHECK-LABEL: fun0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqb %v0, %v24, %v26
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <2 x i8> %val1, %val2
  %sel = select <2 x i1> %cmp, <2 x i8> %val3, <2 x i8> %val4
  ret <2 x i8> %sel
}

define <2 x i16> @fun1(<2 x i8> %val1, <2 x i8> %val2, <2 x i16> %val3, <2 x i16> %val4) {
; CHECK-LABEL: fun1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqb %v0, %v24, %v26
; CHECK-NEXT:    vuphb %v0, %v0
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <2 x i8> %val1, %val2
  %sel = select <2 x i1> %cmp, <2 x i16> %val3, <2 x i16> %val4
  ret <2 x i16> %sel
}

define <16 x i8> @fun2(<16 x i8> %val1, <16 x i8> %val2, <16 x i8> %val3, <16 x i8> %val4) {
; CHECK-LABEL: fun2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqb %v0, %v24, %v26
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <16 x i8> %val1, %val2
  %sel = select <16 x i1> %cmp, <16 x i8> %val3, <16 x i8> %val4
  ret <16 x i8> %sel
}

define <16 x i16> @fun3(<16 x i8> %val1, <16 x i8> %val2, <16 x i16> %val3, <16 x i16> %val4) {
; CHECK-LABEL: fun3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqb %v0, %v24, %v26
; CHECK-DAG:     vuphb [[REG0:%v[0-9]+]], %v0
; CHECK-DAG:     vmrlg [[REG1:%v[0-9]+]], %v0, %v0
; CHECK-DAG:     vuphb [[REG1]], [[REG1]]
; CHECK-NEXT:    vsel %v24, %v28, %v25, [[REG0]]
; CHECK-NEXT:    vsel %v26, %v30, %v27, [[REG1]]
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <16 x i8> %val1, %val2
  %sel = select <16 x i1> %cmp, <16 x i16> %val3, <16 x i16> %val4
  ret <16 x i16> %sel
}

define <32 x i8> @fun4(<32 x i8> %val1, <32 x i8> %val2, <32 x i8> %val3, <32 x i8> %val4) {
; CHECK-LABEL: fun4:
; CHECK:       # %bb.0:
; CHECK-DAG:     vceqb [[REG0:%v[0-9]+]], %v26, %v30
; CHECK-DAG:     vceqb [[REG1:%v[0-9]+]], %v24, %v28
; CHECK-DAG:     vsel %v24, %v25, %v29, [[REG1]]
; CHECK-DAG:     vsel %v26, %v27, %v31, [[REG0]]
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <32 x i8> %val1, %val2
  %sel = select <32 x i1> %cmp, <32 x i8> %val3, <32 x i8> %val4
  ret <32 x i8> %sel
}

define <2 x i8> @fun5(<2 x i16> %val1, <2 x i16> %val2, <2 x i8> %val3, <2 x i8> %val4) {
; CHECK-LABEL: fun5:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqh %v0, %v24, %v26
; CHECK-NEXT:    vpkh %v0, %v0, %v0
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <2 x i16> %val1, %val2
  %sel = select <2 x i1> %cmp, <2 x i8> %val3, <2 x i8> %val4
  ret <2 x i8> %sel
}

define <2 x i16> @fun6(<2 x i16> %val1, <2 x i16> %val2, <2 x i16> %val3, <2 x i16> %val4) {
; CHECK-LABEL: fun6:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqh %v0, %v24, %v26
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <2 x i16> %val1, %val2
  %sel = select <2 x i1> %cmp, <2 x i16> %val3, <2 x i16> %val4
  ret <2 x i16> %sel
}

define <2 x i32> @fun7(<2 x i16> %val1, <2 x i16> %val2, <2 x i32> %val3, <2 x i32> %val4) {
; CHECK-LABEL: fun7:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqh %v0, %v24, %v26
; CHECK-NEXT:    vuphh %v0, %v0
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <2 x i16> %val1, %val2
  %sel = select <2 x i1> %cmp, <2 x i32> %val3, <2 x i32> %val4
  ret <2 x i32> %sel
}

define <8 x i8> @fun8(<8 x i16> %val1, <8 x i16> %val2, <8 x i8> %val3, <8 x i8> %val4) {
; CHECK-LABEL: fun8:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqh %v0, %v24, %v26
; CHECK-NEXT:    vpkh %v0, %v0, %v0
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <8 x i16> %val1, %val2
  %sel = select <8 x i1> %cmp, <8 x i8> %val3, <8 x i8> %val4
  ret <8 x i8> %sel
}

define <8 x i16> @fun9(<8 x i16> %val1, <8 x i16> %val2, <8 x i16> %val3, <8 x i16> %val4) {
; CHECK-LABEL: fun9:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqh %v0, %v24, %v26
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <8 x i16> %val1, %val2
  %sel = select <8 x i1> %cmp, <8 x i16> %val3, <8 x i16> %val4
  ret <8 x i16> %sel
}

define <8 x i32> @fun10(<8 x i16> %val1, <8 x i16> %val2, <8 x i32> %val3, <8 x i32> %val4) {
; CHECK-LABEL: fun10:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqh %v0, %v24, %v26
; CHECK-DAG:     vuphh [[REG0:%v[0-9]+]], %v0
; CHECK-DAG:     vmrlg [[REG1:%v[0-9]+]], %v0, %v0
; CHECK-DAG:     vuphh [[REG1]], [[REG1]]
; CHECK-NEXT:    vsel %v24, %v28, %v25, [[REG0]]
; CHECK-NEXT:    vsel %v26, %v30, %v27, [[REG1]]
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <8 x i16> %val1, %val2
  %sel = select <8 x i1> %cmp, <8 x i32> %val3, <8 x i32> %val4
  ret <8 x i32> %sel
}

define <16 x i8> @fun11(<16 x i16> %val1, <16 x i16> %val2, <16 x i8> %val3, <16 x i8> %val4) {
; CHECK-LABEL: fun11:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqh %v0, %v26, %v30
; CHECK-NEXT:    vceqh %v1, %v24, %v28
; CHECK-NEXT:    vpkh %v0, %v1, %v0
; CHECK-NEXT:    vsel %v24, %v25, %v27, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <16 x i16> %val1, %val2
  %sel = select <16 x i1> %cmp, <16 x i8> %val3, <16 x i8> %val4
  ret <16 x i8> %sel
}

define <16 x i16> @fun12(<16 x i16> %val1, <16 x i16> %val2, <16 x i16> %val3, <16 x i16> %val4) {
; CHECK-LABEL: fun12:
; CHECK:       # %bb.0:
; CHECK-DAG:     vceqh [[REG0:%v[0-9]+]], %v26, %v30
; CHECK-DAG:     vceqh [[REG1:%v[0-9]+]], %v24, %v28
; CHECK-DAG:     vsel %v24, %v25, %v29, [[REG1]]
; CHECK-DAG:     vsel %v26, %v27, %v31, [[REG0]]
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <16 x i16> %val1, %val2
  %sel = select <16 x i1> %cmp, <16 x i16> %val3, <16 x i16> %val4
  ret <16 x i16> %sel
}

define <2 x i16> @fun13(<2 x i32> %val1, <2 x i32> %val2, <2 x i16> %val3, <2 x i16> %val4) {
; CHECK-LABEL: fun13:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqf %v0, %v24, %v26
; CHECK-NEXT:    vpkf %v0, %v0, %v0
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <2 x i32> %val1, %val2
  %sel = select <2 x i1> %cmp, <2 x i16> %val3, <2 x i16> %val4
  ret <2 x i16> %sel
}

define <2 x i32> @fun14(<2 x i32> %val1, <2 x i32> %val2, <2 x i32> %val3, <2 x i32> %val4) {
; CHECK-LABEL: fun14:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqf %v0, %v24, %v26
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <2 x i32> %val1, %val2
  %sel = select <2 x i1> %cmp, <2 x i32> %val3, <2 x i32> %val4
  ret <2 x i32> %sel
}

define <2 x i64> @fun15(<2 x i32> %val1, <2 x i32> %val2, <2 x i64> %val3, <2 x i64> %val4) {
; CHECK-LABEL: fun15:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqf %v0, %v24, %v26
; CHECK-NEXT:    vuphf %v0, %v0
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <2 x i32> %val1, %val2
  %sel = select <2 x i1> %cmp, <2 x i64> %val3, <2 x i64> %val4
  ret <2 x i64> %sel
}

define <4 x i16> @fun16(<4 x i32> %val1, <4 x i32> %val2, <4 x i16> %val3, <4 x i16> %val4) {
; CHECK-LABEL: fun16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqf %v0, %v24, %v26
; CHECK-NEXT:    vpkf %v0, %v0, %v0
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <4 x i32> %val1, %val2
  %sel = select <4 x i1> %cmp, <4 x i16> %val3, <4 x i16> %val4
  ret <4 x i16> %sel
}

define <4 x i32> @fun17(<4 x i32> %val1, <4 x i32> %val2, <4 x i32> %val3, <4 x i32> %val4) {
; CHECK-LABEL: fun17:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqf %v0, %v24, %v26
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <4 x i32> %val1, %val2
  %sel = select <4 x i1> %cmp, <4 x i32> %val3, <4 x i32> %val4
  ret <4 x i32> %sel
}

define <4 x i64> @fun18(<4 x i32> %val1, <4 x i32> %val2, <4 x i64> %val3, <4 x i64> %val4) {
; CHECK-LABEL: fun18:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqf %v0, %v24, %v26
; CHECK-DAG:     vuphf [[REG0:%v[0-9]+]], %v0
; CHECK-DAG:     vmrlg [[REG1:%v[0-9]+]], %v0, %v0
; CHECK-DAG:     vuphf [[REG1]], [[REG1]]
; CHECK-NEXT:    vsel %v24, %v28, %v25, [[REG0]]
; CHECK-NEXT:    vsel %v26, %v30, %v27, [[REG1]]
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <4 x i32> %val1, %val2
  %sel = select <4 x i1> %cmp, <4 x i64> %val3, <4 x i64> %val4
  ret <4 x i64> %sel
}

define <8 x i16> @fun19(<8 x i32> %val1, <8 x i32> %val2, <8 x i16> %val3, <8 x i16> %val4) {
; CHECK-LABEL: fun19:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqf %v0, %v26, %v30
; CHECK-NEXT:    vceqf %v1, %v24, %v28
; CHECK-NEXT:    vpkf %v0, %v1, %v0
; CHECK-NEXT:    vsel %v24, %v25, %v27, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <8 x i32> %val1, %val2
  %sel = select <8 x i1> %cmp, <8 x i16> %val3, <8 x i16> %val4
  ret <8 x i16> %sel
}

define <8 x i32> @fun20(<8 x i32> %val1, <8 x i32> %val2, <8 x i32> %val3, <8 x i32> %val4) {
; CHECK-LABEL: fun20:
; CHECK:       # %bb.0:
; CHECK-DAG:     vceqf [[REG0:%v[0-9]+]], %v26, %v30
; CHECK-DAG:     vceqf [[REG1:%v[0-9]+]], %v24, %v28
; CHECK-DAG:     vsel %v24, %v25, %v29, [[REG1]]
; CHECK-DAG:     vsel %v26, %v27, %v31, [[REG0]]
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <8 x i32> %val1, %val2
  %sel = select <8 x i1> %cmp, <8 x i32> %val3, <8 x i32> %val4
  ret <8 x i32> %sel
}

define <2 x i32> @fun21(<2 x i64> %val1, <2 x i64> %val2, <2 x i32> %val3, <2 x i32> %val4) {
; CHECK-LABEL: fun21:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqg %v0, %v24, %v26
; CHECK-NEXT:    vpkg %v0, %v0, %v0
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <2 x i64> %val1, %val2
  %sel = select <2 x i1> %cmp, <2 x i32> %val3, <2 x i32> %val4
  ret <2 x i32> %sel
}

define <2 x i64> @fun22(<2 x i64> %val1, <2 x i64> %val2, <2 x i64> %val3, <2 x i64> %val4) {
; CHECK-LABEL: fun22:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqg %v0, %v24, %v26
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <2 x i64> %val1, %val2
  %sel = select <2 x i1> %cmp, <2 x i64> %val3, <2 x i64> %val4
  ret <2 x i64> %sel
}

define <4 x i32> @fun23(<4 x i64> %val1, <4 x i64> %val2, <4 x i32> %val3, <4 x i32> %val4) {
; CHECK-LABEL: fun23:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqg %v0, %v26, %v30
; CHECK-NEXT:    vceqg %v1, %v24, %v28
; CHECK-NEXT:    vpkg %v0, %v1, %v0
; CHECK-NEXT:    vsel %v24, %v25, %v27, %v0
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <4 x i64> %val1, %val2
  %sel = select <4 x i1> %cmp, <4 x i32> %val3, <4 x i32> %val4
  ret <4 x i32> %sel
}

define <4 x i64> @fun24(<4 x i64> %val1, <4 x i64> %val2, <4 x i64> %val3, <4 x i64> %val4) {
; CHECK-LABEL: fun24:
; CHECK:       # %bb.0:
; CHECK-DAG:     vceqg [[REG0:%v[0-9]+]], %v26, %v30
; CHECK-DAG:     vceqg [[REG1:%v[0-9]+]], %v24, %v28
; CHECK-DAG:     vsel %v24, %v25, %v29, [[REG1]]
; CHECK-DAG:     vsel %v26, %v27, %v31, [[REG0]]
; CHECK-NEXT:    br %r14
  %cmp = icmp eq <4 x i64> %val1, %val2
  %sel = select <4 x i1> %cmp, <4 x i64> %val3, <4 x i64> %val4
  ret <4 x i64> %sel
}

define <2 x float> @fun25(<2 x float> %val1, <2 x float> %val2, <2 x float> %val3, <2 x float> %val4) {
; CHECK-LABEL: fun25:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vmrlf %v0, %v26, %v26
; CHECK-NEXT:    vmrlf %v1, %v24, %v24
; CHECK-NEXT:    vldeb %v0, %v0
; CHECK-NEXT:    vldeb %v1, %v1
; CHECK-NEXT:    vfchdb %v0, %v1, %v0
; CHECK-NEXT:    vmrhf %v1, %v26, %v26
; CHECK-NEXT:    vmrhf %v2, %v24, %v24
; CHECK-NEXT:    vldeb %v1, %v1
; CHECK-NEXT:    vldeb %v2, %v2
; CHECK-NEXT:    vfchdb %v1, %v2, %v1
; CHECK-NEXT:    vpkg %v0, %v1, %v0
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14

; CHECK-Z14-LABEL: fun25:
; CHECK-Z14:       # %bb.0:
; CHECK-Z14-NEXT:    vfchsb  %v0, %v24, %v26
; CHECK-Z14-NEXT:    vsel    %v24, %v28, %v30, %v0
; CHECK-Z14-NEXT:    br %r14

  %cmp = fcmp ogt <2 x float> %val1, %val2
  %sel = select <2 x i1> %cmp, <2 x float> %val3, <2 x float> %val4
  ret <2 x float> %sel
}

define <2 x double> @fun26(<2 x float> %val1, <2 x float> %val2, <2 x double> %val3, <2 x double> %val4) {
; CHECK-LABEL: fun26:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vmrlf %v0, %v26, %v26
; CHECK-NEXT:    vmrlf %v1, %v24, %v24
; CHECK-NEXT:    vldeb %v0, %v0
; CHECK-NEXT:    vldeb %v1, %v1
; CHECK-NEXT:    vfchdb %v0, %v1, %v0
; CHECK-NEXT:    vmrhf %v1, %v26, %v26
; CHECK-NEXT:    vmrhf %v2, %v24, %v24
; CHECK-NEXT:    vldeb %v1, %v1
; CHECK-NEXT:    vldeb %v2, %v2
; CHECK-NEXT:    vfchdb %v1, %v2, %v1
; CHECK-NEXT:    vpkg %v0, %v1, %v0
; CHECK-NEXT:    vuphf %v0, %v0
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14

; CHECK-Z14-LABEL: fun26:
; CHECK-Z14:       # %bb.0:
; CHECK-Z14-NEXT:    vfchsb  %v0, %v24, %v26
; CHECK-Z14-NEXT:    vuphf   %v0, %v0
; CHECK-Z14-NEXT:    vsel    %v24, %v28, %v30, %v0
; CHECK-Z14-NEXT:    br %r14

  %cmp = fcmp ogt <2 x float> %val1, %val2
  %sel = select <2 x i1> %cmp, <2 x double> %val3, <2 x double> %val4
  ret <2 x double> %sel
}

; Test a widening select of floats.
define <2 x float> @fun27(<2 x i8> %val1, <2 x i8> %val2, <2 x float> %val3, <2 x float> %val4) {
; CHECK-LABEL: fun27:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vceqb %v0, %v24, %v26
; CHECK-NEXT:    vuphb %v0, %v0
; CHECK-NEXT:    vuphh %v0, %v0
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14

  %cmp = icmp eq <2 x i8> %val1, %val2
  %sel = select <2 x i1> %cmp, <2 x float> %val3, <2 x float> %val4
  ret <2 x float> %sel
}

define <4 x float> @fun28(<4 x float> %val1, <4 x float> %val2, <4 x float> %val3, <4 x float> %val4) {
; CHECK-LABEL: fun28:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vmrlf %v0, %v26, %v26
; CHECK-NEXT:    vmrlf %v1, %v24, %v24
; CHECK-NEXT:    vldeb %v0, %v0
; CHECK-NEXT:    vldeb %v1, %v1
; CHECK-NEXT:    vfchdb %v0, %v1, %v0
; CHECK-NEXT:    vmrhf %v1, %v26, %v26
; CHECK-NEXT:    vmrhf %v2, %v24, %v24
; CHECK-NEXT:    vldeb %v1, %v1
; CHECK-NEXT:    vldeb %v2, %v2
; CHECK-NEXT:    vfchdb %v1, %v2, %v1
; CHECK-NEXT:    vpkg %v0, %v1, %v0
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14

; CHECK-Z14-LABEL: fun28:
; CHECK-Z14:       # %bb.0:
; CHECK-Z14-NEXT:    vfchsb  %v0, %v24, %v26
; CHECK-Z14-NEXT:    vsel    %v24, %v28, %v30, %v0
; CHECK-Z14-NEXT:    br %r14

  %cmp = fcmp ogt <4 x float> %val1, %val2
  %sel = select <4 x i1> %cmp, <4 x float> %val3, <4 x float> %val4
  ret <4 x float> %sel
}

define <4 x double> @fun29(<4 x float> %val1, <4 x float> %val2, <4 x double> %val3, <4 x double> %val4) {
; CHECK-LABEL: fun29:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vmrlf %v0, %v26, %v26
; CHECK-NEXT:    vmrlf %v1, %v24, %v24
; CHECK-NEXT:    vldeb %v0, %v0
; CHECK-NEXT:    vldeb %v1, %v1
; CHECK-NEXT:    vfchdb %v0, %v1, %v0
; CHECK-NEXT:    vmrhf %v1, %v26, %v26
; CHECK-NEXT:    vmrhf %v2, %v24, %v24
; CHECK-NEXT:    vldeb %v1, %v1
; CHECK-NEXT:    vldeb %v2, %v2
; CHECK-NEXT:    vfchdb %v1, %v2, %v1
; CHECK-NEXT:    vpkg [[REG0:%v[0-9]+]], %v1, %v0
; CHECK-DAG:     vmrlg [[REG1:%v[0-9]+]], [[REG0]], [[REG0]]
; CHECK-DAG:     vuphf [[REG1]], [[REG1]]
; CHECK-DAG:     vuphf [[REG2:%v[0-9]+]], [[REG0]]
; CHECK-NEXT:    vsel %v24, %v28, %v25, [[REG2]]
; CHECK-NEXT:    vsel %v26, %v30, %v27, [[REG1]]
; CHECK-NEXT:    br %r14

; CHECK-Z14-LABEL: fun29:
; CHECK-Z14:       # %bb.0:
; CHECK-Z14-NEXT:    vfchsb  %v0, %v24, %v26
; CHECK-Z14-DAG:     vuphf   [[REG0:%v[0-9]+]], %v0
; CHECK-Z14-DAG:     vmrlg   [[REG1:%v[0-9]+]], %v0, %v0
; CHECK-Z14-DAG:     vuphf   [[REG1]], [[REG1]]
; CHECK-Z14-NEXT:    vsel    %v24, %v28, %v25, [[REG0]]
; CHECK-Z14-NEXT:    vsel    %v26, %v30, %v27, [[REG1]]
; CHECK-Z14-NEXT:    br %r14

  %cmp = fcmp ogt <4 x float> %val1, %val2
  %sel = select <4 x i1> %cmp, <4 x double> %val3, <4 x double> %val4
  ret <4 x double> %sel
}

define <8 x float> @fun30(<8 x float> %val1, <8 x float> %val2, <8 x float> %val3, <8 x float> %val4) {
; CHECK-Z14-LABEL: fun30:
; CHECK-Z14:       # %bb.0:
; CHECK-Z14-DAG:     vfchsb  [[REG0:%v[0-9]+]], %v26, %v30
; CHECK-Z14-DAG:     vfchsb  [[REG1:%v[0-9]+]], %v24, %v28
; CHECK-Z14-DAG:     vsel    %v24, %v25, %v29, [[REG1]]
; CHECK-Z14-DAG:     vsel    %v26, %v27, %v31, [[REG0]]
; CHECK-Z14-NEXT:    br %r14
  %cmp = fcmp ogt <8 x float> %val1, %val2
  %sel = select <8 x i1> %cmp, <8 x float> %val3, <8 x float> %val4
  ret <8 x float> %sel
}

define <2 x float> @fun31(<2 x double> %val1, <2 x double> %val2, <2 x float> %val3, <2 x float> %val4) {
; CHECK-LABEL: fun31:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vfchdb %v0, %v24, %v26
; CHECK-NEXT:    vpkg %v0, %v0, %v0
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14

  %cmp = fcmp ogt <2 x double> %val1, %val2
  %sel = select <2 x i1> %cmp, <2 x float> %val3, <2 x float> %val4
  ret <2 x float> %sel
}

define <2 x double> @fun32(<2 x double> %val1, <2 x double> %val2, <2 x double> %val3, <2 x double> %val4) {
; CHECK-LABEL: fun32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vfchdb %v0, %v24, %v26
; CHECK-NEXT:    vsel %v24, %v28, %v30, %v0
; CHECK-NEXT:    br %r14
  %cmp = fcmp ogt <2 x double> %val1, %val2
  %sel = select <2 x i1> %cmp, <2 x double> %val3, <2 x double> %val4
  ret <2 x double> %sel
}

define <4 x float> @fun33(<4 x double> %val1, <4 x double> %val2, <4 x float> %val3, <4 x float> %val4) {
; CHECK-LABEL: fun33:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vfchdb %v0, %v26, %v30
; CHECK-NEXT:    vfchdb %v1, %v24, %v28
; CHECK-NEXT:    vpkg %v0, %v1, %v0
; CHECK-NEXT:    vsel %v24, %v25, %v27, %v0
; CHECK-NEXT:    br %r14
  %cmp = fcmp ogt <4 x double> %val1, %val2
  %sel = select <4 x i1> %cmp, <4 x float> %val3, <4 x float> %val4
  ret <4 x float> %sel
}

define <4 x double> @fun34(<4 x double> %val1, <4 x double> %val2, <4 x double> %val3, <4 x double> %val4) {
; CHECK-LABEL: fun34:
; CHECK:       # %bb.0:
; CHECK-DAG:     vfchdb [[REG0:%v[0-9]+]], %v26, %v30
; CHECK-DAG:     vfchdb [[REG1:%v[0-9]+]], %v24, %v28
; CHECK-DAG:     vsel %v24, %v25, %v29, [[REG1]]
; CHECK-DAG:     vsel %v26, %v27, %v31, [[REG0]]
; CHECK-NEXT:    br %r14
  %cmp = fcmp ogt <4 x double> %val1, %val2
  %sel = select <4 x i1> %cmp, <4 x double> %val3, <4 x double> %val4
  ret <4 x double> %sel
}
                                                                           S102AA>;<BASE>;<MIN>;<U000102AA> % CARIAN LETTER M
<U000102AB> <S102AB>;<BASE>;<MIN>;<U000102AB> % CARIAN LETTER O
<U000102AC> <S102AC>;<BASE>;<MIN>;<U000102AC> % CARIAN LETTER D2
<U000102AD> <S102AD>;<BASE>;<MIN>;<U000102AD> % CARIAN LETTER T
<U000102AE> <S102AE>;<BASE>;<MIN>;<U000102AE> % CARIAN LETTER SH
<U000102AF> <S102AF>;<BASE>;<MIN>;<U000102AF> % CARIAN LETTER SH2
<U000102B0> <S102B0>;<BASE>;<MIN>;<U000102B0> % CARIAN LETTER S
<U000102B1> <S102B1>;<BASE>;<MIN>;<U000102B1> % CARIAN LETTER C-18
<U000102B2> <S102B2>;<BASE>;<MIN>;<U000102B2> % CARIAN LETTER U
<U000102B3> <S102B3>;<BASE>;<MIN>;<U000102B3> % CARIAN LETTER NN
<U000102B4> <S102B4>;<BASE>;<MIN>;<U000102B4> % CARIAN LETTER X
<U000102B5> <S102B5>;<BASE>;<MIN>;<U000102B5> % CARIAN LETTER N
<U000102B6> <S102B6>;<BASE>;<MIN>;<U000102B6> % CARIAN LETTER TT2
<U000102B7> <S102B7>;<BASE>;<MIN>;<U000102B7> % CARIAN LETTER P
<U000102B8> <S102B8>;<BASE>;<MIN>;<U000102B8> % CARIAN LETTER SS
<U000102B9> <S102B9>;<BASE>;<MIN>;<U000102B9> % CARIAN LETTER I
<U000102BA> <S102BA>;<BASE>;<MIN>;<U000102BA> % CARIAN LETTER E
<U000102BB> <S102BB>;<BASE>;<MIN>;<U000102BB> % CARIAN LETTER UUUU
<U000102BC> <S102BC>;<BASE>;<MIN>;<U000102BC> % CARIAN LETTER K
<U000102BD> <S102BD>;<BASE>;<MIN>;<U000102BD> % CARIAN LETTER K2
<U000102BE> <S102BE>;<BASE>;<MIN>;<U000102BE> % CARIAN LETTER ND
<U000102BF> <S102BF>;<BASE>;<MIN>;<U000102BF> % CARIAN LETTER UU
<U000102C0> <S102C0>;<BASE>;<MIN>;<U000102C0> % CARIAN LETTER G
<U000102C1> <S102C1>;<BASE>;<MIN>;<U000102C1> % CARIAN LETTE                     â      »               2020.2.1f1 ˛ˇˇˇ      ˇˇföÜ!Î5ò9›4Q¡ÛB   Ì          7  Äˇˇˇˇ     Ä            ¶ Ä≤ Ä                      E Ä                   ﬁ  Ä#          Ä           . Ä,          Ä           5   a Ä                   ﬁ  Ä#          Ä           . Ä,          Ä           Ü Är Ä                   ﬁ  Ä#      	    Ä           . Ä,      
    Ä           H Ä´ Äˇˇˇˇ   Ä          1  Ä1  Äˇˇˇˇ   @           ﬁ  Ä Ä                  Q  Äj  Ä                  Ò  ÄJ   ˇˇˇˇ    ¿           1  Ä1  Äˇˇˇˇ    Ä            ﬁ  Ä Ä                     Äj  Äˇˇˇˇ    Ä            \   õ  Äˇˇˇˇ    Ä            H Är   ˇˇˇˇ    Ä           1  Ä1  Äˇˇˇˇ   @            ﬁ  Ä Ä                   Q  Äj  Ä                   H Äw   ˇˇˇˇ    Ä           1  Ä1  Äˇˇˇˇ   @            ﬁ  Ä Ä                   Q  Äj  Ä                   H ÄÄ   ˇˇˇˇ    Ä           1  Ä1  Äˇˇˇˇ   @            ﬁ  Ä Ä                   Q  Äj  Ä                   y Ä
 Ä                     ﬁ  Ä#      !    Ä           . Ä,      "    Ä            ÄÖ   ˇˇˇˇ#   @          1  Ä1  Äˇˇˇˇ$               ﬁ  Ä Ä   %               . Äj  Ä   &               ’ Äì   ˇˇˇˇ'    Ä           1  Ä1  Äˇˇˇˇ(    ¿            ﬁ  Ä Ä   )                  Äj  Äˇˇˇˇ*    Ä            H Äõ  Äˇˇˇˇ+    Ä           1  Ä1  Äˇˇˇˇ,   @            ﬁ  Ä Ä   -                Q  Äj  Ä   .                y Ä
 Ä   /                 ﬁ  Ä#      0    Ä           . Ä,      1    Ä             Äß      2    @            æ Ä∂      3    @            ﬁ  Ä#      4    Ä           . Ä,      5    Ä           H Äª   ˇˇˇˇ6   Ä           1  Ä1  Äˇˇˇˇ7   @            ﬁ  Ä Ä   8                Q  Äj  Ä   9                H Ä∆   ˇˇˇˇ:   Ä           1  Ä1  Äˇˇˇˇ;   @            ﬁ  Ä Ä   <                Q  Äj  Ä   =                H Äÿ   ˇˇˇˇ>   Ä           1  Ä1  Äˇˇˇˇ?   @            ﬁ  Ä Ä   @                Q  Äj  Ä   A              MonoImporter PPtr<EditorExtension> m_FileID m_PathID PPtr<PrefabInstance> m_ExternalObjects SourceAssetIdentifier type assembly name m_UsedFileIDs m_DefaultReferences executionOrder icon m_UserData m_AssetBundleName m_AssetBundleVariant     s    ˇˇ£GÒ◊‹èZ56†:!@i¡J*   Å       Ä7  Äˇˇˇˇ     Ä            ¶ Ä≤ Ä                       E Ä                   ﬁ  Ä          Ä           . Ä          Ä           (   a Ä                   ﬁ  Ä          Ä           . Ä          Ä           Ü Är Ä                   ﬁ  Ä      	    Ä           . Ä      
    Ä           H Ä´ Äˇˇˇˇ   Ä          1  Ä1  Äˇˇˇˇ   @           ﬁ  Ä Ä                  Q  Äj  Ä                  H ÄÍ Äˇˇˇˇ   Ä           1  Ä1  Äˇˇˇˇ   @            ﬁ  Ä Ä                   Q  Äj  Ä                   Ò  Ä=   ˇˇˇˇ   Ä           1  Ä1  Äˇˇˇˇ   Ä            ﬁ  Ä Ä                    Äj  Äˇˇˇˇ   Ä            H Äõ  Äˇˇˇˇ   Ä           1  Ä1  Äˇˇˇˇ   @            ﬁ  Ä Ä                   Q  Äj  Ä                   y Ä
 Ä                   ﬁ  Ä          Ä           . Ä          Ä           y ÄQ                       ﬁ  Ä          Ä           . Ä           Ä           ﬁ  ÄX      !                H Äi   ˇˇˇˇ"   Ä           1  Ä1  Äˇˇˇˇ#   @            ﬁ  Ä Ä   $                Q  Äj  Ä   %                H Äu   ˇˇˇˇ&   Ä           1  Ä1  Äˇˇˇˇ'   @            ﬁ  Ä Ä   (                Q  Äj  Ä   )              PPtr<EditorExtension> m_FileID m_PathID PPtr<PrefabInstance> m_DefaultReferences m_Icon m_ExecutionOrder m_ClassName m_Namespace                       \       ‡yØ     `       h                                                                                                                                            ‡yØ                                                                                    IAssemblyWrapper˘   using System.Reflection;

namespace UnityEngine.TestTools.Utils
{
    internal interface IAssemblyWrapper
    {
        Assembly Assembly { get; }
        string Location { get; }
        AssemblyName[] GetReferencedAssemblies();
    }
}
                          IAssemblyWrapper                                                            zta I{}¿ê8àA
C∑B)J[ÌZ|xm%‡ÓÌN∞dM2ˆ</gH¨`/àË±Ω@ÆêÁî¶P”Æ˚˚ªWP)Eä\Ö£}c&'˝2lPyÄœ%iÿCb.‚˚Î€õyHïµKÎS'J·˚–ˆö`J∞(ÌZpMML'˙kA`à;¬¯"ôTjƒ¢, ¿QaHÖÔëØåe?Äë“Ä–1©8Jp√B~`4(ŒhÄXIq7X§»∂/ÄÄbcÅtDó≤±¶ŒEóÛ©ë»∂x¸<#øßàé ñ]…*bHg[•Ïõ ¸X8˙4≈Vê–"‡ ¢O¯ßÅêDV⁄üéÏ3€ßóµ#É~î.RÛ  øG#…Br!0õd≤zgô¯ÑÇÎÛ˚÷É#4W¢7ƒ°≥«à±î⁄ìı–0ÇìlÅlKcB•*∞Ttøç£≈Ê>ÊA£†W„ «R?ç√èìf˘cÅ‰ íÄpHxoE"uh+Ï√ø#	Yó∫44 %Ê⁄JÀcÜÚò!∫SﬁlıeÑ—úÁTª#  ˙tœèVÖ +å†rPXPí:ì6èÙÊÒ%F~+®Ø˛äØ®0h$˙Æóbxƒ\¬¸ääL¿7º´¸ﬂÊÉ]!îÖlCÏŒqNÎ‰¿…#æ˚8 "‰M€}≥`
ª#Y§2GoK∫îN™Õ—›¯”UÙu™	FÙwBÊÌfËÍÿbƒÜ• \Âbo¯HLKîûì%›•DiÈ°óﬁ$dìtxäRG&Ö<èÄ80§íHÄ´[¥≠êP’D“"y∂‘›%rºó¿ñ-qÜ˝Ç E“t~èuQÇ¿ñá9[∑é®¡!Pﬂ;)Y8ò¥™lÅÁèéÈRS¿†0:f E804á…¢É# üõ4≤>ë¥)è¡P‚ÄîK(ÿb%e@'ÙKë≈H  áÿ
{ßy#Ó8ü÷Ïi\KÇX$À¬ÜìÇ¡BŒ"U»o1°%BØ–Lô_Hî\Ïª4!≈¿¢GH≠Ä"≠≈ î∂Å©2ÆÃ#%ûa‡(çÄŒ¶’ßTCøc√92÷;cl"kŒô≥¡s@òCS#>†|.Ã»H«≤bòµãf£“∞}@‹∂ìP‹3ﬁÃíöZHŸﬂu±êféã xgÖ¢uøY>Ã)vB	ñFvŒ(LÖÑ@D˙N—º>·.Èu)Ä†@ïÌ2"F‹î®
vê‡„L0˜Ê‡â@≤är;Q–ÁLíC›ùpå`)ﬂ`eqwtsÀ.¬≤c¢5>ûÍ#R æøá¡âCãÅ¶<∂òÉ±o°Îû» ‹¿†[,€( â*35x8Ù“"õ ‚ú42√Í$1∑á{¡»‘∞E‰˜¯a1'Å9—õAt•Z_dFï8z¬∞%ŸÅ}C"çûŒQÁü)0X\¡.Ö¨=†@kÆî¿ ∑Ñ<ÅXóL§Op'èå@n^&Ä.(XRZ¶¨ÓFHëóBã8q¡ë#J0 æÑáxJ7n )ÙøC°8®ß¥Ä‡‡€Íh–!7‚…[ 1—a6ÚÉ%=ˇÉç=¿V%ÂéßÎ'ÖÑ¿ñ0#bc`N4mW∏\b¬˘◊låpÅ*≈b Îùh	 X@LËÌÃQ¶ÄH∂‘˚˘Û–G∏√§‡3ˇÄzÉ&ìÄ%ô‰)IÀt)¶‘“´≠ïÄ…Íu¥ÊÊ"ïÂÍ8	–(¡h@êîdUqßèBÇ¨ByÈﬁP3ïuw?!H©…] 	…AøÒÖp,L(	˛	bÇ8I‡  (°pk>ÍuªXBo¢¶í∑⁄=à
{`N¥ÔÇF·]ÛËÏI5#öpˆ0Ñ˙>8ÏCwk$@q‚¿öú!“∞ÿÒƒà÷‡¯û¡¡'x£H—Kb!,∏R2R™√˛q|wOùhÒú—å"% '¨‡ï<1H‰\"\‚	xGﬁqÄyFKb2ƒ‡L‚<˘Ï¥µB+r¬ï:dgØ öKÆà∑ç©%&ñŒP·ﬁtÄ$ 
Ò\àZ˚‰Ò∆-àÌù8ü?a8€—ƒ%ä/ÖC†9ä E¨¯KG@îB ≥È&˛—Ä˘
iBQ’≠MP ﬁU‹q…"Â ≠Ø N%†ÄÌdûq≤£e¡ÒG^À“Õia(Ö0z¡°ÉËD◊` „õ@8‡’‡,≤G—º,}-0¬aBÊÒ%…	AÿâC⁄!)"z‹ÿ‚òS_0»∆ádU˚K'J?CµS4%X+I@º¬∆7ªàÿCú_H¨3∏y ‚ü8„∞	≤∏fÓ72q„ÿ¥‘z%‰ä±Ó ¡±!	ç†Áe@CÑÛC¿äëUo#◊%#∂∞é~FâZ34"”ıÃ⁄Ã™Ü>±vl˘ÏgL’&˚lÏÕúπ6I“k˛›I6ü U^,≥jv⁄¯÷fÄ„ñäøW]∫¶q…fìÛc=ÀÒˆúßŸ…üç5CòJa[™îwôLç5ÆhÑ»˙∑S£º¬di¢*∏õ∑S‰Ô’a‘*AÏÍª4
ß÷eôw3îß>s|&ªôΩ∏≤ÒgkπÊzæÕÏeõôõl¯Üög7¿≥Ä€RYΩ¨»òRo°ô†Ô≠—ˆGÇ
Ïy^›ÌrùCx Œs8≈ÎRê  I¶∞ÈÄ
8Ê»ª¢˚˚:eS=ÿ#´ﬂÿ.ecvæm¨˚ Ô∫,¡ Œ#Ï≈{‡r^{IÂÜë∞dô"Õ6⁄L‘Aö"@∞ÎhåpΩ§Ø!kw¶»Òà—2 õ»%¨1Q6GåFâï∞%µ3&zôßø]∞“hwcZ—›ÿœ√ ]ŸÁˆ RÔ∂¯FG·[»±ﬂì÷x—8U ≥ Oº1-ÒWQì†ë`∞ä∑ﬂi†`b;<∂nhy`_ÑaA7N}HpïlòÀÏ1rŸ0úõ-‡ã¯´îqtÁx∂ôqqß3¶“˙@∂Î¬Ñ
$Äƒ!¨J≈ßº$ îõiH˝fÃ¡ñn¶€ˆSCígÃÚxñ¨¿§3T¡2m#Î’MCøD¬bO¬¿Ò2C *"™Dw8äs]¬U˜‹˛tP#ytÕcŒ$âQ∏rëÂoØ’xπå% X&:*r‘/QYﬁÌ®∆‚YÊ0êƒÑ¿îk5*Ò∂TX)$iÊ±T≥Y	 ∞Z÷ô∑E≤ÕŒNÕüãW2BX€∫ü! #eô ﬁ≈6—¶ò@q?Œ¸ ø5◊¬ﬁ oRêcuDõ€aÔ÷˝–£ªQ‘ Ã_Y∫:…t˜õufÓª≥¨Tgs%pl·mõmÄ±õêVmíQäfº∆Í∂ƒå>£»˝1ÌêÃ‘÷Ü”åJCXeãüãç}HÍ˝H"Ve'5wÆ~´ÊÒ„#∏s¶q¨5ƒ“»P 	-/¥R^``¸ÃÏ≥® ª2˚34{ltï4Ãw3m∂f `âQm0z2|3ﬁÆoñ8∞é0¯= ^Çq@¿1VÅ ©u∞œtz9„™ †|3˘Pà%0≥IÜ5Ñk4 †Ì‘õ¡í–õLŒ†¨˜ìÄlõå›]…π\õMÛ˙w]‡UcgÓ¨Œı5‡_9Ú>DÄvﬂ√{¿&ÄÛv¨Q˜1‡@Kﬁˆ›ËnÕéÛúUû≤3Í,uøi4òÕwÜ•RU0”0t Ô®Œ©´có≠, 2ÔùÄnd†«3" JÔºﬁbYñÄvOPÛ4œ=1õÓ©6Yñd å“Ÿü@32t môÏÀåt &VÏ;ß'íπIÎÊ;4˛ZÔÚb"
†ûÃhµ‹Œÿ∫rhÍÍ·ÅìUfõ˚]˜@ •p@Q®ü=)î§/ŒÏ”Ræ´TÓùÖ<;˙Ö≈)+¿ú;Ω3ít‡úï—kˇ¿{d>¸˜ú˘?s1…îßY´*üE:*§!HŸÖî>‚?izR S.ßCqÿ∆:Eråû†wˇ≈í%7l√˙i[	⁄Lì‡ÕpO»Ü¬*”§ú⁄eQÚp–‚.ÿ.xRÃXz«Ã\1¿ìÀeﬁT\Xb⁄›s"xî∆åÙFEp|mD1ñ:1å∑©I\0ò@Â{√3¡+qDw†é!Û¡8§ÏπÏô`£, 6÷0•Èj– }$ÔÙ†2E1~R∏*¬!O∑¢î ∆4{S£„Î4	h@®Ä8†‚"ˆ`ò®/ +6`G£÷)à”09óPë√ÚÁ÷Z‚ı§4 éÃ6ƒRzkDîPìË«Ok@¿ÄK %÷ıG™Bdí∂$@£∆8ñôÁœ84πF+äJÅD≠1¿†]Æ¿ÊªÙä¯¡÷ÖT ñÇµb'HÄZï$"b&	a‹Ê}ŸP‰ﬂ÷(g-+ä$¶⁄óEÄà µò 0/n]ùu8Ë˝q05ƒÍa\—ãÄ<o)‡êÙz?OˇV\V0 ¶5#√‡cîÇP„uêëG∏“qBnœÇä˛h'ûäî(R¨](c‹x£‡òãT,q(´#‡†4¢QÓBõ®PPçﬁò™‘ç¢„DÈÆÇN JF2¬&ˇâ#B>áîƒ@§ëòÇyÌºæıƒ//------------------------------------------------------------------------------
// <copyright file="SqlDataSourceCache.cs" company="Microsoft">
//     Copyright (c) Microsoft Corporation.  All rights reserved.
// </copyright>
//------------------------------------------------------------------------------
namespace System.Web.UI {

    using System.Collections;
    using System.ComponentModel;
    using System.Web.Caching;


    internal sealed class SqlDataSourceCache : DataSourceCache {

        internal const string Sql9CacheDependencyDirective = "CommandNotification";


        /// <devdoc>
        /// A semi-colon delimited string indicating which databases to use for the dependency in the format "database1:table1;database2:table2".
        /// </devdoc>
        public string SqlCacheDependency {
            get {
                object o = ViewState["SqlCacheDependency"];
                if (o != null)
                    return (string)o;
                return String.Empty;
            }
            set {
                ViewState["SqlCacheDependency"] = value;
            }
        }


#if !FEATURE_PAL // FEATURE_PAL does not fully enable SQL dependencies
        /// <devdoc>
        /// Saves data to the ASP.NET cache using the specified key.
        /// </devdoc>
        protected override void SaveDataToCacheInternal(string key, object data, CacheDependency dependency) {
            string sqlCacheDependency = SqlCacheDependency;
            // Here we only create cache dependencies for SQL Server 2000 and
            // ea