// Seed: 4237074929
module module_0 ();
  uwire id_1, id_2;
  assign module_1._id_7 = 0;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd15,
    parameter id_10 = 32'd70,
    parameter id_12 = 32'd13,
    parameter id_3  = 32'd26,
    parameter id_7  = 32'd91
) (
    output wire id_0,
    input uwire _id_1,
    input uwire id_2,
    input supply1 _id_3[1  ==  -1 : id_1],
    output logic id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wor _id_7,
    output wire id_8,
    output supply1 id_9[id_10 : id_3],
    input wor _id_10,
    output logic id_11,
    input supply1 _id_12
);
  wire id_14;
  nand primCall (id_0, id_14, id_15, id_16, id_2, id_5, id_6);
  always begin : LABEL_0
    begin : LABEL_1
      id_11 <= -1;
      if (1) id_4 <= 1;
    end
  end
  logic id_15;
  wire [id_7 : id_12  &  id_3] id_16;
  module_0 modCall_1 ();
  logic id_17;
  ;
  wire id_18;
endmodule
