// Seed: 2563545702
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wand id_4,
    output wire id_5,
    input tri id_6,
    input supply0 id_7,
    output wand id_8
);
  tri0 id_10, id_11;
  id_12(
      .id_0(), .id_1(id_4), .id_2(id_10 - id_5 & id_0)
  );
  wire id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25;
  wire id_26;
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    output wire  id_2,
    input  uwire id_3,
    input  wire  id_4,
    output tri1  id_5
);
  assign id_5 = 1'b0;
  module_0(
      id_3, id_0, id_0, id_5, id_0, id_2, id_4, id_4, id_2
  );
endmodule
