{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1524793916206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1524793916208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 21:51:56 2018 " "Processing started: Thu Apr 26 21:51:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1524793916208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1524793916208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1524793916208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1524793916448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/regfile.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793916531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p18240.sv 1 1 " "Found 1 design units, including 1 entities, in source file p18240.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p18240 " "Found entity 1: p18240" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793916534 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(23) " "Verilog HDL warning at memory.sv(23): extended using \"x\" or \"z\"" {  } { { "memory.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/memory.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793916536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_simulation " "Found entity 1: memory_simulation" {  } { { "memory.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/memory.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916537 ""} { "Info" "ISGN_ENTITY_NAME" "2 memorySystem " "Found entity 2: memorySystem" {  } { { "memory.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/memory.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793916537 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(48) " "Verilog HDL warning at library.sv(48): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793916539 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(72) " "Verilog HDL warning at library.sv(72): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793916539 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(94) " "Verilog HDL warning at library.sv(94): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793916539 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(117) " "Verilog HDL warning at library.sv(117): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793916539 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(142) " "Verilog HDL warning at library.sv(142): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793916540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.sv 10 10 " "Found 10 design units, including 10 entities, in source file library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory256x16 " "Found entity 1: memory256x16" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916541 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory256x16_program " "Found entity 2: memory256x16_program" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916541 ""} { "Info" "ISGN_ENTITY_NAME" "3 tridrive " "Found entity 3: tridrive" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916541 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux4to1 " "Found entity 4: mux4to1" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916541 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux8to1 " "Found entity 5: mux8to1" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916541 ""} { "Info" "ISGN_ENTITY_NAME" "6 demux " "Found entity 6: demux" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916541 ""} { "Info" "ISGN_ENTITY_NAME" "7 register " "Found entity 7: register" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916541 ""} { "Info" "ISGN_ENTITY_NAME" "8 HEXtoSevenSegment " "Found entity 8: HEXtoSevenSegment" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916541 ""} { "Info" "ISGN_ENTITY_NAME" "9 SevenSegmentDigit " "Found entity 9: SevenSegmentDigit" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916541 ""} { "Info" "ISGN_ENTITY_NAME" "10 SevenSegmentControl " "Found entity 10: SevenSegmentControl" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793916541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/datapath.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793916543 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlpath.sv(169) " "Verilog HDL warning at controlpath.sv(169): extended using \"x\" or \"z\"" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/controlpath.sv" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793916546 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlpath.sv(455) " "Verilog HDL warning at controlpath.sv(455): extended using \"x\" or \"z\"" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/controlpath.sv" 455 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1524793916546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/controlpath.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793916546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.sv 0 0 " "Found 0 design units, including 0 entities, in source file constants.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793916548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/alu.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793916550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793916550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p18240 " "Elaborating entity \"p18240\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1524793916633 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7 p18240.sv(57) " "Verilog HDL or VHDL warning at p18240.sv(57): object \"r7\" assigned a value but never read" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1524793916635 "|p18240"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6 p18240.sv(57) " "Verilog HDL or VHDL warning at p18240.sv(57): object \"r6\" assigned a value but never read" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1524793916635 "|p18240"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5 p18240.sv(57) " "Verilog HDL or VHDL warning at p18240.sv(57): object \"r5\" assigned a value but never read" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1524793916635 "|p18240"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4 p18240.sv(57) " "Verilog HDL or VHDL warning at p18240.sv(57): object \"r4\" assigned a value but never read" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1524793916635 "|p18240"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG p18240.sv(46) " "Output port \"LEDG\" at p18240.sv(46) has no driver" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1524793916639 "|p18240"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15..0\] p18240.sv(47) " "Output port \"LEDR\[15..0\]\" at p18240.sv(47) has no driver" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1524793916639 "|p18240"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:cp " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:cp\"" {  } { { "p18240.sv" "cp" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 controlpath.sv(319) " "Verilog HDL assignment warning at controlpath.sv(319): truncated value with size 15 to match size of target (14)" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/controlpath.sv" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1524793916764 "|p18240|controlpath:cp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 controlpath.sv(424) " "Verilog HDL assignment warning at controlpath.sv(424): truncated value with size 15 to match size of target (14)" {  } { { "controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/controlpath.sv" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1524793916765 "|p18240|controlpath:cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "p18240.sv" "dp" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file datapath:dp\|reg_file:rfile " "Elaborating entity \"reg_file\" for hierarchy \"datapath:dp\|reg_file:rfile\"" {  } { { "datapath.sv" "rfile" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/datapath.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:dp\|reg_file:rfile\|register:reg0 " "Elaborating entity \"register\" for hierarchy \"datapath:dp\|reg_file:rfile\|register:reg0\"" {  } { { "regfile.sv" "reg0" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/regfile.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux datapath:dp\|reg_file:rfile\|demux:reg_en_decoder " "Elaborating entity \"demux\" for hierarchy \"datapath:dp\|reg_file:rfile\|demux:reg_en_decoder\"" {  } { { "regfile.sv" "reg_en_decoder" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/regfile.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 library.sv(163) " "Verilog HDL assignment warning at library.sv(163): truncated value with size 32 to match size of target (8)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1524793916837 "|p18240|datapath:dp|reg_file:rfile|demux:reg_en_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 datapath:dp\|reg_file:rfile\|mux8to1:muxA " "Elaborating entity \"mux8to1\" for hierarchy \"datapath:dp\|reg_file:rfile\|mux8to1:muxA\"" {  } { { "regfile.sv" "muxA" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/regfile.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 library.sv(142) " "Verilog HDL assignment warning at library.sv(142): truncated value with size 32 to match size of target (16)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1524793916846 "|p18240|datapath:dp|reg_file:rfile|mux8to1:muxA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tridrive datapath:dp\|tridrive:a " "Elaborating entity \"tridrive\" for hierarchy \"datapath:dp\|tridrive:a\"" {  } { { "datapath.sv" "a" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/datapath.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 library.sv(94) " "Verilog HDL assignment warning at library.sv(94): truncated value with size 32 to match size of target (16)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1524793916858 "|p18240|datapath:dp|tridrive:a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 datapath:dp\|mux4to1:MuxA " "Elaborating entity \"mux4to1\" for hierarchy \"datapath:dp\|mux4to1:MuxA\"" {  } { { "datapath.sv" "MuxA" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/datapath.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 library.sv(117) " "Verilog HDL assignment warning at library.sv(117): truncated value with size 32 to match size of target (16)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1524793916867 "|p18240|datapath:dp|mux4to1:MuxA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu_dp " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu_dp\"" {  } { { "datapath.sv" "alu_dp" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/datapath.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 alu.sv(50) " "Verilog HDL assignment warning at alu.sv(50): truncated value with size 32 to match size of target (17)" {  } { { "alu.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/alu.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1524793916880 "|p18240|datapath:dp|alu:alu_dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 alu.sv(58) " "Verilog HDL assignment warning at alu.sv(58): truncated value with size 32 to match size of target (17)" {  } { { "alu.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/alu.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1524793916880 "|p18240|datapath:dp|alu:alu_dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.sv(62) " "Verilog HDL assignment warning at alu.sv(62): truncated value with size 32 to match size of target (16)" {  } { { "alu.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/alu.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1524793916880 "|p18240|datapath:dp|alu:alu_dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 alu.sv(72) " "Verilog HDL assignment warning at alu.sv(72): truncated value with size 32 to match size of target (17)" {  } { { "alu.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/alu.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1524793916881 "|p18240|datapath:dp|alu:alu_dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(106) " "Verilog HDL assignment warning at alu.sv(106): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/alu.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1524793916882 "|p18240|datapath:dp|alu:alu_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux datapath:dp\|demux:reg_load_decoder " "Elaborating entity \"demux\" for hierarchy \"datapath:dp\|demux:reg_load_decoder\"" {  } { { "datapath.sv" "reg_load_decoder" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/datapath.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 library.sv(163) " "Verilog HDL assignment warning at library.sv(163): truncated value with size 32 to match size of target (6)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1524793916896 "|p18240|datapath:dp|demux:reg_load_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:dp\|register:condCodeReg " "Elaborating entity \"register\" for hierarchy \"datapath:dp\|register:condCodeReg\"" {  } { { "datapath.sv" "condCodeReg" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/datapath.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorySystem memorySystem:mem " "Elaborating entity \"memorySystem\" for hierarchy \"memorySystem:mem\"" {  } { { "p18240.sv" "mem" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory256x16_program memorySystem:mem\|memory256x16_program:pmem " "Elaborating entity \"memory256x16_program\" for hierarchy \"memorySystem:mem\|memory256x16_program:pmem\"" {  } { { "memory.sv" "pmem" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/memory.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916929 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1556 0 255 library.sv(78) " "Verilog HDL warning at library.sv(78): number of words (1556) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 78 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1524793916931 "|p18240|memorySystem:mem|memory256x16_program:pmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory256x16 memorySystem:mem\|memory256x16:dmem " "Elaborating entity \"memory256x16\" for hierarchy \"memorySystem:mem\|memory256x16:dmem\"" {  } { { "memory.sv" "dmem" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/memory.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentControl SevenSegmentControl:ssc " "Elaborating entity \"SevenSegmentControl\" for hierarchy \"SevenSegmentControl:ssc\"" {  } { { "p18240.sv" "ssc" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDigit SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0 " "Elaborating entity \"SevenSegmentDigit\" for hierarchy \"SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0\"" {  } { { "library.sv" "ssd0" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXtoSevenSegment SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0\|HEXtoSevenSegment:h2ss " "Elaborating entity \"HEXtoSevenSegment\" for hierarchy \"SevenSegmentControl:ssc\|SevenSegmentDigit:ssd0\|HEXtoSevenSegment:h2ss\"" {  } { { "library.sv" "h2ss" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524793916985 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0 " "Inferred RAM node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1524793917499 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memorySystem:mem\|memory256x16:dmem\|mem_rtl_0 " "Inferred RAM node \"memorySystem:mem\|memory256x16:dmem\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1524793917502 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memorySystem:mem\|memory256x16:smem\|mem_rtl_0 " "Inferred RAM node \"memorySystem:mem\|memory256x16:smem\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1524793917503 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/part1.ram0_memory256x16_program_6357e339.hdl.mif " "Parameter INIT_FILE set to db/part1.ram0_memory256x16_program_6357e339.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1524793918013 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memorySystem:mem\|memory256x16:dmem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memorySystem:mem\|memory256x16:dmem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1524793918013 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memorySystem:mem\|memory256x16:smem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memorySystem:mem\|memory256x16:smem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1524793918013 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1524793918013 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1524793918013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memorySystem:mem\|memory256x16_program:pmem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"memorySystem:mem\|memory256x16_program:pmem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1524793918374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memorySystem:mem\|memory256x16_program:pmem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"memorySystem:mem\|memory256x16_program:pmem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/part1.ram0_memory256x16_program_6357e339.hdl.mif " "Parameter \"INIT_FILE\" = \"db/part1.ram0_memory256x16_program_6357e339.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918374 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1524793918374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pcj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pcj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pcj1 " "Found entity 1: altsyncram_pcj1" {  } { { "db/altsyncram_pcj1.tdf" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/db/altsyncram_pcj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793918449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793918449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memorySystem:mem\|memory256x16:dmem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"memorySystem:mem\|memory256x16:dmem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1524793918569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memorySystem:mem\|memory256x16:dmem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"memorySystem:mem\|memory256x16:dmem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1524793918569 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1524793918569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nvd1 " "Found entity 1: altsyncram_nvd1" {  } { { "db/altsyncram_nvd1.tdf" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/db/altsyncram_nvd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524793918620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524793918620 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[12\] datapath:dp\|register:memDataReg\|out\[12\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[12\]\" to the node \"datapath:dp\|register:memDataReg\|out\[12\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[13\] datapath:dp\|register:memDataReg\|out\[13\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[13\]\" to the node \"datapath:dp\|register:memDataReg\|out\[13\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[14\] datapath:dp\|register:memDataReg\|out\[14\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[14\]\" to the node \"datapath:dp\|register:memDataReg\|out\[14\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[15\] datapath:dp\|register:memDataReg\|out\[15\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[15\]\" to the node \"datapath:dp\|register:memDataReg\|out\[15\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[8\] datapath:dp\|register:memDataReg\|out\[8\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[8\]\" to the node \"datapath:dp\|register:memDataReg\|out\[8\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[9\] datapath:dp\|register:memDataReg\|out\[9\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[9\]\" to the node \"datapath:dp\|register:memDataReg\|out\[9\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[10\] datapath:dp\|register:memDataReg\|out\[10\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[10\]\" to the node \"datapath:dp\|register:memDataReg\|out\[10\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[11\] datapath:dp\|register:memDataReg\|out\[11\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[11\]\" to the node \"datapath:dp\|register:memDataReg\|out\[11\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[4\] datapath:dp\|register:memDataReg\|out\[4\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[4\]\" to the node \"datapath:dp\|register:memDataReg\|out\[4\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[5\] datapath:dp\|register:memDataReg\|out\[5\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[5\]\" to the node \"datapath:dp\|register:memDataReg\|out\[5\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[6\] datapath:dp\|register:memDataReg\|out\[6\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[6\]\" to the node \"datapath:dp\|register:memDataReg\|out\[6\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[7\] datapath:dp\|register:memDataReg\|out\[7\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[7\]\" to the node \"datapath:dp\|register:memDataReg\|out\[7\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[0\] datapath:dp\|register:memDataReg\|out\[0\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[0\]\" to the node \"datapath:dp\|register:memDataReg\|out\[0\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[1\] datapath:dp\|register:memDataReg\|out\[1\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[1\]\" to the node \"datapath:dp\|register:memDataReg\|out\[1\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[2\] datapath:dp\|register:memDataReg\|out\[2\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[2\]\" to the node \"datapath:dp\|register:memDataReg\|out\[2\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:a\|bus\[3\] datapath:dp\|register:memDataReg\|out\[3\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:a\|bus\[3\]\" to the node \"datapath:dp\|register:memDataReg\|out\[3\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[12\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[41\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[12\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[41\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[13\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[43\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[13\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[43\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[14\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[45\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[14\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[45\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[15\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[47\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[15\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[47\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[8\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[33\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[8\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[33\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[9\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[35\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[9\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[35\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[10\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[37\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[10\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[37\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[11\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[39\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[11\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[39\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[4\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[25\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[4\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[25\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[5\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[27\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[5\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[27\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[6\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[29\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[6\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[29\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[7\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[31\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[7\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[31\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[0\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[17\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[0\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[17\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[1\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[19\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[1\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[19\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[2\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[21\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[2\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[21\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:dp\|tridrive:c\|bus\[3\] memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[23\] " "Converted the fan-out from the tri-state buffer \"datapath:dp\|tridrive:c\|bus\[3\]\" to the node \"memorySystem:mem\|memory256x16_program:pmem\|mem_rtl_0_bypass\[23\]\" into an OR gate" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/library.sv" 91 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1524793919036 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1524793919036 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1524793919655 "|p18240|LEDR[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1524793919655 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1524793919809 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/output_files/part1.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/output_files/part1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1524793922067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1524793922278 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1524793922278 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "p18240.sv" "" { Text "/afs/ece.cmu.edu/usr/cdgu/Private/18240/Labs/Lab6/lab6/p18240.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524793922478 "|p18240|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1524793922478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1684 " "Implemented 1684 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1524793922479 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1524793922479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1531 " "Implemented 1531 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1524793922479 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1524793922479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1524793922479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1524793922526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 21:52:02 2018 " "Processing ended: Thu Apr 26 21:52:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1524793922526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1524793922526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1524793922526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1524793922526 ""}
