[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PackageOrder/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/PackageOrder/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/PackageOrder/dut.sv".
[WRN:PA0205] ${SURELOG_DIR}/tests/PackageOrder/dut.sv:1:1: No timescale set for "B".
[WRN:PA0205] ${SURELOG_DIR}/tests/PackageOrder/dut.sv:5:1: No timescale set for "D".
[WRN:PA0205] ${SURELOG_DIR}/tests/PackageOrder/dut.sv:10:1: No timescale set for "A".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/PackageOrder/dut.sv:1:1: Compile package "B".
[INF:CP0301] ${SURELOG_DIR}/tests/PackageOrder/dut.sv:5:1: Compile package "D".
[INF:CP0301] ${SURELOG_DIR}/tests/PackageOrder/dut.sv:10:1: Compile package "A".
[INF:EL0526] Design Elaboration...
Instance tree:

[NTE:EL0508] Nb Top level modules: 0.
[NTE:EL0509] Max instance depth: 0.
[NTE:EL0510] Nb instances: 0.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               4
design                                                 1
import_typespec                                        4
logic_typespec                                         2
package                                                6
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PackageOrder/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PackageOrder/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PackageOrder/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_Package: B (B::), file:${SURELOG_DIR}/tests/PackageOrder/dut.sv, line:1:1, endln:3:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:B
  |vpiFullName:B::
  |vpiTypedef:
  \_LogicTypespec: (B::C), line:2:11, endln:2:16
    |vpiParent:
    \_Package: B (B::), file:${SURELOG_DIR}/tests/PackageOrder/dut.sv, line:1:1, endln:3:11
    |vpiName:B::C
    |vpiInstance:
    \_Package: B (B::), file:${SURELOG_DIR}/tests/PackageOrder/dut.sv, line:1:1, endln:3:11
  |vpiDefName:B
|uhdmallPackages:
\_Package: D (D::), file:${SURELOG_DIR}/tests/PackageOrder/dut.sv, line:5:1, endln:7:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:D
  |vpiFullName:D::
  |vpiTypedef:
  \_LogicTypespec: (B::C), line:2:11, endln:2:16
    |vpiParent:
    \_Package: A (A::), file:${SURELOG_DIR}/tests/PackageOrder/dut.sv, line:10:1, endln:12:11
    |vpiName:B::C
    |vpiInstance:
    \_Package: A (A::), file:${SURELOG_DIR}/tests/PackageOrder/dut.sv, line:10:1, endln:12:11
  |vpiTypedef:
  \_ImportTypespec: (B), line:6:10, endln:6:14
  |vpiDefName:D
|uhdmallPackages:
\_Package: A (A::), file:${SURELOG_DIR}/tests/PackageOrder/dut.sv, line:10:1, endln:12:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:A
  |vpiFullName:A::
  |vpiTypedef:
  \_LogicTypespec: (B::C), line:2:11, endln:2:16
  |vpiTypedef:
  \_ImportTypespec: (D), line:11:10, endln:11:14
  |vpiDefName:A
|uhdmtopPackages:
\_Package: B (B::), file:${SURELOG_DIR}/tests/PackageOrder/dut.sv, line:1:1, endln:3:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:B
  |vpiFullName:B::
  |vpiTypedef:
  \_LogicTypespec: (B::C), line:2:11, endln:2:16
  |vpiDefName:B
  |vpiTop:1
|uhdmtopPackages:
\_Package: D (D::), file:${SURELOG_DIR}/tests/PackageOrder/dut.sv, line:5:1, endln:7:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:D
  |vpiFullName:D::
  |vpiTypedef:
  \_LogicTypespec: (B::C), line:2:11, endln:2:16
  |vpiTypedef:
  \_ImportTypespec: (B), line:6:10, endln:6:14
  |vpiDefName:D
  |vpiTop:1
|uhdmtopPackages:
\_Package: A (A::), file:${SURELOG_DIR}/tests/PackageOrder/dut.sv, line:10:1, endln:12:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:A
  |vpiFullName:A::
  |vpiTypedef:
  \_LogicTypespec: (B::C), line:2:11, endln:2:16
  |vpiTypedef:
  \_ImportTypespec: (D), line:11:10, endln:11:14
  |vpiDefName:A
  |vpiTop:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 4

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/PackageOrder/dut.sv | ${SURELOG_DIR}/build/regression/PackageOrder/roundtrip/dut_000.sv | 0 | 12 |
============================== End RoundTrip Results ==============================
