#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri Jun 17 12:40:24 2016
# Process ID: 8100
# Log file: D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.runs/axi_vfifo_ctrl_0_synth_1/axi_vfifo_ctrl_0.vds
# Journal file: D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.runs/axi_vfifo_ctrl_0_synth_1\vivado.jou
#-----------------------------------------------------------
source axi_vfifo_ctrl_0.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7k325tffg900-2
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:kc705:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_ip D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'axi_vfifo_ctrl_0' generated file not found 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_vfifo_ctrl_0' generated file not found 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_vfifo_ctrl_0' generated file not found 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_vfifo_ctrl_0' generated file not found 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_vfifo_ctrl_0' generated file not found 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_funcsim.vhdl'. Please regenerate to continue.
# set_property used_in_implementation false [get_files d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0.dcp]
# set_property used_in_implementation false [get_files -all d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0.dcp]
# set_property used_in_synthesis false [get_files -all d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0/example_design/axi_vfifo_ctrl_0_exdes.xdc]
# set_property used_in_implementation false [get_files -all d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0/example_design/axi_vfifo_ctrl_0_exdes.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.cache/wt [current_project]
# set_property parent.project_dir D:/UndergroundRadar/kc705_dds_mig [current_project]
# catch { write_hwdef -file axi_vfifo_ctrl_0.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top axi_vfifo_ctrl_0 -part xc7k325tffg900-2 -mode out_of_context
Command: synth_design -top axi_vfifo_ctrl_0 -part xc7k325tffg900-2 -mode out_of_context

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 238.137 ; gain = 105.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/synth/axi_vfifo_ctrl_0.vhd:130]
INFO: [Synth 8-3491] module 'axi_vfifo_ctrl_v2_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/axi_vfifo_ctrl_v2_0.vhd:127' bound to instance 'U0' of component 'axi_vfifo_ctrl_v2_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/synth/axi_vfifo_ctrl_0.vhd:311]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_v2_0__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/axi_vfifo_ctrl_v2_0.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_v2_0_synth' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/axi_vfifo_ctrl_v2_0_synth.vhd:267]
INFO: [Synth 8-638] synthesizing module 'vfifo_reset_blk' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/vfifo_reset_blk.vhd:189]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/vfifo_reset_blk.vhd:198]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/vfifo_reset_blk.vhd:200]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/vfifo_reset_blk.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'vfifo_reset_blk' (1#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/vfifo_reset_blk.vhd:189]
INFO: [Synth 8-638] synthesizing module 'fifo_top' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/fifo_top.vhd:170]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'fifo_gen' of component 'fifo_generator_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/fifo_top.vhd:772]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:228]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:229]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:231]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:232]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:234]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:235]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:598]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:599]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:600]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (2#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (3#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'dmem' (4#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory' (5#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (6#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare' (7#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (8#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (9#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (10#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (11#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (12#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_wr_pf_ss' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_wr_pf_ss' (13#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (14#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (15#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (16#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (17#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (18#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (19#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'fifo_top' (20#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/fifo_top.vhd:170]
INFO: [Synth 8-638] synthesizing module 'fifo_top__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/fifo_top.vhd:170]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'fifo_gen' of component 'fifo_generator_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/fifo_top.vhd:772]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (20#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (20#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:794]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (21#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:8868]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:8911]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (22#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (23#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9439]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9500]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (23#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (23#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9439]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9500]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (23#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (23#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9439]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9500]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (23#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (23#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9439]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9500]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (23#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (23#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9439]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9500]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (23#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (23#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9439]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9500]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (23#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (23#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9439]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9500]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (23#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (23#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (24#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (25#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (26#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (27#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:198]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized0' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_wr_pf_ss__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_wr_pf_ss__parameterized0' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'fifo_top__parameterized0' (28#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/fifo_top.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_top' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/axi_vfifo_top.vhd:280]
INFO: [Synth 8-638] synthesizing module 'vfifo_arbiter' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/arbiter/vfifo_arbiter.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_v2_0_compare' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_v2_0_compare' (29#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/compare.vhd:138]
INFO: [Synth 8-638] synthesizing module 'set_clr_ff_top' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/flag_gen/set_clr_ff_top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'set_clr_ff' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/set_clr_ff.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'set_clr_ff' (30#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/set_clr_ff.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'set_clr_ff_top' (31#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/flag_gen/set_clr_ff_top.vhd:132]
INFO: [Synth 8-226] default block is never used [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/arbiter/vfifo_arbiter.vhd:351]
INFO: [Synth 8-226] default block is never used [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/arbiter/vfifo_arbiter.vhd:392]
INFO: [Synth 8-638] synthesizing module 'sdpram' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/sdpram.vhd:145]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/sdpram.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'sdpram' (32#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/sdpram.vhd:145]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice' (33#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'vfifo_arbiter' (34#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/arbiter/vfifo_arbiter.vhd:172]
INFO: [Synth 8-638] synthesizing module 'vfifo_s2mm' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/s2mm/vfifo_s2mm.vhd:175]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized0' (34#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized1' (34#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'vfifo_s2mm' (35#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/s2mm/vfifo_s2mm.vhd:175]
INFO: [Synth 8-638] synthesizing module 'multi_channel_fifo' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/multi_channel_fifo.vhd:208]
INFO: [Synth 8-638] synthesizing module 'mcf_data_flow_logic' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized2' (35#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-638] synthesizing module 'rom' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'rom' (36#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-638] synthesizing module 'sdpram_top' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/sdpram_top.vhd:162]
INFO: [Synth 8-638] synthesizing module 'sdpram__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/sdpram.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'sdpram__parameterized0' (36#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/sdpram.vhd:145]
INFO: [Synth 8-638] synthesizing module 'sdpram__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/sdpram.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'sdpram__parameterized1' (36#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/sdpram.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'sdpram_top' (37#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/sdpram_top.vhd:162]
INFO: [Synth 8-638] synthesizing module 'rom__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rom__parameterized0' (37#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_v2_0_wr_pf_ss' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:174]
INFO: [Synth 8-3491] module 'c_addsub_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:106' bound to instance 'wr_minus_rd' of component 'c_addsub_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:450]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:153]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:129' bound to instance 'xst_addsub' of component 'c_addsub_v12_0_viv' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-3491] module 'xbip_addsub_v3_0_viv' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv.vhd:115' bound to instance 'i_xbip_addsub' of component 'xbip_addsub_v3_0_viv' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:449]
INFO: [Synth 8-638] synthesizing module 'xbip_addsub_v3_0_viv__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv.vhd:142]
INFO: [Synth 8-3491] module 'xbip_dsp48_addsub_v3_0_viv' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd:119' bound to instance 'i_addsub' of component 'xbip_dsp48_addsub_v3_0_viv' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv.vhd:230]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_addsub_v3_0_viv__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd:157]
INFO: [Synth 8-3491] module 'xbip_dsp48_addsub_synth' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd:119' bound to instance 'i_synth_model' of component 'xbip_dsp48_addsub_synth' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd:186]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_addsub_synth__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd:155]
INFO: [Synth 8-3491] module 'xbip_dsp48e1_wrapper_v3_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd:115' bound to instance 'i_uniwrap' of component 'xbip_dsp48e1_wrapper_v3_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd:190]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48e1_wrapper_v3_0__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd:193]
INFO: [Synth 8-113] binding component instance 'i_primitive' to cell 'DSP48E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48e1_wrapper_v3_0__parameterized0' (38#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_addsub_synth__parameterized0' (39#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_addsub_v3_0_viv__parameterized0' (40#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'xbip_addsub_v3_0_viv__parameterized0' (41#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv.vhd:142]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_add_pipe' of component 'xbip_pipe_v3_0_viv' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:512]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' (42#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized0' (43#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0__parameterized0' (44#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:153]
INFO: [Synth 8-3491] module 'c_addsub_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:106' bound to instance 'rd_minus_wr' of component 'c_addsub_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:494]
INFO: [Synth 8-3491] module 'c_addsub_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:106' bound to instance 'ch_dpth_rd_wr' of component 'c_addsub_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_v2_0_wr_pf_ss' (45#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_v2_0_delay' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/delay.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_v2_0_delay' (46#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/delay.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_v2_0_delay__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/delay.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_v2_0_delay__parameterized0' (46#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/delay.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized3' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized3' (46#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'mcf_data_flow_logic' (47#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:211]
INFO: [Synth 8-638] synthesizing module 'mcf_data_flow_logic__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized4' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized4' (47#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:174]
INFO: [Synth 8-3491] module 'c_addsub_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:106' bound to instance 'wr_minus_rd' of component 'c_addsub_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:450]
INFO: [Synth 8-3491] module 'c_addsub_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:106' bound to instance 'rd_minus_wr' of component 'c_addsub_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:494]
INFO: [Synth 8-3491] module 'c_addsub_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:106' bound to instance 'ch_dpth_rd_wr' of component 'c_addsub_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized0' (47#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'mcf_data_flow_logic__parameterized0' (47#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'multi_channel_fifo' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/multi_channel_fifo.vhd:208]
INFO: [Synth 8-638] synthesizing module 'mcf_txn_top' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_txn_top.vhd:206]
INFO: [Synth 8-638] synthesizing module 'multi_channel_fifo__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/multi_channel_fifo.vhd:208]
INFO: [Synth 8-638] synthesizing module 'mcf_data_flow_logic__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized5' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized5' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-638] synthesizing module 'rom__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rom__parameterized1' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-638] synthesizing module 'sdpram_top__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/sdpram_top.vhd:162]
INFO: [Synth 8-638] synthesizing module 'sdpram__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/sdpram.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'sdpram__parameterized2' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/sdpram.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'sdpram_top__parameterized0' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/sdpram_top.vhd:162]
INFO: [Synth 8-638] synthesizing module 'rom__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rom__parameterized2' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rom__parameterized3' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rom__parameterized3' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:174]
INFO: [Synth 8-3491] module 'c_addsub_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:106' bound to instance 'wr_minus_rd' of component 'c_addsub_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:450]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:153]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:129' bound to instance 'xst_addsub' of component 'c_addsub_v12_0_viv' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-3491] module 'xbip_addsub_v3_0_viv' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv.vhd:115' bound to instance 'i_xbip_addsub' of component 'xbip_addsub_v3_0_viv' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:449]
INFO: [Synth 8-638] synthesizing module 'xbip_addsub_v3_0_viv__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv.vhd:142]
INFO: [Synth 8-3491] module 'xbip_dsp48_addsub_v3_0_viv' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd:119' bound to instance 'i_addsub' of component 'xbip_dsp48_addsub_v3_0_viv' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'xbip_addsub_v3_0_viv__parameterized2' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv.vhd:142]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_add_pipe' of component 'xbip_pipe_v3_0_viv' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:512]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized2' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0__parameterized2' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:153]
INFO: [Synth 8-3491] module 'c_addsub_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:106' bound to instance 'rd_minus_wr' of component 'c_addsub_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:494]
INFO: [Synth 8-3491] module 'c_addsub_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:106' bound to instance 'ch_dpth_rd_wr' of component 'c_addsub_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized1' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized6' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized6' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'mcf_data_flow_logic__parameterized1' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:211]
INFO: [Synth 8-638] synthesizing module 'mcf_data_flow_logic__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:174]
INFO: [Synth 8-3491] module 'c_addsub_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:106' bound to instance 'wr_minus_rd' of component 'c_addsub_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:450]
INFO: [Synth 8-3491] module 'c_addsub_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:106' bound to instance 'rd_minus_wr' of component 'c_addsub_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:494]
INFO: [Synth 8-3491] module 'c_addsub_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd:106' bound to instance 'ch_dpth_rd_wr' of component 'c_addsub_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_v2_0_wr_pf_ss__parameterized2' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/wr_pf_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized7' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized7' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'mcf_data_flow_logic__parameterized2' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'multi_channel_fifo__parameterized0' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/multi_channel_fifo.vhd:208]
INFO: [Synth 8-638] synthesizing module 'bram_top' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/bram_top.vhd:171]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/bram_top.vhd:342]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (48#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'bindec' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_bindec.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'bindec' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_bindec.vhd:167]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized12' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized12' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized13' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized13' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized14' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized14' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized15' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized15' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized16' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized16' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized17' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized17' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized18' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized18' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized19' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized19' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized20' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized20' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized21' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized21' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized22' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized22' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized23' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9822]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10027]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized23' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized24' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9822]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10027]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized24' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized25' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9822]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10027]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized25' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized26' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9822]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10027]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized26' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized27' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9822]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10027]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized27' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized28' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9822]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10027]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized28' (49#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (50#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (50#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (50#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (50#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (50#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (50#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (50#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'bram_top' (51#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/bram_top.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_v2_0_delay__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/delay.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_v2_0_delay__parameterized1' (51#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/delay.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_v2_0_delay__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/delay.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_v2_0_delay__parameterized2' (51#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/delay.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_v2_0_delay__parameterized3' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/delay.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_v2_0_delay__parameterized3' (51#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/delay.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'mcf_txn_top' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_txn_top.vhd:206]
INFO: [Synth 8-638] synthesizing module 'mcf_txn_top__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_txn_top.vhd:206]
INFO: [Synth 8-638] synthesizing module 'multi_channel_fifo__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/multi_channel_fifo.vhd:208]
INFO: [Synth 8-638] synthesizing module 'mcf_data_flow_logic__parameterized3' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized8' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized8' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-638] synthesizing module 'rom__parameterized4' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rom__parameterized4' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rom__parameterized5' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rom__parameterized5' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized9' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized9' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'mcf_data_flow_logic__parameterized3' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:211]
INFO: [Synth 8-638] synthesizing module 'mcf_data_flow_logic__parameterized4' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'mcf_data_flow_logic__parameterized4' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'multi_channel_fifo__parameterized1' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/multi_channel_fifo.vhd:208]
INFO: [Synth 8-638] synthesizing module 'bram_top__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/bram_top.vhd:171]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/bram_top.vhd:342]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized4' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized29' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized29' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized30' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized30' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized30' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized30' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized31' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized31' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized31' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized31' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized32' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized32' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized32' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized32' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized33' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized33' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized33' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized33' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized34' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized34' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized34' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized34' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized35' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized35' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized35' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized35' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized36' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized36' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized36' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized36' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized37' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized37' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized37' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized37' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized38' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized38' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized38' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized38' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized39' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized39' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized39' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized39' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized40' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized40' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized40' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized40' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized41' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized41' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized41' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized41' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized42' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized42' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized42' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized42' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized43' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized43' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized43' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized43' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized44' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Common 17-14] Message 'Synth 8-3919' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized44' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9172]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized44' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized44' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized45' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized45' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9822]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10027]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized45' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized45' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized46' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized46' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9822]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10027]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized46' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized46' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized47' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized47' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9822]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10027]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized47' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized47' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized48' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized48' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9822]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10027]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized48' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized48' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized49' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized49' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9822]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10027]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized49' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized49' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized1' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized2' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized4' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'bram_top__parameterized0' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/bram_top.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_v2_0_delay__parameterized4' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/delay.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_v2_0_delay__parameterized4' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/delay.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'mcf_txn_top__parameterized0' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_txn_top.vhd:206]
INFO: [Synth 8-638] synthesizing module 'vfifo_awgen' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/awgen/vfifo_awgen.vhd:191]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized10' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized10' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized11' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized11' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized12' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized12' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized13' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized13' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized14' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized14' (52#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'vfifo_awgen' (53#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/awgen/vfifo_awgen.vhd:191]
INFO: [Synth 8-638] synthesizing module 'vfifo_ar_top' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/argen/vfifo_ar_top.vhd:207]
INFO: [Synth 8-638] synthesizing module 'vfifo_ar_txn' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/argen/vfifo_ar_txn.vhd:195]
INFO: [Synth 8-638] synthesizing module 'set_clr_ff_top__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/flag_gen/set_clr_ff_top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'set_clr_ff__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/set_clr_ff.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'set_clr_ff__parameterized0' (53#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/set_clr_ff.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'set_clr_ff_top__parameterized0' (53#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/flag_gen/set_clr_ff_top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_v2_0_compare__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/compare.vhd:138]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/compare.vhd:198]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/compare.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_v2_0_compare__parameterized0' (53#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/compare.vhd:138]
INFO: [Synth 8-638] synthesizing module 'rom__parameterized6' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rom__parameterized6' (53#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/rom.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'vfifo_ar_txn' (54#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/argen/vfifo_ar_txn.vhd:195]
INFO: [Synth 8-638] synthesizing module 'vfifo_ar_mpf' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/argen/vfifo_ar_mpf.vhd:161]
INFO: [Synth 8-226] default block is never used [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/argen/vfifo_ar_mpf.vhd:210]
INFO: [Synth 8-226] default block is never used [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/argen/vfifo_ar_mpf.vhd:252]
INFO: [Synth 8-638] synthesizing module 'axi_vfifo_ctrl_v2_0_compare__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_v2_0_compare__parameterized1' (54#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/compare.vhd:138]
INFO: [Synth 8-638] synthesizing module 'fifo_top__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/fifo_top.vhd:170]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'fifo_gen' of component 'fifo_generator_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/fifo_top.vhd:772]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (54#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (54#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (54#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (54#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (54#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (54#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (54#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (54#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'fifo_top__parameterized1' (54#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/fifo_top.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'vfifo_ar_mpf' (55#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/argen/vfifo_ar_mpf.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'vfifo_ar_top' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/argen/vfifo_ar_top.vhd:207]
INFO: [Synth 8-638] synthesizing module 'fifo_top__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/fifo_top.vhd:170]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'fifo_gen' of component 'fifo_generator_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/fifo_top.vhd:772]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized6' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:794]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized6' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized50' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized50' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:8911]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized50' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized50' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized6' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_wr_pf_ss__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_wr_pf_ss__parameterized1' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized6' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'fifo_top__parameterized2' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/fifo_top.vhd:170]
INFO: [Synth 8-638] synthesizing module 'vfifo_mm2s' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mm2s/vfifo_mm2s.vhd:166]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized15' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized15' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-226] default block is never used [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mm2s/vfifo_mm2s.vhd:319]
INFO: [Synth 8-226] default block is never used [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mm2s/vfifo_mm2s.vhd:353]
INFO: [Synth 8-638] synthesizing module 'axic_register_slice__parameterized16' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axic_register_slice__parameterized16' (56#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'vfifo_mm2s' (57#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mm2s/vfifo_mm2s.vhd:166]
INFO: [Synth 8-638] synthesizing module 'flag_gen' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/flag_gen/flag_gen.vhd:140]
INFO: [Synth 8-638] synthesizing module 'set_clr_ff_top__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/flag_gen/set_clr_ff_top.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'set_clr_ff_top__parameterized1' (57#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/flag_gen/set_clr_ff_top.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'flag_gen' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/flag_gen/flag_gen.vhd:140]
INFO: [Synth 8-638] synthesizing module 'fifo_top__parameterized3' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/fifo_top.vhd:170]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'd:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'fifo_gen' of component 'fifo_generator_v12_0' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/fifo_top.vhd:772]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized8' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized1' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_wr_pf_ss__parameterized2' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_wr_pf_ss__parameterized2' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized8' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'fifo_top__parameterized3' (58#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/fifo_top.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_top' (59#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/axi_vfifo_top.vhd:280]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_v2_0_synth' (60#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/axi_vfifo_ctrl_v2_0_synth.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_v2_0__parameterized0' (61#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/axi_vfifo_ctrl_v2_0.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'axi_vfifo_ctrl_0' (62#1) [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/synth/axi_vfifo_ctrl_0.vhd:130]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:01 ; elapsed = 00:03:04 . Memory (MB): peak = 501.051 ; gain = 367.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[22] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[13] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[4] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[31] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[22] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[13] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[4] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_ip.xdc] for cell 'U0'
Finished Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_ip.xdc] for cell 'U0'
Parsing XDC File [D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.runs/axi_vfifo_ctrl_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.runs/axi_vfifo_ctrl_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:12 ; elapsed = 00:03:16 . Memory (MB): peak = 714.277 ; gain = 581.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.runs/axi_vfifo_ctrl_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:12 ; elapsed = 00:03:17 . Memory (MB): peak = 714.277 ; gain = 581.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:03:17 . Memory (MB): peak = 714.277 ; gain = 581.176
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gfwd_rev.state_reg' in module 'axic_register_slice'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:387]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:387]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:387]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/mult_chan_fifo/mcf_data_flow_logic.vhd:387]
INFO: [Synth 8-3354] encoded FSM with state register 'gfwd_rev.state_reg' using encoding 'sequential' in module 'axic_register_slice'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:03:15 ; elapsed = 00:03:20 . Memory (MB): peak = 714.277 ; gain = 581.176
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 's2mm_awgen_rslice2/gfwd_mode.areset_d1_reg' into 's2mm_awgen_rslice1/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'gno_bkp_on_tready.s2mm_input_rslice/gfwd_mode.areset_d1_reg' into 's2mm_awgen_rslice1/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
WARNING: [Synth 8-115] binding instance 'i_0' in module 'partition' to reference 'logic__626' which has no pins
INFO: [Synth 8-4471] merging register 'mcf_dfl_wr_inst/mcf2awgen_reg_slice_inst/gfwd_mode.areset_d1_reg' into 'mcf_dfl_wr_inst/s2mm_reg_slice_inst/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'mcf_dfl_rd_inst/s2mm_reg_slice_inst/gfwd_mode.areset_d1_reg' into 'mcf_dfl_wr_inst/s2mm_reg_slice_inst/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/gfwd_mode.areset_d1_reg' into 'mcf_dfl_wr_inst/s2mm_reg_slice_inst/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'mcf_inst/mcf_dfl_wr_inst/mcf2awgen_reg_slice_inst/gfwd_mode.areset_d1_reg' into 'mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'mcf_inst/mcf_dfl_rd_inst/s2mm_reg_slice_inst/gfwd_mode.areset_d1_reg' into 'mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/gfwd_mode.areset_d1_reg' into 'mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'mcf_inst/mcf_dfl_wr_inst/mcf2awgen_reg_slice_inst/gfwd_mode.areset_d1_reg' into 'mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'mcf_inst/mcf_dfl_rd_inst/s2mm_reg_slice_inst/gfwd_mode.areset_d1_reg' into 'mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'mcf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/gfwd_mode.areset_d1_reg' into 'mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'wdata_rslice1/gfwd_mode.areset_d1_reg' into 'aw_rslice1/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'wdata_rslice2/gfwd_mode.areset_d1_reg' into 'aw_rslice1/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'gen_strb_pipeline_regslice.strt_no_byte_rl/gfwd_mode.areset_d1_reg' into 'aw_rslice1/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'gen_strb_pipeline_regslice.dest_usr_id_rl/gfwd_mode.areset_d1_reg' into 'aw_rslice1/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'gen_tstrb_gte_256.gen_tstrb_lte_512.append_strb_rl/gfwd_mode.areset_d1_reg' into 'aw_rslice1/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'mm2s_out_reg_slice_inst/gfwd_mode.areset_d1_reg' into 'mm2s_in_reg_slice_inst/gfwd_mode.areset_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_v2_0/hdl/common/axic_register_slice.vhd:340]
INFO: [Synth 8-4471] merging register 'inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' into 'inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:622]
INFO: [Synth 8-4471] merging register 'inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' into 'inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:623]
INFO: [Synth 8-4471] merging register 'inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' into 'inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:624]
INFO: [Synth 8-4471] merging register 'inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg' into 'inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:625]
INFO: [Synth 8-4471] merging register 'inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' into 'inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:622]
INFO: [Synth 8-4471] merging register 'inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' into 'inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:623]
INFO: [Synth 8-4471] merging register 'inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' into 'inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:624]
INFO: [Synth 8-4471] merging register 'inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg' into 'inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg' [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:625]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:17 ; elapsed = 00:03:21 . Memory (MB): peak = 714.277 ; gain = 581.176
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:03:17 ; elapsed = 00:03:21 . Memory (MB): peak = 714.277 ; gain = 581.176
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:19 ; elapsed = 00:03:25 . Memory (MB): peak = 715.145 ; gain = 582.043
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:03:19 ; elapsed = 00:03:25 . Memory (MB): peak = 715.145 ; gain = 582.043
Finished Parallel Section  : Time (s): cpu = 00:03:19 ; elapsed = 00:03:25 . Memory (MB): peak = 715.145 ; gain = 582.043
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:30 ; elapsed = 00:03:35 . Memory (MB): peak = 726.641 ; gain = 593.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:31 ; elapsed = 00:03:36 . Memory (MB): peak = 729.059 ; gain = 595.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/gs2mm/s2mm_awgen_rslice1/gfwd_mode.storage_data1_reg[24] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.active_ch_valid_dly_reg[3] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.active_ch_valid_dly_reg[2] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[31] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[30] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[29] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[28] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[27] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[26] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[25] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[24] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[23] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[22] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[21] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[20] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[19] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[18] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[17] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[16] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[15] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[14] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[13] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[12] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[11] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[10] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[9] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[8] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[7] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[6] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[5] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[4] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[3] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[2] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[1] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.rdp_dly_inst/gstage1.q_dly_reg[0] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[31] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[30] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[29] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[28] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[27] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[26] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[25] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[24] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[23] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[22] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[21] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[20] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[19] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[18] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[17] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[16] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[15] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[14] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[13] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[12] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[11] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[10] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[9] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[8] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[7] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[6] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[5] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[4] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[3] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[2] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[1] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gch_idle.wrp_dly_inst/gstage1.q_dly_reg[0] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/gfwd_mode.m_valid_i_reg ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/mcf2awgen_reg_slice_inst/gfwd_mode.storage_data1_reg[0] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/awgen_inst/gen_strb_pipeline_regslice.strt_no_byte_rl/gfwd_mode.m_valid_i_reg ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/awgen_inst/gen_strb_pipeline_regslice.dest_usr_id_rl/gfwd_mode.m_valid_i_reg ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/awgen_inst/wdata_rslice1/gfwd_mode.storage_data1_reg[0] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/garb/ch_req_rgslice/FSM_sequential_gfwd_rev.state_reg[2] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[12] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[11] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[9] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[8] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[7] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[6] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[5] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[4] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[3] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[2] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[1] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[0] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[12] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[11] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[9] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[8] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[7] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_rd_inst/gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst/gin_reg.channel_depth_dly_reg[6] ) is unused and will be removed from module axi_vfifo_ctrl_v2_0__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:34 ; elapsed = 00:03:40 . Memory (MB): peak = 759.297 ; gain = 626.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:34 ; elapsed = 00:03:40 . Memory (MB): peak = 759.297 ; gain = 626.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:35 ; elapsed = 00:03:40 . Memory (MB): peak = 759.297 ; gain = 626.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:36 ; elapsed = 00:03:41 . Memory (MB): peak = 759.297 ; gain = 626.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   124|
|2     |DSP48E1    |    18|
|3     |LUT1       |   127|
|4     |LUT2       |   371|
|5     |LUT3       |   145|
|6     |LUT4       |   406|
|7     |LUT5       |   308|
|8     |LUT6       |   221|
|9     |MUXCY      |    48|
|10    |MUXF7      |    36|
|11    |MUXF8      |    18|
|12    |RAM16X1D   |    12|
|13    |RAM32M     |    78|
|14    |RAM64M     |     1|
|15    |RAMB18E1   |     2|
|16    |RAMB36E1   |    32|
|17    |RAMB36E1_1 |    11|
|18    |RAMB36E1_2 |    11|
|19    |RAMB36E1_3 |     7|
|20    |FDCE       |   196|
|21    |FDPE       |   101|
|22    |FDRE       |  5575|
|23    |FDSE       |    74|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:36 ; elapsed = 00:03:42 . Memory (MB): peak = 759.297 ; gain = 626.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 428 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:03:36 ; elapsed = 00:03:42 . Memory (MB): peak = 759.297 ; gain = 626.195
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_ip.xdc] for cell 'U0'
Finished Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_ip.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 109 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 18 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 78 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
949 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:38 ; elapsed = 00:03:44 . Memory (MB): peak = 762.992 ; gain = 572.824
# rename_ref -prefix_all axi_vfifo_ctrl_0_
INFO: [Coretcl 2-1174] Renamed 480 cell refs.
# write_checkpoint -noxdef axi_vfifo_ctrl_0.dcp
# report_utilization -file axi_vfifo_ctrl_0_utilization_synth.rpt -pb axi_vfifo_ctrl_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 762.992 ; gain = 0.000
# if { [catch {
#   file copy -force D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.runs/axi_vfifo_ctrl_0_synth_1/axi_vfifo_ctrl_0.dcp D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0.dcp
#   write_verilog -force -mode synth_stub D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_stub.v
#   write_vhdl -force -mode synth_stub D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_stub.vhdl
#   write_verilog -force -mode funcsim D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_funcsim.v
#   write_vhdl -force -mode funcsim D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axi_vfifo_ctrl_0/axi_vfifo_ctrl_0_funcsim.vhdl
# } _RESULT ] } { 
#   send_msg_id runtcl-3 error "Unable to successfully create or copy supporting IP files."
#   return -code error
# }
INFO: [Common 17-206] Exiting Vivado at Fri Jun 17 12:44:16 2016...
