Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date              : Tue May  1 19:01:44 2018
| Host              : idea-PC running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file gtx3g_test_clock_utilization_routed.rpt
| Design            : gtx3g_test
| Device            : 7z100i-ffg900
| Speed File        : -2L  PRODUCTION 1.11 2014-09-11
| Temperature Grade : I
---------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Device Cell Placement Summary for Global Clock g1
9. Clock Region Cell Placement per Global Clock: Region X1Y0
10. Clock Region Cell Placement per Global Clock: Region X0Y2

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |       168 |   0 |            0 |      0 |
| BUFIO    |    0 |        32 |   0 |            0 |      0 |
| BUFMR    |    0 |        16 |   0 |            0 |      0 |
| BUFR     |    0 |        32 |   0 |            0 |      0 |
| MMCM     |    0 |         8 |   0 |            0 |      0 |
| PLL      |    0 |         8 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                | Driver Pin                                                        | Net                                                              |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 2 |        1284 |               1 |        6.667 | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK | gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O | gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |                 1 |         540 |               0 |       10.000 | drpclk_in_i                                                                          | gtx3g_exdes_i/DRP_CLK_BUFG/O                                      | gtx3g_exdes_i/drpclk_in_i                                        |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint         | Site               | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                         | Driver Pin                                                                           | Net                                                                                  |
+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
| src0      | g0        | GTXE2_CHANNEL/TXOUTCLK | GTXE2_CHANNEL_X0Y1 | GTXE2_CHANNEL_X0Y1 | X1Y0         |           1 |               0 |               6.667 | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_txoutclk_out |
| src1      | g1        | IBUF/O                 | IOB_X0Y159         | IOB_X0Y159         | X0Y3         |           1 |               0 |              10.000 | drpclk_in_i                                                                          | sysclk_in_IBUF_inst/O                                                                | sysclk_in_IBUF                                                                       |
+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+---------------------------------+---------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                      | Net                       |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+---------------------------------+---------------------------+
| 0        | FDCE/Q          | None       | SLICE_X190Y28/AFF | X1Y0         |          14 |               1 |              |       | simple_uart_inst_1/clk_br_reg/Q | simple_uart_inst_1/clk_br |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+---------------------------------+---------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5200 |    0 |  2050 |    0 |   120 |    0 |    60 |    0 |   160 |
| X1Y0              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    2 |     4 |    0 |     0 |    0 |     0 |    0 |     0 | 1811 |  5100 |  644 |  1950 |    0 |   100 |    0 |    50 |    0 |   140 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5200 |    0 |  2050 |    0 |   120 |    0 |    60 |    0 |   160 |
| X1Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  5100 |    0 |  1950 |    0 |   100 |    0 |    50 |    0 |   140 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5200 |    0 |  2050 |    0 |   120 |    0 |    60 |    0 |   160 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  5100 |    0 |  1950 |    0 |   100 |    0 |    50 |    0 |   140 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5200 |    0 |  2050 |    0 |   120 |    0 |    60 |    0 |   160 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  4950 |    0 |  1900 |    0 |    90 |    0 |    45 |    0 |   140 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5200 |    0 |  2050 |    0 |   120 |    0 |    60 |    0 |   160 |
| X1Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5500 |    0 |  2050 |    0 |   120 |    0 |    60 |    0 |   140 |
| X0Y5              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3300 |    0 |  1450 |    0 |    80 |    0 |    40 |    0 |   120 |
| X1Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5500 |    0 |  2050 |    0 |   120 |    0 |    60 |    0 |   140 |
| X0Y6              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3300 |    0 |  1450 |    0 |    80 |    0 |    40 |    0 |   120 |
| X1Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5500 |    0 |  2050 |    0 |   120 |    0 |    60 |    0 |   140 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y6 |  0 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  1 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  2 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                              |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------+
| g0        | BUFG/O          | n/a               | gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK |       6.667 | {0.000 3.333} |        1276 |        1 |              0 |        2 | gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+
|    | X0 | X1    |
+----+----+-------+
| Y6 |  0 |     0 |
| Y5 |  0 |     0 |
| Y4 |  0 |     0 |
| Y3 |  0 |     0 |
| Y2 |  1 |     0 |
| Y1 |  0 |     0 |
| Y0 |  0 |  1278 |
+----+----+-------+


8. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                       |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------+
| g1        | BUFG/O          | n/a               | drpclk_in_i |      10.000 | {0.000 5.000} |         537 |        0 |              0 |        3 | gtx3g_exdes_i/drpclk_in_i |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y6 |  0 |    0 |
| Y5 |  0 |    0 |
| Y4 |  0 |    0 |
| Y3 |  0 |    0 |
| Y2 |  0 |    0 |
| Y1 |  0 |    0 |
| Y0 |  0 |  540 |
+----+----+------+


9. Clock Region Cell Placement per Global Clock: Region X1Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1278 |               0 | 1260 |     16 |    0 |   0 |  2 |    0 |   0 |       0 | gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT |
| g1        | n/a   | BUFG/O          | None       |         540 |               0 |  537 |      0 |    0 |   0 |  2 |    0 |   0 |       0 | gtx3g_exdes_i/drpclk_in_i                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |           0 |               1 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i]
set_property LOC BUFGCTRL_X0Y1 [get_cells gtx3g_exdes_i/DRP_CLK_BUFG]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y130 [get_cells clk_refdiv_OBUF_inst]

# Location of clock ports
set_property LOC IOB_X0Y159 [get_ports sysclk_in]

# Clock net "gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT" driven by instance "gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT}
add_cells_to_pblock [get_pblocks  {CLKAG_gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=clk_refdiv_OBUF_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT"}]]]
resize_pblock [get_pblocks {CLKAG_gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT1_RXUSRCLK2_OUT}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "gtx3g_exdes_i/drpclk_in_i" driven by instance "gtx3g_exdes_i/DRP_CLK_BUFG" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_gtx3g_exdes_i/drpclk_in_i}
add_cells_to_pblock [get_pblocks  {CLKAG_gtx3g_exdes_i/drpclk_in_i}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="gtx3g_exdes_i/drpclk_in_i"}]]]
resize_pblock [get_pblocks {CLKAG_gtx3g_exdes_i/drpclk_in_i}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
