+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/DIADI[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ENARDEN|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ADDRARDADDR[6]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[3]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[4]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[8]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[4]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ADDRARDADDR[11]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[3]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ADDRARDADDR[14]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ADDRARDADDR[5]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ADDRARDADDR[11]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ADDRARDADDR[1]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[8]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[12]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[14]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[1]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ADDRARDADDR[13]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ADDRARDADDR[4]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ADDRARDADDR[10]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ADDRARDADDR[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[5]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[1]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[3]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ADDRARDADDR[12]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ADDRARDADDR[4]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ADDRARDADDR[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[11]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[9]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[4]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/ADDRARDADDR[9]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[9]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ADDRARDADDR[3]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[13]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[13]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[1]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRARDADDR[11]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ADDRARDADDR[5]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ADDRARDADDR[8]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[6]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[5]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ADDRARDADDR[12]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[10]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[11]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ADDRARDADDR[14]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ADDRARDADDR[10]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[6]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[12]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[3]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[10]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ADDRARDADDR[13]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ADDRARDADDR[6]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[8]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ADDRARDADDR[1]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[13]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRARDADDR[4]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[12]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRARDADDR[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[9]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[14]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[11]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[3]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ADDRARDADDR[3]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ADDRARDADDR[8]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[6]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[5]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[14]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[11]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[10]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[11]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRARDADDR[1]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRARDADDR[13]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ENARDEN|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRARDADDR[5]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[4]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[8]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRARDADDR[14]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[9]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRARDADDR[10]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRARDADDR[6]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRARDADDR[12]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/ADDRARDADDR[9]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[14]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRARDADDR[8]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ENARDEN|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[12]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[1]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[8]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[4]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[14]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[6]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[12]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[13]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[6]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[3]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[11]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[5]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[1]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[5]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[13]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[4]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[4]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[10]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[12]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[9]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[10]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRARDADDR[3]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[3]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[11]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[12]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[9]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[11]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[11]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[8]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[8]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[13]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[11]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[14]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[8]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[9]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[4]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[8]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[1]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[13]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[5]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[3]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[6]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/ENARDEN|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[5]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[14]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ADDRARDADDR[7]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[9]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[10]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[13]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[3]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[2]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[10]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[12]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[1]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[4]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[12]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ADDRARDADDR[9]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[14]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/ADDRARDADDR[11]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[6]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[13]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[1]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[11]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/ADDRARDADDR[8]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[6]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[3]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[9]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[6]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/ADDRARDADDR[1]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[4]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[13]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/ADDRARDADDR[13]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[4]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[14]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[1]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[8]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRARDADDR[9]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[8]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[6]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/ADDRARDADDR[3]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[3]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/ADDRARDADDR[4]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/ADDRARDADDR[14]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[12]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[12]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[14]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[5]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[1]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[5]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[1]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[5]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[14]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[13]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRARDADDR[10]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[6]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/ADDRARDADDR[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[10]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[10]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |              dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[5]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[10]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_5/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |             dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/ADDRARDADDR[15]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ENARDEN|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/WEA[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/WEA[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ENARDEN|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/WEA[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/ENARDEN|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_5/WEA[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/WEA[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/WEA[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ENARDEN|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/WEA[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ENARDEN|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ENARDEN|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/WEA[0]|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ENARDEN|
|   clk_out1_dgn_clk_wiz_0 |   clk_out3_dgn_clk_wiz_0 |                     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ENARDEN|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
