#@ # 
#@ # Running icc_shell Version O-2018.06-SP5-3 for linux64 -- Jun 06, 2019
#@ # Date:   Wed May  8 21:15:13 2024
#@ # Run by: user001@2024-vlsi-22
#@ 

#@ # -- Starting source .synopsys_dc.setup

#@ # Set Designer
#@ set company {ShanghaiTech}
#@ 
#@ # /home/user001/lab6/lab6_code_scripts
#@ set std_path        "/home/user001/vlsi/lab6/lab6_hw_lib/M31_db"
#@ set sram_path       "/home/user001/vlsi/lab6/lab6_hw_lib/db"
#@ set std_max         "M31GPSC900HL055PR_125CSS1P08_cworst_ccs.db"
#@ set std_min         "M31GPSC900HL055PR_N40CFF1P32_cbest_ccs.db"
#@ set sram_min_1024   "mem55lpw1024d16sp_ff1p32vn40c.db"
#@ set sram_max_1024   "mem55lpw1024d16sp_ss1p08v125c.db"
#@ set sram_min_256    "mem55lpw256d16sp_ff1p32vn40c.db"
#@ set sram_max_256    "mem55lpw256d16sp_ss1p08v125c.db"
#@ 
#@ # Set File Direction
#@ set my_lib_path " $sram_path $std_path"
#@ set search_path "$search_path $my_lib_path"
#@ set search_path "$search_path /home/tools/synopsys/syn/O-2018.06-SP5-2/dw/dw01/lib/dw01"
#@ 
#@ set design_dw_lib /home/tools/synopsys/syn/O-2018.06-SP5-2/libraries/syn/dw_foundation.sldb
#@ 
#@ # Define the target logic library, symbol library and link library
#@ set_app_var target_library  "$std_max"
#@ set_app_var link_library "* $sram_max_256 $sram_max_1024 $std_max $design_dw_lib"
#@ set_app_var synthetic_library  "$std_max $design_dw_lib"
#@ set_app_var symbol_library ""
#@ # Synopsys Lib
#@ #
#@ 
#@ 
#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ #  History
#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ 
#@ # history keep 200
#@ 
#@ 
#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ #  Aliases
#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ 
#@ alias h history
#@ alias rc "report_constraint -all_violators"
#@ alias rt report_timing
#@ alias ra report_area
#@ alias rq report_qor
#@ alias page_on {set sh_enable_page_mode true}
#@ alias page_off {set sh_enable_page_mode false}
#@ alias fr "remove_design -designs"
#@ 
#@ 
#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
#@ # Verify Settings
#@ # - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
#@ echo "\n=================================================================="
#@ echo "\nLibrary Settings:"
#@ echo "search_path:             $search_path"
#@ echo "link_library:            $link_library"
#@ echo "target_library:          $target_library"
#@ echo "symbol_library:          $symbol_library"
#@ echo "\n=================================================================="
#@ 
#@ echo "\nI am ready...\n"
#@ 
#@ 
#@ # -- End source .synopsys_dc.setup

source scripts/scripts/icc_setup.tcl
#@ # -- Starting source scripts/scripts/icc_setup.tcl

#@ set topLevel		mmForMLP
#@ set work_path   /home/user001/vlsi/lab6
#@ set mw_verilog		${work_path}/dc_output/${topLevel}_netlist.v
#@ set mw_sdc		${work_path}/dc_output/${topLevel}.sdc
#@ 
#@ 
#@ set report_dir     ./reports
#@ if {![file exists ${report_dir}]} {
#@   exec mkdir ${report_dir}
#@ }
#@ 
#@ 
#@ set mw_design_lib ${topLevel}.mwlib
#@ 
#@ set mw_tech_file ${work_path}/lab6_hw_lib/HL055P_7M6X1T4_RDL.tf
#@ set tluplus_max ${work_path}/lab6_hw_lib/tlup/HLMC_cl055lp_1p7m_1tm4x_rcworst.tlup
#@ set tluplus_min ${work_path}/lab6_hw_lib/tlup/HLMC_cl055lp_1p7m_1tm4x_rcbest.tlup
#@ set tech2itf_map ${work_path}/lab6_hw_lib/tech2itf
#@ 
#@ set mw_phys_refs ""
#@ lappend mw_phys_refs ${work_path}/lab6_hw_lib/mwlib/M31GPSC900HL055PR
#@ lappend mw_phys_refs ${work_path}/lab6_hw_lib/mwlib/mem55lpw128d16sp
#@ 
#@ set link_library "*"
#@ 
#@ lappend link_library ${work_path}/lab6_hw_lib/M31_db/M31GPSC900HL055PR_125CSS1P08_cworst_ccs.db 
#@ set_min_library  ${work_path}/lab6_hw_lib/M31_db/M31GPSC900HL055PR_125CSS1P08_cworst_ccs.db -min_version ${work_path}/lab6_hw_lib/M31_db/M31GPSC900HL055PR_N40CFF1P32_cbest_ccs.db
#@ 
#@ lappend link_library ${work_path}/lab6_hw_lib/SRAM_db/mem55lpw128d16sp_ss1p08v125c.db
#@ set_min_library  ${work_path}/lab6_hw_lib/SRAM_db/mem55lpw128d16sp_ss1p08v125c.db -min_version ${work_path}/lab6_hw_lib/SRAM_db/mem55lpw128d16sp_ff1p32vn40c.db
#@ lappend link_library ${work_path}/lab6_hw_lib/SRAM_db/mem55lpw256d16sp_ss1p08v125c.db
#@ set_min_library  ${work_path}/lab6_hw_lib/SRAM_db/mem55lpw256d16sp_ss1p08v125c.db -min_version ${work_path}/lab6_hw_lib/SRAM_db/mem55lpw256d16sp_ff1p32vn40c.db
#@ lappend link_library ${work_path}/lab6_hw_lib/SRAM_db/mem55lpw1024d16sp_ss1p08v125c.db
#@ set_min_library  ${work_path}/lab6_hw_lib/SRAM_db/mem55lpw1024d16sp_ss1p08v125c.db -min_version ${work_path}/lab6_hw_lib/SRAM_db/mem55lpw1024d16sp_ff1p32vn40c.db
#@ 
#@ 
#@ set target_library ""
#@ lappend target_library ${work_path}/lab6_hw_lib/M31_db/M31GPSC900HL055PR_125CSS1P08_cworst_ccs.db 
#@ 
#@ 
#@ set_tlu_plus_files 	    -tech2itf_map $tech2itf_map 	    -max_tluplus $tluplus_max 	    -min_tluplus $tluplus_min
#@ 
#@ create_mw_lib $mw_design_lib -tech $mw_tech_file -mw_reference_library $mw_phys_refs
#@ set_mw_lib_reference -mw_reference_library $mw_phys_refs $mw_design_lib
#@ #
#@ open_mw_lib $mw_design_lib
#@ #
#@ import_designs -format verilog -top $topLevel -cel START $mw_verilog
#@ 
#@ remove_sdc
#@ source $mw_sdc
#@ # -- Starting source /home/user001/vlsi/lab6/dc_output/mmForMLP.sdc

#@ ###################################################################
#@ 
#@ # Created by write_sdc on Sat May  4 17:49:59 2024
#@ 
#@ ###################################################################
#@ set sdc_version 2.1
#@ 
#@ set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
#@ set_max_fanout 300 [current_design]
#@ set_max_area 0
#@ set_load -pin_load 0.03 [get_ports start_ready]
#@ set_load -pin_load 0.03 [get_ports init_ready]
#@ set_load -pin_load 0.03 [get_ports load_ready]
#@ set_load -pin_load 0.03 [get_ports result_valid]
#@ set_load -pin_load 0.03 [get_ports {result_payload[15]}]
#@ set_load -pin_load 0.03 [get_ports {result_payload[14]}]
#@ set_load -pin_load 0.03 [get_ports {result_payload[13]}]
#@ set_load -pin_load 0.03 [get_ports {result_payload[12]}]
#@ set_load -pin_load 0.03 [get_ports {result_payload[11]}]
#@ set_load -pin_load 0.03 [get_ports {result_payload[10]}]
#@ set_load -pin_load 0.03 [get_ports {result_payload[9]}]
#@ set_load -pin_load 0.03 [get_ports {result_payload[8]}]
#@ set_load -pin_load 0.03 [get_ports {result_payload[7]}]
#@ set_load -pin_load 0.03 [get_ports {result_payload[6]}]
#@ set_load -pin_load 0.03 [get_ports {result_payload[5]}]
#@ set_load -pin_load 0.03 [get_ports {result_payload[4]}]
#@ set_load -pin_load 0.03 [get_ports {result_payload[3]}]
#@ set_load -pin_load 0.03 [get_ports {result_payload[2]}]
#@ set_load -pin_load 0.03 [get_ports {result_payload[1]}]
#@ set_load -pin_load 0.03 [get_ports {result_payload[0]}]
#@ create_clock [get_ports clk]  -name Int_clk  -period 3  -waveform {0 1.5}
#@ set_clock_latency -max 0.25  [get_clocks Int_clk]
#@ set_clock_latency -source -max 0.3  [get_clocks Int_clk]
#@ set_clock_uncertainty -setup 0.5  [get_clocks Int_clk]
#@ set_clock_transition -max -rise 0.08 [get_clocks Int_clk]
#@ set_clock_transition -max -fall 0.08 [get_clocks Int_clk]
#@ set_clock_transition -min -rise 0.08 [get_clocks Int_clk]
#@ set_clock_transition -min -fall 0.08 [get_clocks Int_clk]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports start_valid]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports start_valid]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports init_valid]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports init_valid]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[15]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[15]}]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[14]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[14]}]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[13]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[13]}]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[12]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[12]}]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[11]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[11]}]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[10]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[10]}]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[9]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[9]}]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[8]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[8]}]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[7]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[7]}]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[6]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[6]}]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[5]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[5]}]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[4]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[4]}]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[3]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[3]}]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[2]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[2]}]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[1]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[1]}]
#@ set_input_delay -clock Int_clk  -max 0.9  [get_ports {load_payload[0]}]
#@ set_input_delay -clock Int_clk  -min 0.18  [get_ports {load_payload[0]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports start_ready]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports init_ready]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports load_ready]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports result_valid]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[15]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[14]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[13]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[12]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[11]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[10]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[9]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[8]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[7]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[6]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[5]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[4]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[3]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[2]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[1]}]
#@ set_output_delay -clock Int_clk  -max 1.8  [get_ports {result_payload[0]}]
#@ # -- End source /home/user001/vlsi/lab6/dc_output/mmForMLP.sdc

#@ 
#@ report_ideal_network
#@ remove_ideal_network -all
#@ 
#@ set_max_leakage_power 0 mW
#@ set_max_area 0
#@ 
#@ set_tlu_plus_files 	-max_tluplus $tluplus_max 	-min_tluplus $tluplus_min         -tech2itf_map $tech2itf_map
#@ 
#@ set_timing_derate -late 1.04 -net_delay -cell_delay -data
#@ set_timing_derate -early 0.96 -net_delay -cell_delay -data
#@ 
#@ set_timing_derate -late 1.045 -net_delay -cell_delay -clock
#@ set_timing_derate -early 0.955 -net_delay -cell_delay -clock
#@ 
#@ set_max_transition .32    [current_design]
#@ set_max_fanout     32    [current_design]
#@ set_max_net_length 400.0 [current_design]
#@ 
#@ set_operating_conditions 	-analysis_type bc_wc 	-max_library  ${work_path}/lab6_hw_lib/M31_db/M31GPSC900HL055PR_125CSS1P08_cworst_ccs.db:M31GPSC900HL055PR_125CSS1P08_cworst_ccs 	-max 125CSS1P08 	-min_library  ${work_path}/lab6_hw_lib/M31_db/M31GPSC900HL055PR_N40CFF1P32_cbest_ccs.db:M31GPSC900HL055PR_N40CFF1P32_cbest_ccs 	-min N40CFF1P32
#@ 
#@ 
#@ # -- End source scripts/scripts/icc_setup.tcl

