VPR FPGA Placement and Routing.
Version: 8.1.0-dev+25e723a24-dirty
Revision: 8.0.0-5699-g25e723a24-dirty
Compiled: 2022-07-20T00:22:19
Compiler: GNU 11.2.0 on Linux-5.15.0-1014-azure x86_64
Build Info: Release IPO PGO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
genfasm /home/yatharth/opt/f4pga/xc7/share/f4pga/arch/xc7a50t_test/arch.timing.xml /home/yatharth/gf180_project/Verilog/PUF/build/arty_35/PUF.eblif --device xc7a50t-test --read_rr_graph /home/yatharth/opt/f4pga/xc7/share/f4pga/arch/xc7a50t_test/rr_graph_xc7a50t_test.rr_graph.real.bin --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 500 --router_heap bucket --clock_modeling route --place_delta_delay_matrix_calculation_method dijkstra --place_delay_model delta --router_lookahead extended_map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --acc_fac 0.7 --astar_fac 1.8 --initial_pres_fac 2.828 --pres_fac_mult 1.2 --check_rr_graph off --suppress_warnings noisy_warnings.log,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:calculate_average_switch

Using up to 1 parallel worker(s)

Architecture file: /home/yatharth/opt/f4pga/xc7/share/f4pga/arch/xc7a50t_test/arch.timing.xml
Circuit name: PUF

Loading Architecture Description
Warning 1: Model 'CE_VCC' output port 'VCC' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 2: Model 'SR_GND' output port 'GND' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'NO_FF' input port 'D' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'NO_DRAM' input port 'A' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'RAMB18E1_VPR' input port 'ADDRBTIEHIGH' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'RAMB18E1_VPR' input port 'ADDRATIEHIGH' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RAMB36E1_PRIM' input port 'CASCADEINB' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RAMB36E1_PRIM' input port 'CASCADEINA' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RAMB36E1_PRIM' output port 'CASCADEOUTB' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 10: Model 'RAMB36E1_PRIM' output port 'CASCADEOUTA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'IDELAYE2_VPR' input port 'LDPIPEEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'IDELAYE2_VPR' input port 'IDATAIN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'IDELAYE2_VPR' input port 'DATAIN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'IDELAYE2_VPR' input port 'CNTVALUEIN4' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'IDELAYE2_VPR' input port 'CNTVALUEIN3' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'IDELAYE2_VPR' input port 'CNTVALUEIN2' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'IDELAYE2_VPR' input port 'CNTVALUEIN1' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'IDELAYE2_VPR' input port 'CNTVALUEIN0' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'IDELAYE2_VPR' input port 'CINVCTRL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'IDELAYE2_VPR' output port 'DATAOUT' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 21: Model 'IDELAYE2_VPR' output port 'CNTVALUEOUT4' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 22: Model 'IDELAYE2_VPR' output port 'CNTVALUEOUT3' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 23: Model 'IDELAYE2_VPR' output port 'CNTVALUEOUT2' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 24: Model 'IDELAYE2_VPR' output port 'CNTVALUEOUT1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 25: Model 'IDELAYE2_VPR' output port 'CNTVALUEOUT0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 26: Model 'ISERDESE2_NO_IDELAY_VPR' input port 'SHIFTIN2' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'ISERDESE2_NO_IDELAY_VPR' input port 'SHIFTIN1' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'ISERDESE2_NO_IDELAY_VPR' input port 'DYNCLKSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'ISERDESE2_NO_IDELAY_VPR' input port 'DYNCLKDIVSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'ISERDESE2_NO_IDELAY_VPR' input port 'DYNCLKDIVPSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'ISERDESE2_NO_IDELAY_VPR' output port 'SHIFTOUT2' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 32: Model 'ISERDESE2_NO_IDELAY_VPR' output port 'SHIFTOUT1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 33: Model 'ISERDESE2_IDELAY_VPR' input port 'SHIFTIN2' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'ISERDESE2_IDELAY_VPR' input port 'SHIFTIN1' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'ISERDESE2_IDELAY_VPR' input port 'DYNCLKSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'ISERDESE2_IDELAY_VPR' input port 'DYNCLKDIVSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'ISERDESE2_IDELAY_VPR' input port 'DYNCLKDIVPSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'ISERDESE2_IDELAY_VPR' output port 'SHIFTOUT2' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 39: Model 'ISERDESE2_IDELAY_VPR' output port 'SHIFTOUT1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 40: Model 'IDDR_VPR' input port 'SR' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'OSERDESE2_VPR' input port 'SHIFTIN2' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'OSERDESE2_VPR' input port 'SHIFTIN1' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'OSERDESE2_VPR' input port 'TBYTEIN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'OSERDESE2_VPR' output port 'SHIFTOUT2' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 45: Model 'OSERDESE2_VPR' output port 'SHIFTOUT1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 46: Model 'ODDR_VPR' input port 'SR' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'BUFGCTRL_VPR' input port 'S1' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'BUFGCTRL_VPR' input port 'S0' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'BUFGCTRL_VPR' input port 'IGNORE1' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'BUFGCTRL_VPR' input port 'IGNORE0' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'BUFGCTRL_VPR' input port 'CE1' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'BUFGCTRL_VPR' input port 'CE0' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'PLLE2_ADV_VPR' input port 'PWRDWN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'PLLE2_ADV_VPR' input port 'CLKINSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'MMCME2_ADV_VPR' input port 'TESTIN31' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'MMCME2_ADV_VPR' input port 'TESTIN30' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'MMCME2_ADV_VPR' input port 'TESTIN29' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'MMCME2_ADV_VPR' input port 'TESTIN28' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'MMCME2_ADV_VPR' input port 'TESTIN27' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'MMCME2_ADV_VPR' input port 'TESTIN26' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'MMCME2_ADV_VPR' input port 'TESTIN25' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'MMCME2_ADV_VPR' input port 'TESTIN24' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'MMCME2_ADV_VPR' input port 'TESTIN23' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'MMCME2_ADV_VPR' input port 'TESTIN22' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'MMCME2_ADV_VPR' input port 'TESTIN21' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'MMCME2_ADV_VPR' input port 'TESTIN20' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'MMCME2_ADV_VPR' input port 'TESTIN19' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'MMCME2_ADV_VPR' input port 'TESTIN18' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'MMCME2_ADV_VPR' input port 'TESTIN17' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'MMCME2_ADV_VPR' input port 'TESTIN16' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'MMCME2_ADV_VPR' input port 'TESTIN15' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'MMCME2_ADV_VPR' input port 'TESTIN14' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'MMCME2_ADV_VPR' input port 'TESTIN13' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'MMCME2_ADV_VPR' input port 'TESTIN12' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'MMCME2_ADV_VPR' input port 'TESTIN11' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'MMCME2_ADV_VPR' input port 'TESTIN10' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'MMCME2_ADV_VPR' input port 'TESTIN9' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'MMCME2_ADV_VPR' input port 'TESTIN8' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'MMCME2_ADV_VPR' input port 'TESTIN7' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'MMCME2_ADV_VPR' input port 'TESTIN6' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'MMCME2_ADV_VPR' input port 'TESTIN5' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'MMCME2_ADV_VPR' input port 'TESTIN4' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'MMCME2_ADV_VPR' input port 'TESTIN3' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'MMCME2_ADV_VPR' input port 'TESTIN2' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'MMCME2_ADV_VPR' input port 'TESTIN1' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'MMCME2_ADV_VPR' input port 'TESTIN0' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'MMCME2_ADV_VPR' input port 'PWRDWN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'MMCME2_ADV_VPR' input port 'CLKINSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'MMCME2_ADV_VPR' output port 'TMUXOUT' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 90: Model 'MMCME2_ADV_VPR' output port 'TESTOUT63' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 91: Model 'MMCME2_ADV_VPR' output port 'TESTOUT62' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 92: Model 'MMCME2_ADV_VPR' output port 'TESTOUT61' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 93: Model 'MMCME2_ADV_VPR' output port 'TESTOUT60' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 94: Model 'MMCME2_ADV_VPR' output port 'TESTOUT59' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 95: Model 'MMCME2_ADV_VPR' output port 'TESTOUT58' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 96: Model 'MMCME2_ADV_VPR' output port 'TESTOUT57' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 97: Model 'MMCME2_ADV_VPR' output port 'TESTOUT56' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 98: Model 'MMCME2_ADV_VPR' output port 'TESTOUT55' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 99: Model 'MMCME2_ADV_VPR' output port 'TESTOUT54' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 100: Model 'MMCME2_ADV_VPR' output port 'TESTOUT53' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 101: Model 'MMCME2_ADV_VPR' output port 'TESTOUT52' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 102: Model 'MMCME2_ADV_VPR' output port 'TESTOUT51' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 103: Model 'MMCME2_ADV_VPR' output port 'TESTOUT50' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 104: Model 'MMCME2_ADV_VPR' output port 'TESTOUT49' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 105: Model 'MMCME2_ADV_VPR' output port 'TESTOUT48' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 106: Model 'MMCME2_ADV_VPR' output port 'TESTOUT47' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 107: Model 'MMCME2_ADV_VPR' output port 'TESTOUT46' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 108: Model 'MMCME2_ADV_VPR' output port 'TESTOUT45' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 109: Model 'MMCME2_ADV_VPR' output port 'TESTOUT44' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 110: Model 'MMCME2_ADV_VPR' output port 'TESTOUT43' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 111: Model 'MMCME2_ADV_VPR' output port 'TESTOUT42' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 112: Model 'MMCME2_ADV_VPR' output port 'TESTOUT41' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 113: Model 'MMCME2_ADV_VPR' output port 'TESTOUT40' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 114: Model 'MMCME2_ADV_VPR' output port 'TESTOUT39' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 115: Model 'MMCME2_ADV_VPR' output port 'TESTOUT38' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 116: Model 'MMCME2_ADV_VPR' output port 'TESTOUT37' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'MMCME2_ADV_VPR' output port 'TESTOUT36' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'MMCME2_ADV_VPR' output port 'TESTOUT35' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'MMCME2_ADV_VPR' output port 'TESTOUT34' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'MMCME2_ADV_VPR' output port 'TESTOUT33' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'MMCME2_ADV_VPR' output port 'TESTOUT32' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'MMCME2_ADV_VPR' output port 'TESTOUT31' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'MMCME2_ADV_VPR' output port 'TESTOUT30' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 124: Model 'MMCME2_ADV_VPR' output port 'TESTOUT29' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 125: Model 'MMCME2_ADV_VPR' output port 'TESTOUT28' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 126: Model 'MMCME2_ADV_VPR' output port 'TESTOUT27' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 127: Model 'MMCME2_ADV_VPR' output port 'TESTOUT26' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 128: Model 'MMCME2_ADV_VPR' output port 'TESTOUT25' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 129: Model 'MMCME2_ADV_VPR' output port 'TESTOUT24' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 130: Model 'MMCME2_ADV_VPR' output port 'TESTOUT23' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 131: Model 'MMCME2_ADV_VPR' output port 'TESTOUT22' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 132: Model 'MMCME2_ADV_VPR' output port 'TESTOUT21' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 133: Model 'MMCME2_ADV_VPR' output port 'TESTOUT20' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 134: Model 'MMCME2_ADV_VPR' output port 'TESTOUT19' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 135: Model 'MMCME2_ADV_VPR' output port 'TESTOUT18' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 136: Model 'MMCME2_ADV_VPR' output port 'TESTOUT17' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 137: Model 'MMCME2_ADV_VPR' output port 'TESTOUT16' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 138: Model 'MMCME2_ADV_VPR' output port 'TESTOUT15' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 139: Model 'MMCME2_ADV_VPR' output port 'TESTOUT14' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 140: Model 'MMCME2_ADV_VPR' output port 'TESTOUT13' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 141: Model 'MMCME2_ADV_VPR' output port 'TESTOUT12' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 142: Model 'MMCME2_ADV_VPR' output port 'TESTOUT11' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 143: Model 'MMCME2_ADV_VPR' output port 'TESTOUT10' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 144: Model 'MMCME2_ADV_VPR' output port 'TESTOUT9' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 145: Model 'MMCME2_ADV_VPR' output port 'TESTOUT8' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 146: Model 'MMCME2_ADV_VPR' output port 'TESTOUT7' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 147: Model 'MMCME2_ADV_VPR' output port 'TESTOUT6' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 148: Model 'MMCME2_ADV_VPR' output port 'TESTOUT5' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 149: Model 'MMCME2_ADV_VPR' output port 'TESTOUT4' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 150: Model 'MMCME2_ADV_VPR' output port 'TESTOUT3' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 151: Model 'MMCME2_ADV_VPR' output port 'TESTOUT2' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 152: Model 'MMCME2_ADV_VPR' output port 'TESTOUT1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 153: Model 'MMCME2_ADV_VPR' output port 'TESTOUT0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 154: Model 'MMCME2_ADV_VPR' output port 'CLKFBSTOPPED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 155: Model 'MMCME2_ADV_VPR' output port 'CLKINSTOPPED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 156: Model 'IDELAYCTRL' input port 'RST' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 157: Model 'IDELAYCTRL' output port 'RDY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 158: Model 'GTPE2_COMMON_VPR' input port 'PMARSVD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 159: Model 'GTPE2_COMMON_VPR' input port 'DRPADDR' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 160: Model 'GTPE2_COMMON_VPR' input port 'BGRCALOVRD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 161: Model 'GTPE2_COMMON_VPR' input port 'PLL1REFCLKSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 162: Model 'GTPE2_COMMON_VPR' input port 'PLL0REFCLKSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 163: Model 'GTPE2_COMMON_VPR' input port 'DRPDI' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 164: Model 'GTPE2_COMMON_VPR' input port 'RCALENB' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 165: Model 'GTPE2_COMMON_VPR' input port 'PLL1RESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 166: Model 'GTPE2_COMMON_VPR' input port 'PLL1PD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 167: Model 'GTPE2_COMMON_VPR' input port 'PLL1LOCKEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 168: Model 'GTPE2_COMMON_VPR' input port 'PLL0RESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 169: Model 'GTPE2_COMMON_VPR' input port 'PLL0PD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 170: Model 'GTPE2_COMMON_VPR' input port 'PLL0LOCKEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 171: Model 'GTPE2_COMMON_VPR' input port 'DRPWE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 172: Model 'GTPE2_COMMON_VPR' input port 'DRPEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 173: Model 'GTPE2_COMMON_VPR' input port 'BGRCALOVRDENB' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 174: Model 'GTPE2_COMMON_VPR' input port 'BGPDB' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 175: Model 'GTPE2_COMMON_VPR' input port 'BGMONITORENB' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 176: Model 'GTPE2_COMMON_VPR' input port 'BGBYPASSB' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 177: Model 'GTPE2_COMMON_VPR' output port 'DMONITOROUT' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 178: Model 'GTPE2_COMMON_VPR' output port 'PMARSVDOUT' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 179: Model 'GTPE2_COMMON_VPR' output port 'DRPDO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 180: Model 'GTPE2_COMMON_VPR' output port 'REFCLKOUTMONITOR1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 181: Model 'GTPE2_COMMON_VPR' output port 'REFCLKOUTMONITOR0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 182: Model 'GTPE2_COMMON_VPR' output port 'PLL1REFCLKLOST' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 183: Model 'GTPE2_COMMON_VPR' output port 'PLL1OUTREFCLK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 184: Model 'GTPE2_COMMON_VPR' output port 'PLL1OUTCLK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 185: Model 'GTPE2_COMMON_VPR' output port 'PLL1LOCK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 186: Model 'GTPE2_COMMON_VPR' output port 'PLL1FBCLKLOST' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 187: Model 'GTPE2_COMMON_VPR' output port 'PLL0REFCLKLOST' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 188: Model 'GTPE2_COMMON_VPR' output port 'PLL0OUTREFCLK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 189: Model 'GTPE2_COMMON_VPR' output port 'PLL0OUTCLK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 190: Model 'GTPE2_COMMON_VPR' output port 'PLL0LOCK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 191: Model 'GTPE2_COMMON_VPR' output port 'PLL0FBCLKLOST' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 192: Model 'GTPE2_COMMON_VPR' output port 'DRPRDY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 193: Model 'GTPE2_CHANNEL_VPR' input port 'DRPADDR' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 194: Model 'GTPE2_CHANNEL_VPR' input port 'TXSEQUENCE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 195: Model 'GTPE2_CHANNEL_VPR' input port 'TXMAINCURSOR' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 196: Model 'GTPE2_CHANNEL_VPR' input port 'TXPRECURSOR' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 197: Model 'GTPE2_CHANNEL_VPR' input port 'TXPOSTCURSOR' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 198: Model 'GTPE2_CHANNEL_VPR' input port 'TXPIPPMSTEPSIZE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 199: Model 'GTPE2_CHANNEL_VPR' input port 'TXDIFFCTRL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 200: Model 'GTPE2_CHANNEL_VPR' input port 'TXCHARISK' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 201: Model 'GTPE2_CHANNEL_VPR' input port 'TXCHARDISPVAL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 202: Model 'GTPE2_CHANNEL_VPR' input port 'TXCHARDISPMODE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 203: Model 'GTPE2_CHANNEL_VPR' input port 'TX8B10BBYPASS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 204: Model 'GTPE2_CHANNEL_VPR' input port 'RXOSINTID0' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 205: Model 'GTPE2_CHANNEL_VPR' input port 'RXOSINTCFG' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 206: Model 'GTPE2_CHANNEL_VPR' input port 'RXCHBONDI' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 207: Model 'GTPE2_CHANNEL_VPR' input port 'TXDATA' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 208: Model 'GTPE2_CHANNEL_VPR' input port 'TXRATE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 209: Model 'GTPE2_CHANNEL_VPR' input port 'TXPRBSSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 210: Model 'GTPE2_CHANNEL_VPR' input port 'TXOUTCLKSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 211: Model 'GTPE2_CHANNEL_VPR' input port 'TXMARGIN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 212: Model 'GTPE2_CHANNEL_VPR' input port 'TXHEADER' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 213: Model 'GTPE2_CHANNEL_VPR' input port 'TXBUFDIFFCTRL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 214: Model 'GTPE2_CHANNEL_VPR' input port 'RXRATE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 215: Model 'GTPE2_CHANNEL_VPR' input port 'RXPRBSSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 216: Model 'GTPE2_CHANNEL_VPR' input port 'RXOUTCLKSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 217: Model 'GTPE2_CHANNEL_VPR' input port 'RXCHBONDLEVEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 218: Model 'GTPE2_CHANNEL_VPR' input port 'LOOPBACK' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 219: Model 'GTPE2_CHANNEL_VPR' input port 'TXSYSCLKSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 220: Model 'GTPE2_CHANNEL_VPR' input port 'TXPD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 221: Model 'GTPE2_CHANNEL_VPR' input port 'RXSYSCLKSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 222: Model 'GTPE2_CHANNEL_VPR' input port 'RXPD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 223: Model 'GTPE2_CHANNEL_VPR' input port 'RXELECIDLEMODE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 224: Model 'GTPE2_CHANNEL_VPR' input port 'TSTIN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 225: Model 'GTPE2_CHANNEL_VPR' input port 'PCSRSVDIN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 226: Model 'GTPE2_CHANNEL_VPR' input port 'GTRSVD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 227: Model 'GTPE2_CHANNEL_VPR' input port 'DRPDI' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 228: Model 'GTPE2_CHANNEL_VPR' input port 'RXADAPTSELTEST' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 229: Model 'GTPE2_CHANNEL_VPR' input port 'TXUSERRDY' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 230: Model 'GTPE2_CHANNEL_VPR' input port 'TXSYNCMODE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 231: Model 'GTPE2_CHANNEL_VPR' input port 'TXSYNCIN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 232: Model 'GTPE2_CHANNEL_VPR' input port 'TXSYNCALLIN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 233: Model 'GTPE2_CHANNEL_VPR' input port 'TXSWING' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 234: Model 'GTPE2_CHANNEL_VPR' input port 'TXSTARTSEQ' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 235: Model 'GTPE2_CHANNEL_VPR' input port 'TXRATEMODE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 236: Model 'GTPE2_CHANNEL_VPR' input port 'TXPRECURSORINV' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 237: Model 'GTPE2_CHANNEL_VPR' input port 'TXPRBSFORCEERR' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 238: Model 'GTPE2_CHANNEL_VPR' input port 'TXPOSTCURSORINV' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 239: Model 'GTPE2_CHANNEL_VPR' input port 'TXPOLARITY' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 240: Model 'GTPE2_CHANNEL_VPR' input port 'TXPMARESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 241: Model 'GTPE2_CHANNEL_VPR' input port 'TXPISOPD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 242: Model 'GTPE2_CHANNEL_VPR' input port 'TXPIPPMSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 243: Model 'GTPE2_CHANNEL_VPR' input port 'TXPIPPMPD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 244: Model 'GTPE2_CHANNEL_VPR' input port 'TXPIPPMOVRDEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 245: Model 'GTPE2_CHANNEL_VPR' input port 'TXPIPPMEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 246: Model 'GTPE2_CHANNEL_VPR' input port 'TXPHOVRDEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 247: Model 'GTPE2_CHANNEL_VPR' input port 'TXPHINIT' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 248: Model 'GTPE2_CHANNEL_VPR' input port 'TXPHDLYRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 249: Model 'GTPE2_CHANNEL_VPR' input port 'TXPHDLYPD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 250: Model 'GTPE2_CHANNEL_VPR' input port 'TXPHALIGNEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 251: Model 'GTPE2_CHANNEL_VPR' input port 'TXPHALIGN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 252: Model 'GTPE2_CHANNEL_VPR' input port 'TXPDELECIDLEMODE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 253: Model 'GTPE2_CHANNEL_VPR' input port 'TXPCSRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 254: Model 'GTPE2_CHANNEL_VPR' input port 'TXINHIBIT' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 255: Model 'GTPE2_CHANNEL_VPR' input port 'TXELECIDLE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 256: Model 'GTPE2_CHANNEL_VPR' input port 'TXDLYUPDOWN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 257: Model 'GTPE2_CHANNEL_VPR' input port 'TXDLYSRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 258: Model 'GTPE2_CHANNEL_VPR' input port 'TXDLYOVRDEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 259: Model 'GTPE2_CHANNEL_VPR' input port 'TXDLYHOLD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 260: Model 'GTPE2_CHANNEL_VPR' input port 'TXDLYEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 261: Model 'GTPE2_CHANNEL_VPR' input port 'TXDLYBYPASS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 262: Model 'GTPE2_CHANNEL_VPR' input port 'TXDIFFPD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 263: Model 'GTPE2_CHANNEL_VPR' input port 'TXDETECTRX' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 264: Model 'GTPE2_CHANNEL_VPR' input port 'TXDEEMPH' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 265: Model 'GTPE2_CHANNEL_VPR' input port 'TXCOMWAKE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 266: Model 'GTPE2_CHANNEL_VPR' input port 'TXCOMSAS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 267: Model 'GTPE2_CHANNEL_VPR' input port 'TXCOMINIT' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 268: Model 'GTPE2_CHANNEL_VPR' input port 'TX8B10BEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 269: Model 'GTPE2_CHANNEL_VPR' input port 'SETERRSTATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 270: Model 'GTPE2_CHANNEL_VPR' input port 'RXUSERRDY' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 271: Model 'GTPE2_CHANNEL_VPR' input port 'RXSYNCMODE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 272: Model 'GTPE2_CHANNEL_VPR' input port 'RXSYNCIN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 273: Model 'GTPE2_CHANNEL_VPR' input port 'RXSYNCALLIN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 274: Model 'GTPE2_CHANNEL_VPR' input port 'RXSLIDE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 275: Model 'GTPE2_CHANNEL_VPR' input port 'RXRATEMODE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 276: Model 'GTPE2_CHANNEL_VPR' input port 'RXPRBSCNTRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 277: Model 'GTPE2_CHANNEL_VPR' input port 'RXPOLARITY' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 278: Model 'GTPE2_CHANNEL_VPR' input port 'RXPMARESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 279: Model 'GTPE2_CHANNEL_VPR' input port 'RXPHOVRDEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 280: Model 'GTPE2_CHANNEL_VPR' input port 'RXPHDLYRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 281: Model 'GTPE2_CHANNEL_VPR' input port 'RXPHDLYPD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 282: Model 'GTPE2_CHANNEL_VPR' input port 'RXPHALIGNEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 283: Model 'GTPE2_CHANNEL_VPR' input port 'RXPHALIGN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 284: Model 'GTPE2_CHANNEL_VPR' input port 'RXPCSRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 285: Model 'GTPE2_CHANNEL_VPR' input port 'RXPCOMMAALIGNEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 286: Model 'GTPE2_CHANNEL_VPR' input port 'RXOSOVRDEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 287: Model 'GTPE2_CHANNEL_VPR' input port 'RXOSINTTESTOVRDEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 288: Model 'GTPE2_CHANNEL_VPR' input port 'RXOSINTSTROBE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 289: Model 'GTPE2_CHANNEL_VPR' input port 'RXOSINTPD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 290: Model 'GTPE2_CHANNEL_VPR' input port 'RXOSINTOVRDEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 291: Model 'GTPE2_CHANNEL_VPR' input port 'RXOSINTNTRLEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 292: Model 'GTPE2_CHANNEL_VPR' input port 'RXOSINTHOLD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 293: Model 'GTPE2_CHANNEL_VPR' input port 'RXOSINTEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 294: Model 'GTPE2_CHANNEL_VPR' input port 'RXOSHOLD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 295: Model 'GTPE2_CHANNEL_VPR' input port 'RXOSCALRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 296: Model 'GTPE2_CHANNEL_VPR' input port 'RXOOBRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 297: Model 'GTPE2_CHANNEL_VPR' input port 'RXMCOMMAALIGNEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 298: Model 'GTPE2_CHANNEL_VPR' input port 'RXLPMRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 299: Model 'GTPE2_CHANNEL_VPR' input port 'RXLPMOSINTNTRLEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 300: Model 'GTPE2_CHANNEL_VPR' input port 'RXLPMLFOVRDEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 301: Model 'GTPE2_CHANNEL_VPR' input port 'RXLPMLFHOLD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 302: Model 'GTPE2_CHANNEL_VPR' input port 'RXLPMHFOVRDEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 303: Model 'GTPE2_CHANNEL_VPR' input port 'RXLPMHFHOLD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 304: Model 'GTPE2_CHANNEL_VPR' input port 'RXGEARBOXSLIP' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 305: Model 'GTPE2_CHANNEL_VPR' input port 'RXDLYSRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 306: Model 'GTPE2_CHANNEL_VPR' input port 'RXDLYOVRDEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 307: Model 'GTPE2_CHANNEL_VPR' input port 'RXDLYEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 308: Model 'GTPE2_CHANNEL_VPR' input port 'RXDLYBYPASS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 309: Model 'GTPE2_CHANNEL_VPR' input port 'RXDFEXYDEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 310: Model 'GTPE2_CHANNEL_VPR' input port 'RXDDIEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 311: Model 'GTPE2_CHANNEL_VPR' input port 'RXCOMMADETEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 312: Model 'GTPE2_CHANNEL_VPR' input port 'RXCHBONDSLAVE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 313: Model 'GTPE2_CHANNEL_VPR' input port 'RXCHBONDMASTER' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 314: Model 'GTPE2_CHANNEL_VPR' input port 'RXCHBONDEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 315: Model 'GTPE2_CHANNEL_VPR' input port 'RXCDRRESETRSV' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 316: Model 'GTPE2_CHANNEL_VPR' input port 'RXCDRRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 317: Model 'GTPE2_CHANNEL_VPR' input port 'RXCDROVRDEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 318: Model 'GTPE2_CHANNEL_VPR' input port 'RXCDRHOLD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 319: Model 'GTPE2_CHANNEL_VPR' input port 'RXCDRFREQRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 320: Model 'GTPE2_CHANNEL_VPR' input port 'RXBUFRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 321: Model 'GTPE2_CHANNEL_VPR' input port 'RX8B10BEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 322: Model 'GTPE2_CHANNEL_VPR' input port 'RESETOVRD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 323: Model 'GTPE2_CHANNEL_VPR' input port 'PMARSVDIN4' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 324: Model 'GTPE2_CHANNEL_VPR' input port 'PMARSVDIN3' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 325: Model 'GTPE2_CHANNEL_VPR' input port 'PMARSVDIN2' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 326: Model 'GTPE2_CHANNEL_VPR' input port 'PMARSVDIN1' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 327: Model 'GTPE2_CHANNEL_VPR' input port 'PMARSVDIN0' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 328: Model 'GTPE2_CHANNEL_VPR' input port 'GTTXRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 329: Model 'GTPE2_CHANNEL_VPR' input port 'GTRXRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 330: Model 'GTPE2_CHANNEL_VPR' input port 'GTRESETSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 331: Model 'GTPE2_CHANNEL_VPR' input port 'GTPRXP' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 332: Model 'GTPE2_CHANNEL_VPR' input port 'GTPRXN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 333: Model 'GTPE2_CHANNEL_VPR' input port 'EYESCANTRIGGER' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 334: Model 'GTPE2_CHANNEL_VPR' input port 'EYESCANRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 335: Model 'GTPE2_CHANNEL_VPR' input port 'EYESCANMODE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 336: Model 'GTPE2_CHANNEL_VPR' input port 'DRPWE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 337: Model 'GTPE2_CHANNEL_VPR' input port 'DRPEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 338: Model 'GTPE2_CHANNEL_VPR' input port 'DMONFIFORESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 339: Model 'GTPE2_CHANNEL_VPR' input port 'CFGRESET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 340: Model 'GTPE2_CHANNEL_VPR' output port 'RXPHSLIPMONITOR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 341: Model 'GTPE2_CHANNEL_VPR' output port 'RXPHMONITOR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 342: Model 'GTPE2_CHANNEL_VPR' output port 'RXNOTINTABLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 343: Model 'GTPE2_CHANNEL_VPR' output port 'RXDISPERR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 344: Model 'GTPE2_CHANNEL_VPR' output port 'RXCHBONDO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 345: Model 'GTPE2_CHANNEL_VPR' output port 'RXCHARISK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 346: Model 'GTPE2_CHANNEL_VPR' output port 'RXCHARISCOMMA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 347: Model 'GTPE2_CHANNEL_VPR' output port 'RXDATA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 348: Model 'GTPE2_CHANNEL_VPR' output port 'RXSTATUS' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 349: Model 'GTPE2_CHANNEL_VPR' output port 'RXHEADER' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 350: Model 'GTPE2_CHANNEL_VPR' output port 'RXBUFSTATUS' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 351: Model 'GTPE2_CHANNEL_VPR' output port 'TXBUFSTATUS' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 352: Model 'GTPE2_CHANNEL_VPR' output port 'RXSTARTOFSEQ' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 353: Model 'GTPE2_CHANNEL_VPR' output port 'RXDATAVALID' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 354: Model 'GTPE2_CHANNEL_VPR' output port 'RXCLKCORCNT' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 355: Model 'GTPE2_CHANNEL_VPR' output port 'PCSRSVDOUT' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 356: Model 'GTPE2_CHANNEL_VPR' output port 'DRPDO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 357: Model 'GTPE2_CHANNEL_VPR' output port 'DMONITOROUT' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 358: Model 'GTPE2_CHANNEL_VPR' output port 'TXSYNCOUT' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 359: Model 'GTPE2_CHANNEL_VPR' output port 'TXSYNCDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 360: Model 'GTPE2_CHANNEL_VPR' output port 'TXRESETDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 361: Model 'GTPE2_CHANNEL_VPR' output port 'TXRATEDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 362: Model 'GTPE2_CHANNEL_VPR' output port 'TXPMARESETDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 363: Model 'GTPE2_CHANNEL_VPR' output port 'TXPHINITDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 364: Model 'GTPE2_CHANNEL_VPR' output port 'TXPHALIGNDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 365: Model 'GTPE2_CHANNEL_VPR' output port 'TXOUTCLKPCS' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 366: Model 'GTPE2_CHANNEL_VPR' output port 'TXOUTCLKFABRIC' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 367: Model 'GTPE2_CHANNEL_VPR' output port 'TXOUTCLK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 368: Model 'GTPE2_CHANNEL_VPR' output port 'TXGEARBOXREADY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 369: Model 'GTPE2_CHANNEL_VPR' output port 'TXDLYSRESETDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 370: Model 'GTPE2_CHANNEL_VPR' output port 'TXCOMFINISH' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 371: Model 'GTPE2_CHANNEL_VPR' output port 'RXVALID' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 372: Model 'GTPE2_CHANNEL_VPR' output port 'RXSYNCOUT' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 373: Model 'GTPE2_CHANNEL_VPR' output port 'RXSYNCDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 374: Model 'GTPE2_CHANNEL_VPR' output port 'RXRESETDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 375: Model 'GTPE2_CHANNEL_VPR' output port 'RXRATEDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 376: Model 'GTPE2_CHANNEL_VPR' output port 'RXPRBSERR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 377: Model 'GTPE2_CHANNEL_VPR' output port 'RXPMARESETDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 378: Model 'GTPE2_CHANNEL_VPR' output port 'RXPHALIGNDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 379: Model 'GTPE2_CHANNEL_VPR' output port 'RXOUTCLKPCS' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 380: Model 'GTPE2_CHANNEL_VPR' output port 'RXOUTCLKFABRIC' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 381: Model 'GTPE2_CHANNEL_VPR' output port 'RXOUTCLK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 382: Model 'GTPE2_CHANNEL_VPR' output port 'RXOSINTSTROBESTARTED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 383: Model 'GTPE2_CHANNEL_VPR' output port 'RXOSINTSTROBEDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 384: Model 'GTPE2_CHANNEL_VPR' output port 'RXOSINTSTARTED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 385: Model 'GTPE2_CHANNEL_VPR' output port 'RXOSINTDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 386: Model 'GTPE2_CHANNEL_VPR' output port 'RXHEADERVALID' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 387: Model 'GTPE2_CHANNEL_VPR' output port 'RXELECIDLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 388: Model 'GTPE2_CHANNEL_VPR' output port 'RXDLYSRESETDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 389: Model 'GTPE2_CHANNEL_VPR' output port 'RXCOMWAKEDET' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 390: Model 'GTPE2_CHANNEL_VPR' output port 'RXCOMSASDET' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 391: Model 'GTPE2_CHANNEL_VPR' output port 'RXCOMMADET' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 392: Model 'GTPE2_CHANNEL_VPR' output port 'RXCOMINITDET' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 393: Model 'GTPE2_CHANNEL_VPR' output port 'RXCHANREALIGN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 394: Model 'GTPE2_CHANNEL_VPR' output port 'RXCHANISALIGNED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 395: Model 'GTPE2_CHANNEL_VPR' output port 'RXCHANBONDSEQ' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 396: Model 'GTPE2_CHANNEL_VPR' output port 'RXCDRLOCK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 397: Model 'GTPE2_CHANNEL_VPR' output port 'RXBYTEREALIGN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 398: Model 'GTPE2_CHANNEL_VPR' output port 'RXBYTEISALIGNED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 399: Model 'GTPE2_CHANNEL_VPR' output port 'PMARSVDOUT1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 400: Model 'GTPE2_CHANNEL_VPR' output port 'PMARSVDOUT0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 401: Model 'GTPE2_CHANNEL_VPR' output port 'PHYSTATUS' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 402: Model 'GTPE2_CHANNEL_VPR' output port 'GTPTXP' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 403: Model 'GTPE2_CHANNEL_VPR' output port 'GTPTXN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 404: Model 'GTPE2_CHANNEL_VPR' output port 'EYESCANDATAERROR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 405: Model 'GTPE2_CHANNEL_VPR' output port 'DRPRDY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 406: Model 'IBUFDS_GTE2_VPR' input port 'CEB' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 407: Model 'IBUFDS_GTE2_VPR' output port 'ODIV2' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 408: Model 'IBUFDS_GTE2_VPR' output port 'O' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 409: Model 'IPAD_GTP_VPR' input port 'I' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 410: Model 'IPAD_GTP_VPR' output port 'O' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 411: Model 'OPAD_GTP_VPR' input port 'I' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 412: Model 'OPAD_GTP_VPR' output port 'O' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 413: Model 'PCIE_2_1_VPR' input port 'TRNTSTR' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 414: Model 'PCIE_2_1_VPR' input port 'TRNTSRCRDY' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 415: Model 'PCIE_2_1_VPR' input port 'TRNTSRCDSC' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 416: Model 'PCIE_2_1_VPR' input port 'TRNTSOF' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 417: Model 'PCIE_2_1_VPR' input port 'TRNTREM' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 418: Model 'PCIE_2_1_VPR' input port 'TRNTERRFWD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 419: Model 'PCIE_2_1_VPR' input port 'TRNTEOF' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 420: Model 'PCIE_2_1_VPR' input port 'TRNTECRCGEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 421: Model 'PCIE_2_1_VPR' input port 'TRNTDLLPSRCRDY' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 422: Model 'PCIE_2_1_VPR' input port 'TRNTDLLPDATA' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 423: Model 'PCIE_2_1_VPR' input port 'TRNTD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 424: Model 'PCIE_2_1_VPR' input port 'TRNTCFGGNT' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 425: Model 'PCIE_2_1_VPR' input port 'TRNRNPREQ' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 426: Model 'PCIE_2_1_VPR' input port 'TRNRNPOK' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 427: Model 'PCIE_2_1_VPR' input port 'TRNRFCPRET' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 428: Model 'PCIE_2_1_VPR' input port 'TRNRDSTRDY' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 429: Model 'PCIE_2_1_VPR' input port 'TRNFCSEL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 430: Model 'PCIE_2_1_VPR' input port 'TLRSTN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 431: Model 'PCIE_2_1_VPR' input port 'TL2PPMSUSPENDREQ' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 432: Model 'PCIE_2_1_VPR' input port 'TL2ASPMSUSPENDCREDITCHECK' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 433: Model 'PCIE_2_1_VPR' input port 'SYSRSTN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 434: Model 'PCIE_2_1_VPR' input port 'PLUPSTREAMPREFERDEEMPH' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 435: Model 'PCIE_2_1_VPR' input port 'PLTRANSMITHOTRST' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 436: Model 'PCIE_2_1_VPR' input port 'PLRSTN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 437: Model 'PCIE_2_1_VPR' input port 'PLDOWNSTREAMDEEMPHSOURCE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 438: Model 'PCIE_2_1_VPR' input port 'PLDIRECTEDLTSSMSTALL' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 439: Model 'PCIE_2_1_VPR' input port 'PLDIRECTEDLTSSMNEWVLD' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 440: Model 'PCIE_2_1_VPR' input port 'PLDIRECTEDLTSSMNEW' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 441: Model 'PCIE_2_1_VPR' input port 'PLDIRECTEDLINKWIDTH' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 442: Model 'PCIE_2_1_VPR' input port 'PLDIRECTEDLINKSPEED' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 443: Model 'PCIE_2_1_VPR' input port 'PLDIRECTEDLINKCHANGE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 444: Model 'PCIE_2_1_VPR' input port 'PLDIRECTEDLINKAUTON' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 445: Model 'PCIE_2_1_VPR' input port 'PLDBGMODE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 446: Model 'PCIE_2_1_VPR' input port 'PL2DIRECTEDLSTATE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 447: Model 'PCIE_2_1_VPR' input port 'PIPERX7VALID' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 448: Model 'PCIE_2_1_VPR' input port 'PIPERX7STATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 449: Model 'PCIE_2_1_VPR' input port 'PIPERX7PHYSTATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 450: Model 'PCIE_2_1_VPR' input port 'PIPERX7ELECIDLE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 451: Model 'PCIE_2_1_VPR' input port 'PIPERX7DATA' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 452: Model 'PCIE_2_1_VPR' input port 'PIPERX7CHARISK' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 453: Model 'PCIE_2_1_VPR' input port 'PIPERX7CHANISALIGNED' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 454: Model 'PCIE_2_1_VPR' input port 'PIPERX6VALID' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 455: Model 'PCIE_2_1_VPR' input port 'PIPERX6STATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 456: Model 'PCIE_2_1_VPR' input port 'PIPERX6PHYSTATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 457: Model 'PCIE_2_1_VPR' input port 'PIPERX6ELECIDLE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 458: Model 'PCIE_2_1_VPR' input port 'PIPERX6DATA' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 459: Model 'PCIE_2_1_VPR' input port 'PIPERX6CHARISK' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 460: Model 'PCIE_2_1_VPR' input port 'PIPERX6CHANISALIGNED' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 461: Model 'PCIE_2_1_VPR' input port 'PIPERX5VALID' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 462: Model 'PCIE_2_1_VPR' input port 'PIPERX5STATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 463: Model 'PCIE_2_1_VPR' input port 'PIPERX5PHYSTATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 464: Model 'PCIE_2_1_VPR' input port 'PIPERX5ELECIDLE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 465: Model 'PCIE_2_1_VPR' input port 'PIPERX5DATA' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 466: Model 'PCIE_2_1_VPR' input port 'PIPERX5CHARISK' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 467: Model 'PCIE_2_1_VPR' input port 'PIPERX5CHANISALIGNED' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 468: Model 'PCIE_2_1_VPR' input port 'PIPERX4VALID' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 469: Model 'PCIE_2_1_VPR' input port 'PIPERX4STATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 470: Model 'PCIE_2_1_VPR' input port 'PIPERX4PHYSTATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 471: Model 'PCIE_2_1_VPR' input port 'PIPERX4ELECIDLE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 472: Model 'PCIE_2_1_VPR' input port 'PIPERX4DATA' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 473: Model 'PCIE_2_1_VPR' input port 'PIPERX4CHARISK' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 474: Model 'PCIE_2_1_VPR' input port 'PIPERX4CHANISALIGNED' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 475: Model 'PCIE_2_1_VPR' input port 'PIPERX3VALID' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 476: Model 'PCIE_2_1_VPR' input port 'PIPERX3STATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 477: Model 'PCIE_2_1_VPR' input port 'PIPERX3PHYSTATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 478: Model 'PCIE_2_1_VPR' input port 'PIPERX3ELECIDLE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 479: Model 'PCIE_2_1_VPR' input port 'PIPERX3DATA' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 480: Model 'PCIE_2_1_VPR' input port 'PIPERX3CHARISK' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 481: Model 'PCIE_2_1_VPR' input port 'PIPERX3CHANISALIGNED' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 482: Model 'PCIE_2_1_VPR' input port 'PIPERX2VALID' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 483: Model 'PCIE_2_1_VPR' input port 'PIPERX2STATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 484: Model 'PCIE_2_1_VPR' input port 'PIPERX2PHYSTATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 485: Model 'PCIE_2_1_VPR' input port 'PIPERX2ELECIDLE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 486: Model 'PCIE_2_1_VPR' input port 'PIPERX2DATA' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 487: Model 'PCIE_2_1_VPR' input port 'PIPERX2CHARISK' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 488: Model 'PCIE_2_1_VPR' input port 'PIPERX2CHANISALIGNED' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 489: Model 'PCIE_2_1_VPR' input port 'PIPERX1VALID' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 490: Model 'PCIE_2_1_VPR' input port 'PIPERX1STATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 491: Model 'PCIE_2_1_VPR' input port 'PIPERX1PHYSTATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 492: Model 'PCIE_2_1_VPR' input port 'PIPERX1ELECIDLE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 493: Model 'PCIE_2_1_VPR' input port 'PIPERX1DATA' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 494: Model 'PCIE_2_1_VPR' input port 'PIPERX1CHARISK' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 495: Model 'PCIE_2_1_VPR' input port 'PIPERX1CHANISALIGNED' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 496: Model 'PCIE_2_1_VPR' input port 'PIPERX0VALID' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 497: Model 'PCIE_2_1_VPR' input port 'PIPERX0STATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 498: Model 'PCIE_2_1_VPR' input port 'PIPERX0PHYSTATUS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 499: Model 'PCIE_2_1_VPR' input port 'PIPERX0ELECIDLE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 500: Model 'PCIE_2_1_VPR' input port 'PIPERX0DATA' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 501: Model 'PCIE_2_1_VPR' input port 'PIPERX0CHARISK' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 502: Model 'PCIE_2_1_VPR' input port 'PIPERX0CHANISALIGNED' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 503: Model 'PCIE_2_1_VPR' input port 'MIMTXRDATA' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 504: Model 'PCIE_2_1_VPR' input port 'MIMRXRDATA' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 505: Model 'PCIE_2_1_VPR' input port 'LL2TLPRCV' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 506: Model 'PCIE_2_1_VPR' input port 'LL2SUSPENDNOW' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 507: Model 'PCIE_2_1_VPR' input port 'LL2SENDPMACK' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 508: Model 'PCIE_2_1_VPR' input port 'LL2SENDENTERL23' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 509: Model 'PCIE_2_1_VPR' input port 'LL2SENDENTERL1' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 510: Model 'PCIE_2_1_VPR' input port 'LL2SENDASREQL1' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 511: Model 'PCIE_2_1_VPR' input port 'FUNCLVLRSTN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 512: Model 'PCIE_2_1_VPR' input port 'DRPWE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 513: Model 'PCIE_2_1_VPR' input port 'DRPEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 514: Model 'PCIE_2_1_VPR' input port 'DRPDI' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 515: Model 'PCIE_2_1_VPR' input port 'DRPADDR' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 516: Model 'PCIE_2_1_VPR' input port 'DLRSTN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 517: Model 'PCIE_2_1_VPR' input port 'DBGSUBMODE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 518: Model 'PCIE_2_1_VPR' input port 'DBGMODE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 519: Model 'PCIE_2_1_VPR' input port 'CMSTICKYRSTN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 520: Model 'PCIE_2_1_VPR' input port 'CMRSTN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 521: Model 'PCIE_2_1_VPR' input port 'CFGVENDID' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 522: Model 'PCIE_2_1_VPR' input port 'CFGTRNPENDINGN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 523: Model 'PCIE_2_1_VPR' input port 'CFGSUBSYSVENDID' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 524: Model 'PCIE_2_1_VPR' input port 'CFGSUBSYSID' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 525: Model 'PCIE_2_1_VPR' input port 'CFGREVID' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 526: Model 'PCIE_2_1_VPR' input port 'CFGPORTNUMBER' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 527: Model 'PCIE_2_1_VPR' input port 'CFGPMWAKEN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 528: Model 'PCIE_2_1_VPR' input port 'CFGPMTURNOFFOKN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 529: Model 'PCIE_2_1_VPR' input port 'CFGPMSENDPMETON' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 530: Model 'PCIE_2_1_VPR' input port 'CFGPMHALTASPML1N' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 531: Model 'PCIE_2_1_VPR' input port 'CFGPMHALTASPML0SN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 532: Model 'PCIE_2_1_VPR' input port 'CFGPMFORCESTATEENN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 533: Model 'PCIE_2_1_VPR' input port 'CFGPMFORCESTATE' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 534: Model 'PCIE_2_1_VPR' input port 'CFGPCIECAPINTERRUPTMSGNUM' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 535: Model 'PCIE_2_1_VPR' input port 'CFGMGMTWRRW1CASRWN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 536: Model 'PCIE_2_1_VPR' input port 'CFGMGMTWRREADONLYN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 537: Model 'PCIE_2_1_VPR' input port 'CFGMGMTWRENN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 538: Model 'PCIE_2_1_VPR' input port 'CFGMGMTRDENN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 539: Model 'PCIE_2_1_VPR' input port 'CFGMGMTDWADDR' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 540: Model 'PCIE_2_1_VPR' input port 'CFGMGMTDI' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 541: Model 'PCIE_2_1_VPR' input port 'CFGMGMTBYTEENN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 542: Model 'PCIE_2_1_VPR' input port 'CFGINTERRUPTSTATN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 543: Model 'PCIE_2_1_VPR' input port 'CFGINTERRUPTN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 544: Model 'PCIE_2_1_VPR' input port 'CFGINTERRUPTDI' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 545: Model 'PCIE_2_1_VPR' input port 'CFGINTERRUPTASSERTN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 546: Model 'PCIE_2_1_VPR' input port 'CFGFORCEMPS' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 547: Model 'PCIE_2_1_VPR' input port 'CFGFORCEEXTENDEDSYNCON' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 548: Model 'PCIE_2_1_VPR' input port 'CFGFORCECOMMONCLOCKOFF' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 549: Model 'PCIE_2_1_VPR' input port 'CFGERRURN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 550: Model 'PCIE_2_1_VPR' input port 'CFGERRTLPCPLHEADER' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 551: Model 'PCIE_2_1_VPR' input port 'CFGERRPOSTEDN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 552: Model 'PCIE_2_1_VPR' input port 'CFGERRPOISONEDN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 553: Model 'PCIE_2_1_VPR' input port 'CFGERRNORECOVERYN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 554: Model 'PCIE_2_1_VPR' input port 'CFGERRMCBLOCKEDN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 555: Model 'PCIE_2_1_VPR' input port 'CFGERRMALFORMEDN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 556: Model 'PCIE_2_1_VPR' input port 'CFGERRLOCKEDN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 557: Model 'PCIE_2_1_VPR' input port 'CFGERRINTERNALUNCORN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 558: Model 'PCIE_2_1_VPR' input port 'CFGERRINTERNALCORN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 559: Model 'PCIE_2_1_VPR' input port 'CFGERRECRCN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 560: Model 'PCIE_2_1_VPR' input port 'CFGERRCPLUNEXPECTN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 561: Model 'PCIE_2_1_VPR' input port 'CFGERRCPLTIMEOUTN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 562: Model 'PCIE_2_1_VPR' input port 'CFGERRCPLABORTN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 563: Model 'PCIE_2_1_VPR' input port 'CFGERRCORN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 564: Model 'PCIE_2_1_VPR' input port 'CFGERRATOMICEGRESSBLOCKEDN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 565: Model 'PCIE_2_1_VPR' input port 'CFGERRAERHEADERLOG' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 566: Model 'PCIE_2_1_VPR' input port 'CFGERRACSN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 567: Model 'PCIE_2_1_VPR' input port 'CFGDSN' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 568: Model 'PCIE_2_1_VPR' input port 'CFGDSFUNCTIONNUMBER' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 569: Model 'PCIE_2_1_VPR' input port 'CFGDSDEVICENUMBER' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 570: Model 'PCIE_2_1_VPR' input port 'CFGDSBUSNUMBER' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 571: Model 'PCIE_2_1_VPR' input port 'CFGDEVID' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 572: Model 'PCIE_2_1_VPR' input port 'CFGAERINTERRUPTMSGNUM' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 573: Model 'PCIE_2_1_VPR' output port 'USERRSTN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 574: Model 'PCIE_2_1_VPR' output port 'TRNTERRDROP' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 575: Model 'PCIE_2_1_VPR' output port 'TRNTDSTRDY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 576: Model 'PCIE_2_1_VPR' output port 'TRNTDLLPDSTRDY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 577: Model 'PCIE_2_1_VPR' output port 'TRNTCFGREQ' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 578: Model 'PCIE_2_1_VPR' output port 'TRNTBUFAV' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 579: Model 'PCIE_2_1_VPR' output port 'TRNRSRCRDY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 580: Model 'PCIE_2_1_VPR' output port 'TRNRSRCDSC' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 581: Model 'PCIE_2_1_VPR' output port 'TRNRSOF' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 582: Model 'PCIE_2_1_VPR' output port 'TRNRREM' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 583: Model 'PCIE_2_1_VPR' output port 'TRNRERRFWD' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 584: Model 'PCIE_2_1_VPR' output port 'TRNREOF' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 585: Model 'PCIE_2_1_VPR' output port 'TRNRECRCERR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 586: Model 'PCIE_2_1_VPR' output port 'TRNRDLLPSRCRDY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 587: Model 'PCIE_2_1_VPR' output port 'TRNRDLLPDATA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 588: Model 'PCIE_2_1_VPR' output port 'TRNRD' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 589: Model 'PCIE_2_1_VPR' output port 'TRNRBARHIT' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 590: Model 'PCIE_2_1_VPR' output port 'TRNLNKUP' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 591: Model 'PCIE_2_1_VPR' output port 'TRNFCPH' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 592: Model 'PCIE_2_1_VPR' output port 'TRNFCPD' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 593: Model 'PCIE_2_1_VPR' output port 'TRNFCNPH' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 594: Model 'PCIE_2_1_VPR' output port 'TRNFCNPD' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 595: Model 'PCIE_2_1_VPR' output port 'TRNFCCPLH' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 596: Model 'PCIE_2_1_VPR' output port 'TRNFCCPLD' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 597: Model 'PCIE_2_1_VPR' output port 'TL2PPMSUSPENDOK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 598: Model 'PCIE_2_1_VPR' output port 'TL2ERRRXOVERFLOW' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 599: Model 'PCIE_2_1_VPR' output port 'TL2ERRMALFORMED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 600: Model 'PCIE_2_1_VPR' output port 'TL2ERRHDR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 601: Model 'PCIE_2_1_VPR' output port 'TL2ERRFCPE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 602: Model 'PCIE_2_1_VPR' output port 'TL2ASPMSUSPENDREQ' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 603: Model 'PCIE_2_1_VPR' output port 'TL2ASPMSUSPENDCREDITCHECKOK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 604: Model 'PCIE_2_1_VPR' output port 'RECEIVEDFUNCLVLRSTN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 605: Model 'PCIE_2_1_VPR' output port 'PLTXPMSTATE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 606: Model 'PCIE_2_1_VPR' output port 'PLSELLNKWIDTH' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 607: Model 'PCIE_2_1_VPR' output port 'PLSELLNKRATE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 608: Model 'PCIE_2_1_VPR' output port 'PLRXPMSTATE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 609: Model 'PCIE_2_1_VPR' output port 'PLRECEIVEDHOTRST' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 610: Model 'PCIE_2_1_VPR' output port 'PLPHYLNKUPN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 611: Model 'PCIE_2_1_VPR' output port 'PLLTSSMSTATE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 612: Model 'PCIE_2_1_VPR' output port 'PLLINKUPCFGCAP' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 613: Model 'PCIE_2_1_VPR' output port 'PLLINKPARTNERGEN2SUPPORTED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 614: Model 'PCIE_2_1_VPR' output port 'PLLINKGEN2CAP' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 615: Model 'PCIE_2_1_VPR' output port 'PLLANEREVERSALMODE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 616: Model 'PCIE_2_1_VPR' output port 'PLINITIALLINKWIDTH' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 617: Model 'PCIE_2_1_VPR' output port 'PLDIRECTEDCHANGEDONE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 618: Model 'PCIE_2_1_VPR' output port 'PLDBGVEC' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 619: Model 'PCIE_2_1_VPR' output port 'PL2SUSPENDOK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 620: Model 'PCIE_2_1_VPR' output port 'PL2RXPMSTATE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 621: Model 'PCIE_2_1_VPR' output port 'PL2RXELECIDLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 622: Model 'PCIE_2_1_VPR' output port 'PL2RECOVERY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 623: Model 'PCIE_2_1_VPR' output port 'PL2RECEIVERERR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 624: Model 'PCIE_2_1_VPR' output port 'PL2LINKUP' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 625: Model 'PCIE_2_1_VPR' output port 'PL2L0REQ' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 626: Model 'PCIE_2_1_VPR' output port 'PIPETXRESET' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 627: Model 'PCIE_2_1_VPR' output port 'PIPETXRCVRDET' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 628: Model 'PCIE_2_1_VPR' output port 'PIPETXRATE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 629: Model 'PCIE_2_1_VPR' output port 'PIPETXMARGIN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 630: Model 'PCIE_2_1_VPR' output port 'PIPETXDEEMPH' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 631: Model 'PCIE_2_1_VPR' output port 'PIPETX7POWERDOWN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 632: Model 'PCIE_2_1_VPR' output port 'PIPETX7ELECIDLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 633: Model 'PCIE_2_1_VPR' output port 'PIPETX7DATA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 634: Model 'PCIE_2_1_VPR' output port 'PIPETX7COMPLIANCE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 635: Model 'PCIE_2_1_VPR' output port 'PIPETX7CHARISK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 636: Model 'PCIE_2_1_VPR' output port 'PIPETX6POWERDOWN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 637: Model 'PCIE_2_1_VPR' output port 'PIPETX6ELECIDLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 638: Model 'PCIE_2_1_VPR' output port 'PIPETX6DATA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 639: Model 'PCIE_2_1_VPR' output port 'PIPETX6COMPLIANCE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 640: Model 'PCIE_2_1_VPR' output port 'PIPETX6CHARISK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 641: Model 'PCIE_2_1_VPR' output port 'PIPETX5POWERDOWN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 642: Model 'PCIE_2_1_VPR' output port 'PIPETX5ELECIDLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 643: Model 'PCIE_2_1_VPR' output port 'PIPETX5DATA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 644: Model 'PCIE_2_1_VPR' output port 'PIPETX5COMPLIANCE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 645: Model 'PCIE_2_1_VPR' output port 'PIPETX5CHARISK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 646: Model 'PCIE_2_1_VPR' output port 'PIPETX4POWERDOWN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 647: Model 'PCIE_2_1_VPR' output port 'PIPETX4ELECIDLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 648: Model 'PCIE_2_1_VPR' output port 'PIPETX4DATA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 649: Model 'PCIE_2_1_VPR' output port 'PIPETX4COMPLIANCE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 650: Model 'PCIE_2_1_VPR' output port 'PIPETX4CHARISK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 651: Model 'PCIE_2_1_VPR' output port 'PIPETX3POWERDOWN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 652: Model 'PCIE_2_1_VPR' output port 'PIPETX3ELECIDLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 653: Model 'PCIE_2_1_VPR' output port 'PIPETX3DATA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 654: Model 'PCIE_2_1_VPR' output port 'PIPETX3COMPLIANCE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 655: Model 'PCIE_2_1_VPR' output port 'PIPETX3CHARISK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 656: Model 'PCIE_2_1_VPR' output port 'PIPETX2POWERDOWN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 657: Model 'PCIE_2_1_VPR' output port 'PIPETX2ELECIDLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 658: Model 'PCIE_2_1_VPR' output port 'PIPETX2DATA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 659: Model 'PCIE_2_1_VPR' output port 'PIPETX2COMPLIANCE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 660: Model 'PCIE_2_1_VPR' output port 'PIPETX2CHARISK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 661: Model 'PCIE_2_1_VPR' output port 'PIPETX1POWERDOWN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 662: Model 'PCIE_2_1_VPR' output port 'PIPETX1ELECIDLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 663: Model 'PCIE_2_1_VPR' output port 'PIPETX1DATA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 664: Model 'PCIE_2_1_VPR' output port 'PIPETX1COMPLIANCE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 665: Model 'PCIE_2_1_VPR' output port 'PIPETX1CHARISK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 666: Model 'PCIE_2_1_VPR' output port 'PIPETX0POWERDOWN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 667: Model 'PCIE_2_1_VPR' output port 'PIPETX0ELECIDLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 668: Model 'PCIE_2_1_VPR' output port 'PIPETX0DATA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 669: Model 'PCIE_2_1_VPR' output port 'PIPETX0COMPLIANCE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 670: Model 'PCIE_2_1_VPR' output port 'PIPETX0CHARISK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 671: Model 'PCIE_2_1_VPR' output port 'PIPERX7POLARITY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 672: Model 'PCIE_2_1_VPR' output port 'PIPERX6POLARITY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 673: Model 'PCIE_2_1_VPR' output port 'PIPERX5POLARITY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 674: Model 'PCIE_2_1_VPR' output port 'PIPERX4POLARITY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 675: Model 'PCIE_2_1_VPR' output port 'PIPERX3POLARITY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 676: Model 'PCIE_2_1_VPR' output port 'PIPERX2POLARITY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 677: Model 'PCIE_2_1_VPR' output port 'PIPERX1POLARITY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 678: Model 'PCIE_2_1_VPR' output port 'PIPERX0POLARITY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 679: Model 'PCIE_2_1_VPR' output port 'MIMTXWEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 680: Model 'PCIE_2_1_VPR' output port 'MIMTXWDATA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 681: Model 'PCIE_2_1_VPR' output port 'MIMTXWADDR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 682: Model 'PCIE_2_1_VPR' output port 'MIMTXREN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 683: Model 'PCIE_2_1_VPR' output port 'MIMTXRADDR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 684: Model 'PCIE_2_1_VPR' output port 'MIMRXWEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 685: Model 'PCIE_2_1_VPR' output port 'MIMRXWDATA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 686: Model 'PCIE_2_1_VPR' output port 'MIMRXWADDR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 687: Model 'PCIE_2_1_VPR' output port 'MIMRXREN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 688: Model 'PCIE_2_1_VPR' output port 'MIMRXRADDR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 689: Model 'PCIE_2_1_VPR' output port 'LNKCLKEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 690: Model 'PCIE_2_1_VPR' output port 'LL2TXIDLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 691: Model 'PCIE_2_1_VPR' output port 'LL2TFCINIT2SEQ' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 692: Model 'PCIE_2_1_VPR' output port 'LL2TFCINIT1SEQ' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 693: Model 'PCIE_2_1_VPR' output port 'LL2SUSPENDOK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 694: Model 'PCIE_2_1_VPR' output port 'LL2REPLAYTOERR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 695: Model 'PCIE_2_1_VPR' output port 'LL2REPLAYROERR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 696: Model 'PCIE_2_1_VPR' output port 'LL2RECEIVERERR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 697: Model 'PCIE_2_1_VPR' output port 'LL2PROTOCOLERR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 698: Model 'PCIE_2_1_VPR' output port 'LL2LINKSTATUS' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 699: Model 'PCIE_2_1_VPR' output port 'LL2BADTLPERR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 700: Model 'PCIE_2_1_VPR' output port 'LL2BADDLLPERR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 701: Model 'PCIE_2_1_VPR' output port 'DRPRDY' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 702: Model 'PCIE_2_1_VPR' output port 'DRPDO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 703: Model 'PCIE_2_1_VPR' output port 'DBGVECC' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 704: Model 'PCIE_2_1_VPR' output port 'DBGVECB' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 705: Model 'PCIE_2_1_VPR' output port 'DBGVECA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 706: Model 'PCIE_2_1_VPR' output port 'DBGSCLRK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 707: Model 'PCIE_2_1_VPR' output port 'DBGSCLRJ' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 708: Model 'PCIE_2_1_VPR' output port 'DBGSCLRI' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 709: Model 'PCIE_2_1_VPR' output port 'DBGSCLRH' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 710: Model 'PCIE_2_1_VPR' output port 'DBGSCLRG' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 711: Model 'PCIE_2_1_VPR' output port 'DBGSCLRF' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 712: Model 'PCIE_2_1_VPR' output port 'DBGSCLRE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 713: Model 'PCIE_2_1_VPR' output port 'DBGSCLRD' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 714: Model 'PCIE_2_1_VPR' output port 'DBGSCLRC' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 715: Model 'PCIE_2_1_VPR' output port 'DBGSCLRB' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 716: Model 'PCIE_2_1_VPR' output port 'DBGSCLRA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 717: Model 'PCIE_2_1_VPR' output port 'CFGVCTCVCMAP' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 718: Model 'PCIE_2_1_VPR' output port 'CFGTRANSACTIONTYPE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 719: Model 'PCIE_2_1_VPR' output port 'CFGTRANSACTIONADDR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 720: Model 'PCIE_2_1_VPR' output port 'CFGTRANSACTION' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 721: Model 'PCIE_2_1_VPR' output port 'CFGSLOTCONTROLELECTROMECHILCTLPULSE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 722: Model 'PCIE_2_1_VPR' output port 'CFGROOTCONTROLSYSERRNONFATALERREN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 723: Model 'PCIE_2_1_VPR' output port 'CFGROOTCONTROLSYSERRFATALERREN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 724: Model 'PCIE_2_1_VPR' output port 'CFGROOTCONTROLSYSERRCORRERREN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 725: Model 'PCIE_2_1_VPR' output port 'CFGROOTCONTROLPMEINTEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 726: Model 'PCIE_2_1_VPR' output port 'CFGPMRCVREQACKN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 727: Model 'PCIE_2_1_VPR' output port 'CFGPMRCVENTERL23N' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 728: Model 'PCIE_2_1_VPR' output port 'CFGPMRCVENTERL1N' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 729: Model 'PCIE_2_1_VPR' output port 'CFGPMRCVASREQL1N' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 730: Model 'PCIE_2_1_VPR' output port 'CFGPMCSRPOWERSTATE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 731: Model 'PCIE_2_1_VPR' output port 'CFGPMCSRPMESTATUS' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 732: Model 'PCIE_2_1_VPR' output port 'CFGPMCSRPMEEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 733: Model 'PCIE_2_1_VPR' output port 'CFGPCIELINKSTATE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 734: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDUNLOCK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 735: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDSETSLOTPOWERLIMIT' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 736: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDPMPME' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 737: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDPMETOACK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 738: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDPMETO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 739: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDPMASNAK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 740: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDERRNONFATAL' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 741: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDERRFATAL' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 742: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDERRCOR' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 743: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDDEASSERTINTD' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 744: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDDEASSERTINTC' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 745: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDDEASSERTINTB' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 746: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDDEASSERTINTA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 747: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDASSERTINTD' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 748: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDASSERTINTC' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 749: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDASSERTINTB' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 750: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVEDASSERTINTA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 751: Model 'PCIE_2_1_VPR' output port 'CFGMSGRECEIVED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 752: Model 'PCIE_2_1_VPR' output port 'CFGMSGDATA' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 753: Model 'PCIE_2_1_VPR' output port 'CFGMGMTRDWRDONEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 754: Model 'PCIE_2_1_VPR' output port 'CFGMGMTDO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 755: Model 'PCIE_2_1_VPR' output port 'CFGLINKSTATUSNEGOTIATEDWIDTH' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 756: Model 'PCIE_2_1_VPR' output port 'CFGLINKSTATUSLINKTRAINING' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 757: Model 'PCIE_2_1_VPR' output port 'CFGLINKSTATUSDLLACTIVE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 758: Model 'PCIE_2_1_VPR' output port 'CFGLINKSTATUSCURRENTSPEED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 759: Model 'PCIE_2_1_VPR' output port 'CFGLINKSTATUSBANDWIDTHSTATUS' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 760: Model 'PCIE_2_1_VPR' output port 'CFGLINKSTATUSAUTOBANDWIDTHSTATUS' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 761: Model 'PCIE_2_1_VPR' output port 'CFGLINKCONTROLRETRAINLINK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 762: Model 'PCIE_2_1_VPR' output port 'CFGLINKCONTROLRCB' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 763: Model 'PCIE_2_1_VPR' output port 'CFGLINKCONTROLLINKDISABLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 764: Model 'PCIE_2_1_VPR' output port 'CFGLINKCONTROLHWAUTOWIDTHDIS' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 765: Model 'PCIE_2_1_VPR' output port 'CFGLINKCONTROLEXTENDEDSYNC' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 766: Model 'PCIE_2_1_VPR' output port 'CFGLINKCONTROLCOMMONCLOCK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 767: Model 'PCIE_2_1_VPR' output port 'CFGLINKCONTROLCLOCKPMEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 768: Model 'PCIE_2_1_VPR' output port 'CFGLINKCONTROLBANDWIDTHINTEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 769: Model 'PCIE_2_1_VPR' output port 'CFGLINKCONTROLAUTOBANDWIDTHINTEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 770: Model 'PCIE_2_1_VPR' output port 'CFGLINKCONTROLASPMCONTROL' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 771: Model 'PCIE_2_1_VPR' output port 'CFGINTERRUPTRDYN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 772: Model 'PCIE_2_1_VPR' output port 'CFGINTERRUPTMSIXFM' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 773: Model 'PCIE_2_1_VPR' output port 'CFGINTERRUPTMSIXENABLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 774: Model 'PCIE_2_1_VPR' output port 'CFGINTERRUPTMSIENABLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 775: Model 'PCIE_2_1_VPR' output port 'CFGINTERRUPTMMENABLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 776: Model 'PCIE_2_1_VPR' output port 'CFGINTERRUPTDO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 777: Model 'PCIE_2_1_VPR' output port 'CFGERRCPLRDYN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 778: Model 'PCIE_2_1_VPR' output port 'CFGERRAERHEADERLOGSETN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 779: Model 'PCIE_2_1_VPR' output port 'CFGDEVSTATUSURDETECTED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 780: Model 'PCIE_2_1_VPR' output port 'CFGDEVSTATUSNONFATALERRDETECTED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 781: Model 'PCIE_2_1_VPR' output port 'CFGDEVSTATUSFATALERRDETECTED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 782: Model 'PCIE_2_1_VPR' output port 'CFGDEVSTATUSCORRERRDETECTED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 783: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROLURERRREPORTINGEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 784: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROLPHANTOMEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 785: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROLNOSNOOPEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 786: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROLNONFATALREPORTINGEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 787: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROLMAXREADREQ' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 788: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROLMAXPAYLOAD' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 789: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROLFATALERRREPORTINGEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 790: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROLEXTTAGEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 791: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROLENABLERO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 792: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROLCORRERRREPORTINGEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 793: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROLAUXPOWEREN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 794: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROL2TLPPREFIXBLOCK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 795: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROL2LTREN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 796: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROL2IDOREQEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 797: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROL2IDOCPLEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 798: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROL2CPLTIMEOUTVAL' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 799: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROL2CPLTIMEOUTDIS' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 800: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROL2ATOMICREQUESTEREN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 801: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROL2ATOMICEGRESSBLOCK' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 802: Model 'PCIE_2_1_VPR' output port 'CFGDEVCONTROL2ARIFORWARDEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 803: Model 'PCIE_2_1_VPR' output port 'CFGCOMMANDSERREN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 804: Model 'PCIE_2_1_VPR' output port 'CFGCOMMANDMEMENABLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 805: Model 'PCIE_2_1_VPR' output port 'CFGCOMMANDIOENABLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 806: Model 'PCIE_2_1_VPR' output port 'CFGCOMMANDINTERRUPTDISABLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 807: Model 'PCIE_2_1_VPR' output port 'CFGCOMMANDBUSMASTERENABLE' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 808: Model 'PCIE_2_1_VPR' output port 'CFGBRIDGESERREN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 809: Model 'PCIE_2_1_VPR' output port 'CFGAERROOTERRNONFATALERRREPORTINGEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 810: Model 'PCIE_2_1_VPR' output port 'CFGAERROOTERRNONFATALERRRECEIVED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 811: Model 'PCIE_2_1_VPR' output port 'CFGAERROOTERRFATALERRREPORTINGEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 812: Model 'PCIE_2_1_VPR' output port 'CFGAERROOTERRFATALERRRECEIVED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 813: Model 'PCIE_2_1_VPR' output port 'CFGAERROOTERRCORRERRREPORTINGEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 814: Model 'PCIE_2_1_VPR' output port 'CFGAERROOTERRCORRERRRECEIVED' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 815: Model 'PCIE_2_1_VPR' output port 'CFGAERECRCGENEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 816: Model 'PCIE_2_1_VPR' output port 'CFGAERECRCCHECKEN' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 817: Model 'VCC' output port 'VCC' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 818: Model 'GND' output port 'GND' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 819: <pb_type> 'empty' timing-annotation/<model> mismatch on port 'D' of model '.latch', port is a sequential input but has neither T_setup nor T_hold specified
Warning 820: <pb_type> 'empty' timing-annotation/<model> mismatch on port 'Q' of model '.latch', port is a sequential output but has neither min nor max T_clock_to_Q specified
Loading Architecture Description took 1.08 seconds (max_rss 58.4 MiB, delta_rss +43.3 MiB)

Warning 821: Non-zero switch output capacitance (4e-15) has no effect when switch 'buffer' is used for connection block inputs
Timing analysis: ON
Circuit netlist file: PUF.net
Circuit placement file: PUF.place
Circuit routing file: PUF.route
Circuit SDC file: PUF.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 500
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 500
RouterOpts.check_route: QUICK
RouterOpts.acc_fac: 0.700000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 2.828000
RouterOpts.pres_fac_mult: 1.200000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.800000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: EXTENDED_MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BUCKET_HEAP_APPROXIMATION
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

Building complex block graph
Building complex block graph took 0.05 seconds (max_rss 58.4 MiB, delta_rss +0.0 MiB)
Circuit file: /home/yatharth/gf180_project/Verilog/PUF/build/arty_35/PUF.eblif
Load circuit
Found constant-zero generator '$abc$6701$auto$blifparse.cc:525:parse_blif$7447.T1'
Load circuit took 0.04 seconds (max_rss 58.4 MiB, delta_rss +0.0 MiB)
Clean circuit
Absorbed 1990 LUT buffers
Inferred   19 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    9 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 337
Swept block(s)      : 1
Constant Pins Marked: 28
Clean circuit took 0.00 seconds (max_rss 58.4 MiB, delta_rss +0.0 MiB)
Compress circuit
Compress circuit took 0.00 seconds (max_rss 58.4 MiB, delta_rss +0.0 MiB)
Verify circuit
Verify circuit took 0.00 seconds (max_rss 58.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1404
    .input         :      11
    .output        :       9
    5-LUT          :     647
    CARRY4_VPR     :      96
    CARRY_COUT_PLUG:      80
    CE_VCC         :      16
    FDCE_ZINI      :     368
    GND            :       1
    IBUF_VPR       :      11
    MUXF6          :     146
    OBUFT_VPR      :       9
    T_INV          :       9
    VCC            :       1
  Nets  : 1731
    Avg Fanout:     2.9
    Max Fanout:   400.0
    Min Fanout:     1.0
  Netlist Clocks: 16
Build Timing Graph
Warning 822: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] for netlist clock parallel_scheme.block0.second_mux_out (possibly data used as clock)
Warning 823: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] has been identified as a clock generator
Warning 824: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] has been identified as a clock generator
Warning 825: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] has been identified as a clock generator
Warning 826: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] for netlist clock parallel_scheme.block0.pmc1.clk (possibly data used as clock)
Warning 827: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] has been identified as a clock generator
Warning 828: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] has been identified as a clock generator
Warning 829: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] has been identified as a clock generator
Warning 830: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] for netlist clock parallel_scheme.block1.second_mux_out (possibly data used as clock)
Warning 831: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] has been identified as a clock generator
Warning 832: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] has been identified as a clock generator
Warning 833: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] has been identified as a clock generator
Warning 834: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] for netlist clock parallel_scheme.block1.pmc1.clk (possibly data used as clock)
Warning 835: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] has been identified as a clock generator
Warning 836: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] has been identified as a clock generator
Warning 837: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] has been identified as a clock generator
Warning 838: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] for netlist clock parallel_scheme.block2.second_mux_out (possibly data used as clock)
Warning 839: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] has been identified as a clock generator
Warning 840: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] has been identified as a clock generator
Warning 841: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] has been identified as a clock generator
Warning 842: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] for netlist clock parallel_scheme.block2.pmc1.clk (possibly data used as clock)
Warning 843: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] has been identified as a clock generator
Warning 844: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] has been identified as a clock generator
Warning 845: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] has been identified as a clock generator
Warning 846: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] for netlist clock parallel_scheme.block3.second_mux_out (possibly data used as clock)
Warning 847: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] has been identified as a clock generator
Warning 848: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] has been identified as a clock generator
Warning 849: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] has been identified as a clock generator
Warning 850: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] for netlist clock parallel_scheme.block3.pmc1.clk (possibly data used as clock)
Warning 851: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] has been identified as a clock generator
Warning 852: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] has been identified as a clock generator
Warning 853: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] has been identified as a clock generator
Warning 854: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] for netlist clock parallel_scheme.block4.second_mux_out (possibly data used as clock)
Warning 855: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] has been identified as a clock generator
Warning 856: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] has been identified as a clock generator
Warning 857: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] has been identified as a clock generator
Warning 858: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] for netlist clock parallel_scheme.block4.pmc1.clk (possibly data used as clock)
Warning 859: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] has been identified as a clock generator
Warning 860: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] has been identified as a clock generator
Warning 861: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] has been identified as a clock generator
Warning 862: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] for netlist clock parallel_scheme.block5.second_mux_out (possibly data used as clock)
Warning 863: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] has been identified as a clock generator
Warning 864: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] has been identified as a clock generator
Warning 865: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] has been identified as a clock generator
Warning 866: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] for netlist clock parallel_scheme.block5.pmc1.clk (possibly data used as clock)
Warning 867: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] has been identified as a clock generator
Warning 868: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] has been identified as a clock generator
Warning 869: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] has been identified as a clock generator
Warning 870: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] for netlist clock parallel_scheme.block6.second_mux_out (possibly data used as clock)
Warning 871: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] has been identified as a clock generator
Warning 872: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] has been identified as a clock generator
Warning 873: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] has been identified as a clock generator
Warning 874: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] for netlist clock parallel_scheme.block6.pmc1.clk (possibly data used as clock)
Warning 875: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] has been identified as a clock generator
Warning 876: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] has been identified as a clock generator
Warning 877: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] has been identified as a clock generator
Warning 878: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] for netlist clock parallel_scheme.block7.second_mux_out (possibly data used as clock)
Warning 879: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] has been identified as a clock generator
Warning 880: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] has been identified as a clock generator
Warning 881: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] has been identified as a clock generator
Warning 882: Inferred implicit clock source $abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] for netlist clock parallel_scheme.block7.pmc1.clk (possibly data used as clock)
Warning 883: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.I0[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] has been identified as a clock generator
Warning 884: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.I1[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] has been identified as a clock generator
Warning 885: Timing edge from $abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.S[0] to $abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] will not be created since $abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] has been identified as a clock generator
Warning 886: Detected 264 strongly connected component(s) forming combinational loop(s) in timing graph
Warning 887: Arbitrarily disabling timing graph edge 112 (parallel_scheme.block0.second_ro_inst[0].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[0].second_ro_inst.w14.out[0]) to break combinational loop
Warning 888: Arbitrarily disabling timing graph edge 232 (parallel_scheme.block0.first_ro_inst[0].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[0].first_ro_inst.out.out[0]) to break combinational loop
Warning 889: Arbitrarily disabling timing graph edge 352 (parallel_scheme.block1.second_ro_inst[0].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[0].second_ro_inst.w14.out[0]) to break combinational loop
Warning 890: Arbitrarily disabling timing graph edge 472 (parallel_scheme.block1.first_ro_inst[0].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[0].first_ro_inst.out.out[0]) to break combinational loop
Warning 891: Arbitrarily disabling timing graph edge 592 (parallel_scheme.block2.second_ro_inst[0].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[0].second_ro_inst.w14.out[0]) to break combinational loop
Warning 892: Arbitrarily disabling timing graph edge 712 (parallel_scheme.block2.first_ro_inst[0].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[0].first_ro_inst.out.out[0]) to break combinational loop
Warning 893: Arbitrarily disabling timing graph edge 832 (parallel_scheme.block3.second_ro_inst[0].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[0].second_ro_inst.w14.out[0]) to break combinational loop
Warning 894: Arbitrarily disabling timing graph edge 952 (parallel_scheme.block3.first_ro_inst[0].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[0].first_ro_inst.out.out[0]) to break combinational loop
Warning 895: Arbitrarily disabling timing graph edge 1072 (parallel_scheme.block4.second_ro_inst[0].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[0].second_ro_inst.w14.out[0]) to break combinational loop
Warning 896: Arbitrarily disabling timing graph edge 1192 (parallel_scheme.block4.first_ro_inst[0].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[0].first_ro_inst.out.out[0]) to break combinational loop
Warning 897: Arbitrarily disabling timing graph edge 1312 (parallel_scheme.block5.second_ro_inst[0].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[0].second_ro_inst.w14.out[0]) to break combinational loop
Warning 898: Arbitrarily disabling timing graph edge 1432 (parallel_scheme.block5.first_ro_inst[0].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[0].first_ro_inst.out.out[0]) to break combinational loop
Warning 899: Arbitrarily disabling timing graph edge 1552 (parallel_scheme.block6.second_ro_inst[0].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[0].second_ro_inst.w14.out[0]) to break combinational loop
Warning 900: Arbitrarily disabling timing graph edge 1672 (parallel_scheme.block6.first_ro_inst[0].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[0].first_ro_inst.out.out[0]) to break combinational loop
Warning 901: Arbitrarily disabling timing graph edge 1792 (parallel_scheme.block7.second_ro_inst[0].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[0].second_ro_inst.w14.out[0]) to break combinational loop
Warning 902: Arbitrarily disabling timing graph edge 1912 (parallel_scheme.block7.first_ro_inst[0].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[0].first_ro_inst.out.out[0]) to break combinational loop
Warning 903: Arbitrarily disabling timing graph edge 2032 (parallel_scheme.block7.first_ro_inst[1].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[1].first_ro_inst.out.out[0]) to break combinational loop
Warning 904: Arbitrarily disabling timing graph edge 2034 (parallel_scheme.block7.first_ro_inst[2].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[2].first_ro_inst.out.out[0]) to break combinational loop
Warning 905: Arbitrarily disabling timing graph edge 2036 (parallel_scheme.block7.first_ro_inst[3].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[3].first_ro_inst.out.out[0]) to break combinational loop
Warning 906: Arbitrarily disabling timing graph edge 2038 (parallel_scheme.block7.first_ro_inst[4].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[4].first_ro_inst.out.out[0]) to break combinational loop
Warning 907: Arbitrarily disabling timing graph edge 2040 (parallel_scheme.block7.first_ro_inst[5].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[5].first_ro_inst.out.out[0]) to break combinational loop
Warning 908: Arbitrarily disabling timing graph edge 2042 (parallel_scheme.block7.first_ro_inst[6].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[6].first_ro_inst.out.out[0]) to break combinational loop
Warning 909: Arbitrarily disabling timing graph edge 2044 (parallel_scheme.block7.first_ro_inst[7].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[7].first_ro_inst.out.out[0]) to break combinational loop
Warning 910: Arbitrarily disabling timing graph edge 2046 (parallel_scheme.block7.first_ro_inst[8].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[8].first_ro_inst.out.out[0]) to break combinational loop
Warning 911: Arbitrarily disabling timing graph edge 2048 (parallel_scheme.block7.first_ro_inst[9].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[9].first_ro_inst.out.out[0]) to break combinational loop
Warning 912: Arbitrarily disabling timing graph edge 2050 (parallel_scheme.block7.first_ro_inst[10].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[10].first_ro_inst.out.out[0]) to break combinational loop
Warning 913: Arbitrarily disabling timing graph edge 2052 (parallel_scheme.block7.first_ro_inst[11].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[11].first_ro_inst.out.out[0]) to break combinational loop
Warning 914: Arbitrarily disabling timing graph edge 2054 (parallel_scheme.block7.first_ro_inst[12].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[12].first_ro_inst.out.out[0]) to break combinational loop
Warning 915: Arbitrarily disabling timing graph edge 2056 (parallel_scheme.block7.first_ro_inst[13].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[13].first_ro_inst.out.out[0]) to break combinational loop
Warning 916: Arbitrarily disabling timing graph edge 2058 (parallel_scheme.block7.first_ro_inst[14].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[14].first_ro_inst.out.out[0]) to break combinational loop
Warning 917: Arbitrarily disabling timing graph edge 2060 (parallel_scheme.block7.first_ro_inst[15].first_ro_inst.out.in[0] -> parallel_scheme.block7.first_ro_inst[15].first_ro_inst.out.out[0]) to break combinational loop
Warning 918: Arbitrarily disabling timing graph edge 2062 (parallel_scheme.block7.second_ro_inst[1].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[1].second_ro_inst.w14.out[0]) to break combinational loop
Warning 919: Arbitrarily disabling timing graph edge 2064 (parallel_scheme.block7.second_ro_inst[2].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[2].second_ro_inst.w14.out[0]) to break combinational loop
Warning 920: Arbitrarily disabling timing graph edge 2066 (parallel_scheme.block7.second_ro_inst[3].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[3].second_ro_inst.w14.out[0]) to break combinational loop
Warning 921: Arbitrarily disabling timing graph edge 2068 (parallel_scheme.block7.second_ro_inst[4].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[4].second_ro_inst.w14.out[0]) to break combinational loop
Warning 922: Arbitrarily disabling timing graph edge 2070 (parallel_scheme.block7.second_ro_inst[5].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[5].second_ro_inst.w14.out[0]) to break combinational loop
Warning 923: Arbitrarily disabling timing graph edge 2072 (parallel_scheme.block7.second_ro_inst[6].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[6].second_ro_inst.w14.out[0]) to break combinational loop
Warning 924: Arbitrarily disabling timing graph edge 2074 (parallel_scheme.block7.second_ro_inst[7].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[7].second_ro_inst.w14.out[0]) to break combinational loop
Warning 925: Arbitrarily disabling timing graph edge 2076 (parallel_scheme.block7.second_ro_inst[8].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[8].second_ro_inst.w14.out[0]) to break combinational loop
Warning 926: Arbitrarily disabling timing graph edge 2078 (parallel_scheme.block7.second_ro_inst[9].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[9].second_ro_inst.w14.out[0]) to break combinational loop
Warning 927: Arbitrarily disabling timing graph edge 2080 (parallel_scheme.block7.second_ro_inst[10].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[10].second_ro_inst.w14.out[0]) to break combinational loop
Warning 928: Arbitrarily disabling timing graph edge 2082 (parallel_scheme.block7.second_ro_inst[11].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[11].second_ro_inst.w14.out[0]) to break combinational loop
Warning 929: Arbitrarily disabling timing graph edge 2084 (parallel_scheme.block7.second_ro_inst[12].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[12].second_ro_inst.w14.out[0]) to break combinational loop
Warning 930: Arbitrarily disabling timing graph edge 2086 (parallel_scheme.block7.second_ro_inst[13].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[13].second_ro_inst.w14.out[0]) to break combinational loop
Warning 931: Arbitrarily disabling timing graph edge 2088 (parallel_scheme.block7.second_ro_inst[14].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[14].second_ro_inst.w14.out[0]) to break combinational loop
Warning 932: Arbitrarily disabling timing graph edge 2090 (parallel_scheme.block7.second_ro_inst[15].second_ro_inst.w14.in[0] -> parallel_scheme.block7.second_ro_inst[15].second_ro_inst.w14.out[0]) to break combinational loop
Warning 933: Arbitrarily disabling timing graph edge 2092 (parallel_scheme.block6.first_ro_inst[1].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[1].first_ro_inst.out.out[0]) to break combinational loop
Warning 934: Arbitrarily disabling timing graph edge 2094 (parallel_scheme.block6.first_ro_inst[2].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[2].first_ro_inst.out.out[0]) to break combinational loop
Warning 935: Arbitrarily disabling timing graph edge 2096 (parallel_scheme.block6.first_ro_inst[3].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[3].first_ro_inst.out.out[0]) to break combinational loop
Warning 936: Arbitrarily disabling timing graph edge 2098 (parallel_scheme.block6.first_ro_inst[4].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[4].first_ro_inst.out.out[0]) to break combinational loop
Warning 937: Arbitrarily disabling timing graph edge 2100 (parallel_scheme.block6.first_ro_inst[5].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[5].first_ro_inst.out.out[0]) to break combinational loop
Warning 938: Arbitrarily disabling timing graph edge 2102 (parallel_scheme.block6.first_ro_inst[6].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[6].first_ro_inst.out.out[0]) to break combinational loop
Warning 939: Arbitrarily disabling timing graph edge 2104 (parallel_scheme.block6.first_ro_inst[7].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[7].first_ro_inst.out.out[0]) to break combinational loop
Warning 940: Arbitrarily disabling timing graph edge 2106 (parallel_scheme.block6.first_ro_inst[8].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[8].first_ro_inst.out.out[0]) to break combinational loop
Warning 941: Arbitrarily disabling timing graph edge 2108 (parallel_scheme.block6.first_ro_inst[9].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[9].first_ro_inst.out.out[0]) to break combinational loop
Warning 942: Arbitrarily disabling timing graph edge 2110 (parallel_scheme.block6.first_ro_inst[10].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[10].first_ro_inst.out.out[0]) to break combinational loop
Warning 943: Arbitrarily disabling timing graph edge 2112 (parallel_scheme.block6.first_ro_inst[11].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[11].first_ro_inst.out.out[0]) to break combinational loop
Warning 944: Arbitrarily disabling timing graph edge 2114 (parallel_scheme.block6.first_ro_inst[12].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[12].first_ro_inst.out.out[0]) to break combinational loop
Warning 945: Arbitrarily disabling timing graph edge 2116 (parallel_scheme.block6.first_ro_inst[13].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[13].first_ro_inst.out.out[0]) to break combinational loop
Warning 946: Arbitrarily disabling timing graph edge 2118 (parallel_scheme.block6.first_ro_inst[14].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[14].first_ro_inst.out.out[0]) to break combinational loop
Warning 947: Arbitrarily disabling timing graph edge 2120 (parallel_scheme.block6.first_ro_inst[15].first_ro_inst.out.in[0] -> parallel_scheme.block6.first_ro_inst[15].first_ro_inst.out.out[0]) to break combinational loop
Warning 948: Arbitrarily disabling timing graph edge 2122 (parallel_scheme.block6.second_ro_inst[1].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[1].second_ro_inst.w14.out[0]) to break combinational loop
Warning 949: Arbitrarily disabling timing graph edge 2124 (parallel_scheme.block6.second_ro_inst[2].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[2].second_ro_inst.w14.out[0]) to break combinational loop
Warning 950: Arbitrarily disabling timing graph edge 2126 (parallel_scheme.block6.second_ro_inst[3].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[3].second_ro_inst.w14.out[0]) to break combinational loop
Warning 951: Arbitrarily disabling timing graph edge 2128 (parallel_scheme.block6.second_ro_inst[4].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[4].second_ro_inst.w14.out[0]) to break combinational loop
Warning 952: Arbitrarily disabling timing graph edge 2130 (parallel_scheme.block6.second_ro_inst[5].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[5].second_ro_inst.w14.out[0]) to break combinational loop
Warning 953: Arbitrarily disabling timing graph edge 2132 (parallel_scheme.block6.second_ro_inst[6].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[6].second_ro_inst.w14.out[0]) to break combinational loop
Warning 954: Arbitrarily disabling timing graph edge 2134 (parallel_scheme.block6.second_ro_inst[7].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[7].second_ro_inst.w14.out[0]) to break combinational loop
Warning 955: Arbitrarily disabling timing graph edge 2136 (parallel_scheme.block6.second_ro_inst[8].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[8].second_ro_inst.w14.out[0]) to break combinational loop
Warning 956: Arbitrarily disabling timing graph edge 2138 (parallel_scheme.block6.second_ro_inst[9].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[9].second_ro_inst.w14.out[0]) to break combinational loop
Warning 957: Arbitrarily disabling timing graph edge 2140 (parallel_scheme.block6.second_ro_inst[10].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[10].second_ro_inst.w14.out[0]) to break combinational loop
Warning 958: Arbitrarily disabling timing graph edge 2142 (parallel_scheme.block6.second_ro_inst[11].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[11].second_ro_inst.w14.out[0]) to break combinational loop
Warning 959: Arbitrarily disabling timing graph edge 2144 (parallel_scheme.block6.second_ro_inst[12].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[12].second_ro_inst.w14.out[0]) to break combinational loop
Warning 960: Arbitrarily disabling timing graph edge 2146 (parallel_scheme.block6.second_ro_inst[13].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[13].second_ro_inst.w14.out[0]) to break combinational loop
Warning 961: Arbitrarily disabling timing graph edge 2148 (parallel_scheme.block6.second_ro_inst[14].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[14].second_ro_inst.w14.out[0]) to break combinational loop
Warning 962: Arbitrarily disabling timing graph edge 2150 (parallel_scheme.block6.second_ro_inst[15].second_ro_inst.w14.in[0] -> parallel_scheme.block6.second_ro_inst[15].second_ro_inst.w14.out[0]) to break combinational loop
Warning 963: Arbitrarily disabling timing graph edge 2152 (parallel_scheme.block5.first_ro_inst[1].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[1].first_ro_inst.out.out[0]) to break combinational loop
Warning 964: Arbitrarily disabling timing graph edge 2154 (parallel_scheme.block5.first_ro_inst[2].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[2].first_ro_inst.out.out[0]) to break combinational loop
Warning 965: Arbitrarily disabling timing graph edge 2156 (parallel_scheme.block5.first_ro_inst[3].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[3].first_ro_inst.out.out[0]) to break combinational loop
Warning 966: Arbitrarily disabling timing graph edge 2158 (parallel_scheme.block5.first_ro_inst[4].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[4].first_ro_inst.out.out[0]) to break combinational loop
Warning 967: Arbitrarily disabling timing graph edge 2160 (parallel_scheme.block5.first_ro_inst[5].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[5].first_ro_inst.out.out[0]) to break combinational loop
Warning 968: Arbitrarily disabling timing graph edge 2162 (parallel_scheme.block5.first_ro_inst[6].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[6].first_ro_inst.out.out[0]) to break combinational loop
Warning 969: Arbitrarily disabling timing graph edge 2164 (parallel_scheme.block5.first_ro_inst[7].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[7].first_ro_inst.out.out[0]) to break combinational loop
Warning 970: Arbitrarily disabling timing graph edge 2166 (parallel_scheme.block5.first_ro_inst[8].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[8].first_ro_inst.out.out[0]) to break combinational loop
Warning 971: Arbitrarily disabling timing graph edge 2168 (parallel_scheme.block5.first_ro_inst[9].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[9].first_ro_inst.out.out[0]) to break combinational loop
Warning 972: Arbitrarily disabling timing graph edge 2170 (parallel_scheme.block5.first_ro_inst[10].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[10].first_ro_inst.out.out[0]) to break combinational loop
Warning 973: Arbitrarily disabling timing graph edge 2172 (parallel_scheme.block5.first_ro_inst[11].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[11].first_ro_inst.out.out[0]) to break combinational loop
Warning 974: Arbitrarily disabling timing graph edge 2174 (parallel_scheme.block5.first_ro_inst[12].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[12].first_ro_inst.out.out[0]) to break combinational loop
Warning 975: Arbitrarily disabling timing graph edge 2176 (parallel_scheme.block5.first_ro_inst[13].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[13].first_ro_inst.out.out[0]) to break combinational loop
Warning 976: Arbitrarily disabling timing graph edge 2178 (parallel_scheme.block5.first_ro_inst[14].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[14].first_ro_inst.out.out[0]) to break combinational loop
Warning 977: Arbitrarily disabling timing graph edge 2180 (parallel_scheme.block5.first_ro_inst[15].first_ro_inst.out.in[0] -> parallel_scheme.block5.first_ro_inst[15].first_ro_inst.out.out[0]) to break combinational loop
Warning 978: Arbitrarily disabling timing graph edge 2182 (parallel_scheme.block5.second_ro_inst[1].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[1].second_ro_inst.w14.out[0]) to break combinational loop
Warning 979: Arbitrarily disabling timing graph edge 2184 (parallel_scheme.block5.second_ro_inst[2].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[2].second_ro_inst.w14.out[0]) to break combinational loop
Warning 980: Arbitrarily disabling timing graph edge 2186 (parallel_scheme.block5.second_ro_inst[3].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[3].second_ro_inst.w14.out[0]) to break combinational loop
Warning 981: Arbitrarily disabling timing graph edge 2188 (parallel_scheme.block5.second_ro_inst[4].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[4].second_ro_inst.w14.out[0]) to break combinational loop
Warning 982: Arbitrarily disabling timing graph edge 2190 (parallel_scheme.block5.second_ro_inst[5].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[5].second_ro_inst.w14.out[0]) to break combinational loop
Warning 983: Arbitrarily disabling timing graph edge 2192 (parallel_scheme.block5.second_ro_inst[6].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[6].second_ro_inst.w14.out[0]) to break combinational loop
Warning 984: Arbitrarily disabling timing graph edge 2194 (parallel_scheme.block5.second_ro_inst[7].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[7].second_ro_inst.w14.out[0]) to break combinational loop
Warning 985: Arbitrarily disabling timing graph edge 2196 (parallel_scheme.block5.second_ro_inst[8].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[8].second_ro_inst.w14.out[0]) to break combinational loop
Warning 986: Arbitrarily disabling timing graph edge 2198 (parallel_scheme.block5.second_ro_inst[9].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[9].second_ro_inst.w14.out[0]) to break combinational loop
Warning 987: Arbitrarily disabling timing graph edge 2200 (parallel_scheme.block5.second_ro_inst[10].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[10].second_ro_inst.w14.out[0]) to break combinational loop
Warning 988: Arbitrarily disabling timing graph edge 2202 (parallel_scheme.block5.second_ro_inst[11].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[11].second_ro_inst.w14.out[0]) to break combinational loop
Warning 989: Arbitrarily disabling timing graph edge 2204 (parallel_scheme.block5.second_ro_inst[12].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[12].second_ro_inst.w14.out[0]) to break combinational loop
Warning 990: Arbitrarily disabling timing graph edge 2206 (parallel_scheme.block5.second_ro_inst[13].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[13].second_ro_inst.w14.out[0]) to break combinational loop
Warning 991: Arbitrarily disabling timing graph edge 2208 (parallel_scheme.block5.second_ro_inst[14].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[14].second_ro_inst.w14.out[0]) to break combinational loop
Warning 992: Arbitrarily disabling timing graph edge 2210 (parallel_scheme.block5.second_ro_inst[15].second_ro_inst.w14.in[0] -> parallel_scheme.block5.second_ro_inst[15].second_ro_inst.w14.out[0]) to break combinational loop
Warning 993: Arbitrarily disabling timing graph edge 2212 (parallel_scheme.block4.first_ro_inst[1].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[1].first_ro_inst.out.out[0]) to break combinational loop
Warning 994: Arbitrarily disabling timing graph edge 2214 (parallel_scheme.block4.first_ro_inst[2].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[2].first_ro_inst.out.out[0]) to break combinational loop
Warning 995: Arbitrarily disabling timing graph edge 2216 (parallel_scheme.block4.first_ro_inst[3].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[3].first_ro_inst.out.out[0]) to break combinational loop
Warning 996: Arbitrarily disabling timing graph edge 2218 (parallel_scheme.block4.first_ro_inst[4].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[4].first_ro_inst.out.out[0]) to break combinational loop
Warning 997: Arbitrarily disabling timing graph edge 2220 (parallel_scheme.block4.first_ro_inst[5].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[5].first_ro_inst.out.out[0]) to break combinational loop
Warning 998: Arbitrarily disabling timing graph edge 2222 (parallel_scheme.block4.first_ro_inst[6].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[6].first_ro_inst.out.out[0]) to break combinational loop
Warning 999: Arbitrarily disabling timing graph edge 2224 (parallel_scheme.block4.first_ro_inst[7].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[7].first_ro_inst.out.out[0]) to break combinational loop
Warning 1000: Arbitrarily disabling timing graph edge 2226 (parallel_scheme.block4.first_ro_inst[8].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[8].first_ro_inst.out.out[0]) to break combinational loop
Warning 1001: Arbitrarily disabling timing graph edge 2228 (parallel_scheme.block4.first_ro_inst[9].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[9].first_ro_inst.out.out[0]) to break combinational loop
Warning 1002: Arbitrarily disabling timing graph edge 2230 (parallel_scheme.block4.first_ro_inst[10].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[10].first_ro_inst.out.out[0]) to break combinational loop
Warning 1003: Arbitrarily disabling timing graph edge 2232 (parallel_scheme.block4.first_ro_inst[11].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[11].first_ro_inst.out.out[0]) to break combinational loop
Warning 1004: Arbitrarily disabling timing graph edge 2234 (parallel_scheme.block4.first_ro_inst[12].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[12].first_ro_inst.out.out[0]) to break combinational loop
Warning 1005: Arbitrarily disabling timing graph edge 2236 (parallel_scheme.block4.first_ro_inst[13].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[13].first_ro_inst.out.out[0]) to break combinational loop
Warning 1006: Arbitrarily disabling timing graph edge 2238 (parallel_scheme.block4.first_ro_inst[14].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[14].first_ro_inst.out.out[0]) to break combinational loop
Warning 1007: Arbitrarily disabling timing graph edge 2240 (parallel_scheme.block4.first_ro_inst[15].first_ro_inst.out.in[0] -> parallel_scheme.block4.first_ro_inst[15].first_ro_inst.out.out[0]) to break combinational loop
Warning 1008: Arbitrarily disabling timing graph edge 2242 (parallel_scheme.block4.second_ro_inst[1].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[1].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1009: Arbitrarily disabling timing graph edge 2244 (parallel_scheme.block4.second_ro_inst[2].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[2].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1010: Arbitrarily disabling timing graph edge 2246 (parallel_scheme.block4.second_ro_inst[3].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[3].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1011: Arbitrarily disabling timing graph edge 2248 (parallel_scheme.block4.second_ro_inst[4].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[4].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1012: Arbitrarily disabling timing graph edge 2250 (parallel_scheme.block4.second_ro_inst[5].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[5].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1013: Arbitrarily disabling timing graph edge 2252 (parallel_scheme.block4.second_ro_inst[6].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[6].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1014: Arbitrarily disabling timing graph edge 2254 (parallel_scheme.block4.second_ro_inst[7].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[7].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1015: Arbitrarily disabling timing graph edge 2256 (parallel_scheme.block4.second_ro_inst[8].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[8].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1016: Arbitrarily disabling timing graph edge 2258 (parallel_scheme.block4.second_ro_inst[9].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[9].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1017: Arbitrarily disabling timing graph edge 2260 (parallel_scheme.block4.second_ro_inst[10].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[10].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1018: Arbitrarily disabling timing graph edge 2262 (parallel_scheme.block4.second_ro_inst[11].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[11].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1019: Arbitrarily disabling timing graph edge 2264 (parallel_scheme.block4.second_ro_inst[12].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[12].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1020: Arbitrarily disabling timing graph edge 2266 (parallel_scheme.block4.second_ro_inst[13].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[13].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1021: Arbitrarily disabling timing graph edge 2268 (parallel_scheme.block4.second_ro_inst[14].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[14].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1022: Arbitrarily disabling timing graph edge 2270 (parallel_scheme.block4.second_ro_inst[15].second_ro_inst.w14.in[0] -> parallel_scheme.block4.second_ro_inst[15].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1023: Arbitrarily disabling timing graph edge 2272 (parallel_scheme.block3.first_ro_inst[1].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[1].first_ro_inst.out.out[0]) to break combinational loop
Warning 1024: Arbitrarily disabling timing graph edge 2274 (parallel_scheme.block3.first_ro_inst[2].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[2].first_ro_inst.out.out[0]) to break combinational loop
Warning 1025: Arbitrarily disabling timing graph edge 2276 (parallel_scheme.block3.first_ro_inst[3].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[3].first_ro_inst.out.out[0]) to break combinational loop
Warning 1026: Arbitrarily disabling timing graph edge 2278 (parallel_scheme.block3.first_ro_inst[4].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[4].first_ro_inst.out.out[0]) to break combinational loop
Warning 1027: Arbitrarily disabling timing graph edge 2280 (parallel_scheme.block3.first_ro_inst[5].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[5].first_ro_inst.out.out[0]) to break combinational loop
Warning 1028: Arbitrarily disabling timing graph edge 2282 (parallel_scheme.block3.first_ro_inst[6].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[6].first_ro_inst.out.out[0]) to break combinational loop
Warning 1029: Arbitrarily disabling timing graph edge 2284 (parallel_scheme.block3.first_ro_inst[7].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[7].first_ro_inst.out.out[0]) to break combinational loop
Warning 1030: Arbitrarily disabling timing graph edge 2286 (parallel_scheme.block3.first_ro_inst[8].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[8].first_ro_inst.out.out[0]) to break combinational loop
Warning 1031: Arbitrarily disabling timing graph edge 2288 (parallel_scheme.block3.first_ro_inst[9].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[9].first_ro_inst.out.out[0]) to break combinational loop
Warning 1032: Arbitrarily disabling timing graph edge 2290 (parallel_scheme.block3.first_ro_inst[10].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[10].first_ro_inst.out.out[0]) to break combinational loop
Warning 1033: Arbitrarily disabling timing graph edge 2292 (parallel_scheme.block3.first_ro_inst[11].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[11].first_ro_inst.out.out[0]) to break combinational loop
Warning 1034: Arbitrarily disabling timing graph edge 2294 (parallel_scheme.block3.first_ro_inst[12].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[12].first_ro_inst.out.out[0]) to break combinational loop
Warning 1035: Arbitrarily disabling timing graph edge 2296 (parallel_scheme.block3.first_ro_inst[13].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[13].first_ro_inst.out.out[0]) to break combinational loop
Warning 1036: Arbitrarily disabling timing graph edge 2298 (parallel_scheme.block3.first_ro_inst[14].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[14].first_ro_inst.out.out[0]) to break combinational loop
Warning 1037: Arbitrarily disabling timing graph edge 2300 (parallel_scheme.block3.first_ro_inst[15].first_ro_inst.out.in[0] -> parallel_scheme.block3.first_ro_inst[15].first_ro_inst.out.out[0]) to break combinational loop
Warning 1038: Arbitrarily disabling timing graph edge 2302 (parallel_scheme.block3.second_ro_inst[1].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[1].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1039: Arbitrarily disabling timing graph edge 2304 (parallel_scheme.block3.second_ro_inst[2].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[2].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1040: Arbitrarily disabling timing graph edge 2306 (parallel_scheme.block3.second_ro_inst[3].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[3].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1041: Arbitrarily disabling timing graph edge 2308 (parallel_scheme.block3.second_ro_inst[4].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[4].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1042: Arbitrarily disabling timing graph edge 2310 (parallel_scheme.block3.second_ro_inst[5].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[5].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1043: Arbitrarily disabling timing graph edge 2312 (parallel_scheme.block3.second_ro_inst[6].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[6].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1044: Arbitrarily disabling timing graph edge 2314 (parallel_scheme.block3.second_ro_inst[7].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[7].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1045: Arbitrarily disabling timing graph edge 2316 (parallel_scheme.block3.second_ro_inst[8].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[8].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1046: Arbitrarily disabling timing graph edge 2318 (parallel_scheme.block3.second_ro_inst[9].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[9].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1047: Arbitrarily disabling timing graph edge 2320 (parallel_scheme.block3.second_ro_inst[10].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[10].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1048: Arbitrarily disabling timing graph edge 2322 (parallel_scheme.block3.second_ro_inst[11].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[11].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1049: Arbitrarily disabling timing graph edge 2324 (parallel_scheme.block3.second_ro_inst[12].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[12].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1050: Arbitrarily disabling timing graph edge 2326 (parallel_scheme.block3.second_ro_inst[13].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[13].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1051: Arbitrarily disabling timing graph edge 2328 (parallel_scheme.block3.second_ro_inst[14].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[14].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1052: Arbitrarily disabling timing graph edge 2330 (parallel_scheme.block3.second_ro_inst[15].second_ro_inst.w14.in[0] -> parallel_scheme.block3.second_ro_inst[15].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1053: Arbitrarily disabling timing graph edge 2332 (parallel_scheme.block2.first_ro_inst[1].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[1].first_ro_inst.out.out[0]) to break combinational loop
Warning 1054: Arbitrarily disabling timing graph edge 2334 (parallel_scheme.block2.first_ro_inst[2].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[2].first_ro_inst.out.out[0]) to break combinational loop
Warning 1055: Arbitrarily disabling timing graph edge 2336 (parallel_scheme.block2.first_ro_inst[3].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[3].first_ro_inst.out.out[0]) to break combinational loop
Warning 1056: Arbitrarily disabling timing graph edge 2338 (parallel_scheme.block2.first_ro_inst[4].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[4].first_ro_inst.out.out[0]) to break combinational loop
Warning 1057: Arbitrarily disabling timing graph edge 2340 (parallel_scheme.block2.first_ro_inst[5].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[5].first_ro_inst.out.out[0]) to break combinational loop
Warning 1058: Arbitrarily disabling timing graph edge 2342 (parallel_scheme.block2.first_ro_inst[6].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[6].first_ro_inst.out.out[0]) to break combinational loop
Warning 1059: Arbitrarily disabling timing graph edge 2344 (parallel_scheme.block2.first_ro_inst[7].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[7].first_ro_inst.out.out[0]) to break combinational loop
Warning 1060: Arbitrarily disabling timing graph edge 2346 (parallel_scheme.block2.first_ro_inst[8].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[8].first_ro_inst.out.out[0]) to break combinational loop
Warning 1061: Arbitrarily disabling timing graph edge 2348 (parallel_scheme.block2.first_ro_inst[9].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[9].first_ro_inst.out.out[0]) to break combinational loop
Warning 1062: Arbitrarily disabling timing graph edge 2350 (parallel_scheme.block2.first_ro_inst[10].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[10].first_ro_inst.out.out[0]) to break combinational loop
Warning 1063: Arbitrarily disabling timing graph edge 2352 (parallel_scheme.block2.first_ro_inst[11].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[11].first_ro_inst.out.out[0]) to break combinational loop
Warning 1064: Arbitrarily disabling timing graph edge 2354 (parallel_scheme.block2.first_ro_inst[12].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[12].first_ro_inst.out.out[0]) to break combinational loop
Warning 1065: Arbitrarily disabling timing graph edge 2356 (parallel_scheme.block2.first_ro_inst[13].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[13].first_ro_inst.out.out[0]) to break combinational loop
Warning 1066: Arbitrarily disabling timing graph edge 2358 (parallel_scheme.block2.first_ro_inst[14].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[14].first_ro_inst.out.out[0]) to break combinational loop
Warning 1067: Arbitrarily disabling timing graph edge 2360 (parallel_scheme.block2.first_ro_inst[15].first_ro_inst.out.in[0] -> parallel_scheme.block2.first_ro_inst[15].first_ro_inst.out.out[0]) to break combinational loop
Warning 1068: Arbitrarily disabling timing graph edge 2362 (parallel_scheme.block2.second_ro_inst[1].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[1].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1069: Arbitrarily disabling timing graph edge 2364 (parallel_scheme.block2.second_ro_inst[2].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[2].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1070: Arbitrarily disabling timing graph edge 2366 (parallel_scheme.block2.second_ro_inst[3].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[3].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1071: Arbitrarily disabling timing graph edge 2368 (parallel_scheme.block2.second_ro_inst[4].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[4].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1072: Arbitrarily disabling timing graph edge 2370 (parallel_scheme.block2.second_ro_inst[5].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[5].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1073: Arbitrarily disabling timing graph edge 2372 (parallel_scheme.block2.second_ro_inst[6].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[6].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1074: Arbitrarily disabling timing graph edge 2374 (parallel_scheme.block2.second_ro_inst[7].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[7].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1075: Arbitrarily disabling timing graph edge 2376 (parallel_scheme.block2.second_ro_inst[8].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[8].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1076: Arbitrarily disabling timing graph edge 2378 (parallel_scheme.block2.second_ro_inst[9].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[9].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1077: Arbitrarily disabling timing graph edge 2380 (parallel_scheme.block2.second_ro_inst[10].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[10].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1078: Arbitrarily disabling timing graph edge 2382 (parallel_scheme.block2.second_ro_inst[11].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[11].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1079: Arbitrarily disabling timing graph edge 2384 (parallel_scheme.block2.second_ro_inst[12].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[12].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1080: Arbitrarily disabling timing graph edge 2386 (parallel_scheme.block2.second_ro_inst[13].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[13].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1081: Arbitrarily disabling timing graph edge 2388 (parallel_scheme.block2.second_ro_inst[14].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[14].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1082: Arbitrarily disabling timing graph edge 2390 (parallel_scheme.block2.second_ro_inst[15].second_ro_inst.w14.in[0] -> parallel_scheme.block2.second_ro_inst[15].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1083: Arbitrarily disabling timing graph edge 2392 (parallel_scheme.block1.first_ro_inst[1].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[1].first_ro_inst.out.out[0]) to break combinational loop
Warning 1084: Arbitrarily disabling timing graph edge 2394 (parallel_scheme.block1.first_ro_inst[2].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[2].first_ro_inst.out.out[0]) to break combinational loop
Warning 1085: Arbitrarily disabling timing graph edge 2396 (parallel_scheme.block1.first_ro_inst[3].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[3].first_ro_inst.out.out[0]) to break combinational loop
Warning 1086: Arbitrarily disabling timing graph edge 2398 (parallel_scheme.block1.first_ro_inst[4].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[4].first_ro_inst.out.out[0]) to break combinational loop
Warning 1087: Arbitrarily disabling timing graph edge 2400 (parallel_scheme.block1.first_ro_inst[5].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[5].first_ro_inst.out.out[0]) to break combinational loop
Warning 1088: Arbitrarily disabling timing graph edge 2402 (parallel_scheme.block1.first_ro_inst[6].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[6].first_ro_inst.out.out[0]) to break combinational loop
Warning 1089: Arbitrarily disabling timing graph edge 2404 (parallel_scheme.block1.first_ro_inst[7].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[7].first_ro_inst.out.out[0]) to break combinational loop
Warning 1090: Arbitrarily disabling timing graph edge 2406 (parallel_scheme.block1.first_ro_inst[8].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[8].first_ro_inst.out.out[0]) to break combinational loop
Warning 1091: Arbitrarily disabling timing graph edge 2408 (parallel_scheme.block1.first_ro_inst[9].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[9].first_ro_inst.out.out[0]) to break combinational loop
Warning 1092: Arbitrarily disabling timing graph edge 2410 (parallel_scheme.block1.first_ro_inst[10].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[10].first_ro_inst.out.out[0]) to break combinational loop
Warning 1093: Arbitrarily disabling timing graph edge 2412 (parallel_scheme.block1.first_ro_inst[11].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[11].first_ro_inst.out.out[0]) to break combinational loop
Warning 1094: Arbitrarily disabling timing graph edge 2414 (parallel_scheme.block1.first_ro_inst[12].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[12].first_ro_inst.out.out[0]) to break combinational loop
Warning 1095: Arbitrarily disabling timing graph edge 2416 (parallel_scheme.block1.first_ro_inst[13].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[13].first_ro_inst.out.out[0]) to break combinational loop
Warning 1096: Arbitrarily disabling timing graph edge 2418 (parallel_scheme.block1.first_ro_inst[14].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[14].first_ro_inst.out.out[0]) to break combinational loop
Warning 1097: Arbitrarily disabling timing graph edge 2420 (parallel_scheme.block1.first_ro_inst[15].first_ro_inst.out.in[0] -> parallel_scheme.block1.first_ro_inst[15].first_ro_inst.out.out[0]) to break combinational loop
Warning 1098: Arbitrarily disabling timing graph edge 2422 (parallel_scheme.block1.second_ro_inst[1].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[1].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1099: Arbitrarily disabling timing graph edge 2424 (parallel_scheme.block1.second_ro_inst[2].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[2].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1100: Arbitrarily disabling timing graph edge 2426 (parallel_scheme.block1.second_ro_inst[3].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[3].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1101: Arbitrarily disabling timing graph edge 2428 (parallel_scheme.block1.second_ro_inst[4].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[4].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1102: Arbitrarily disabling timing graph edge 2430 (parallel_scheme.block1.second_ro_inst[5].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[5].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1103: Arbitrarily disabling timing graph edge 2432 (parallel_scheme.block1.second_ro_inst[6].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[6].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1104: Arbitrarily disabling timing graph edge 2434 (parallel_scheme.block1.second_ro_inst[7].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[7].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1105: Arbitrarily disabling timing graph edge 2436 (parallel_scheme.block1.second_ro_inst[8].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[8].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1106: Arbitrarily disabling timing graph edge 2438 (parallel_scheme.block1.second_ro_inst[9].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[9].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1107: Arbitrarily disabling timing graph edge 2440 (parallel_scheme.block1.second_ro_inst[10].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[10].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1108: Arbitrarily disabling timing graph edge 2442 (parallel_scheme.block1.second_ro_inst[11].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[11].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1109: Arbitrarily disabling timing graph edge 2444 (parallel_scheme.block1.second_ro_inst[12].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[12].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1110: Arbitrarily disabling timing graph edge 2446 (parallel_scheme.block1.second_ro_inst[13].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[13].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1111: Arbitrarily disabling timing graph edge 2448 (parallel_scheme.block1.second_ro_inst[14].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[14].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1112: Arbitrarily disabling timing graph edge 2450 (parallel_scheme.block1.second_ro_inst[15].second_ro_inst.w14.in[0] -> parallel_scheme.block1.second_ro_inst[15].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1113: Arbitrarily disabling timing graph edge 2452 (parallel_scheme.block0.first_ro_inst[1].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[1].first_ro_inst.out.out[0]) to break combinational loop
Warning 1114: Arbitrarily disabling timing graph edge 2454 (parallel_scheme.block0.first_ro_inst[2].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[2].first_ro_inst.out.out[0]) to break combinational loop
Warning 1115: Arbitrarily disabling timing graph edge 2456 (parallel_scheme.block0.first_ro_inst[3].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[3].first_ro_inst.out.out[0]) to break combinational loop
Warning 1116: Arbitrarily disabling timing graph edge 2458 (parallel_scheme.block0.first_ro_inst[4].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[4].first_ro_inst.out.out[0]) to break combinational loop
Warning 1117: Arbitrarily disabling timing graph edge 2460 (parallel_scheme.block0.first_ro_inst[5].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[5].first_ro_inst.out.out[0]) to break combinational loop
Warning 1118: Arbitrarily disabling timing graph edge 2462 (parallel_scheme.block0.first_ro_inst[6].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[6].first_ro_inst.out.out[0]) to break combinational loop
Warning 1119: Arbitrarily disabling timing graph edge 2464 (parallel_scheme.block0.first_ro_inst[7].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[7].first_ro_inst.out.out[0]) to break combinational loop
Warning 1120: Arbitrarily disabling timing graph edge 2466 (parallel_scheme.block0.first_ro_inst[8].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[8].first_ro_inst.out.out[0]) to break combinational loop
Warning 1121: Arbitrarily disabling timing graph edge 2468 (parallel_scheme.block0.first_ro_inst[9].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[9].first_ro_inst.out.out[0]) to break combinational loop
Warning 1122: Arbitrarily disabling timing graph edge 2470 (parallel_scheme.block0.first_ro_inst[10].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[10].first_ro_inst.out.out[0]) to break combinational loop
Warning 1123: Arbitrarily disabling timing graph edge 2472 (parallel_scheme.block0.first_ro_inst[11].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[11].first_ro_inst.out.out[0]) to break combinational loop
Warning 1124: Arbitrarily disabling timing graph edge 2474 (parallel_scheme.block0.first_ro_inst[12].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[12].first_ro_inst.out.out[0]) to break combinational loop
Warning 1125: Arbitrarily disabling timing graph edge 2476 (parallel_scheme.block0.first_ro_inst[13].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[13].first_ro_inst.out.out[0]) to break combinational loop
Warning 1126: Arbitrarily disabling timing graph edge 2478 (parallel_scheme.block0.first_ro_inst[14].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[14].first_ro_inst.out.out[0]) to break combinational loop
Warning 1127: Arbitrarily disabling timing graph edge 2480 (parallel_scheme.block0.first_ro_inst[15].first_ro_inst.out.in[0] -> parallel_scheme.block0.first_ro_inst[15].first_ro_inst.out.out[0]) to break combinational loop
Warning 1128: Arbitrarily disabling timing graph edge 2482 (parallel_scheme.block0.second_ro_inst[1].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[1].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1129: Arbitrarily disabling timing graph edge 2484 (parallel_scheme.block0.second_ro_inst[2].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[2].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1130: Arbitrarily disabling timing graph edge 2486 (parallel_scheme.block0.second_ro_inst[3].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[3].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1131: Arbitrarily disabling timing graph edge 2488 (parallel_scheme.block0.second_ro_inst[4].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[4].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1132: Arbitrarily disabling timing graph edge 2490 (parallel_scheme.block0.second_ro_inst[5].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[5].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1133: Arbitrarily disabling timing graph edge 2492 (parallel_scheme.block0.second_ro_inst[6].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[6].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1134: Arbitrarily disabling timing graph edge 2494 (parallel_scheme.block0.second_ro_inst[7].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[7].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1135: Arbitrarily disabling timing graph edge 2496 (parallel_scheme.block0.second_ro_inst[8].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[8].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1136: Arbitrarily disabling timing graph edge 2498 (parallel_scheme.block0.second_ro_inst[9].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[9].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1137: Arbitrarily disabling timing graph edge 2500 (parallel_scheme.block0.second_ro_inst[10].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[10].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1138: Arbitrarily disabling timing graph edge 2502 (parallel_scheme.block0.second_ro_inst[11].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[11].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1139: Arbitrarily disabling timing graph edge 2504 (parallel_scheme.block0.second_ro_inst[12].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[12].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1140: Arbitrarily disabling timing graph edge 2506 (parallel_scheme.block0.second_ro_inst[13].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[13].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1141: Arbitrarily disabling timing graph edge 2508 (parallel_scheme.block0.second_ro_inst[14].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[14].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1142: Arbitrarily disabling timing graph edge 2510 (parallel_scheme.block0.second_ro_inst[15].second_ro_inst.w14.in[0] -> parallel_scheme.block0.second_ro_inst[15].second_ro_inst.w14.out[0]) to break combinational loop
Warning 1143: Arbitrarily disabling timing graph edge 1 (parallel_scheme.block0.arb.cnt1_done.in[1] -> parallel_scheme.block0.arb.cnt1_done.out[0]) to break combinational loop
Warning 1144: Arbitrarily disabling timing graph edge 5 (parallel_scheme.block1.arb.cnt1_done.in[1] -> parallel_scheme.block1.arb.cnt1_done.out[0]) to break combinational loop
Warning 1145: Arbitrarily disabling timing graph edge 9 (parallel_scheme.block2.arb.cnt1_done.in[1] -> parallel_scheme.block2.arb.cnt1_done.out[0]) to break combinational loop
Warning 1146: Arbitrarily disabling timing graph edge 13 (parallel_scheme.block3.arb.cnt1_done.in[1] -> parallel_scheme.block3.arb.cnt1_done.out[0]) to break combinational loop
Warning 1147: Arbitrarily disabling timing graph edge 17 (parallel_scheme.block4.arb.cnt1_done.in[1] -> parallel_scheme.block4.arb.cnt1_done.out[0]) to break combinational loop
Warning 1148: Arbitrarily disabling timing graph edge 21 (parallel_scheme.block5.arb.cnt1_done.in[1] -> parallel_scheme.block5.arb.cnt1_done.out[0]) to break combinational loop
Warning 1149: Arbitrarily disabling timing graph edge 25 (parallel_scheme.block6.arb.cnt1_done.in[1] -> parallel_scheme.block6.arb.cnt1_done.out[0]) to break combinational loop
Warning 1150: Arbitrarily disabling timing graph edge 29 (parallel_scheme.block7.arb.cnt1_done.in[1] -> parallel_scheme.block7.arb.cnt1_done.out[0]) to break combinational loop
  Timing Graph Nodes: 6789
  Timing Graph Edges: 11547
  Timing Graph Levels: 30
Build Timing Graph took 0.01 seconds (max_rss 58.4 MiB, delta_rss +0.0 MiB)
Netlist contains 16 clocks
  Netlist Clock 'parallel_scheme.block0.second_mux_out' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
  Netlist Clock 'parallel_scheme.block0.pmc1.clk' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
  Netlist Clock 'parallel_scheme.block1.second_mux_out' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
  Netlist Clock 'parallel_scheme.block1.pmc1.clk' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
  Netlist Clock 'parallel_scheme.block2.second_mux_out' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
  Netlist Clock 'parallel_scheme.block2.pmc1.clk' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
  Netlist Clock 'parallel_scheme.block3.second_mux_out' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
  Netlist Clock 'parallel_scheme.block3.pmc1.clk' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
  Netlist Clock 'parallel_scheme.block4.second_mux_out' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
  Netlist Clock 'parallel_scheme.block4.pmc1.clk' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
  Netlist Clock 'parallel_scheme.block5.second_mux_out' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
  Netlist Clock 'parallel_scheme.block5.pmc1.clk' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
  Netlist Clock 'parallel_scheme.block6.second_mux_out' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
  Netlist Clock 'parallel_scheme.block6.pmc1.clk' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
  Netlist Clock 'parallel_scheme.block7.second_mux_out' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
  Netlist Clock 'parallel_scheme.block7.pmc1.clk' Fanout: 23 pins (0.3%), 23 blocks (1.6%)
Load Timing Constraints

SDC file 'PUF.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 17 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'parallel_scheme.block0.second_mux_out' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0]'
  Constrained Clock 'parallel_scheme.block0.pmc1.clk' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0]'
  Constrained Clock 'parallel_scheme.block1.second_mux_out' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0]'
  Constrained Clock 'parallel_scheme.block1.pmc1.clk' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0]'
  Constrained Clock 'parallel_scheme.block2.second_mux_out' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0]'
  Constrained Clock 'parallel_scheme.block2.pmc1.clk' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0]'
  Constrained Clock 'parallel_scheme.block3.second_mux_out' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0]'
  Constrained Clock 'parallel_scheme.block3.pmc1.clk' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0]'
  Constrained Clock 'parallel_scheme.block4.second_mux_out' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0]'
  Constrained Clock 'parallel_scheme.block4.pmc1.clk' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0]'
  Constrained Clock 'parallel_scheme.block5.second_mux_out' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0]'
  Constrained Clock 'parallel_scheme.block5.pmc1.clk' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0]'
  Constrained Clock 'parallel_scheme.block6.second_mux_out' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0]'
  Constrained Clock 'parallel_scheme.block6.pmc1.clk' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0]'
  Constrained Clock 'parallel_scheme.block7.second_mux_out' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0]'
  Constrained Clock 'parallel_scheme.block7.pmc1.clk' Source: '$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0]'

Load Timing Constraints took 0.00 seconds (max_rss 58.4 MiB, delta_rss +0.0 MiB)
Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'PUF.net'.
Detected 18 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.139033 seconds).
Load packing took 0.14 seconds (max_rss 102.4 MiB, delta_rss +44.0 MiB)
Warning 1151: Netlist contains 0 global net to non-global architecture pin connections
Warning 1152: Logic block #204 ($false) has only 1 output pin '$false.GND[0]'. It may be a constant generator.
Warning 1153: Logic block #205 ($true) has only 1 output pin '$true.VCC[0]'. It may be a constant generator.

Pb types usage...
  BLK-TL-SLICEL              : 184
   SLICEL0                   : 184
    COMMON_LUT_AND_F78MUX    : 123
     ALUT                    : 91
      A5LUT                  : 166
       lut                   : 166
      F6MUX                  : 73
     BLUT                    : 91
      B5LUT                  : 166
       lut                   : 166
     CLUT                    : 91
      C5LUT                  : 166
       lut                   : 166
      F6MUX                  : 73
     DLUT                    : 75
      D5LUT                  : 149
       lut                   : 149
    COMMON_SLICE             : 112
     CARRY4_VPR              : 96
     CARRY_COUT_PLUG         : 80
     CEUSEDMUX               : 16
      CE_VCC                 : 16
     SLICE_FF                : 96
      FF_FDPE_or_FDCE        : 144
       FDCE                  : 144
      REG_FDPE_or_FDCE       : 224
       FDCE                  : 224
  BLK-TL-IOPAD               : 20
   IOB33                     : 20
    IOB33_MODES              : 20
     IBUF_VPR                : 11
     inpad                   : 11
     OBUFT_VPR               : 9
     outpad                  : 9
   OLOGICE3                  : 9
    OLOGIC_TFF               : 9
     T_INV                   : 9
  SYN-VCC                    : 1
   VCC                       : 1
  SYN-GND                    : 1
   GND                       : 1

Create Device
# Build Device Grid
FPGA sized to 117 x 162: 18954 grid tiles (xc7a50t-test)

Resource usage...
	Netlist
		184	blocks of type: BLK-TL-SLICEL
	Architecture
		2150	blocks of type: BLK-TL-CLBLL_L
		1200	blocks of type: BLK-TL-CLBLL_R
		1800	blocks of type: BLK-TL-CLBLM_L
		3000	blocks of type: BLK-TL-CLBLM_R
	Netlist
		0	blocks of type: BLK-TL-SLICEM
	Architecture
		1800	blocks of type: BLK-TL-CLBLM_L
		3000	blocks of type: BLK-TL-CLBLM_R
	Netlist
		0	blocks of type: BLK-TL-BRAM_L
	Architecture
		55	blocks of type: BLK-TL-BRAM_L
	Netlist
		20	blocks of type: BLK-TL-IOPAD
	Architecture
		6	blocks of type: BLK-TL-LIOPAD_SING
		4	blocks of type: BLK-TL-RIOPAD_SING
		72	blocks of type: BLK-TL-LIOPAD_M
		48	blocks of type: BLK-TL-RIOPAD_M
		72	blocks of type: BLK-TL-LIOPAD_S
		48	blocks of type: BLK-TL-RIOPAD_S
	Netlist
		0	blocks of type: BLK-TL-IOPAD_M
	Architecture
		72	blocks of type: BLK-TL-LIOPAD_M
		48	blocks of type: BLK-TL-RIOPAD_M
	Netlist
		0	blocks of type: BLK-TL-IOPAD_S
	Architecture
		72	blocks of type: BLK-TL-LIOPAD_S
		48	blocks of type: BLK-TL-RIOPAD_S
	Netlist
		0	blocks of type: BLK-TL-BUFGCTRL
	Architecture
		16	blocks of type: BLK-TL-CLK_BUFG_BOT_R
		16	blocks of type: BLK-TL-CLK_BUFG_TOP_R
	Netlist
		0	blocks of type: BLK-TL-PLLE2_ADV
	Architecture
		2	blocks of type: BLK-TL-CMT_TOP_L_UPPER_T
		3	blocks of type: BLK-TL-CMT_TOP_R_UPPER_T
	Netlist
		0	blocks of type: BLK-TL-MMCME2_ADV
	Architecture
		2	blocks of type: BLK-TL-CMT_TOP_L_LOWER_B
		3	blocks of type: BLK-TL-CMT_TOP_R_LOWER_B
	Netlist
		0	blocks of type: BLK-TL-HCLK_IOI3
	Architecture
		5	blocks of type: BLK-TL-HCLK_IOI3
	Netlist
		0	blocks of type: BLK-TL-GTPE2_COMMON
	Architecture
		7	blocks of type: BLK-TL-GTP_COMMON
	Netlist
		0	blocks of type: BLK-TL-GTPE2_CHANNEL
	Architecture
		5	blocks of type: BLK-TL-GTP_CHANNEL_0
		5	blocks of type: BLK-TL-GTP_CHANNEL_1
		5	blocks of type: BLK-TL-GTP_CHANNEL_2
		5	blocks of type: BLK-TL-GTP_CHANNEL_3
	Netlist
		0	blocks of type: BLK-TL-IBUFDS_GTE2
	Architecture
		7	blocks of type: BLK-TL-GTP_COMMON
	Netlist
		0	blocks of type: BLK-TL-IPAD
	Architecture
		7	blocks of type: BLK-TL-GTP_COMMON
		5	blocks of type: BLK-TL-GTP_CHANNEL_0
		5	blocks of type: BLK-TL-GTP_CHANNEL_1
		5	blocks of type: BLK-TL-GTP_CHANNEL_2
		5	blocks of type: BLK-TL-GTP_CHANNEL_3
	Netlist
		0	blocks of type: BLK-TL-OPAD
	Architecture
		5	blocks of type: BLK-TL-GTP_CHANNEL_0
		5	blocks of type: BLK-TL-GTP_CHANNEL_1
		5	blocks of type: BLK-TL-GTP_CHANNEL_2
		5	blocks of type: BLK-TL-GTP_CHANNEL_3
	Netlist
		0	blocks of type: BLK-TL-PCIE_2_1
	Architecture
		1	blocks of type: BLK-TL-PCIE_BOT
	Netlist
		1	blocks of type: SYN-VCC
	Architecture
		1	blocks of type: SYN-VCC
	Netlist
		1	blocks of type: SYN-GND
	Architecture
		1	blocks of type: SYN-GND

Device Utilization: 0.01 (target 1.00)
	Physical Tile BLK-TL-CLBLL_L:
	Block Utilization: 0.09 Logical Block: BLK-TL-SLICEL
	Physical Tile BLK-TL-CLBLL_R:
	Block Utilization: 0.15 Logical Block: BLK-TL-SLICEL
	Physical Tile BLK-TL-CLBLM_L:
	Block Utilization: 0.00 Logical Block: BLK-TL-SLICEM
	Block Utilization: 0.10 Logical Block: BLK-TL-SLICEL
	Physical Tile BLK-TL-CLBLM_R:
	Block Utilization: 0.00 Logical Block: BLK-TL-SLICEM
	Block Utilization: 0.06 Logical Block: BLK-TL-SLICEL
	Physical Tile BLK-TL-BRAM_L:
	Block Utilization: 0.00 Logical Block: BLK-TL-BRAM_L
	Physical Tile BLK-TL-LIOPAD_M:
	Block Utilization: 0.28 Logical Block: BLK-TL-IOPAD
	Block Utilization: 0.00 Logical Block: BLK-TL-IOPAD_M
	Physical Tile BLK-TL-LIOPAD_S:
	Block Utilization: 0.28 Logical Block: BLK-TL-IOPAD
	Block Utilization: 0.00 Logical Block: BLK-TL-IOPAD_S
	Physical Tile BLK-TL-LIOPAD_SING:
	Block Utilization: 3.33 Logical Block: BLK-TL-IOPAD
	Physical Tile BLK-TL-RIOPAD_M:
	Block Utilization: 0.42 Logical Block: BLK-TL-IOPAD
	Block Utilization: 0.00 Logical Block: BLK-TL-IOPAD_M
	Physical Tile BLK-TL-RIOPAD_S:
	Block Utilization: 0.42 Logical Block: BLK-TL-IOPAD
	Block Utilization: 0.00 Logical Block: BLK-TL-IOPAD_S
	Physical Tile BLK-TL-RIOPAD_SING:
	Block Utilization: 5.00 Logical Block: BLK-TL-IOPAD
	Physical Tile BLK-TL-CLK_BUFG_BOT_R:
	Block Utilization: 0.00 Logical Block: BLK-TL-BUFGCTRL
	Physical Tile BLK-TL-CLK_BUFG_TOP_R:
	Block Utilization: 0.00 Logical Block: BLK-TL-BUFGCTRL
	Physical Tile BLK-TL-CMT_TOP_L_UPPER_T:
	Block Utilization: 0.00 Logical Block: BLK-TL-PLLE2_ADV
	Physical Tile BLK-TL-CMT_TOP_R_UPPER_T:
	Block Utilization: 0.00 Logical Block: BLK-TL-PLLE2_ADV
	Physical Tile BLK-TL-CMT_TOP_L_LOWER_B:
	Block Utilization: 0.00 Logical Block: BLK-TL-MMCME2_ADV
	Physical Tile BLK-TL-CMT_TOP_R_LOWER_B:
	Block Utilization: 0.00 Logical Block: BLK-TL-MMCME2_ADV
	Physical Tile BLK-TL-HCLK_IOI3:
	Block Utilization: 0.00 Logical Block: BLK-TL-HCLK_IOI3
	Physical Tile BLK-TL-GTP_COMMON:
	Block Utilization: 0.00 Logical Block: BLK-TL-IPAD
	Block Utilization: 0.00 Logical Block: BLK-TL-IBUFDS_GTE2
	Block Utilization: 0.00 Logical Block: BLK-TL-GTPE2_COMMON
	Physical Tile BLK-TL-GTP_CHANNEL_0:
	Block Utilization: 0.00 Logical Block: BLK-TL-OPAD
	Block Utilization: 0.00 Logical Block: BLK-TL-IPAD
	Block Utilization: 0.00 Logical Block: BLK-TL-GTPE2_CHANNEL
	Physical Tile BLK-TL-GTP_CHANNEL_1:
	Block Utilization: 0.00 Logical Block: BLK-TL-OPAD
	Block Utilization: 0.00 Logical Block: BLK-TL-IPAD
	Block Utilization: 0.00 Logical Block: BLK-TL-GTPE2_CHANNEL
	Physical Tile BLK-TL-GTP_CHANNEL_2:
	Block Utilization: 0.00 Logical Block: BLK-TL-OPAD
	Block Utilization: 0.00 Logical Block: BLK-TL-IPAD
	Block Utilization: 0.00 Logical Block: BLK-TL-GTPE2_CHANNEL
	Physical Tile BLK-TL-GTP_CHANNEL_3:
	Block Utilization: 0.00 Logical Block: BLK-TL-OPAD
	Block Utilization: 0.00 Logical Block: BLK-TL-IPAD
	Block Utilization: 0.00 Logical Block: BLK-TL-GTPE2_CHANNEL
	Physical Tile BLK-TL-PCIE_BOT:
	Block Utilization: 0.00 Logical Block: BLK-TL-PCIE_2_1
	Physical Tile SYN-VCC:
	Block Utilization: 1.00 Logical Block: SYN-VCC
	Physical Tile SYN-GND:
	Block Utilization: 1.00 Logical Block: SYN-GND

# Build Device Grid took 0.03 seconds (max_rss 102.4 MiB, delta_rss +0.0 MiB)
# Loading routing resource graph



Warning 1154: This architecture version is for VPR 8.1.0-dev+c012f19d3 while your current VPR version is 8.1.0-dev+25e723a24-dirty, compatibility issues may arise

# Loading routing resource graph took 12.99 seconds (max_rss 3949.2 MiB, delta_rss +3846.8 MiB)
  RR Graph Nodes: 2934684
  RR Graph Edges: 22357697
Create Device took 13.62 seconds (max_rss 3949.2 MiB, delta_rss +3846.8 MiB)

Load Placement
Reading PUF.place.

Successfully read PUF.place.

Load Placement took 0.01 seconds (max_rss 3949.2 MiB, delta_rss +0.0 MiB)

Load Routing
Begin loading FPGA routing file.
Finished loading route file
Load Routing took 0.15 seconds (max_rss 3949.2 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -166641997
Circuit successfully routed with a channel width factor of 500.
Incr Slack updates 1 in 0.000119923 sec
Full Max Req/Worst Slack updates 1 in 0.000119599 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000224694 sec
Synchronize the packed netlist to routing optimization
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 3949.2 MiB, delta_rss +0.0 MiB)
Found 0 mismatches between routing and packing results.
Fixed 0 routing traces due to mismatch between routing and packing results.
Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 3949.2 MiB, delta_rss +0.0 MiB)
Writing Implementation FASM: PUF.fasm
The entire flow of VPR took 18.5163 seconds.
