m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/simulation/modelsim
Eii_address_calc
Z1 w1448722669
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_calc.vhd
Z6 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_calc.vhd
l0
L5
VNGL5^Ohn;PSSX;]O]4a0E2
!s100 =8InSZZI3L?c00IO71HZe1
Z7 OV;C;10.3c;59
31
Z8 !s110 1448749763
!i10b 1
Z9 !s108 1448749763.248000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_calc.vhd|
Z11 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/ii_address_calc.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1
Abehavior
R2
R3
R4
DEx4 work 15 ii_address_calc 0 22 NGL5^Ohn;PSSX;]O]4a0E2
l49
L15
Vc6TP]6H`:k?gU_=8REe9_0
!s100 fKif]oIb>Cf@H6iQ=W;Wd3
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eii_address_decoder
Z14 w1448746803
R2
R3
R4
R0
Z15 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_decoder.vhd
Z16 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_decoder.vhd
l0
L5
Vl`iEOnHz`_8ka1?o?T`KZ2
!s100 EaCU^hWgh5Kj6_eJ=]ZQ=3
R7
31
R8
!i10b 1
Z17 !s108 1448749763.774000
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_decoder.vhd|
Z19 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_decoder.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
R4
DEx4 work 18 ii_address_decoder 0 22 l`iEOnHz`_8ka1?o?T`KZ2
l83
L26
VzGGGIkUP8@mBXI;^l<me00
!s100 4I@^8^EoKkI4W?3n2Dm>h3
R7
31
R8
!i10b 1
R17
R18
R19
!i113 1
R12
R13
Eii_address_mux
Z20 w1447620681
R2
R3
R4
R0
Z21 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_mux.vhd
Z22 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_mux.vhd
l0
L5
VR7emFnYB^j^]G4LK@gKcE1
!s100 <<;>?ac;MQW9YY0]n?b=@3
R7
31
Z23 !s110 1448749762
!i10b 1
Z24 !s108 1448749762.214000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_mux.vhd|
Z26 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_mux.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
R4
DEx4 work 14 ii_address_mux 0 22 R7emFnYB^j^]G4LK@gKcE1
l18
L16
V;G91Lek91LI:]?6^Zng?e0
!s100 iQPL2:lg3Yi172WcYA6:k1
R7
31
R23
!i10b 1
R24
R25
R26
!i113 1
R12
R13
Elpm_add_unsign14bit_to_unsign14bit
Z27 w1448722133
R3
R4
R0
Z28 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign14bit_to_unsign14bit.vhd
Z29 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign14bit_to_unsign14bit.vhd
l0
L43
VhjF2QUdWSH51Fc:UkNEUS2
!s100 Un:Z<@QJlR0lfk`kU0@9;3
R7
31
Z30 !s110 1448749761
!i10b 1
Z31 !s108 1448749761.684000
Z32 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign14bit_to_unsign14bit.vhd|
Z33 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign14bit_to_unsign14bit.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 34 lpm_add_unsign14bit_to_unsign14bit 0 22 hjF2QUdWSH51Fc:UkNEUS2
l74
L53
VS=Q]>jmR<oe;=X5[ilbFo2
!s100 `8a]id4c^Mo7hJlQS3J2E2
R7
31
R30
!i10b 1
R31
R32
R33
!i113 1
R12
R13
Elpm_add_unsign17bit_to_unsign17bit
Z34 w1447615178
R3
R4
R0
Z35 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd
Z36 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd
l0
L43
V699UJS6C]2NT[dV=0R:=L0
!s100 <>zlHiLQAok4FzZBTRl:02
R7
31
R23
!i10b 1
Z37 !s108 1448749762.737000
Z38 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd|
Z39 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 34 lpm_add_unsign17bit_to_unsign17bit 0 22 699UJS6C]2NT[dV=0R:=L0
l74
L53
VC`G4`Jel32DYN<QZ>3z8`3
!s100 fUC2OQMl3k`0a1WOJ8_kM2
R7
31
R23
!i10b 1
R37
R38
R39
!i113 1
R12
R13
Elpm_add_unsign5bit_to_unsign5bit
Z40 w1447618348
R3
R4
R0
Z41 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/lpm_add_unsign5bit_to_unsign5bit.vhd
Z42 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/lpm_add_unsign5bit_to_unsign5bit.vhd
l0
L43
V_PR7Z5ZYKYE;PEeRzWh2[2
!s100 PTo4d:>P<OZ]mRMPceO960
R7
31
Z43 !s110 1448749764
!i10b 1
Z44 !s108 1448749764.814000
Z45 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/lpm_add_unsign5bit_to_unsign5bit.vhd|
Z46 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/lpm_add_unsign5bit_to_unsign5bit.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 32 lpm_add_unsign5bit_to_unsign5bit 0 22 _PR7Z5ZYKYE;PEeRzWh2[2
l74
L53
VZOb_DGJ]UjYRNS<XA6^H60
!s100 I=3P71elcJJZiG[K>`?:Z2
R7
31
R43
!i10b 1
R44
R45
R46
!i113 1
R12
R13
Elpm_mult_unsign5bit_unsign9bit_to_unsign14bit
Z47 w1448721880
R3
R4
R0
Z48 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_mult_unsign5bit_unsign9bit_to_unsign14bit.vhd
Z49 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_mult_unsign5bit_unsign9bit_to_unsign14bit.vhd
l0
L43
Vnf2U@S^>Qbe`_h9IczIhH3
!s100 _WPBFf[cB?NhYU0TRP1PZ1
R7
31
R30
!i10b 1
Z50 !s108 1448749761.161000
Z51 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_mult_unsign5bit_unsign9bit_to_unsign14bit.vhd|
Z52 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/ii_address_calc/lpm_mult_unsign5bit_unsign9bit_to_unsign14bit.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 45 lpm_mult_unsign5bit_unsign9bit_to_unsign14bit 0 22 nf2U@S^>Qbe`_h9IczIhH3
l75
L53
VXa[U4le_GR_MA@zZ@2U;d2
!s100 3Kdam8dMa=TT[7c2NR:om1
R7
31
R30
!i10b 1
R50
R51
R52
!i113 1
R12
R13
Erect_mux
Z53 w1447617866
R2
R3
R4
R0
Z54 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/rect_mux.vhd
Z55 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/rect_mux.vhd
l0
L5
VLXi7nG`f<jA@6P[IIaeAM2
!s100 MI91]FIXnnFFMaS=j^X<Y3
R7
31
R43
!i10b 1
Z56 !s108 1448749764.295000
Z57 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/rect_mux.vhd|
Z58 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/rect_mux.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
R4
DEx4 work 8 rect_mux 0 22 LXi7nG`f<jA@6P[IIaeAM2
l17
L15
Vk@NHeG?CZA5Ua5cFWKPMW3
!s100 0TERUZ?8TIm[a<HER7[lh2
R7
31
R43
!i10b 1
R56
R57
R58
!i113 1
R12
R13
Etb_ii_address_decoder
Z59 w1448749573
R2
R3
R4
R0
Z60 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/tb_ii_address_decoder.vhd
Z61 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/tb_ii_address_decoder.vhd
l0
L5
VbaO9ok5<RUKL_ZmPXWlLm0
!s100 ANX;;3S?AhZ@kbPD7HEkz0
R7
31
Z62 !s110 1448749765
!i10b 1
Z63 !s108 1448749765.332000
Z64 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/tb_ii_address_decoder.vhd|
Z65 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_decoder/tb_ii_address_decoder.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
R4
DEx4 work 21 tb_ii_address_decoder 0 22 baO9ok5<RUKL_ZmPXWlLm0
l47
L8
VM0:do;@a`m>hX9aCi<5Z11
!s100 5PKoMOjf0mjZOD6T=gjG@3
R7
31
R62
!i10b 1
R63
R64
R65
!i113 1
R12
R13
