-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\mux_axi\mux_axi_ip_dut.vhd
-- Created: 2021-10-21 11:05:15
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: mux_axi_ip_dut
-- Source Path: mux_axi_ip/mux_axi_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY mux_axi_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        select_AXI                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        select_n_th_adc_interrupt         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        interrupts_in                     :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
        ce_out                            :   OUT   std_logic;  -- ufix1
        interrupt_out_adc                 :   OUT   std_logic;  -- ufix1
        interrupt_out_isr                 :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
        select_out                        :   OUT   std_logic_vector(3 DOWNTO 0)  -- ufix4
        );
END mux_axi_ip_dut;


ARCHITECTURE rtl OF mux_axi_ip_dut IS

  -- Component Declarations
  COMPONENT mux_axi_ip_src_mux_axi
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          select_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          select_n_th_adc_interrupt       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          interrupts_in                   :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
          ce_out                          :   OUT   std_logic;  -- ufix1
          interrupt_out_adc               :   OUT   std_logic;  -- ufix1
          interrupt_out_isr               :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
          select_out                      :   OUT   std_logic_vector(3 DOWNTO 0)  -- ufix4
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : mux_axi_ip_src_mux_axi
    USE ENTITY work.mux_axi_ip_src_mux_axi(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL interrupt_out_adc_sig            : std_logic;  -- ufix1
  SIGNAL interrupt_out_isr_sig            : std_logic_vector(7 DOWNTO 0);  -- ufix8
  SIGNAL select_out_sig                   : std_logic_vector(3 DOWNTO 0);  -- ufix4

BEGIN
  u_mux_axi_ip_src_mux_axi : mux_axi_ip_src_mux_axi
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              select_AXI => select_AXI,  -- ufix32
              select_n_th_adc_interrupt => select_n_th_adc_interrupt,  -- ufix32
              interrupts_in => interrupts_in,  -- ufix8
              ce_out => ce_out_sig,  -- ufix1
              interrupt_out_adc => interrupt_out_adc_sig,  -- ufix1
              interrupt_out_isr => interrupt_out_isr_sig,  -- ufix8
              select_out => select_out_sig  -- ufix4
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  interrupt_out_adc <= interrupt_out_adc_sig;

  interrupt_out_isr <= interrupt_out_isr_sig;

  select_out <= select_out_sig;

END rtl;

