module wideexpr_00315(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +((^(u2))^(&(s2)));
  assign y1 = !(|(2'sb11));
  assign y2 = 3'sb010;
  assign y3 = s1;
  assign y4 = 4'b1000;
  assign y5 = $signed({2{$unsigned(1'sb0)}});
  assign y6 = (ctrl[2]?(ctrl[2]?(ctrl[3]?{(ctrl[0]?($signed((s5)^~(2'sb11)))+((ctrl[2]?(6'sb110001)>>(3'b110):(ctrl[3]?5'sb11011:s0))):+(s5))}:(~^(2'sb01))&((ctrl[1]?(ctrl[0]?$signed((u3)>(s7)):5'b11110):(ctrl[2]?((u7)<<(u1))<({6'sb100111,4'sb0000,u3,3'sb111}):(ctrl[2]?{2{2'sb10}}:3'sb101))))):(s7)>>(({2{&(((u5)^~(s1))==(&(s6)))}})<<($signed((+((3'sb110)>>>(2'b11)))+($signed((u5)!=(u2))))))):s7);
  assign y7 = ($signed($signed(s6)))>>>(($signed(($unsigned(s2))&(4'sb0101)))>>(5'sb10010));
endmodule
