FSMC: BCR1 @ 0xa0000000	SRAM/NOR-Flash chip-select control register          1
    bit(len)		description
    19(1)		CBURSTRW
    15(1)		ASYNCWAIT
    14(1)		EXTMOD
    13(1)		WAITEN
    12(1)		WREN
    11(1)		WAITCFG
    9(1)		WAITPOL
    8(1)		BURSTEN
    6(1)		FACCEN
    4(2)		MWID
    2(2)		MTYP
    1(1)		MUXEN
    0(1)		MBKEN
FSMC: BTR1 @ 0xa0000004	SRAM/NOR-Flash chip-select timing register          1
    bit(len)		description
    28(2)		ACCMOD
    24(4)		DATLAT
    20(4)		CLKDIV
    16(4)		BUSTURN
    8(8)		DATAST
    4(4)		ADDHLD
    0(4)		ADDSET
FSMC: BCR2 @ 0xa0000008	SRAM/NOR-Flash chip-select control register          2
    bit(len)		description
    19(1)		CBURSTRW
    15(1)		ASYNCWAIT
    14(1)		EXTMOD
    13(1)		WAITEN
    12(1)		WREN
    11(1)		WAITCFG
    10(1)		WRAPMOD
    9(1)		WAITPOL
    8(1)		BURSTEN
    6(1)		FACCEN
    4(2)		MWID
    2(2)		MTYP
    1(1)		MUXEN
    0(1)		MBKEN
FSMC: BTR2 @ 0xa000000c	SRAM/NOR-Flash chip-select timing register          2
    bit(len)		description
    28(2)		ACCMOD
    24(4)		DATLAT
    20(4)		CLKDIV
    16(4)		BUSTURN
    8(8)		DATAST
    4(4)		ADDHLD
    0(4)		ADDSET
FSMC: BCR3 @ 0xa0000010	SRAM/NOR-Flash chip-select control register          3
    bit(len)		description
    19(1)		CBURSTRW
    15(1)		ASYNCWAIT
    14(1)		EXTMOD
    13(1)		WAITEN
    12(1)		WREN
    11(1)		WAITCFG
    10(1)		WRAPMOD
    9(1)		WAITPOL
    8(1)		BURSTEN
    6(1)		FACCEN
    4(2)		MWID
    2(2)		MTYP
    1(1)		MUXEN
    0(1)		MBKEN
FSMC: BTR3 @ 0xa0000014	SRAM/NOR-Flash chip-select timing register          3
    bit(len)		description
    28(2)		ACCMOD
    24(4)		DATLAT
    20(4)		CLKDIV
    16(4)		BUSTURN
    8(8)		DATAST
    4(4)		ADDHLD
    0(4)		ADDSET
FSMC: BCR4 @ 0xa0000018	SRAM/NOR-Flash chip-select control register          4
    bit(len)		description
    19(1)		CBURSTRW
    15(1)		ASYNCWAIT
    14(1)		EXTMOD
    13(1)		WAITEN
    12(1)		WREN
    11(1)		WAITCFG
    10(1)		WRAPMOD
    9(1)		WAITPOL
    8(1)		BURSTEN
    6(1)		FACCEN
    4(2)		MWID
    2(2)		MTYP
    1(1)		MUXEN
    0(1)		MBKEN
FSMC: BTR4 @ 0xa000001c	SRAM/NOR-Flash chip-select timing register          4
    bit(len)		description
    28(2)		ACCMOD
    24(4)		DATLAT
    20(4)		CLKDIV
    16(4)		BUSTURN
    8(8)		DATAST
    4(4)		ADDHLD
    0(4)		ADDSET
FSMC: PCR2 @ 0xa0000060	PC Card/NAND Flash control register          2
    bit(len)		description
    17(3)		ECCPS
    13(4)		TAR
    9(4)		TCLR
    6(1)		ECCEN
    4(2)		PWID
    3(1)		PTYP
    2(1)		PBKEN
    1(1)		PWAITEN
FSMC: SR2 @ 0xa0000064	FIFO status and interrupt register          2
    bit(len)		description
    6(1)		FEMPT
    5(1)		IFEN
    4(1)		ILEN
    3(1)		IREN
    2(1)		IFS
    1(1)		ILS
    0(1)		IRS
FSMC: PMEM2 @ 0xa0000068	Common memory space timing register          2
    bit(len)		description
    24(8)		MEMHIZx
    16(8)		MEMHOLDx
    8(8)		MEMWAITx
    0(8)		MEMSETx
FSMC: PATT2 @ 0xa000006c	Attribute memory space timing register          2
    bit(len)		description
    24(8)		Attribute memory x databus HiZ  time
    16(8)		Attribute memory x hold  time
    8(8)		Attribute memory x wait  time
    0(8)		Attribute memory x setup  time
FSMC: ECCR2 @ 0xa0000074	ECC result register 2
    bit(len)		description
    0(32)		ECC result
FSMC: PCR3 @ 0xa0000080	PC Card/NAND Flash control register          3
    bit(len)		description
    17(3)		ECCPS
    13(4)		TAR
    9(4)		TCLR
    6(1)		ECCEN
    4(2)		PWID
    3(1)		PTYP
    2(1)		PBKEN
    1(1)		PWAITEN
FSMC: SR3 @ 0xa0000084	FIFO status and interrupt register          3
    bit(len)		description
    6(1)		FEMPT
    5(1)		IFEN
    4(1)		ILEN
    3(1)		IREN
    2(1)		IFS
    1(1)		ILS
    0(1)		IRS
FSMC: PMEM3 @ 0xa0000088	Common memory space timing register          3
    bit(len)		description
    24(8)		MEMHIZx
    16(8)		MEMHOLDx
    8(8)		MEMWAITx
    0(8)		MEMSETx
FSMC: PATT3 @ 0xa000008c	Attribute memory space timing register          3
    bit(len)		description
    24(8)		ATTHIZx
    16(8)		ATTHOLDx
    8(8)		ATTWAITx
    0(8)		ATTSETx
FSMC: ECCR3 @ 0xa0000094	ECC result register 3
    bit(len)		description
    0(32)		ECCx
FSMC: PCR4 @ 0xa00000a0	PC Card/NAND Flash control register          4
    bit(len)		description
    17(3)		ECCPS
    13(4)		TAR
    9(4)		TCLR
    6(1)		ECCEN
    4(2)		PWID
    3(1)		PTYP
    2(1)		PBKEN
    1(1)		PWAITEN
FSMC: SR4 @ 0xa00000a4	FIFO status and interrupt register          4
    bit(len)		description
    6(1)		FEMPT
    5(1)		IFEN
    4(1)		ILEN
    3(1)		IREN
    2(1)		IFS
    1(1)		ILS
    0(1)		IRS
FSMC: PMEM4 @ 0xa00000a8	Common memory space timing register          4
    bit(len)		description
    24(8)		MEMHIZx
    16(8)		MEMHOLDx
    8(8)		MEMWAITx
    0(8)		MEMSETx
FSMC: PATT4 @ 0xa00000ac	Attribute memory space timing register          4
    bit(len)		description
    24(8)		ATTHIZx
    16(8)		ATTHOLDx
    8(8)		ATTWAITx
    0(8)		ATTSETx
FSMC: PIO4 @ 0xa00000b0	I/O space timing register 4
    bit(len)		description
    24(8)		IOHIZx
    16(8)		IOHOLDx
    8(8)		IOWAITx
    0(8)		IOSETx
FSMC: BWTR1 @ 0xa0000104	SRAM/NOR-Flash write timing registers          1
    bit(len)		description
    28(2)		ACCMOD
    24(4)		DATLAT
    20(4)		CLKDIV
    8(8)		DATAST
    4(4)		ADDHLD
    0(4)		ADDSET
FSMC: BWTR2 @ 0xa000010c	SRAM/NOR-Flash write timing registers          2
    bit(len)		description
    28(2)		ACCMOD
    24(4)		DATLAT
    20(4)		CLKDIV
    8(8)		DATAST
    4(4)		ADDHLD
    0(4)		ADDSET
FSMC: BWTR3 @ 0xa0000114	SRAM/NOR-Flash write timing registers          3
    bit(len)		description
    28(2)		ACCMOD
    24(4)		DATLAT
    20(4)		CLKDIV
    8(8)		DATAST
    4(4)		ADDHLD
    0(4)		ADDSET
FSMC: BWTR4 @ 0xa000011c	SRAM/NOR-Flash write timing registers          4
    bit(len)		description
    28(2)		ACCMOD
    24(4)		DATLAT
    20(4)		CLKDIV
    8(8)		DATAST
    4(4)		ADDHLD
    0(4)		ADDSET
PWR: CR @ 0x40007000	Power control register          (PWR_CR)
    bit(len)		description
    0(1)		Low Power Deep Sleep
    1(1)		Power Down Deep Sleep
    2(1)		Clear Wake-up Flag
    3(1)		Clear STANDBY Flag
    4(1)		Power Voltage Detector  Enable
    5(3)		PVD Level Selection
    8(1)		Disable Backup Domain write  protection
PWR: CSR @ 0x40007004	Power control register          (PWR_CR)
    bit(len)		description
    0(1)		Wake-Up Flag
    1(1)		STANDBY Flag
    2(1)		PVD Output
    8(1)		Enable WKUP pin
RCC: CR @ 0x40021000	Clock control register
    bit(len)		description
    0(1)		Internal High Speed clock  enable
    1(1)		Internal High Speed clock ready  flag
    3(5)		Internal High Speed clock  trimming
    8(8)		Internal High Speed clock  Calibration
    16(1)		External High Speed clock  enable
    17(1)		External High Speed clock ready  flag
    18(1)		External High Speed clock  Bypass
    19(1)		Clock Security System  enable
    24(1)		PLL enable
    25(1)		PLL clock ready flag
RCC: CFGR @ 0x40021004	Clock configuration register          (RCC_CFGR)
    bit(len)		description
    0(2)		System clock Switch
    2(2)		System Clock Switch Status
    4(4)		AHB prescaler
    8(3)		APB Low speed prescaler  (APB1)
    11(3)		APB High speed prescaler  (APB2)
    14(2)		ADC prescaler
    16(1)		PLL entry clock source
    17(1)		HSE divider for PLL entry
    18(4)		PLL Multiplication Factor
    22(1)		USB OTG FS prescaler
    24(3)		Microcontroller clock  output
RCC: CIR @ 0x40021008	Clock interrupt register          (RCC_CIR)
    bit(len)		description
    0(1)		LSI Ready Interrupt flag
    1(1)		LSE Ready Interrupt flag
    2(1)		HSI Ready Interrupt flag
    3(1)		HSE Ready Interrupt flag
    4(1)		PLL Ready Interrupt flag
    7(1)		Clock Security System Interrupt  flag
    8(1)		LSI Ready Interrupt Enable
    9(1)		LSE Ready Interrupt Enable
    10(1)		HSI Ready Interrupt Enable
    11(1)		HSE Ready Interrupt Enable
    12(1)		PLL Ready Interrupt Enable
    16(1)		LSI Ready Interrupt Clear
    17(1)		LSE Ready Interrupt Clear
    18(1)		HSI Ready Interrupt Clear
    19(1)		HSE Ready Interrupt Clear
    20(1)		PLL Ready Interrupt Clear
    23(1)		Clock security system interrupt  clear
RCC: APB2RSTR @ 0x4002100c	APB2 peripheral reset register          (RCC_APB2RSTR)
    bit(len)		description
    0(1)		Alternate function I/O  reset
    2(1)		IO port A reset
    3(1)		IO port B reset
    4(1)		IO port C reset
    5(1)		IO port D reset
    6(1)		IO port E reset
    7(1)		IO port F reset
    8(1)		IO port G reset
    9(1)		ADC 1 interface reset
    10(1)		ADC 2 interface reset
    11(1)		TIM1 timer reset
    12(1)		SPI 1 reset
    13(1)		TIM8 timer reset
    14(1)		USART1 reset
    15(1)		ADC 3 interface reset
    19(1)		TIM9 timer reset
    20(1)		TIM10 timer reset
    21(1)		TIM11 timer reset
RCC: APB1RSTR @ 0x40021010	APB1 peripheral reset register          (RCC_APB1RSTR)
    bit(len)		description
    0(1)		Timer 2 reset
    1(1)		Timer 3 reset
    2(1)		Timer 4 reset
    3(1)		Timer 5 reset
    4(1)		Timer 6 reset
    5(1)		Timer 7 reset
    6(1)		Timer 12 reset
    7(1)		Timer 13 reset
    8(1)		Timer 14 reset
    11(1)		Window watchdog reset
    14(1)		SPI2 reset
    15(1)		SPI3 reset
    17(1)		USART 2 reset
    18(1)		USART 3 reset
    19(1)		UART 4 reset
    20(1)		UART 5 reset
    21(1)		I2C1 reset
    22(1)		I2C2 reset
    23(1)		USB reset
    25(1)		CAN reset
    27(1)		Backup interface reset
    28(1)		Power interface reset
    29(1)		DAC interface reset
RCC: AHBENR @ 0x40021014	AHB Peripheral Clock enable register          (RCC_AHBENR)
    bit(len)		description
    0(1)		DMA1 clock enable
    1(1)		DMA2 clock enable
    2(1)		SRAM interface clock  enable
    4(1)		FLITF clock enable
    6(1)		CRC clock enable
    8(1)		FSMC clock enable
    10(1)		SDIO clock enable
RCC: APB2ENR @ 0x40021018	APB2 peripheral clock enable register          (RCC_APB2ENR)
    bit(len)		description
    0(1)		Alternate function I/O clock  enable
    2(1)		I/O port A clock enable
    3(1)		I/O port B clock enable
    4(1)		I/O port C clock enable
    5(1)		I/O port D clock enable
    6(1)		I/O port E clock enable
    7(1)		I/O port F clock enable
    8(1)		I/O port G clock enable
    9(1)		ADC 1 interface clock  enable
    10(1)		ADC 2 interface clock  enable
    11(1)		TIM1 Timer clock enable
    12(1)		SPI 1 clock enable
    13(1)		TIM8 Timer clock enable
    14(1)		USART1 clock enable
    15(1)		ADC3 interface clock  enable
    19(1)		TIM9 Timer clock enable
    20(1)		TIM10 Timer clock enable
    21(1)		TIM11 Timer clock enable
RCC: APB1ENR @ 0x4002101c	APB1 peripheral clock enable register          (RCC_APB1ENR)
    bit(len)		description
    0(1)		Timer 2 clock enable
    1(1)		Timer 3 clock enable
    2(1)		Timer 4 clock enable
    3(1)		Timer 5 clock enable
    4(1)		Timer 6 clock enable
    5(1)		Timer 7 clock enable
    6(1)		Timer 12 clock enable
    7(1)		Timer 13 clock enable
    8(1)		Timer 14 clock enable
    11(1)		Window watchdog clock  enable
    14(1)		SPI 2 clock enable
    15(1)		SPI 3 clock enable
    17(1)		USART 2 clock enable
    18(1)		USART 3 clock enable
    19(1)		UART 4 clock enable
    20(1)		UART 5 clock enable
    21(1)		I2C 1 clock enable
    22(1)		I2C 2 clock enable
    23(1)		USB clock enable
    25(1)		CAN clock enable
    27(1)		Backup interface clock  enable
    28(1)		Power interface clock  enable
    29(1)		DAC interface clock enable
RCC: BDCR @ 0x40021020	Backup domain control register          (RCC_BDCR)
    bit(len)		description
    0(1)		External Low Speed oscillator  enable
    1(1)		External Low Speed oscillator  ready
    2(1)		External Low Speed oscillator  bypass
    8(2)		RTC clock source selection
    15(1)		RTC clock enable
    16(1)		Backup domain software  reset
RCC: CSR @ 0x40021024	Control/status register          (RCC_CSR)
    bit(len)		description
    0(1)		Internal low speed oscillator  enable
    1(1)		Internal low speed oscillator  ready
    24(1)		Remove reset flag
    26(1)		PIN reset flag
    27(1)		POR/PDR reset flag
    28(1)		Software reset flag
    29(1)		Independent watchdog reset  flag
    30(1)		Window watchdog reset flag
    31(1)		Low-power reset flag
GPIOA: CRL @ 0x40010800	Port configuration register low          (GPIOn_CRL)
    bit(len)		description
    0(2)		Port n.0 mode bits
    2(2)		Port n.0 configuration  bits
    4(2)		Port n.1 mode bits
    6(2)		Port n.1 configuration  bits
    8(2)		Port n.2 mode bits
    10(2)		Port n.2 configuration  bits
    12(2)		Port n.3 mode bits
    14(2)		Port n.3 configuration  bits
    16(2)		Port n.4 mode bits
    18(2)		Port n.4 configuration  bits
    20(2)		Port n.5 mode bits
    22(2)		Port n.5 configuration  bits
    24(2)		Port n.6 mode bits
    26(2)		Port n.6 configuration  bits
    28(2)		Port n.7 mode bits
    30(2)		Port n.7 configuration  bits
GPIOA: CRH @ 0x40010804	Port configuration register high          (GPIOn_CRL)
    bit(len)		description
    0(2)		Port n.8 mode bits
    2(2)		Port n.8 configuration  bits
    4(2)		Port n.9 mode bits
    6(2)		Port n.9 configuration  bits
    8(2)		Port n.10 mode bits
    10(2)		Port n.10 configuration  bits
    12(2)		Port n.11 mode bits
    14(2)		Port n.11 configuration  bits
    16(2)		Port n.12 mode bits
    18(2)		Port n.12 configuration  bits
    20(2)		Port n.13 mode bits
    22(2)		Port n.13 configuration  bits
    24(2)		Port n.14 mode bits
    26(2)		Port n.14 configuration  bits
    28(2)		Port n.15 mode bits
    30(2)		Port n.15 configuration  bits
GPIOA: IDR @ 0x40010808	Port input data register          (GPIOn_IDR)
    bit(len)		description
    0(1)		Port input data
    1(1)		Port input data
    2(1)		Port input data
    3(1)		Port input data
    4(1)		Port input data
    5(1)		Port input data
    6(1)		Port input data
    7(1)		Port input data
    8(1)		Port input data
    9(1)		Port input data
    10(1)		Port input data
    11(1)		Port input data
    12(1)		Port input data
    13(1)		Port input data
    14(1)		Port input data
    15(1)		Port input data
GPIOA: ODR @ 0x4001080c	Port output data register          (GPIOn_ODR)
    bit(len)		description
    0(1)		Port output data
    1(1)		Port output data
    2(1)		Port output data
    3(1)		Port output data
    4(1)		Port output data
    5(1)		Port output data
    6(1)		Port output data
    7(1)		Port output data
    8(1)		Port output data
    9(1)		Port output data
    10(1)		Port output data
    11(1)		Port output data
    12(1)		Port output data
    13(1)		Port output data
    14(1)		Port output data
    15(1)		Port output data
GPIOA: BSRR @ 0x40010810	Port bit set/reset register          (GPIOn_BSRR)
    bit(len)		description
    0(1)		Set bit 0
    1(1)		Set bit 1
    2(1)		Set bit 1
    3(1)		Set bit 3
    4(1)		Set bit 4
    5(1)		Set bit 5
    6(1)		Set bit 6
    7(1)		Set bit 7
    8(1)		Set bit 8
    9(1)		Set bit 9
    10(1)		Set bit 10
    11(1)		Set bit 11
    12(1)		Set bit 12
    13(1)		Set bit 13
    14(1)		Set bit 14
    15(1)		Set bit 15
    16(1)		Reset bit 0
    17(1)		Reset bit 1
    18(1)		Reset bit 2
    19(1)		Reset bit 3
    20(1)		Reset bit 4
    21(1)		Reset bit 5
    22(1)		Reset bit 6
    23(1)		Reset bit 7
    24(1)		Reset bit 8
    25(1)		Reset bit 9
    26(1)		Reset bit 10
    27(1)		Reset bit 11
    28(1)		Reset bit 12
    29(1)		Reset bit 13
    30(1)		Reset bit 14
    31(1)		Reset bit 15
GPIOA: BRR @ 0x40010814	Port bit reset register          (GPIOn_BRR)
    bit(len)		description
    0(1)		Reset bit 0
    1(1)		Reset bit 1
    2(1)		Reset bit 1
    3(1)		Reset bit 3
    4(1)		Reset bit 4
    5(1)		Reset bit 5
    6(1)		Reset bit 6
    7(1)		Reset bit 7
    8(1)		Reset bit 8
    9(1)		Reset bit 9
    10(1)		Reset bit 10
    11(1)		Reset bit 11
    12(1)		Reset bit 12
    13(1)		Reset bit 13
    14(1)		Reset bit 14
    15(1)		Reset bit 15
GPIOA: LCKR @ 0x40010818	Port configuration lock          register
    bit(len)		description
    0(1)		Port A Lock bit 0
    1(1)		Port A Lock bit 1
    2(1)		Port A Lock bit 2
    3(1)		Port A Lock bit 3
    4(1)		Port A Lock bit 4
    5(1)		Port A Lock bit 5
    6(1)		Port A Lock bit 6
    7(1)		Port A Lock bit 7
    8(1)		Port A Lock bit 8
    9(1)		Port A Lock bit 9
    10(1)		Port A Lock bit 10
    11(1)		Port A Lock bit 11
    12(1)		Port A Lock bit 12
    13(1)		Port A Lock bit 13
    14(1)		Port A Lock bit 14
    15(1)		Port A Lock bit 15
    16(1)		Lock key
GPIOB: CRL @ 0x40010c00	Port configuration register low          (GPIOn_CRL)
    bit(len)		description
    0(2)		Port n.0 mode bits
    2(2)		Port n.0 configuration  bits
    4(2)		Port n.1 mode bits
    6(2)		Port n.1 configuration  bits
    8(2)		Port n.2 mode bits
    10(2)		Port n.2 configuration  bits
    12(2)		Port n.3 mode bits
    14(2)		Port n.3 configuration  bits
    16(2)		Port n.4 mode bits
    18(2)		Port n.4 configuration  bits
    20(2)		Port n.5 mode bits
    22(2)		Port n.5 configuration  bits
    24(2)		Port n.6 mode bits
    26(2)		Port n.6 configuration  bits
    28(2)		Port n.7 mode bits
    30(2)		Port n.7 configuration  bits
GPIOB: CRH @ 0x40010c04	Port configuration register high          (GPIOn_CRL)
    bit(len)		description
    0(2)		Port n.8 mode bits
    2(2)		Port n.8 configuration  bits
    4(2)		Port n.9 mode bits
    6(2)		Port n.9 configuration  bits
    8(2)		Port n.10 mode bits
    10(2)		Port n.10 configuration  bits
    12(2)		Port n.11 mode bits
    14(2)		Port n.11 configuration  bits
    16(2)		Port n.12 mode bits
    18(2)		Port n.12 configuration  bits
    20(2)		Port n.13 mode bits
    22(2)		Port n.13 configuration  bits
    24(2)		Port n.14 mode bits
    26(2)		Port n.14 configuration  bits
    28(2)		Port n.15 mode bits
    30(2)		Port n.15 configuration  bits
GPIOB: IDR @ 0x40010c08	Port input data register          (GPIOn_IDR)
    bit(len)		description
    0(1)		Port input data
    1(1)		Port input data
    2(1)		Port input data
    3(1)		Port input data
    4(1)		Port input data
    5(1)		Port input data
    6(1)		Port input data
    7(1)		Port input data
    8(1)		Port input data
    9(1)		Port input data
    10(1)		Port input data
    11(1)		Port input data
    12(1)		Port input data
    13(1)		Port input data
    14(1)		Port input data
    15(1)		Port input data
GPIOB: ODR @ 0x40010c0c	Port output data register          (GPIOn_ODR)
    bit(len)		description
    0(1)		Port output data
    1(1)		Port output data
    2(1)		Port output data
    3(1)		Port output data
    4(1)		Port output data
    5(1)		Port output data
    6(1)		Port output data
    7(1)		Port output data
    8(1)		Port output data
    9(1)		Port output data
    10(1)		Port output data
    11(1)		Port output data
    12(1)		Port output data
    13(1)		Port output data
    14(1)		Port output data
    15(1)		Port output data
GPIOB: BSRR @ 0x40010c10	Port bit set/reset register          (GPIOn_BSRR)
    bit(len)		description
    0(1)		Set bit 0
    1(1)		Set bit 1
    2(1)		Set bit 1
    3(1)		Set bit 3
    4(1)		Set bit 4
    5(1)		Set bit 5
    6(1)		Set bit 6
    7(1)		Set bit 7
    8(1)		Set bit 8
    9(1)		Set bit 9
    10(1)		Set bit 10
    11(1)		Set bit 11
    12(1)		Set bit 12
    13(1)		Set bit 13
    14(1)		Set bit 14
    15(1)		Set bit 15
    16(1)		Reset bit 0
    17(1)		Reset bit 1
    18(1)		Reset bit 2
    19(1)		Reset bit 3
    20(1)		Reset bit 4
    21(1)		Reset bit 5
    22(1)		Reset bit 6
    23(1)		Reset bit 7
    24(1)		Reset bit 8
    25(1)		Reset bit 9
    26(1)		Reset bit 10
    27(1)		Reset bit 11
    28(1)		Reset bit 12
    29(1)		Reset bit 13
    30(1)		Reset bit 14
    31(1)		Reset bit 15
GPIOB: BRR @ 0x40010c14	Port bit reset register          (GPIOn_BRR)
    bit(len)		description
    0(1)		Reset bit 0
    1(1)		Reset bit 1
    2(1)		Reset bit 1
    3(1)		Reset bit 3
    4(1)		Reset bit 4
    5(1)		Reset bit 5
    6(1)		Reset bit 6
    7(1)		Reset bit 7
    8(1)		Reset bit 8
    9(1)		Reset bit 9
    10(1)		Reset bit 10
    11(1)		Reset bit 11
    12(1)		Reset bit 12
    13(1)		Reset bit 13
    14(1)		Reset bit 14
    15(1)		Reset bit 15
GPIOB: LCKR @ 0x40010c18	Port configuration lock          register
    bit(len)		description
    0(1)		Port A Lock bit 0
    1(1)		Port A Lock bit 1
    2(1)		Port A Lock bit 2
    3(1)		Port A Lock bit 3
    4(1)		Port A Lock bit 4
    5(1)		Port A Lock bit 5
    6(1)		Port A Lock bit 6
    7(1)		Port A Lock bit 7
    8(1)		Port A Lock bit 8
    9(1)		Port A Lock bit 9
    10(1)		Port A Lock bit 10
    11(1)		Port A Lock bit 11
    12(1)		Port A Lock bit 12
    13(1)		Port A Lock bit 13
    14(1)		Port A Lock bit 14
    15(1)		Port A Lock bit 15
    16(1)		Lock key
GPIOC: CRL @ 0x40011000	Port configuration register low          (GPIOn_CRL)
    bit(len)		description
    0(2)		Port n.0 mode bits
    2(2)		Port n.0 configuration  bits
    4(2)		Port n.1 mode bits
    6(2)		Port n.1 configuration  bits
    8(2)		Port n.2 mode bits
    10(2)		Port n.2 configuration  bits
    12(2)		Port n.3 mode bits
    14(2)		Port n.3 configuration  bits
    16(2)		Port n.4 mode bits
    18(2)		Port n.4 configuration  bits
    20(2)		Port n.5 mode bits
    22(2)		Port n.5 configuration  bits
    24(2)		Port n.6 mode bits
    26(2)		Port n.6 configuration  bits
    28(2)		Port n.7 mode bits
    30(2)		Port n.7 configuration  bits
GPIOC: CRH @ 0x40011004	Port configuration register high          (GPIOn_CRL)
    bit(len)		description
    0(2)		Port n.8 mode bits
    2(2)		Port n.8 configuration  bits
    4(2)		Port n.9 mode bits
    6(2)		Port n.9 configuration  bits
    8(2)		Port n.10 mode bits
    10(2)		Port n.10 configuration  bits
    12(2)		Port n.11 mode bits
    14(2)		Port n.11 configuration  bits
    16(2)		Port n.12 mode bits
    18(2)		Port n.12 configuration  bits
    20(2)		Port n.13 mode bits
    22(2)		Port n.13 configuration  bits
    24(2)		Port n.14 mode bits
    26(2)		Port n.14 configuration  bits
    28(2)		Port n.15 mode bits
    30(2)		Port n.15 configuration  bits
GPIOC: IDR @ 0x40011008	Port input data register          (GPIOn_IDR)
    bit(len)		description
    0(1)		Port input data
    1(1)		Port input data
    2(1)		Port input data
    3(1)		Port input data
    4(1)		Port input data
    5(1)		Port input data
    6(1)		Port input data
    7(1)		Port input data
    8(1)		Port input data
    9(1)		Port input data
    10(1)		Port input data
    11(1)		Port input data
    12(1)		Port input data
    13(1)		Port input data
    14(1)		Port input data
    15(1)		Port input data
GPIOC: ODR @ 0x4001100c	Port output data register          (GPIOn_ODR)
    bit(len)		description
    0(1)		Port output data
    1(1)		Port output data
    2(1)		Port output data
    3(1)		Port output data
    4(1)		Port output data
    5(1)		Port output data
    6(1)		Port output data
    7(1)		Port output data
    8(1)		Port output data
    9(1)		Port output data
    10(1)		Port output data
    11(1)		Port output data
    12(1)		Port output data
    13(1)		Port output data
    14(1)		Port output data
    15(1)		Port output data
GPIOC: BSRR @ 0x40011010	Port bit set/reset register          (GPIOn_BSRR)
    bit(len)		description
    0(1)		Set bit 0
    1(1)		Set bit 1
    2(1)		Set bit 1
    3(1)		Set bit 3
    4(1)		Set bit 4
    5(1)		Set bit 5
    6(1)		Set bit 6
    7(1)		Set bit 7
    8(1)		Set bit 8
    9(1)		Set bit 9
    10(1)		Set bit 10
    11(1)		Set bit 11
    12(1)		Set bit 12
    13(1)		Set bit 13
    14(1)		Set bit 14
    15(1)		Set bit 15
    16(1)		Reset bit 0
    17(1)		Reset bit 1
    18(1)		Reset bit 2
    19(1)		Reset bit 3
    20(1)		Reset bit 4
    21(1)		Reset bit 5
    22(1)		Reset bit 6
    23(1)		Reset bit 7
    24(1)		Reset bit 8
    25(1)		Reset bit 9
    26(1)		Reset bit 10
    27(1)		Reset bit 11
    28(1)		Reset bit 12
    29(1)		Reset bit 13
    30(1)		Reset bit 14
    31(1)		Reset bit 15
GPIOC: BRR @ 0x40011014	Port bit reset register          (GPIOn_BRR)
    bit(len)		description
    0(1)		Reset bit 0
    1(1)		Reset bit 1
    2(1)		Reset bit 1
    3(1)		Reset bit 3
    4(1)		Reset bit 4
    5(1)		Reset bit 5
    6(1)		Reset bit 6
    7(1)		Reset bit 7
    8(1)		Reset bit 8
    9(1)		Reset bit 9
    10(1)		Reset bit 10
    11(1)		Reset bit 11
    12(1)		Reset bit 12
    13(1)		Reset bit 13
    14(1)		Reset bit 14
    15(1)		Reset bit 15
GPIOC: LCKR @ 0x40011018	Port configuration lock          register
    bit(len)		description
    0(1)		Port A Lock bit 0
    1(1)		Port A Lock bit 1
    2(1)		Port A Lock bit 2
    3(1)		Port A Lock bit 3
    4(1)		Port A Lock bit 4
    5(1)		Port A Lock bit 5
    6(1)		Port A Lock bit 6
    7(1)		Port A Lock bit 7
    8(1)		Port A Lock bit 8
    9(1)		Port A Lock bit 9
    10(1)		Port A Lock bit 10
    11(1)		Port A Lock bit 11
    12(1)		Port A Lock bit 12
    13(1)		Port A Lock bit 13
    14(1)		Port A Lock bit 14
    15(1)		Port A Lock bit 15
    16(1)		Lock key
GPIOD: CRL @ 0x40011400	Port configuration register low          (GPIOn_CRL)
    bit(len)		description
    0(2)		Port n.0 mode bits
    2(2)		Port n.0 configuration  bits
    4(2)		Port n.1 mode bits
    6(2)		Port n.1 configuration  bits
    8(2)		Port n.2 mode bits
    10(2)		Port n.2 configuration  bits
    12(2)		Port n.3 mode bits
    14(2)		Port n.3 configuration  bits
    16(2)		Port n.4 mode bits
    18(2)		Port n.4 configuration  bits
    20(2)		Port n.5 mode bits
    22(2)		Port n.5 configuration  bits
    24(2)		Port n.6 mode bits
    26(2)		Port n.6 configuration  bits
    28(2)		Port n.7 mode bits
    30(2)		Port n.7 configuration  bits
GPIOD: CRH @ 0x40011404	Port configuration register high          (GPIOn_CRL)
    bit(len)		description
    0(2)		Port n.8 mode bits
    2(2)		Port n.8 configuration  bits
    4(2)		Port n.9 mode bits
    6(2)		Port n.9 configuration  bits
    8(2)		Port n.10 mode bits
    10(2)		Port n.10 configuration  bits
    12(2)		Port n.11 mode bits
    14(2)		Port n.11 configuration  bits
    16(2)		Port n.12 mode bits
    18(2)		Port n.12 configuration  bits
    20(2)		Port n.13 mode bits
    22(2)		Port n.13 configuration  bits
    24(2)		Port n.14 mode bits
    26(2)		Port n.14 configuration  bits
    28(2)		Port n.15 mode bits
    30(2)		Port n.15 configuration  bits
GPIOD: IDR @ 0x40011408	Port input data register          (GPIOn_IDR)
    bit(len)		description
    0(1)		Port input data
    1(1)		Port input data
    2(1)		Port input data
    3(1)		Port input data
    4(1)		Port input data
    5(1)		Port input data
    6(1)		Port input data
    7(1)		Port input data
    8(1)		Port input data
    9(1)		Port input data
    10(1)		Port input data
    11(1)		Port input data
    12(1)		Port input data
    13(1)		Port input data
    14(1)		Port input data
    15(1)		Port input data
GPIOD: ODR @ 0x4001140c	Port output data register          (GPIOn_ODR)
    bit(len)		description
    0(1)		Port output data
    1(1)		Port output data
    2(1)		Port output data
    3(1)		Port output data
    4(1)		Port output data
    5(1)		Port output data
    6(1)		Port output data
    7(1)		Port output data
    8(1)		Port output data
    9(1)		Port output data
    10(1)		Port output data
    11(1)		Port output data
    12(1)		Port output data
    13(1)		Port output data
    14(1)		Port output data
    15(1)		Port output data
GPIOD: BSRR @ 0x40011410	Port bit set/reset register          (GPIOn_BSRR)
    bit(len)		description
    0(1)		Set bit 0
    1(1)		Set bit 1
    2(1)		Set bit 1
    3(1)		Set bit 3
    4(1)		Set bit 4
    5(1)		Set bit 5
    6(1)		Set bit 6
    7(1)		Set bit 7
    8(1)		Set bit 8
    9(1)		Set bit 9
    10(1)		Set bit 10
    11(1)		Set bit 11
    12(1)		Set bit 12
    13(1)		Set bit 13
    14(1)		Set bit 14
    15(1)		Set bit 15
    16(1)		Reset bit 0
    17(1)		Reset bit 1
    18(1)		Reset bit 2
    19(1)		Reset bit 3
    20(1)		Reset bit 4
    21(1)		Reset bit 5
    22(1)		Reset bit 6
    23(1)		Reset bit 7
    24(1)		Reset bit 8
    25(1)		Reset bit 9
    26(1)		Reset bit 10
    27(1)		Reset bit 11
    28(1)		Reset bit 12
    29(1)		Reset bit 13
    30(1)		Reset bit 14
    31(1)		Reset bit 15
GPIOD: BRR @ 0x40011414	Port bit reset register          (GPIOn_BRR)
    bit(len)		description
    0(1)		Reset bit 0
    1(1)		Reset bit 1
    2(1)		Reset bit 1
    3(1)		Reset bit 3
    4(1)		Reset bit 4
    5(1)		Reset bit 5
    6(1)		Reset bit 6
    7(1)		Reset bit 7
    8(1)		Reset bit 8
    9(1)		Reset bit 9
    10(1)		Reset bit 10
    11(1)		Reset bit 11
    12(1)		Reset bit 12
    13(1)		Reset bit 13
    14(1)		Reset bit 14
    15(1)		Reset bit 15
GPIOD: LCKR @ 0x40011418	Port configuration lock          register
    bit(len)		description
    0(1)		Port A Lock bit 0
    1(1)		Port A Lock bit 1
    2(1)		Port A Lock bit 2
    3(1)		Port A Lock bit 3
    4(1)		Port A Lock bit 4
    5(1)		Port A Lock bit 5
    6(1)		Port A Lock bit 6
    7(1)		Port A Lock bit 7
    8(1)		Port A Lock bit 8
    9(1)		Port A Lock bit 9
    10(1)		Port A Lock bit 10
    11(1)		Port A Lock bit 11
    12(1)		Port A Lock bit 12
    13(1)		Port A Lock bit 13
    14(1)		Port A Lock bit 14
    15(1)		Port A Lock bit 15
    16(1)		Lock key
GPIOE: CRL @ 0x40011800	Port configuration register low          (GPIOn_CRL)
    bit(len)		description
    0(2)		Port n.0 mode bits
    2(2)		Port n.0 configuration  bits
    4(2)		Port n.1 mode bits
    6(2)		Port n.1 configuration  bits
    8(2)		Port n.2 mode bits
    10(2)		Port n.2 configuration  bits
    12(2)		Port n.3 mode bits
    14(2)		Port n.3 configuration  bits
    16(2)		Port n.4 mode bits
    18(2)		Port n.4 configuration  bits
    20(2)		Port n.5 mode bits
    22(2)		Port n.5 configuration  bits
    24(2)		Port n.6 mode bits
    26(2)		Port n.6 configuration  bits
    28(2)		Port n.7 mode bits
    30(2)		Port n.7 configuration  bits
GPIOE: CRH @ 0x40011804	Port configuration register high          (GPIOn_CRL)
    bit(len)		description
    0(2)		Port n.8 mode bits
    2(2)		Port n.8 configuration  bits
    4(2)		Port n.9 mode bits
    6(2)		Port n.9 configuration  bits
    8(2)		Port n.10 mode bits
    10(2)		Port n.10 configuration  bits
    12(2)		Port n.11 mode bits
    14(2)		Port n.11 configuration  bits
    16(2)		Port n.12 mode bits
    18(2)		Port n.12 configuration  bits
    20(2)		Port n.13 mode bits
    22(2)		Port n.13 configuration  bits
    24(2)		Port n.14 mode bits
    26(2)		Port n.14 configuration  bits
    28(2)		Port n.15 mode bits
    30(2)		Port n.15 configuration  bits
GPIOE: IDR @ 0x40011808	Port input data register          (GPIOn_IDR)
    bit(len)		description
    0(1)		Port input data
    1(1)		Port input data
    2(1)		Port input data
    3(1)		Port input data
    4(1)		Port input data
    5(1)		Port input data
    6(1)		Port input data
    7(1)		Port input data
    8(1)		Port input data
    9(1)		Port input data
    10(1)		Port input data
    11(1)		Port input data
    12(1)		Port input data
    13(1)		Port input data
    14(1)		Port input data
    15(1)		Port input data
GPIOE: ODR @ 0x4001180c	Port output data register          (GPIOn_ODR)
    bit(len)		description
    0(1)		Port output data
    1(1)		Port output data
    2(1)		Port output data
    3(1)		Port output data
    4(1)		Port output data
    5(1)		Port output data
    6(1)		Port output data
    7(1)		Port output data
    8(1)		Port output data
    9(1)		Port output data
    10(1)		Port output data
    11(1)		Port output data
    12(1)		Port output data
    13(1)		Port output data
    14(1)		Port output data
    15(1)		Port output data
GPIOE: BSRR @ 0x40011810	Port bit set/reset register          (GPIOn_BSRR)
    bit(len)		description
    0(1)		Set bit 0
    1(1)		Set bit 1
    2(1)		Set bit 1
    3(1)		Set bit 3
    4(1)		Set bit 4
    5(1)		Set bit 5
    6(1)		Set bit 6
    7(1)		Set bit 7
    8(1)		Set bit 8
    9(1)		Set bit 9
    10(1)		Set bit 10
    11(1)		Set bit 11
    12(1)		Set bit 12
    13(1)		Set bit 13
    14(1)		Set bit 14
    15(1)		Set bit 15
    16(1)		Reset bit 0
    17(1)		Reset bit 1
    18(1)		Reset bit 2
    19(1)		Reset bit 3
    20(1)		Reset bit 4
    21(1)		Reset bit 5
    22(1)		Reset bit 6
    23(1)		Reset bit 7
    24(1)		Reset bit 8
    25(1)		Reset bit 9
    26(1)		Reset bit 10
    27(1)		Reset bit 11
    28(1)		Reset bit 12
    29(1)		Reset bit 13
    30(1)		Reset bit 14
    31(1)		Reset bit 15
GPIOE: BRR @ 0x40011814	Port bit reset register          (GPIOn_BRR)
    bit(len)		description
    0(1)		Reset bit 0
    1(1)		Reset bit 1
    2(1)		Reset bit 1
    3(1)		Reset bit 3
    4(1)		Reset bit 4
    5(1)		Reset bit 5
    6(1)		Reset bit 6
    7(1)		Reset bit 7
    8(1)		Reset bit 8
    9(1)		Reset bit 9
    10(1)		Reset bit 10
    11(1)		Reset bit 11
    12(1)		Reset bit 12
    13(1)		Reset bit 13
    14(1)		Reset bit 14
    15(1)		Reset bit 15
GPIOE: LCKR @ 0x40011818	Port configuration lock          register
    bit(len)		description
    0(1)		Port A Lock bit 0
    1(1)		Port A Lock bit 1
    2(1)		Port A Lock bit 2
    3(1)		Port A Lock bit 3
    4(1)		Port A Lock bit 4
    5(1)		Port A Lock bit 5
    6(1)		Port A Lock bit 6
    7(1)		Port A Lock bit 7
    8(1)		Port A Lock bit 8
    9(1)		Port A Lock bit 9
    10(1)		Port A Lock bit 10
    11(1)		Port A Lock bit 11
    12(1)		Port A Lock bit 12
    13(1)		Port A Lock bit 13
    14(1)		Port A Lock bit 14
    15(1)		Port A Lock bit 15
    16(1)		Lock key
GPIOF: CRL @ 0x40011c00	Port configuration register low          (GPIOn_CRL)
    bit(len)		description
    0(2)		Port n.0 mode bits
    2(2)		Port n.0 configuration  bits
    4(2)		Port n.1 mode bits
    6(2)		Port n.1 configuration  bits
    8(2)		Port n.2 mode bits
    10(2)		Port n.2 configuration  bits
    12(2)		Port n.3 mode bits
    14(2)		Port n.3 configuration  bits
    16(2)		Port n.4 mode bits
    18(2)		Port n.4 configuration  bits
    20(2)		Port n.5 mode bits
    22(2)		Port n.5 configuration  bits
    24(2)		Port n.6 mode bits
    26(2)		Port n.6 configuration  bits
    28(2)		Port n.7 mode bits
    30(2)		Port n.7 configuration  bits
GPIOF: CRH @ 0x40011c04	Port configuration register high          (GPIOn_CRL)
    bit(len)		description
    0(2)		Port n.8 mode bits
    2(2)		Port n.8 configuration  bits
    4(2)		Port n.9 mode bits
    6(2)		Port n.9 configuration  bits
    8(2)		Port n.10 mode bits
    10(2)		Port n.10 configuration  bits
    12(2)		Port n.11 mode bits
    14(2)		Port n.11 configuration  bits
    16(2)		Port n.12 mode bits
    18(2)		Port n.12 configuration  bits
    20(2)		Port n.13 mode bits
    22(2)		Port n.13 configuration  bits
    24(2)		Port n.14 mode bits
    26(2)		Port n.14 configuration  bits
    28(2)		Port n.15 mode bits
    30(2)		Port n.15 configuration  bits
GPIOF: IDR @ 0x40011c08	Port input data register          (GPIOn_IDR)
    bit(len)		description
    0(1)		Port input data
    1(1)		Port input data
    2(1)		Port input data
    3(1)		Port input data
    4(1)		Port input data
    5(1)		Port input data
    6(1)		Port input data
    7(1)		Port input data
    8(1)		Port input data
    9(1)		Port input data
    10(1)		Port input data
    11(1)		Port input data
    12(1)		Port input data
    13(1)		Port input data
    14(1)		Port input data
    15(1)		Port input data
GPIOF: ODR @ 0x40011c0c	Port output data register          (GPIOn_ODR)
    bit(len)		description
    0(1)		Port output data
    1(1)		Port output data
    2(1)		Port output data
    3(1)		Port output data
    4(1)		Port output data
    5(1)		Port output data
    6(1)		Port output data
    7(1)		Port output data
    8(1)		Port output data
    9(1)		Port output data
    10(1)		Port output data
    11(1)		Port output data
    12(1)		Port output data
    13(1)		Port output data
    14(1)		Port output data
    15(1)		Port output data
GPIOF: BSRR @ 0x40011c10	Port bit set/reset register          (GPIOn_BSRR)
    bit(len)		description
    0(1)		Set bit 0
    1(1)		Set bit 1
    2(1)		Set bit 1
    3(1)		Set bit 3
    4(1)		Set bit 4
    5(1)		Set bit 5
    6(1)		Set bit 6
    7(1)		Set bit 7
    8(1)		Set bit 8
    9(1)		Set bit 9
    10(1)		Set bit 10
    11(1)		Set bit 11
    12(1)		Set bit 12
    13(1)		Set bit 13
    14(1)		Set bit 14
    15(1)		Set bit 15
    16(1)		Reset bit 0
    17(1)		Reset bit 1
    18(1)		Reset bit 2
    19(1)		Reset bit 3
    20(1)		Reset bit 4
    21(1)		Reset bit 5
    22(1)		Reset bit 6
    23(1)		Reset bit 7
    24(1)		Reset bit 8
    25(1)		Reset bit 9
    26(1)		Reset bit 10
    27(1)		Reset bit 11
    28(1)		Reset bit 12
    29(1)		Reset bit 13
    30(1)		Reset bit 14
    31(1)		Reset bit 15
GPIOF: BRR @ 0x40011c14	Port bit reset register          (GPIOn_BRR)
    bit(len)		description
    0(1)		Reset bit 0
    1(1)		Reset bit 1
    2(1)		Reset bit 1
    3(1)		Reset bit 3
    4(1)		Reset bit 4
    5(1)		Reset bit 5
    6(1)		Reset bit 6
    7(1)		Reset bit 7
    8(1)		Reset bit 8
    9(1)		Reset bit 9
    10(1)		Reset bit 10
    11(1)		Reset bit 11
    12(1)		Reset bit 12
    13(1)		Reset bit 13
    14(1)		Reset bit 14
    15(1)		Reset bit 15
GPIOF: LCKR @ 0x40011c18	Port configuration lock          register
    bit(len)		description
    0(1)		Port A Lock bit 0
    1(1)		Port A Lock bit 1
    2(1)		Port A Lock bit 2
    3(1)		Port A Lock bit 3
    4(1)		Port A Lock bit 4
    5(1)		Port A Lock bit 5
    6(1)		Port A Lock bit 6
    7(1)		Port A Lock bit 7
    8(1)		Port A Lock bit 8
    9(1)		Port A Lock bit 9
    10(1)		Port A Lock bit 10
    11(1)		Port A Lock bit 11
    12(1)		Port A Lock bit 12
    13(1)		Port A Lock bit 13
    14(1)		Port A Lock bit 14
    15(1)		Port A Lock bit 15
    16(1)		Lock key
GPIOG: CRL @ 0x40012000	Port configuration register low          (GPIOn_CRL)
    bit(len)		description
    0(2)		Port n.0 mode bits
    2(2)		Port n.0 configuration  bits
    4(2)		Port n.1 mode bits
    6(2)		Port n.1 configuration  bits
    8(2)		Port n.2 mode bits
    10(2)		Port n.2 configuration  bits
    12(2)		Port n.3 mode bits
    14(2)		Port n.3 configuration  bits
    16(2)		Port n.4 mode bits
    18(2)		Port n.4 configuration  bits
    20(2)		Port n.5 mode bits
    22(2)		Port n.5 configuration  bits
    24(2)		Port n.6 mode bits
    26(2)		Port n.6 configuration  bits
    28(2)		Port n.7 mode bits
    30(2)		Port n.7 configuration  bits
GPIOG: CRH @ 0x40012004	Port configuration register high          (GPIOn_CRL)
    bit(len)		description
    0(2)		Port n.8 mode bits
    2(2)		Port n.8 configuration  bits
    4(2)		Port n.9 mode bits
    6(2)		Port n.9 configuration  bits
    8(2)		Port n.10 mode bits
    10(2)		Port n.10 configuration  bits
    12(2)		Port n.11 mode bits
    14(2)		Port n.11 configuration  bits
    16(2)		Port n.12 mode bits
    18(2)		Port n.12 configuration  bits
    20(2)		Port n.13 mode bits
    22(2)		Port n.13 configuration  bits
    24(2)		Port n.14 mode bits
    26(2)		Port n.14 configuration  bits
    28(2)		Port n.15 mode bits
    30(2)		Port n.15 configuration  bits
GPIOG: IDR @ 0x40012008	Port input data register          (GPIOn_IDR)
    bit(len)		description
    0(1)		Port input data
    1(1)		Port input data
    2(1)		Port input data
    3(1)		Port input data
    4(1)		Port input data
    5(1)		Port input data
    6(1)		Port input data
    7(1)		Port input data
    8(1)		Port input data
    9(1)		Port input data
    10(1)		Port input data
    11(1)		Port input data
    12(1)		Port input data
    13(1)		Port input data
    14(1)		Port input data
    15(1)		Port input data
GPIOG: ODR @ 0x4001200c	Port output data register          (GPIOn_ODR)
    bit(len)		description
    0(1)		Port output data
    1(1)		Port output data
    2(1)		Port output data
    3(1)		Port output data
    4(1)		Port output data
    5(1)		Port output data
    6(1)		Port output data
    7(1)		Port output data
    8(1)		Port output data
    9(1)		Port output data
    10(1)		Port output data
    11(1)		Port output data
    12(1)		Port output data
    13(1)		Port output data
    14(1)		Port output data
    15(1)		Port output data
GPIOG: BSRR @ 0x40012010	Port bit set/reset register          (GPIOn_BSRR)
    bit(len)		description
    0(1)		Set bit 0
    1(1)		Set bit 1
    2(1)		Set bit 1
    3(1)		Set bit 3
    4(1)		Set bit 4
    5(1)		Set bit 5
    6(1)		Set bit 6
    7(1)		Set bit 7
    8(1)		Set bit 8
    9(1)		Set bit 9
    10(1)		Set bit 10
    11(1)		Set bit 11
    12(1)		Set bit 12
    13(1)		Set bit 13
    14(1)		Set bit 14
    15(1)		Set bit 15
    16(1)		Reset bit 0
    17(1)		Reset bit 1
    18(1)		Reset bit 2
    19(1)		Reset bit 3
    20(1)		Reset bit 4
    21(1)		Reset bit 5
    22(1)		Reset bit 6
    23(1)		Reset bit 7
    24(1)		Reset bit 8
    25(1)		Reset bit 9
    26(1)		Reset bit 10
    27(1)		Reset bit 11
    28(1)		Reset bit 12
    29(1)		Reset bit 13
    30(1)		Reset bit 14
    31(1)		Reset bit 15
GPIOG: BRR @ 0x40012014	Port bit reset register          (GPIOn_BRR)
    bit(len)		description
    0(1)		Reset bit 0
    1(1)		Reset bit 1
    2(1)		Reset bit 1
    3(1)		Reset bit 3
    4(1)		Reset bit 4
    5(1)		Reset bit 5
    6(1)		Reset bit 6
    7(1)		Reset bit 7
    8(1)		Reset bit 8
    9(1)		Reset bit 9
    10(1)		Reset bit 10
    11(1)		Reset bit 11
    12(1)		Reset bit 12
    13(1)		Reset bit 13
    14(1)		Reset bit 14
    15(1)		Reset bit 15
GPIOG: LCKR @ 0x40012018	Port configuration lock          register
    bit(len)		description
    0(1)		Port A Lock bit 0
    1(1)		Port A Lock bit 1
    2(1)		Port A Lock bit 2
    3(1)		Port A Lock bit 3
    4(1)		Port A Lock bit 4
    5(1)		Port A Lock bit 5
    6(1)		Port A Lock bit 6
    7(1)		Port A Lock bit 7
    8(1)		Port A Lock bit 8
    9(1)		Port A Lock bit 9
    10(1)		Port A Lock bit 10
    11(1)		Port A Lock bit 11
    12(1)		Port A Lock bit 12
    13(1)		Port A Lock bit 13
    14(1)		Port A Lock bit 14
    15(1)		Port A Lock bit 15
    16(1)		Lock key
AFIO: EVCR @ 0x40010000	Event Control Register          (AFIO_EVCR)
    bit(len)		description
    0(4)		Pin selection
    4(3)		Port selection
    7(1)		Event Output Enable
AFIO: MAPR @ 0x40010004	AF remap and debug I/O configuration          register (AFIO_MAPR)
    bit(len)		description
    0(1)		SPI1 remapping
    1(1)		I2C1 remapping
    2(1)		USART1 remapping
    3(1)		USART2 remapping
    4(2)		USART3 remapping
    6(2)		TIM1 remapping
    8(2)		TIM2 remapping
    10(2)		TIM3 remapping
    12(1)		TIM4 remapping
    13(2)		CAN1 remapping
    15(1)		Port D0/Port D1 mapping on  OSCIN/OSCOUT
    16(1)		Set and cleared by  software
    17(1)		ADC 1 External trigger injected  conversion remapping
    18(1)		ADC 1 external trigger regular  conversion remapping
    19(1)		ADC 2 external trigger injected  conversion remapping
    20(1)		ADC 2 external trigger regular  conversion remapping
    24(3)		Serial wire JTAG  configuration
AFIO: EXTICR1 @ 0x40010008	External interrupt configuration register 1          (AFIO_EXTICR1)
    bit(len)		description
    0(4)		EXTI0 configuration
    4(4)		EXTI1 configuration
    8(4)		EXTI2 configuration
    12(4)		EXTI3 configuration
AFIO: EXTICR2 @ 0x4001000c	External interrupt configuration register 2          (AFIO_EXTICR2)
    bit(len)		description
    0(4)		EXTI4 configuration
    4(4)		EXTI5 configuration
    8(4)		EXTI6 configuration
    12(4)		EXTI7 configuration
AFIO: EXTICR3 @ 0x40010010	External interrupt configuration register 3          (AFIO_EXTICR3)
    bit(len)		description
    0(4)		EXTI8 configuration
    4(4)		EXTI9 configuration
    8(4)		EXTI10 configuration
    12(4)		EXTI11 configuration
AFIO: EXTICR4 @ 0x40010014	External interrupt configuration register 4          (AFIO_EXTICR4)
    bit(len)		description
    0(4)		EXTI12 configuration
    4(4)		EXTI13 configuration
    8(4)		EXTI14 configuration
    12(4)		EXTI15 configuration
AFIO: MAPR2 @ 0x4001001c	AF remap and debug I/O configuration          register
    bit(len)		description
    5(1)		TIM9 remapping
    6(1)		TIM10 remapping
    7(1)		TIM11 remapping
    8(1)		TIM13 remapping
    9(1)		TIM14 remapping
    10(1)		NADV connect/disconnect
EXTI: IMR @ 0x40010400	Interrupt mask register          (EXTI_IMR)
    bit(len)		description
    0(1)		Interrupt Mask on line 0
    1(1)		Interrupt Mask on line 1
    2(1)		Interrupt Mask on line 2
    3(1)		Interrupt Mask on line 3
    4(1)		Interrupt Mask on line 4
    5(1)		Interrupt Mask on line 5
    6(1)		Interrupt Mask on line 6
    7(1)		Interrupt Mask on line 7
    8(1)		Interrupt Mask on line 8
    9(1)		Interrupt Mask on line 9
    10(1)		Interrupt Mask on line 10
    11(1)		Interrupt Mask on line 11
    12(1)		Interrupt Mask on line 12
    13(1)		Interrupt Mask on line 13
    14(1)		Interrupt Mask on line 14
    15(1)		Interrupt Mask on line 15
    16(1)		Interrupt Mask on line 16
    17(1)		Interrupt Mask on line 17
    18(1)		Interrupt Mask on line 18
EXTI: EMR @ 0x40010404	Event mask register (EXTI_EMR)
    bit(len)		description
    0(1)		Event Mask on line 0
    1(1)		Event Mask on line 1
    2(1)		Event Mask on line 2
    3(1)		Event Mask on line 3
    4(1)		Event Mask on line 4
    5(1)		Event Mask on line 5
    6(1)		Event Mask on line 6
    7(1)		Event Mask on line 7
    8(1)		Event Mask on line 8
    9(1)		Event Mask on line 9
    10(1)		Event Mask on line 10
    11(1)		Event Mask on line 11
    12(1)		Event Mask on line 12
    13(1)		Event Mask on line 13
    14(1)		Event Mask on line 14
    15(1)		Event Mask on line 15
    16(1)		Event Mask on line 16
    17(1)		Event Mask on line 17
    18(1)		Event Mask on line 18
EXTI: RTSR @ 0x40010408	Rising Trigger selection register          (EXTI_RTSR)
    bit(len)		description
    0(1)		Rising trigger event configuration of  line 0
    1(1)		Rising trigger event configuration of  line 1
    2(1)		Rising trigger event configuration of  line 2
    3(1)		Rising trigger event configuration of  line 3
    4(1)		Rising trigger event configuration of  line 4
    5(1)		Rising trigger event configuration of  line 5
    6(1)		Rising trigger event configuration of  line 6
    7(1)		Rising trigger event configuration of  line 7
    8(1)		Rising trigger event configuration of  line 8
    9(1)		Rising trigger event configuration of  line 9
    10(1)		Rising trigger event configuration of  line 10
    11(1)		Rising trigger event configuration of  line 11
    12(1)		Rising trigger event configuration of  line 12
    13(1)		Rising trigger event configuration of  line 13
    14(1)		Rising trigger event configuration of  line 14
    15(1)		Rising trigger event configuration of  line 15
    16(1)		Rising trigger event configuration of  line 16
    17(1)		Rising trigger event configuration of  line 17
    18(1)		Rising trigger event configuration of  line 18
EXTI: FTSR @ 0x4001040c	Falling Trigger selection register          (EXTI_FTSR)
    bit(len)		description
    0(1)		Falling trigger event configuration of  line 0
    1(1)		Falling trigger event configuration of  line 1
    2(1)		Falling trigger event configuration of  line 2
    3(1)		Falling trigger event configuration of  line 3
    4(1)		Falling trigger event configuration of  line 4
    5(1)		Falling trigger event configuration of  line 5
    6(1)		Falling trigger event configuration of  line 6
    7(1)		Falling trigger event configuration of  line 7
    8(1)		Falling trigger event configuration of  line 8
    9(1)		Falling trigger event configuration of  line 9
    10(1)		Falling trigger event configuration of  line 10
    11(1)		Falling trigger event configuration of  line 11
    12(1)		Falling trigger event configuration of  line 12
    13(1)		Falling trigger event configuration of  line 13
    14(1)		Falling trigger event configuration of  line 14
    15(1)		Falling trigger event configuration of  line 15
    16(1)		Falling trigger event configuration of  line 16
    17(1)		Falling trigger event configuration of  line 17
    18(1)		Falling trigger event configuration of  line 18
EXTI: SWIER @ 0x40010410	Software interrupt event register          (EXTI_SWIER)
    bit(len)		description
    0(1)		Software Interrupt on line  0
    1(1)		Software Interrupt on line  1
    2(1)		Software Interrupt on line  2
    3(1)		Software Interrupt on line  3
    4(1)		Software Interrupt on line  4
    5(1)		Software Interrupt on line  5
    6(1)		Software Interrupt on line  6
    7(1)		Software Interrupt on line  7
    8(1)		Software Interrupt on line  8
    9(1)		Software Interrupt on line  9
    10(1)		Software Interrupt on line  10
    11(1)		Software Interrupt on line  11
    12(1)		Software Interrupt on line  12
    13(1)		Software Interrupt on line  13
    14(1)		Software Interrupt on line  14
    15(1)		Software Interrupt on line  15
    16(1)		Software Interrupt on line  16
    17(1)		Software Interrupt on line  17
    18(1)		Software Interrupt on line  18
EXTI: PR @ 0x40010414	Pending register (EXTI_PR)
    bit(len)		description
    0(1)		Pending bit 0
    1(1)		Pending bit 1
    2(1)		Pending bit 2
    3(1)		Pending bit 3
    4(1)		Pending bit 4
    5(1)		Pending bit 5
    6(1)		Pending bit 6
    7(1)		Pending bit 7
    8(1)		Pending bit 8
    9(1)		Pending bit 9
    10(1)		Pending bit 10
    11(1)		Pending bit 11
    12(1)		Pending bit 12
    13(1)		Pending bit 13
    14(1)		Pending bit 14
    15(1)		Pending bit 15
    16(1)		Pending bit 16
    17(1)		Pending bit 17
    18(1)		Pending bit 18
DMA1: ISR @ 0x40020000	DMA interrupt status register          (DMA_ISR)
    bit(len)		description
    0(1)		Channel 1 Global interrupt  flag
    1(1)		Channel 1 Transfer Complete  flag
    2(1)		Channel 1 Half Transfer Complete  flag
    3(1)		Channel 1 Transfer Error  flag
    4(1)		Channel 2 Global interrupt  flag
    5(1)		Channel 2 Transfer Complete  flag
    6(1)		Channel 2 Half Transfer Complete  flag
    7(1)		Channel 2 Transfer Error  flag
    8(1)		Channel 3 Global interrupt  flag
    9(1)		Channel 3 Transfer Complete  flag
    10(1)		Channel 3 Half Transfer Complete  flag
    11(1)		Channel 3 Transfer Error  flag
    12(1)		Channel 4 Global interrupt  flag
    13(1)		Channel 4 Transfer Complete  flag
    14(1)		Channel 4 Half Transfer Complete  flag
    15(1)		Channel 4 Transfer Error  flag
    16(1)		Channel 5 Global interrupt  flag
    17(1)		Channel 5 Transfer Complete  flag
    18(1)		Channel 5 Half Transfer Complete  flag
    19(1)		Channel 5 Transfer Error  flag
    20(1)		Channel 6 Global interrupt  flag
    21(1)		Channel 6 Transfer Complete  flag
    22(1)		Channel 6 Half Transfer Complete  flag
    23(1)		Channel 6 Transfer Error  flag
    24(1)		Channel 7 Global interrupt  flag
    25(1)		Channel 7 Transfer Complete  flag
    26(1)		Channel 7 Half Transfer Complete  flag
    27(1)		Channel 7 Transfer Error  flag
DMA1: IFCR @ 0x40020004	DMA interrupt flag clear register          (DMA_IFCR)
    bit(len)		description
    0(1)		Channel 1 Global interrupt  clear
    4(1)		Channel 2 Global interrupt  clear
    8(1)		Channel 3 Global interrupt  clear
    12(1)		Channel 4 Global interrupt  clear
    16(1)		Channel 5 Global interrupt  clear
    20(1)		Channel 6 Global interrupt  clear
    24(1)		Channel 7 Global interrupt  clear
    1(1)		Channel 1 Transfer Complete  clear
    5(1)		Channel 2 Transfer Complete  clear
    9(1)		Channel 3 Transfer Complete  clear
    13(1)		Channel 4 Transfer Complete  clear
    17(1)		Channel 5 Transfer Complete  clear
    21(1)		Channel 6 Transfer Complete  clear
    25(1)		Channel 7 Transfer Complete  clear
    2(1)		Channel 1 Half Transfer  clear
    6(1)		Channel 2 Half Transfer  clear
    10(1)		Channel 3 Half Transfer  clear
    14(1)		Channel 4 Half Transfer  clear
    18(1)		Channel 5 Half Transfer  clear
    22(1)		Channel 6 Half Transfer  clear
    26(1)		Channel 7 Half Transfer  clear
    3(1)		Channel 1 Transfer Error  clear
    7(1)		Channel 2 Transfer Error  clear
    11(1)		Channel 3 Transfer Error  clear
    15(1)		Channel 4 Transfer Error  clear
    19(1)		Channel 5 Transfer Error  clear
    23(1)		Channel 6 Transfer Error  clear
    27(1)		Channel 7 Transfer Error  clear
DMA1: CCR1 @ 0x40020008	DMA channel configuration register          (DMA_CCR)
    bit(len)		description
    0(1)		Channel enable
    1(1)		Transfer complete interrupt  enable
    2(1)		Half Transfer interrupt  enable
    3(1)		Transfer error interrupt  enable
    4(1)		Data transfer direction
    5(1)		Circular mode
    6(1)		Peripheral increment mode
    7(1)		Memory increment mode
    8(2)		Peripheral size
    10(2)		Memory size
    12(2)		Channel Priority level
    14(1)		Memory to memory mode
DMA1: CNDTR1 @ 0x4002000c	DMA channel 1 number of data          register
    bit(len)		description
    0(16)		Number of data to transfer
DMA1: CPAR1 @ 0x40020010	DMA channel 1 peripheral address          register
    bit(len)		description
    0(32)		Peripheral address
DMA1: CMAR1 @ 0x40020014	DMA channel 1 memory address          register
    bit(len)		description
    0(32)		Memory address
DMA1: CCR2 @ 0x4002001c	DMA channel configuration register          (DMA_CCR)
    bit(len)		description
    0(1)		Channel enable
    1(1)		Transfer complete interrupt  enable
    2(1)		Half Transfer interrupt  enable
    3(1)		Transfer error interrupt  enable
    4(1)		Data transfer direction
    5(1)		Circular mode
    6(1)		Peripheral increment mode
    7(1)		Memory increment mode
    8(2)		Peripheral size
    10(2)		Memory size
    12(2)		Channel Priority level
    14(1)		Memory to memory mode
DMA1: CNDTR2 @ 0x40020020	DMA channel 2 number of data          register
    bit(len)		description
    0(16)		Number of data to transfer
DMA1: CPAR2 @ 0x40020024	DMA channel 2 peripheral address          register
    bit(len)		description
    0(32)		Peripheral address
DMA1: CMAR2 @ 0x40020028	DMA channel 2 memory address          register
    bit(len)		description
    0(32)		Memory address
DMA1: CCR3 @ 0x40020030	DMA channel configuration register          (DMA_CCR)
    bit(len)		description
    0(1)		Channel enable
    1(1)		Transfer complete interrupt  enable
    2(1)		Half Transfer interrupt  enable
    3(1)		Transfer error interrupt  enable
    4(1)		Data transfer direction
    5(1)		Circular mode
    6(1)		Peripheral increment mode
    7(1)		Memory increment mode
    8(2)		Peripheral size
    10(2)		Memory size
    12(2)		Channel Priority level
    14(1)		Memory to memory mode
DMA1: CNDTR3 @ 0x40020034	DMA channel 3 number of data          register
    bit(len)		description
    0(16)		Number of data to transfer
DMA1: CPAR3 @ 0x40020038	DMA channel 3 peripheral address          register
    bit(len)		description
    0(32)		Peripheral address
DMA1: CMAR3 @ 0x4002003c	DMA channel 3 memory address          register
    bit(len)		description
    0(32)		Memory address
DMA1: CCR4 @ 0x40020044	DMA channel configuration register          (DMA_CCR)
    bit(len)		description
    0(1)		Channel enable
    1(1)		Transfer complete interrupt  enable
    2(1)		Half Transfer interrupt  enable
    3(1)		Transfer error interrupt  enable
    4(1)		Data transfer direction
    5(1)		Circular mode
    6(1)		Peripheral increment mode
    7(1)		Memory increment mode
    8(2)		Peripheral size
    10(2)		Memory size
    12(2)		Channel Priority level
    14(1)		Memory to memory mode
DMA1: CNDTR4 @ 0x40020048	DMA channel 4 number of data          register
    bit(len)		description
    0(16)		Number of data to transfer
DMA1: CPAR4 @ 0x4002004c	DMA channel 4 peripheral address          register
    bit(len)		description
    0(32)		Peripheral address
DMA1: CMAR4 @ 0x40020050	DMA channel 4 memory address          register
    bit(len)		description
    0(32)		Memory address
DMA1: CCR5 @ 0x40020058	DMA channel configuration register          (DMA_CCR)
    bit(len)		description
    0(1)		Channel enable
    1(1)		Transfer complete interrupt  enable
    2(1)		Half Transfer interrupt  enable
    3(1)		Transfer error interrupt  enable
    4(1)		Data transfer direction
    5(1)		Circular mode
    6(1)		Peripheral increment mode
    7(1)		Memory increment mode
    8(2)		Peripheral size
    10(2)		Memory size
    12(2)		Channel Priority level
    14(1)		Memory to memory mode
DMA1: CNDTR5 @ 0x4002005c	DMA channel 5 number of data          register
    bit(len)		description
    0(16)		Number of data to transfer
DMA1: CPAR5 @ 0x40020060	DMA channel 5 peripheral address          register
    bit(len)		description
    0(32)		Peripheral address
DMA1: CMAR5 @ 0x40020064	DMA channel 5 memory address          register
    bit(len)		description
    0(32)		Memory address
DMA1: CCR6 @ 0x4002006c	DMA channel configuration register          (DMA_CCR)
    bit(len)		description
    0(1)		Channel enable
    1(1)		Transfer complete interrupt  enable
    2(1)		Half Transfer interrupt  enable
    3(1)		Transfer error interrupt  enable
    4(1)		Data transfer direction
    5(1)		Circular mode
    6(1)		Peripheral increment mode
    7(1)		Memory increment mode
    8(2)		Peripheral size
    10(2)		Memory size
    12(2)		Channel Priority level
    14(1)		Memory to memory mode
DMA1: CNDTR6 @ 0x40020070	DMA channel 6 number of data          register
    bit(len)		description
    0(16)		Number of data to transfer
DMA1: CPAR6 @ 0x40020074	DMA channel 6 peripheral address          register
    bit(len)		description
    0(32)		Peripheral address
DMA1: CMAR6 @ 0x40020078	DMA channel 6 memory address          register
    bit(len)		description
    0(32)		Memory address
DMA1: CCR7 @ 0x40020080	DMA channel configuration register          (DMA_CCR)
    bit(len)		description
    0(1)		Channel enable
    1(1)		Transfer complete interrupt  enable
    2(1)		Half Transfer interrupt  enable
    3(1)		Transfer error interrupt  enable
    4(1)		Data transfer direction
    5(1)		Circular mode
    6(1)		Peripheral increment mode
    7(1)		Memory increment mode
    8(2)		Peripheral size
    10(2)		Memory size
    12(2)		Channel Priority level
    14(1)		Memory to memory mode
DMA1: CNDTR7 @ 0x40020084	DMA channel 7 number of data          register
    bit(len)		description
    0(16)		Number of data to transfer
DMA1: CPAR7 @ 0x40020088	DMA channel 7 peripheral address          register
    bit(len)		description
    0(32)		Peripheral address
DMA1: CMAR7 @ 0x4002008c	DMA channel 7 memory address          register
    bit(len)		description
    0(32)		Memory address
DMA2: ISR @ 0x40020400	DMA interrupt status register          (DMA_ISR)
    bit(len)		description
    0(1)		Channel 1 Global interrupt  flag
    1(1)		Channel 1 Transfer Complete  flag
    2(1)		Channel 1 Half Transfer Complete  flag
    3(1)		Channel 1 Transfer Error  flag
    4(1)		Channel 2 Global interrupt  flag
    5(1)		Channel 2 Transfer Complete  flag
    6(1)		Channel 2 Half Transfer Complete  flag
    7(1)		Channel 2 Transfer Error  flag
    8(1)		Channel 3 Global interrupt  flag
    9(1)		Channel 3 Transfer Complete  flag
    10(1)		Channel 3 Half Transfer Complete  flag
    11(1)		Channel 3 Transfer Error  flag
    12(1)		Channel 4 Global interrupt  flag
    13(1)		Channel 4 Transfer Complete  flag
    14(1)		Channel 4 Half Transfer Complete  flag
    15(1)		Channel 4 Transfer Error  flag
    16(1)		Channel 5 Global interrupt  flag
    17(1)		Channel 5 Transfer Complete  flag
    18(1)		Channel 5 Half Transfer Complete  flag
    19(1)		Channel 5 Transfer Error  flag
    20(1)		Channel 6 Global interrupt  flag
    21(1)		Channel 6 Transfer Complete  flag
    22(1)		Channel 6 Half Transfer Complete  flag
    23(1)		Channel 6 Transfer Error  flag
    24(1)		Channel 7 Global interrupt  flag
    25(1)		Channel 7 Transfer Complete  flag
    26(1)		Channel 7 Half Transfer Complete  flag
    27(1)		Channel 7 Transfer Error  flag
DMA2: IFCR @ 0x40020404	DMA interrupt flag clear register          (DMA_IFCR)
    bit(len)		description
    0(1)		Channel 1 Global interrupt  clear
    4(1)		Channel 2 Global interrupt  clear
    8(1)		Channel 3 Global interrupt  clear
    12(1)		Channel 4 Global interrupt  clear
    16(1)		Channel 5 Global interrupt  clear
    20(1)		Channel 6 Global interrupt  clear
    24(1)		Channel 7 Global interrupt  clear
    1(1)		Channel 1 Transfer Complete  clear
    5(1)		Channel 2 Transfer Complete  clear
    9(1)		Channel 3 Transfer Complete  clear
    13(1)		Channel 4 Transfer Complete  clear
    17(1)		Channel 5 Transfer Complete  clear
    21(1)		Channel 6 Transfer Complete  clear
    25(1)		Channel 7 Transfer Complete  clear
    2(1)		Channel 1 Half Transfer  clear
    6(1)		Channel 2 Half Transfer  clear
    10(1)		Channel 3 Half Transfer  clear
    14(1)		Channel 4 Half Transfer  clear
    18(1)		Channel 5 Half Transfer  clear
    22(1)		Channel 6 Half Transfer  clear
    26(1)		Channel 7 Half Transfer  clear
    3(1)		Channel 1 Transfer Error  clear
    7(1)		Channel 2 Transfer Error  clear
    11(1)		Channel 3 Transfer Error  clear
    15(1)		Channel 4 Transfer Error  clear
    19(1)		Channel 5 Transfer Error  clear
    23(1)		Channel 6 Transfer Error  clear
    27(1)		Channel 7 Transfer Error  clear
DMA2: CCR1 @ 0x40020408	DMA channel configuration register          (DMA_CCR)
    bit(len)		description
    0(1)		Channel enable
    1(1)		Transfer complete interrupt  enable
    2(1)		Half Transfer interrupt  enable
    3(1)		Transfer error interrupt  enable
    4(1)		Data transfer direction
    5(1)		Circular mode
    6(1)		Peripheral increment mode
    7(1)		Memory increment mode
    8(2)		Peripheral size
    10(2)		Memory size
    12(2)		Channel Priority level
    14(1)		Memory to memory mode
DMA2: CNDTR1 @ 0x4002040c	DMA channel 1 number of data          register
    bit(len)		description
    0(16)		Number of data to transfer
DMA2: CPAR1 @ 0x40020410	DMA channel 1 peripheral address          register
    bit(len)		description
    0(32)		Peripheral address
DMA2: CMAR1 @ 0x40020414	DMA channel 1 memory address          register
    bit(len)		description
    0(32)		Memory address
DMA2: CCR2 @ 0x4002041c	DMA channel configuration register          (DMA_CCR)
    bit(len)		description
    0(1)		Channel enable
    1(1)		Transfer complete interrupt  enable
    2(1)		Half Transfer interrupt  enable
    3(1)		Transfer error interrupt  enable
    4(1)		Data transfer direction
    5(1)		Circular mode
    6(1)		Peripheral increment mode
    7(1)		Memory increment mode
    8(2)		Peripheral size
    10(2)		Memory size
    12(2)		Channel Priority level
    14(1)		Memory to memory mode
DMA2: CNDTR2 @ 0x40020420	DMA channel 2 number of data          register
    bit(len)		description
    0(16)		Number of data to transfer
DMA2: CPAR2 @ 0x40020424	DMA channel 2 peripheral address          register
    bit(len)		description
    0(32)		Peripheral address
DMA2: CMAR2 @ 0x40020428	DMA channel 2 memory address          register
    bit(len)		description
    0(32)		Memory address
DMA2: CCR3 @ 0x40020430	DMA channel configuration register          (DMA_CCR)
    bit(len)		description
    0(1)		Channel enable
    1(1)		Transfer complete interrupt  enable
    2(1)		Half Transfer interrupt  enable
    3(1)		Transfer error interrupt  enable
    4(1)		Data transfer direction
    5(1)		Circular mode
    6(1)		Peripheral increment mode
    7(1)		Memory increment mode
    8(2)		Peripheral size
    10(2)		Memory size
    12(2)		Channel Priority level
    14(1)		Memory to memory mode
DMA2: CNDTR3 @ 0x40020434	DMA channel 3 number of data          register
    bit(len)		description
    0(16)		Number of data to transfer
DMA2: CPAR3 @ 0x40020438	DMA channel 3 peripheral address          register
    bit(len)		description
    0(32)		Peripheral address
DMA2: CMAR3 @ 0x4002043c	DMA channel 3 memory address          register
    bit(len)		description
    0(32)		Memory address
DMA2: CCR4 @ 0x40020444	DMA channel configuration register          (DMA_CCR)
    bit(len)		description
    0(1)		Channel enable
    1(1)		Transfer complete interrupt  enable
    2(1)		Half Transfer interrupt  enable
    3(1)		Transfer error interrupt  enable
    4(1)		Data transfer direction
    5(1)		Circular mode
    6(1)		Peripheral increment mode
    7(1)		Memory increment mode
    8(2)		Peripheral size
    10(2)		Memory size
    12(2)		Channel Priority level
    14(1)		Memory to memory mode
DMA2: CNDTR4 @ 0x40020448	DMA channel 4 number of data          register
    bit(len)		description
    0(16)		Number of data to transfer
DMA2: CPAR4 @ 0x4002044c	DMA channel 4 peripheral address          register
    bit(len)		description
    0(32)		Peripheral address
DMA2: CMAR4 @ 0x40020450	DMA channel 4 memory address          register
    bit(len)		description
    0(32)		Memory address
DMA2: CCR5 @ 0x40020458	DMA channel configuration register          (DMA_CCR)
    bit(len)		description
    0(1)		Channel enable
    1(1)		Transfer complete interrupt  enable
    2(1)		Half Transfer interrupt  enable
    3(1)		Transfer error interrupt  enable
    4(1)		Data transfer direction
    5(1)		Circular mode
    6(1)		Peripheral increment mode
    7(1)		Memory increment mode
    8(2)		Peripheral size
    10(2)		Memory size
    12(2)		Channel Priority level
    14(1)		Memory to memory mode
DMA2: CNDTR5 @ 0x4002045c	DMA channel 5 number of data          register
    bit(len)		description
    0(16)		Number of data to transfer
DMA2: CPAR5 @ 0x40020460	DMA channel 5 peripheral address          register
    bit(len)		description
    0(32)		Peripheral address
DMA2: CMAR5 @ 0x40020464	DMA channel 5 memory address          register
    bit(len)		description
    0(32)		Memory address
DMA2: CCR6 @ 0x4002046c	DMA channel configuration register          (DMA_CCR)
    bit(len)		description
    0(1)		Channel enable
    1(1)		Transfer complete interrupt  enable
    2(1)		Half Transfer interrupt  enable
    3(1)		Transfer error interrupt  enable
    4(1)		Data transfer direction
    5(1)		Circular mode
    6(1)		Peripheral increment mode
    7(1)		Memory increment mode
    8(2)		Peripheral size
    10(2)		Memory size
    12(2)		Channel Priority level
    14(1)		Memory to memory mode
DMA2: CNDTR6 @ 0x40020470	DMA channel 6 number of data          register
    bit(len)		description
    0(16)		Number of data to transfer
DMA2: CPAR6 @ 0x40020474	DMA channel 6 peripheral address          register
    bit(len)		description
    0(32)		Peripheral address
DMA2: CMAR6 @ 0x40020478	DMA channel 6 memory address          register
    bit(len)		description
    0(32)		Memory address
DMA2: CCR7 @ 0x40020480	DMA channel configuration register          (DMA_CCR)
    bit(len)		description
    0(1)		Channel enable
    1(1)		Transfer complete interrupt  enable
    2(1)		Half Transfer interrupt  enable
    3(1)		Transfer error interrupt  enable
    4(1)		Data transfer direction
    5(1)		Circular mode
    6(1)		Peripheral increment mode
    7(1)		Memory increment mode
    8(2)		Peripheral size
    10(2)		Memory size
    12(2)		Channel Priority level
    14(1)		Memory to memory mode
DMA2: CNDTR7 @ 0x40020484	DMA channel 7 number of data          register
    bit(len)		description
    0(16)		Number of data to transfer
DMA2: CPAR7 @ 0x40020488	DMA channel 7 peripheral address          register
    bit(len)		description
    0(32)		Peripheral address
DMA2: CMAR7 @ 0x4002048c	DMA channel 7 memory address          register
    bit(len)		description
    0(32)		Memory address
SDIO: POWER @ 0x40018000	Bits 1:0 = PWRCTRL: Power supply control          bits
    bit(len)		description
    0(2)		PWRCTRL
SDIO: CLKCR @ 0x40018004	SDI clock control register          (SDIO_CLKCR)
    bit(len)		description
    0(8)		Clock divide factor
    8(1)		Clock enable bit
    9(1)		Power saving configuration  bit
    10(1)		Clock divider bypass enable  bit
    11(2)		Wide bus mode enable bit
    13(1)		SDIO_CK dephasing selection  bit
    14(1)		HW Flow Control enable
SDIO: ARG @ 0x40018008	Bits 31:0 = : Command argument
    bit(len)		description
    0(32)		Command argument
SDIO: CMD @ 0x4001800c	SDIO command register          (SDIO_CMD)
    bit(len)		description
    0(6)		CMDINDEX
    6(2)		WAITRESP
    8(1)		WAITINT
    9(1)		WAITPEND
    10(1)		CPSMEN
    11(1)		SDIOSuspend
    12(1)		ENCMDcompl
    13(1)		nIEN
    14(1)		CE_ATACMD
SDIO: RESPCMD @ 0x40018010	SDIO command register
    bit(len)		description
    0(6)		RESPCMD
SDIO: RESPI1 @ 0x40018014	Bits 31:0 = CARDSTATUS1
    bit(len)		description
    0(32)		CARDSTATUS1
SDIO: RESP2 @ 0x40018018	Bits 31:0 = CARDSTATUS2
    bit(len)		description
    0(32)		CARDSTATUS2
SDIO: RESP3 @ 0x4001801c	Bits 31:0 = CARDSTATUS3
    bit(len)		description
    0(32)		CARDSTATUS3
SDIO: RESP4 @ 0x40018020	Bits 31:0 = CARDSTATUS4
    bit(len)		description
    0(32)		CARDSTATUS4
SDIO: DTIMER @ 0x40018024	Bits 31:0 = DATATIME: Data timeout          period
    bit(len)		description
    0(32)		Data timeout period
SDIO: DLEN @ 0x40018028	Bits 24:0 = DATALENGTH: Data length          value
    bit(len)		description
    0(25)		Data length value
SDIO: DCTRL @ 0x4001802c	SDIO data control register          (SDIO_DCTRL)
    bit(len)		description
    0(1)		DTEN
    1(1)		DTDIR
    2(1)		DTMODE
    3(1)		DMAEN
    4(4)		DBLOCKSIZE
    8(1)		PWSTART
    9(1)		PWSTOP
    10(1)		RWMOD
    11(1)		SDIOEN
SDIO: DCOUNT @ 0x40018030	Bits 24:0 = DATACOUNT: Data count          value
    bit(len)		description
    0(25)		Data count value
SDIO: STA @ 0x40018034	SDIO status register          (SDIO_STA)
    bit(len)		description
    0(1)		CCRCFAIL
    1(1)		DCRCFAIL
    2(1)		CTIMEOUT
    3(1)		DTIMEOUT
    4(1)		TXUNDERR
    5(1)		RXOVERR
    6(1)		CMDREND
    7(1)		CMDSENT
    8(1)		DATAEND
    9(1)		STBITERR
    10(1)		DBCKEND
    11(1)		CMDACT
    12(1)		TXACT
    13(1)		RXACT
    14(1)		TXFIFOHE
    15(1)		RXFIFOHF
    16(1)		TXFIFOF
    17(1)		RXFIFOF
    18(1)		TXFIFOE
    19(1)		RXFIFOE
    20(1)		TXDAVL
    21(1)		RXDAVL
    22(1)		SDIOIT
    23(1)		CEATAEND
SDIO: ICR @ 0x40018038	SDIO interrupt clear register          (SDIO_ICR)
    bit(len)		description
    0(1)		CCRCFAILC
    1(1)		DCRCFAILC
    2(1)		CTIMEOUTC
    3(1)		DTIMEOUTC
    4(1)		TXUNDERRC
    5(1)		RXOVERRC
    6(1)		CMDRENDC
    7(1)		CMDSENTC
    8(1)		DATAENDC
    9(1)		STBITERRC
    10(1)		DBCKENDC
    22(1)		SDIOITC
    23(1)		CEATAENDC
SDIO: MASK @ 0x4001803c	SDIO mask register (SDIO_MASK)
    bit(len)		description
    0(1)		CCRCFAILIE
    1(1)		DCRCFAILIE
    2(1)		CTIMEOUTIE
    3(1)		DTIMEOUTIE
    4(1)		TXUNDERRIE
    5(1)		RXOVERRIE
    6(1)		CMDRENDIE
    7(1)		CMDSENTIE
    8(1)		DATAENDIE
    9(1)		STBITERRIE
    10(1)		DBACKENDIE
    11(1)		CMDACTIE
    12(1)		TXACTIE
    13(1)		RXACTIE
    14(1)		TXFIFOHEIE
    15(1)		RXFIFOHFIE
    16(1)		TXFIFOFIE
    17(1)		RXFIFOFIE
    18(1)		TXFIFOEIE
    19(1)		RXFIFOEIE
    20(1)		TXDAVLIE
    21(1)		RXDAVLIE
    22(1)		SDIOITIE
    23(1)		CEATENDIE
SDIO: FIFOCNT @ 0x40018048	Bits 23:0 = FIFOCOUNT: Remaining number of          words to be written to or read from the          FIFO
    bit(len)		description
    0(24)		FIF0COUNT
SDIO: FIFO @ 0x40018080	bits 31:0 = FIFOData: Receive and transmit          FIFO data
    bit(len)		description
    0(32)		FIFOData
RTC: CRH @ 0x40002800	RTC Control Register High
    bit(len)		description
    0(1)		Second interrupt Enable
    1(1)		Alarm interrupt Enable
    2(1)		Overflow interrupt Enable
RTC: CRL @ 0x40002804	RTC Control Register Low
    bit(len)		description
    0(1)		Second Flag
    1(1)		Alarm Flag
    2(1)		Overflow Flag
    3(1)		Registers Synchronized  Flag
    4(1)		Configuration Flag
    5(1)		RTC operation OFF
RTC: PRLH @ 0x40002808	RTC Prescaler Load Register          High
    bit(len)		description
    0(4)		RTC Prescaler Load Register  High
RTC: PRLL @ 0x4000280c	RTC Prescaler Load Register          Low
    bit(len)		description
    0(16)		RTC Prescaler Divider Register  Low
RTC: DIVH @ 0x40002810	RTC Prescaler Divider Register          High
    bit(len)		description
    0(4)		RTC prescaler divider register  high
RTC: DIVL @ 0x40002814	RTC Prescaler Divider Register          Low
    bit(len)		description
    0(16)		RTC prescaler divider register  Low
RTC: CNTH @ 0x40002818	RTC Counter Register High
    bit(len)		description
    0(16)		RTC counter register high
RTC: CNTL @ 0x4000281c	RTC Counter Register Low
    bit(len)		description
    0(16)		RTC counter register Low
RTC: ALRH @ 0x40002820	RTC Alarm Register High
    bit(len)		description
    0(16)		RTC alarm register high
RTC: ALRL @ 0x40002824	RTC Alarm Register Low
    bit(len)		description
    0(16)		RTC alarm register low
BKP: DR1 @ 0x40006c04	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR2 @ 0x40006c08	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR3 @ 0x40006c0c	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR4 @ 0x40006c10	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR5 @ 0x40006c14	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR6 @ 0x40006c18	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR7 @ 0x40006c1c	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR8 @ 0x40006c20	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR9 @ 0x40006c24	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR10 @ 0x40006c28	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR11 @ 0x40006c40	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR12 @ 0x40006c44	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR13 @ 0x40006c48	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR14 @ 0x40006c4c	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR15 @ 0x40006c50	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR16 @ 0x40006c54	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR17 @ 0x40006c58	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR18 @ 0x40006c5c	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR19 @ 0x40006c60	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR20 @ 0x40006c64	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR21 @ 0x40006c68	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR22 @ 0x40006c6c	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR23 @ 0x40006c70	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR24 @ 0x40006c74	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR25 @ 0x40006c78	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR26 @ 0x40006c7c	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR27 @ 0x40006c80	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR28 @ 0x40006c84	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR29 @ 0x40006c88	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR30 @ 0x40006c8c	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR31 @ 0x40006c90	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR32 @ 0x40006c94	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR33 @ 0x40006c98	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR34 @ 0x40006c9c	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR35 @ 0x40006ca0	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR36 @ 0x40006ca4	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR37 @ 0x40006ca8	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR38 @ 0x40006cac	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR39 @ 0x40006cb0	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR40 @ 0x40006cb4	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR41 @ 0x40006cb8	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: DR42 @ 0x40006cbc	Backup data register (BKP_DR)
    bit(len)		description
    0(16)		Backup data
BKP: RTCCR @ 0x40006c2c	RTC clock calibration register          (BKP_RTCCR)
    bit(len)		description
    0(7)		Calibration value
    7(1)		Calibration Clock Output
    8(1)		Alarm or second output  enable
    9(1)		Alarm or second output  selection
BKP: CR @ 0x40006c30	Backup control register          (BKP_CR)
    bit(len)		description
    0(1)		Tamper pin enable
    1(1)		Tamper pin active level
BKP: CSR @ 0x40006c34	BKP_CSR control/status register          (BKP_CSR)
    bit(len)		description
    0(1)		Clear Tamper event
    1(1)		Clear Tamper Interrupt
    2(1)		Tamper Pin interrupt  enable
    8(1)		Tamper Event Flag
    9(1)		Tamper Interrupt Flag
IWDG: KR @ 0x40003000	Key register (IWDG_KR)
    bit(len)		description
    0(16)		Key value
IWDG: PR @ 0x40003004	Prescaler register (IWDG_PR)
    bit(len)		description
    0(3)		Prescaler divider
IWDG: RLR @ 0x40003008	Reload register (IWDG_RLR)
    bit(len)		description
    0(12)		Watchdog counter reload  value
IWDG: SR @ 0x4000300c	Status register (IWDG_SR)
    bit(len)		description
    0(1)		Watchdog prescaler value  update
    1(1)		Watchdog counter reload value  update
WWDG: CR @ 0x40002c00	Control register (WWDG_CR)
    bit(len)		description
    0(7)		7-bit counter (MSB to LSB)
    7(1)		Activation bit
WWDG: CFR @ 0x40002c04	Configuration register          (WWDG_CFR)
    bit(len)		description
    0(7)		7-bit window value
    7(2)		Timer Base
    9(1)		Early Wakeup Interrupt
WWDG: SR @ 0x40002c08	Status register (WWDG_SR)
    bit(len)		description
    0(1)		Early Wakeup Interrupt
TIM1: CR1 @ 0x40012c00	control register 1
    bit(len)		description
    8(2)		Clock division
    7(1)		Auto-reload preload enable
    5(2)		Center-aligned mode  selection
    4(1)		Direction
    3(1)		One-pulse mode
    2(1)		Update request source
    1(1)		Update disable
    0(1)		Counter enable
TIM1: CR2 @ 0x40012c04	control register 2
    bit(len)		description
    14(1)		Output Idle state 4
    13(1)		Output Idle state 3
    12(1)		Output Idle state 3
    11(1)		Output Idle state 2
    10(1)		Output Idle state 2
    9(1)		Output Idle state 1
    8(1)		Output Idle state 1
    7(1)		TI1 selection
    4(3)		Master mode selection
    3(1)		Capture/compare DMA  selection
    2(1)		Capture/compare control update  selection
    0(1)		Capture/compare preloaded  control
TIM1: SMCR @ 0x40012c08	slave mode control register
    bit(len)		description
    15(1)		External trigger polarity
    14(1)		External clock enable
    12(2)		External trigger prescaler
    8(4)		External trigger filter
    7(1)		Master/Slave mode
    4(3)		Trigger selection
    0(3)		Slave mode selection
TIM1: DIER @ 0x40012c0c	DMA/Interrupt enable register
    bit(len)		description
    14(1)		Trigger DMA request enable
    13(1)		COM DMA request enable
    12(1)		Capture/Compare 4 DMA request  enable
    11(1)		Capture/Compare 3 DMA request  enable
    10(1)		Capture/Compare 2 DMA request  enable
    9(1)		Capture/Compare 1 DMA request  enable
    8(1)		Update DMA request enable
    6(1)		Trigger interrupt enable
    4(1)		Capture/Compare 4 interrupt  enable
    3(1)		Capture/Compare 3 interrupt  enable
    2(1)		Capture/Compare 2 interrupt  enable
    1(1)		Capture/Compare 1 interrupt  enable
    0(1)		Update interrupt enable
    7(1)		Break interrupt enable
    5(1)		COM interrupt enable
TIM1: SR @ 0x40012c10	status register
    bit(len)		description
    12(1)		Capture/Compare 4 overcapture  flag
    11(1)		Capture/Compare 3 overcapture  flag
    10(1)		Capture/compare 2 overcapture  flag
    9(1)		Capture/Compare 1 overcapture  flag
    7(1)		Break interrupt flag
    6(1)		Trigger interrupt flag
    5(1)		COM interrupt flag
    4(1)		Capture/Compare 4 interrupt  flag
    3(1)		Capture/Compare 3 interrupt  flag
    2(1)		Capture/Compare 2 interrupt  flag
    1(1)		Capture/compare 1 interrupt  flag
    0(1)		Update interrupt flag
TIM1: EGR @ 0x40012c14	event generation register
    bit(len)		description
    7(1)		Break generation
    6(1)		Trigger generation
    5(1)		Capture/Compare control update  generation
    4(1)		Capture/compare 4  generation
    3(1)		Capture/compare 3  generation
    2(1)		Capture/compare 2  generation
    1(1)		Capture/compare 1  generation
    0(1)		Update generation
TIM1: CCMR1_Output @ 0x40012c18	capture/compare mode register (output          mode)
    bit(len)		description
    15(1)		Output Compare 2 clear  enable
    12(3)		Output Compare 2 mode
    11(1)		Output Compare 2 preload  enable
    10(1)		Output Compare 2 fast  enable
    8(2)		Capture/Compare 2  selection
    7(1)		Output Compare 1 clear  enable
    4(3)		Output Compare 1 mode
    3(1)		Output Compare 1 preload  enable
    2(1)		Output Compare 1 fast  enable
    0(2)		Capture/Compare 1  selection
TIM1: CCMR1_Input @ 0x40012c18	capture/compare mode register 1 (input          mode)
    bit(len)		description
    12(4)		Input capture 2 filter
    10(2)		Input capture 2 prescaler
    8(2)		Capture/Compare 2  selection
    4(4)		Input capture 1 filter
    2(2)		Input capture 1 prescaler
    0(2)		Capture/Compare 1  selection
TIM1: CCMR2_Output @ 0x40012c1c	capture/compare mode register (output          mode)
    bit(len)		description
    15(1)		Output compare 4 clear  enable
    12(3)		Output compare 4 mode
    11(1)		Output compare 4 preload  enable
    10(1)		Output compare 4 fast  enable
    8(2)		Capture/Compare 4  selection
    7(1)		Output compare 3 clear  enable
    4(3)		Output compare 3 mode
    3(1)		Output compare 3 preload  enable
    2(1)		Output compare 3 fast  enable
    0(2)		Capture/Compare 3  selection
TIM1: CCMR2_Input @ 0x40012c1c	capture/compare mode register 2 (input          mode)
    bit(len)		description
    12(4)		Input capture 4 filter
    10(2)		Input capture 4 prescaler
    8(2)		Capture/Compare 4  selection
    4(4)		Input capture 3 filter
    2(2)		Input capture 3 prescaler
    0(2)		Capture/compare 3  selection
TIM1: CCER @ 0x40012c20	capture/compare enable          register
    bit(len)		description
    13(1)		Capture/Compare 3 output  Polarity
    12(1)		Capture/Compare 4 output  enable
    11(1)		Capture/Compare 3 output  Polarity
    10(1)		Capture/Compare 3 complementary output  enable
    9(1)		Capture/Compare 3 output  Polarity
    8(1)		Capture/Compare 3 output  enable
    7(1)		Capture/Compare 2 output  Polarity
    6(1)		Capture/Compare 2 complementary output  enable
    5(1)		Capture/Compare 2 output  Polarity
    4(1)		Capture/Compare 2 output  enable
    3(1)		Capture/Compare 1 output  Polarity
    2(1)		Capture/Compare 1 complementary output  enable
    1(1)		Capture/Compare 1 output  Polarity
    0(1)		Capture/Compare 1 output  enable
TIM1: CNT @ 0x40012c24	counter
    bit(len)		description
    0(16)		counter value
TIM1: PSC @ 0x40012c28	prescaler
    bit(len)		description
    0(16)		Prescaler value
TIM1: ARR @ 0x40012c2c	auto-reload register
    bit(len)		description
    0(16)		Auto-reload value
TIM1: CCR1 @ 0x40012c34	capture/compare register 1
    bit(len)		description
    0(16)		Capture/Compare 1 value
TIM1: CCR2 @ 0x40012c38	capture/compare register 2
    bit(len)		description
    0(16)		Capture/Compare 2 value
TIM1: CCR3 @ 0x40012c3c	capture/compare register 3
    bit(len)		description
    0(16)		Capture/Compare value
TIM1: CCR4 @ 0x40012c40	capture/compare register 4
    bit(len)		description
    0(16)		Capture/Compare value
TIM1: DCR @ 0x40012c48	DMA control register
    bit(len)		description
    8(5)		DMA burst length
    0(5)		DMA base address
TIM1: DMAR @ 0x40012c4c	DMA address for full transfer
    bit(len)		description
    0(16)		DMA register for burst  accesses
TIM1: RCR @ 0x40012c30	repetition counter register
    bit(len)		description
    0(8)		Repetition counter value
TIM1: BDTR @ 0x40012c44	break and dead-time register
    bit(len)		description
    15(1)		Main output enable
    14(1)		Automatic output enable
    13(1)		Break polarity
    12(1)		Break enable
    11(1)		Off-state selection for Run  mode
    10(1)		Off-state selection for Idle  mode
    8(2)		Lock configuration
    0(8)		Dead-time generator setup
TIM8: CR1 @ 0x40013400	control register 1
    bit(len)		description
    8(2)		Clock division
    7(1)		Auto-reload preload enable
    5(2)		Center-aligned mode  selection
    4(1)		Direction
    3(1)		One-pulse mode
    2(1)		Update request source
    1(1)		Update disable
    0(1)		Counter enable
TIM8: CR2 @ 0x40013404	control register 2
    bit(len)		description
    14(1)		Output Idle state 4
    13(1)		Output Idle state 3
    12(1)		Output Idle state 3
    11(1)		Output Idle state 2
    10(1)		Output Idle state 2
    9(1)		Output Idle state 1
    8(1)		Output Idle state 1
    7(1)		TI1 selection
    4(3)		Master mode selection
    3(1)		Capture/compare DMA  selection
    2(1)		Capture/compare control update  selection
    0(1)		Capture/compare preloaded  control
TIM8: SMCR @ 0x40013408	slave mode control register
    bit(len)		description
    15(1)		External trigger polarity
    14(1)		External clock enable
    12(2)		External trigger prescaler
    8(4)		External trigger filter
    7(1)		Master/Slave mode
    4(3)		Trigger selection
    0(3)		Slave mode selection
TIM8: DIER @ 0x4001340c	DMA/Interrupt enable register
    bit(len)		description
    14(1)		Trigger DMA request enable
    13(1)		COM DMA request enable
    12(1)		Capture/Compare 4 DMA request  enable
    11(1)		Capture/Compare 3 DMA request  enable
    10(1)		Capture/Compare 2 DMA request  enable
    9(1)		Capture/Compare 1 DMA request  enable
    8(1)		Update DMA request enable
    6(1)		Trigger interrupt enable
    4(1)		Capture/Compare 4 interrupt  enable
    3(1)		Capture/Compare 3 interrupt  enable
    2(1)		Capture/Compare 2 interrupt  enable
    1(1)		Capture/Compare 1 interrupt  enable
    0(1)		Update interrupt enable
    7(1)		Break interrupt enable
    5(1)		COM interrupt enable
TIM8: SR @ 0x40013410	status register
    bit(len)		description
    12(1)		Capture/Compare 4 overcapture  flag
    11(1)		Capture/Compare 3 overcapture  flag
    10(1)		Capture/compare 2 overcapture  flag
    9(1)		Capture/Compare 1 overcapture  flag
    7(1)		Break interrupt flag
    6(1)		Trigger interrupt flag
    5(1)		COM interrupt flag
    4(1)		Capture/Compare 4 interrupt  flag
    3(1)		Capture/Compare 3 interrupt  flag
    2(1)		Capture/Compare 2 interrupt  flag
    1(1)		Capture/compare 1 interrupt  flag
    0(1)		Update interrupt flag
TIM8: EGR @ 0x40013414	event generation register
    bit(len)		description
    7(1)		Break generation
    6(1)		Trigger generation
    5(1)		Capture/Compare control update  generation
    4(1)		Capture/compare 4  generation
    3(1)		Capture/compare 3  generation
    2(1)		Capture/compare 2  generation
    1(1)		Capture/compare 1  generation
    0(1)		Update generation
TIM8: CCMR1_Output @ 0x40013418	capture/compare mode register (output          mode)
    bit(len)		description
    15(1)		Output Compare 2 clear  enable
    12(3)		Output Compare 2 mode
    11(1)		Output Compare 2 preload  enable
    10(1)		Output Compare 2 fast  enable
    8(2)		Capture/Compare 2  selection
    7(1)		Output Compare 1 clear  enable
    4(3)		Output Compare 1 mode
    3(1)		Output Compare 1 preload  enable
    2(1)		Output Compare 1 fast  enable
    0(2)		Capture/Compare 1  selection
TIM8: CCMR1_Input @ 0x40013418	capture/compare mode register 1 (input          mode)
    bit(len)		description
    12(4)		Input capture 2 filter
    10(2)		Input capture 2 prescaler
    8(2)		Capture/Compare 2  selection
    4(4)		Input capture 1 filter
    2(2)		Input capture 1 prescaler
    0(2)		Capture/Compare 1  selection
TIM8: CCMR2_Output @ 0x4001341c	capture/compare mode register (output          mode)
    bit(len)		description
    15(1)		Output compare 4 clear  enable
    12(3)		Output compare 4 mode
    11(1)		Output compare 4 preload  enable
    10(1)		Output compare 4 fast  enable
    8(2)		Capture/Compare 4  selection
    7(1)		Output compare 3 clear  enable
    4(3)		Output compare 3 mode
    3(1)		Output compare 3 preload  enable
    2(1)		Output compare 3 fast  enable
    0(2)		Capture/Compare 3  selection
TIM8: CCMR2_Input @ 0x4001341c	capture/compare mode register 2 (input          mode)
    bit(len)		description
    12(4)		Input capture 4 filter
    10(2)		Input capture 4 prescaler
    8(2)		Capture/Compare 4  selection
    4(4)		Input capture 3 filter
    2(2)		Input capture 3 prescaler
    0(2)		Capture/compare 3  selection
TIM8: CCER @ 0x40013420	capture/compare enable          register
    bit(len)		description
    13(1)		Capture/Compare 3 output  Polarity
    12(1)		Capture/Compare 4 output  enable
    11(1)		Capture/Compare 3 output  Polarity
    10(1)		Capture/Compare 3 complementary output  enable
    9(1)		Capture/Compare 3 output  Polarity
    8(1)		Capture/Compare 3 output  enable
    7(1)		Capture/Compare 2 output  Polarity
    6(1)		Capture/Compare 2 complementary output  enable
    5(1)		Capture/Compare 2 output  Polarity
    4(1)		Capture/Compare 2 output  enable
    3(1)		Capture/Compare 1 output  Polarity
    2(1)		Capture/Compare 1 complementary output  enable
    1(1)		Capture/Compare 1 output  Polarity
    0(1)		Capture/Compare 1 output  enable
TIM8: CNT @ 0x40013424	counter
    bit(len)		description
    0(16)		counter value
TIM8: PSC @ 0x40013428	prescaler
    bit(len)		description
    0(16)		Prescaler value
TIM8: ARR @ 0x4001342c	auto-reload register
    bit(len)		description
    0(16)		Auto-reload value
TIM8: CCR1 @ 0x40013434	capture/compare register 1
    bit(len)		description
    0(16)		Capture/Compare 1 value
TIM8: CCR2 @ 0x40013438	capture/compare register 2
    bit(len)		description
    0(16)		Capture/Compare 2 value
TIM8: CCR3 @ 0x4001343c	capture/compare register 3
    bit(len)		description
    0(16)		Capture/Compare value
TIM8: CCR4 @ 0x40013440	capture/compare register 4
    bit(len)		description
    0(16)		Capture/Compare value
TIM8: DCR @ 0x40013448	DMA control register
    bit(len)		description
    8(5)		DMA burst length
    0(5)		DMA base address
TIM8: DMAR @ 0x4001344c	DMA address for full transfer
    bit(len)		description
    0(16)		DMA register for burst  accesses
TIM8: RCR @ 0x40013430	repetition counter register
    bit(len)		description
    0(8)		Repetition counter value
TIM8: BDTR @ 0x40013444	break and dead-time register
    bit(len)		description
    15(1)		Main output enable
    14(1)		Automatic output enable
    13(1)		Break polarity
    12(1)		Break enable
    11(1)		Off-state selection for Run  mode
    10(1)		Off-state selection for Idle  mode
    8(2)		Lock configuration
    0(8)		Dead-time generator setup
TIM2: CR1 @ 0x40000000	control register 1
    bit(len)		description
    8(2)		Clock division
    7(1)		Auto-reload preload enable
    5(2)		Center-aligned mode  selection
    4(1)		Direction
    3(1)		One-pulse mode
    2(1)		Update request source
    1(1)		Update disable
    0(1)		Counter enable
TIM2: CR2 @ 0x40000004	control register 2
    bit(len)		description
    7(1)		TI1 selection
    4(3)		Master mode selection
    3(1)		Capture/compare DMA  selection
TIM2: SMCR @ 0x40000008	slave mode control register
    bit(len)		description
    15(1)		External trigger polarity
    14(1)		External clock enable
    12(2)		External trigger prescaler
    8(4)		External trigger filter
    7(1)		Master/Slave mode
    4(3)		Trigger selection
    0(3)		Slave mode selection
TIM2: DIER @ 0x4000000c	DMA/Interrupt enable register
    bit(len)		description
    14(1)		Trigger DMA request enable
    12(1)		Capture/Compare 4 DMA request  enable
    11(1)		Capture/Compare 3 DMA request  enable
    10(1)		Capture/Compare 2 DMA request  enable
    9(1)		Capture/Compare 1 DMA request  enable
    8(1)		Update DMA request enable
    6(1)		Trigger interrupt enable
    4(1)		Capture/Compare 4 interrupt  enable
    3(1)		Capture/Compare 3 interrupt  enable
    2(1)		Capture/Compare 2 interrupt  enable
    1(1)		Capture/Compare 1 interrupt  enable
    0(1)		Update interrupt enable
TIM2: SR @ 0x40000010	status register
    bit(len)		description
    12(1)		Capture/Compare 4 overcapture  flag
    11(1)		Capture/Compare 3 overcapture  flag
    10(1)		Capture/compare 2 overcapture  flag
    9(1)		Capture/Compare 1 overcapture  flag
    6(1)		Trigger interrupt flag
    4(1)		Capture/Compare 4 interrupt  flag
    3(1)		Capture/Compare 3 interrupt  flag
    2(1)		Capture/Compare 2 interrupt  flag
    1(1)		Capture/compare 1 interrupt  flag
    0(1)		Update interrupt flag
TIM2: EGR @ 0x40000014	event generation register
    bit(len)		description
    6(1)		Trigger generation
    4(1)		Capture/compare 4  generation
    3(1)		Capture/compare 3  generation
    2(1)		Capture/compare 2  generation
    1(1)		Capture/compare 1  generation
    0(1)		Update generation
TIM2: CCMR1_Output @ 0x40000018	capture/compare mode register 1 (output          mode)
    bit(len)		description
    15(1)		Output compare 2 clear  enable
    12(3)		Output compare 2 mode
    11(1)		Output compare 2 preload  enable
    10(1)		Output compare 2 fast  enable
    8(2)		Capture/Compare 2  selection
    7(1)		Output compare 1 clear  enable
    4(3)		Output compare 1 mode
    3(1)		Output compare 1 preload  enable
    2(1)		Output compare 1 fast  enable
    0(2)		Capture/Compare 1  selection
TIM2: CCMR1_Input @ 0x40000018	capture/compare mode register 1 (input          mode)
    bit(len)		description
    12(4)		Input capture 2 filter
    10(2)		Input capture 2 prescaler
    8(2)		Capture/compare 2  selection
    4(4)		Input capture 1 filter
    2(2)		Input capture 1 prescaler
    0(2)		Capture/Compare 1  selection
TIM2: CCMR2_Output @ 0x4000001c	capture/compare mode register 2 (output          mode)
    bit(len)		description
    15(1)		Output compare 4 clear  enable
    12(3)		Output compare 4 mode
    11(1)		Output compare 4 preload  enable
    10(1)		Output compare 4 fast  enable
    8(2)		Capture/Compare 4  selection
    7(1)		Output compare 3 clear  enable
    4(3)		Output compare 3 mode
    3(1)		Output compare 3 preload  enable
    2(1)		Output compare 3 fast  enable
    0(2)		Capture/Compare 3  selection
TIM2: CCMR2_Input @ 0x4000001c	capture/compare mode register 2 (input          mode)
    bit(len)		description
    12(4)		Input capture 4 filter
    10(2)		Input capture 4 prescaler
    8(2)		Capture/Compare 4  selection
    4(4)		Input capture 3 filter
    2(2)		Input capture 3 prescaler
    0(2)		Capture/Compare 3  selection
TIM2: CCER @ 0x40000020	capture/compare enable          register
    bit(len)		description
    13(1)		Capture/Compare 3 output  Polarity
    12(1)		Capture/Compare 4 output  enable
    9(1)		Capture/Compare 3 output  Polarity
    8(1)		Capture/Compare 3 output  enable
    5(1)		Capture/Compare 2 output  Polarity
    4(1)		Capture/Compare 2 output  enable
    1(1)		Capture/Compare 1 output  Polarity
    0(1)		Capture/Compare 1 output  enable
TIM2: CNT @ 0x40000024	counter
    bit(len)		description
    0(16)		counter value
TIM2: PSC @ 0x40000028	prescaler
    bit(len)		description
    0(16)		Prescaler value
TIM2: ARR @ 0x4000002c	auto-reload register
    bit(len)		description
    0(16)		Auto-reload value
TIM2: CCR1 @ 0x40000034	capture/compare register 1
    bit(len)		description
    0(16)		Capture/Compare 1 value
TIM2: CCR2 @ 0x40000038	capture/compare register 2
    bit(len)		description
    0(16)		Capture/Compare 2 value
TIM2: CCR3 @ 0x4000003c	capture/compare register 3
    bit(len)		description
    0(16)		Capture/Compare value
TIM2: CCR4 @ 0x40000040	capture/compare register 4
    bit(len)		description
    0(16)		Capture/Compare value
TIM2: DCR @ 0x40000048	DMA control register
    bit(len)		description
    8(5)		DMA burst length
    0(5)		DMA base address
TIM2: DMAR @ 0x4000004c	DMA address for full transfer
    bit(len)		description
    0(16)		DMA register for burst  accesses
TIM3: CR1 @ 0x40000400	control register 1
    bit(len)		description
    8(2)		Clock division
    7(1)		Auto-reload preload enable
    5(2)		Center-aligned mode  selection
    4(1)		Direction
    3(1)		One-pulse mode
    2(1)		Update request source
    1(1)		Update disable
    0(1)		Counter enable
TIM3: CR2 @ 0x40000404	control register 2
    bit(len)		description
    7(1)		TI1 selection
    4(3)		Master mode selection
    3(1)		Capture/compare DMA  selection
TIM3: SMCR @ 0x40000408	slave mode control register
    bit(len)		description
    15(1)		External trigger polarity
    14(1)		External clock enable
    12(2)		External trigger prescaler
    8(4)		External trigger filter
    7(1)		Master/Slave mode
    4(3)		Trigger selection
    0(3)		Slave mode selection
TIM3: DIER @ 0x4000040c	DMA/Interrupt enable register
    bit(len)		description
    14(1)		Trigger DMA request enable
    12(1)		Capture/Compare 4 DMA request  enable
    11(1)		Capture/Compare 3 DMA request  enable
    10(1)		Capture/Compare 2 DMA request  enable
    9(1)		Capture/Compare 1 DMA request  enable
    8(1)		Update DMA request enable
    6(1)		Trigger interrupt enable
    4(1)		Capture/Compare 4 interrupt  enable
    3(1)		Capture/Compare 3 interrupt  enable
    2(1)		Capture/Compare 2 interrupt  enable
    1(1)		Capture/Compare 1 interrupt  enable
    0(1)		Update interrupt enable
TIM3: SR @ 0x40000410	status register
    bit(len)		description
    12(1)		Capture/Compare 4 overcapture  flag
    11(1)		Capture/Compare 3 overcapture  flag
    10(1)		Capture/compare 2 overcapture  flag
    9(1)		Capture/Compare 1 overcapture  flag
    6(1)		Trigger interrupt flag
    4(1)		Capture/Compare 4 interrupt  flag
    3(1)		Capture/Compare 3 interrupt  flag
    2(1)		Capture/Compare 2 interrupt  flag
    1(1)		Capture/compare 1 interrupt  flag
    0(1)		Update interrupt flag
TIM3: EGR @ 0x40000414	event generation register
    bit(len)		description
    6(1)		Trigger generation
    4(1)		Capture/compare 4  generation
    3(1)		Capture/compare 3  generation
    2(1)		Capture/compare 2  generation
    1(1)		Capture/compare 1  generation
    0(1)		Update generation
TIM3: CCMR1_Output @ 0x40000418	capture/compare mode register 1 (output          mode)
    bit(len)		description
    15(1)		Output compare 2 clear  enable
    12(3)		Output compare 2 mode
    11(1)		Output compare 2 preload  enable
    10(1)		Output compare 2 fast  enable
    8(2)		Capture/Compare 2  selection
    7(1)		Output compare 1 clear  enable
    4(3)		Output compare 1 mode
    3(1)		Output compare 1 preload  enable
    2(1)		Output compare 1 fast  enable
    0(2)		Capture/Compare 1  selection
TIM3: CCMR1_Input @ 0x40000418	capture/compare mode register 1 (input          mode)
    bit(len)		description
    12(4)		Input capture 2 filter
    10(2)		Input capture 2 prescaler
    8(2)		Capture/compare 2  selection
    4(4)		Input capture 1 filter
    2(2)		Input capture 1 prescaler
    0(2)		Capture/Compare 1  selection
TIM3: CCMR2_Output @ 0x4000041c	capture/compare mode register 2 (output          mode)
    bit(len)		description
    15(1)		Output compare 4 clear  enable
    12(3)		Output compare 4 mode
    11(1)		Output compare 4 preload  enable
    10(1)		Output compare 4 fast  enable
    8(2)		Capture/Compare 4  selection
    7(1)		Output compare 3 clear  enable
    4(3)		Output compare 3 mode
    3(1)		Output compare 3 preload  enable
    2(1)		Output compare 3 fast  enable
    0(2)		Capture/Compare 3  selection
TIM3: CCMR2_Input @ 0x4000041c	capture/compare mode register 2 (input          mode)
    bit(len)		description
    12(4)		Input capture 4 filter
    10(2)		Input capture 4 prescaler
    8(2)		Capture/Compare 4  selection
    4(4)		Input capture 3 filter
    2(2)		Input capture 3 prescaler
    0(2)		Capture/Compare 3  selection
TIM3: CCER @ 0x40000420	capture/compare enable          register
    bit(len)		description
    13(1)		Capture/Compare 3 output  Polarity
    12(1)		Capture/Compare 4 output  enable
    9(1)		Capture/Compare 3 output  Polarity
    8(1)		Capture/Compare 3 output  enable
    5(1)		Capture/Compare 2 output  Polarity
    4(1)		Capture/Compare 2 output  enable
    1(1)		Capture/Compare 1 output  Polarity
    0(1)		Capture/Compare 1 output  enable
TIM3: CNT @ 0x40000424	counter
    bit(len)		description
    0(16)		counter value
TIM3: PSC @ 0x40000428	prescaler
    bit(len)		description
    0(16)		Prescaler value
TIM3: ARR @ 0x4000042c	auto-reload register
    bit(len)		description
    0(16)		Auto-reload value
TIM3: CCR1 @ 0x40000434	capture/compare register 1
    bit(len)		description
    0(16)		Capture/Compare 1 value
TIM3: CCR2 @ 0x40000438	capture/compare register 2
    bit(len)		description
    0(16)		Capture/Compare 2 value
TIM3: CCR3 @ 0x4000043c	capture/compare register 3
    bit(len)		description
    0(16)		Capture/Compare value
TIM3: CCR4 @ 0x40000440	capture/compare register 4
    bit(len)		description
    0(16)		Capture/Compare value
TIM3: DCR @ 0x40000448	DMA control register
    bit(len)		description
    8(5)		DMA burst length
    0(5)		DMA base address
TIM3: DMAR @ 0x4000044c	DMA address for full transfer
    bit(len)		description
    0(16)		DMA register for burst  accesses
TIM4: CR1 @ 0x40000800	control register 1
    bit(len)		description
    8(2)		Clock division
    7(1)		Auto-reload preload enable
    5(2)		Center-aligned mode  selection
    4(1)		Direction
    3(1)		One-pulse mode
    2(1)		Update request source
    1(1)		Update disable
    0(1)		Counter enable
TIM4: CR2 @ 0x40000804	control register 2
    bit(len)		description
    7(1)		TI1 selection
    4(3)		Master mode selection
    3(1)		Capture/compare DMA  selection
TIM4: SMCR @ 0x40000808	slave mode control register
    bit(len)		description
    15(1)		External trigger polarity
    14(1)		External clock enable
    12(2)		External trigger prescaler
    8(4)		External trigger filter
    7(1)		Master/Slave mode
    4(3)		Trigger selection
    0(3)		Slave mode selection
TIM4: DIER @ 0x4000080c	DMA/Interrupt enable register
    bit(len)		description
    14(1)		Trigger DMA request enable
    12(1)		Capture/Compare 4 DMA request  enable
    11(1)		Capture/Compare 3 DMA request  enable
    10(1)		Capture/Compare 2 DMA request  enable
    9(1)		Capture/Compare 1 DMA request  enable
    8(1)		Update DMA request enable
    6(1)		Trigger interrupt enable
    4(1)		Capture/Compare 4 interrupt  enable
    3(1)		Capture/Compare 3 interrupt  enable
    2(1)		Capture/Compare 2 interrupt  enable
    1(1)		Capture/Compare 1 interrupt  enable
    0(1)		Update interrupt enable
TIM4: SR @ 0x40000810	status register
    bit(len)		description
    12(1)		Capture/Compare 4 overcapture  flag
    11(1)		Capture/Compare 3 overcapture  flag
    10(1)		Capture/compare 2 overcapture  flag
    9(1)		Capture/Compare 1 overcapture  flag
    6(1)		Trigger interrupt flag
    4(1)		Capture/Compare 4 interrupt  flag
    3(1)		Capture/Compare 3 interrupt  flag
    2(1)		Capture/Compare 2 interrupt  flag
    1(1)		Capture/compare 1 interrupt  flag
    0(1)		Update interrupt flag
TIM4: EGR @ 0x40000814	event generation register
    bit(len)		description
    6(1)		Trigger generation
    4(1)		Capture/compare 4  generation
    3(1)		Capture/compare 3  generation
    2(1)		Capture/compare 2  generation
    1(1)		Capture/compare 1  generation
    0(1)		Update generation
TIM4: CCMR1_Output @ 0x40000818	capture/compare mode register 1 (output          mode)
    bit(len)		description
    15(1)		Output compare 2 clear  enable
    12(3)		Output compare 2 mode
    11(1)		Output compare 2 preload  enable
    10(1)		Output compare 2 fast  enable
    8(2)		Capture/Compare 2  selection
    7(1)		Output compare 1 clear  enable
    4(3)		Output compare 1 mode
    3(1)		Output compare 1 preload  enable
    2(1)		Output compare 1 fast  enable
    0(2)		Capture/Compare 1  selection
TIM4: CCMR1_Input @ 0x40000818	capture/compare mode register 1 (input          mode)
    bit(len)		description
    12(4)		Input capture 2 filter
    10(2)		Input capture 2 prescaler
    8(2)		Capture/compare 2  selection
    4(4)		Input capture 1 filter
    2(2)		Input capture 1 prescaler
    0(2)		Capture/Compare 1  selection
TIM4: CCMR2_Output @ 0x4000081c	capture/compare mode register 2 (output          mode)
    bit(len)		description
    15(1)		Output compare 4 clear  enable
    12(3)		Output compare 4 mode
    11(1)		Output compare 4 preload  enable
    10(1)		Output compare 4 fast  enable
    8(2)		Capture/Compare 4  selection
    7(1)		Output compare 3 clear  enable
    4(3)		Output compare 3 mode
    3(1)		Output compare 3 preload  enable
    2(1)		Output compare 3 fast  enable
    0(2)		Capture/Compare 3  selection
TIM4: CCMR2_Input @ 0x4000081c	capture/compare mode register 2 (input          mode)
    bit(len)		description
    12(4)		Input capture 4 filter
    10(2)		Input capture 4 prescaler
    8(2)		Capture/Compare 4  selection
    4(4)		Input capture 3 filter
    2(2)		Input capture 3 prescaler
    0(2)		Capture/Compare 3  selection
TIM4: CCER @ 0x40000820	capture/compare enable          register
    bit(len)		description
    13(1)		Capture/Compare 3 output  Polarity
    12(1)		Capture/Compare 4 output  enable
    9(1)		Capture/Compare 3 output  Polarity
    8(1)		Capture/Compare 3 output  enable
    5(1)		Capture/Compare 2 output  Polarity
    4(1)		Capture/Compare 2 output  enable
    1(1)		Capture/Compare 1 output  Polarity
    0(1)		Capture/Compare 1 output  enable
TIM4: CNT @ 0x40000824	counter
    bit(len)		description
    0(16)		counter value
TIM4: PSC @ 0x40000828	prescaler
    bit(len)		description
    0(16)		Prescaler value
TIM4: ARR @ 0x4000082c	auto-reload register
    bit(len)		description
    0(16)		Auto-reload value
TIM4: CCR1 @ 0x40000834	capture/compare register 1
    bit(len)		description
    0(16)		Capture/Compare 1 value
TIM4: CCR2 @ 0x40000838	capture/compare register 2
    bit(len)		description
    0(16)		Capture/Compare 2 value
TIM4: CCR3 @ 0x4000083c	capture/compare register 3
    bit(len)		description
    0(16)		Capture/Compare value
TIM4: CCR4 @ 0x40000840	capture/compare register 4
    bit(len)		description
    0(16)		Capture/Compare value
TIM4: DCR @ 0x40000848	DMA control register
    bit(len)		description
    8(5)		DMA burst length
    0(5)		DMA base address
TIM4: DMAR @ 0x4000084c	DMA address for full transfer
    bit(len)		description
    0(16)		DMA register for burst  accesses
TIM5: CR1 @ 0x40000c00	control register 1
    bit(len)		description
    8(2)		Clock division
    7(1)		Auto-reload preload enable
    5(2)		Center-aligned mode  selection
    4(1)		Direction
    3(1)		One-pulse mode
    2(1)		Update request source
    1(1)		Update disable
    0(1)		Counter enable
TIM5: CR2 @ 0x40000c04	control register 2
    bit(len)		description
    7(1)		TI1 selection
    4(3)		Master mode selection
    3(1)		Capture/compare DMA  selection
TIM5: SMCR @ 0x40000c08	slave mode control register
    bit(len)		description
    15(1)		External trigger polarity
    14(1)		External clock enable
    12(2)		External trigger prescaler
    8(4)		External trigger filter
    7(1)		Master/Slave mode
    4(3)		Trigger selection
    0(3)		Slave mode selection
TIM5: DIER @ 0x40000c0c	DMA/Interrupt enable register
    bit(len)		description
    14(1)		Trigger DMA request enable
    12(1)		Capture/Compare 4 DMA request  enable
    11(1)		Capture/Compare 3 DMA request  enable
    10(1)		Capture/Compare 2 DMA request  enable
    9(1)		Capture/Compare 1 DMA request  enable
    8(1)		Update DMA request enable
    6(1)		Trigger interrupt enable
    4(1)		Capture/Compare 4 interrupt  enable
    3(1)		Capture/Compare 3 interrupt  enable
    2(1)		Capture/Compare 2 interrupt  enable
    1(1)		Capture/Compare 1 interrupt  enable
    0(1)		Update interrupt enable
TIM5: SR @ 0x40000c10	status register
    bit(len)		description
    12(1)		Capture/Compare 4 overcapture  flag
    11(1)		Capture/Compare 3 overcapture  flag
    10(1)		Capture/compare 2 overcapture  flag
    9(1)		Capture/Compare 1 overcapture  flag
    6(1)		Trigger interrupt flag
    4(1)		Capture/Compare 4 interrupt  flag
    3(1)		Capture/Compare 3 interrupt  flag
    2(1)		Capture/Compare 2 interrupt  flag
    1(1)		Capture/compare 1 interrupt  flag
    0(1)		Update interrupt flag
TIM5: EGR @ 0x40000c14	event generation register
    bit(len)		description
    6(1)		Trigger generation
    4(1)		Capture/compare 4  generation
    3(1)		Capture/compare 3  generation
    2(1)		Capture/compare 2  generation
    1(1)		Capture/compare 1  generation
    0(1)		Update generation
TIM5: CCMR1_Output @ 0x40000c18	capture/compare mode register 1 (output          mode)
    bit(len)		description
    15(1)		Output compare 2 clear  enable
    12(3)		Output compare 2 mode
    11(1)		Output compare 2 preload  enable
    10(1)		Output compare 2 fast  enable
    8(2)		Capture/Compare 2  selection
    7(1)		Output compare 1 clear  enable
    4(3)		Output compare 1 mode
    3(1)		Output compare 1 preload  enable
    2(1)		Output compare 1 fast  enable
    0(2)		Capture/Compare 1  selection
TIM5: CCMR1_Input @ 0x40000c18	capture/compare mode register 1 (input          mode)
    bit(len)		description
    12(4)		Input capture 2 filter
    10(2)		Input capture 2 prescaler
    8(2)		Capture/compare 2  selection
    4(4)		Input capture 1 filter
    2(2)		Input capture 1 prescaler
    0(2)		Capture/Compare 1  selection
TIM5: CCMR2_Output @ 0x40000c1c	capture/compare mode register 2 (output          mode)
    bit(len)		description
    15(1)		Output compare 4 clear  enable
    12(3)		Output compare 4 mode
    11(1)		Output compare 4 preload  enable
    10(1)		Output compare 4 fast  enable
    8(2)		Capture/Compare 4  selection
    7(1)		Output compare 3 clear  enable
    4(3)		Output compare 3 mode
    3(1)		Output compare 3 preload  enable
    2(1)		Output compare 3 fast  enable
    0(2)		Capture/Compare 3  selection
TIM5: CCMR2_Input @ 0x40000c1c	capture/compare mode register 2 (input          mode)
    bit(len)		description
    12(4)		Input capture 4 filter
    10(2)		Input capture 4 prescaler
    8(2)		Capture/Compare 4  selection
    4(4)		Input capture 3 filter
    2(2)		Input capture 3 prescaler
    0(2)		Capture/Compare 3  selection
TIM5: CCER @ 0x40000c20	capture/compare enable          register
    bit(len)		description
    13(1)		Capture/Compare 3 output  Polarity
    12(1)		Capture/Compare 4 output  enable
    9(1)		Capture/Compare 3 output  Polarity
    8(1)		Capture/Compare 3 output  enable
    5(1)		Capture/Compare 2 output  Polarity
    4(1)		Capture/Compare 2 output  enable
    1(1)		Capture/Compare 1 output  Polarity
    0(1)		Capture/Compare 1 output  enable
TIM5: CNT @ 0x40000c24	counter
    bit(len)		description
    0(16)		counter value
TIM5: PSC @ 0x40000c28	prescaler
    bit(len)		description
    0(16)		Prescaler value
TIM5: ARR @ 0x40000c2c	auto-reload register
    bit(len)		description
    0(16)		Auto-reload value
TIM5: CCR1 @ 0x40000c34	capture/compare register 1
    bit(len)		description
    0(16)		Capture/Compare 1 value
TIM5: CCR2 @ 0x40000c38	capture/compare register 2
    bit(len)		description
    0(16)		Capture/Compare 2 value
TIM5: CCR3 @ 0x40000c3c	capture/compare register 3
    bit(len)		description
    0(16)		Capture/Compare value
TIM5: CCR4 @ 0x40000c40	capture/compare register 4
    bit(len)		description
    0(16)		Capture/Compare value
TIM5: DCR @ 0x40000c48	DMA control register
    bit(len)		description
    8(5)		DMA burst length
    0(5)		DMA base address
TIM5: DMAR @ 0x40000c4c	DMA address for full transfer
    bit(len)		description
    0(16)		DMA register for burst  accesses
TIM9: CR1 @ 0x40014c00	control register 1
    bit(len)		description
    8(2)		Clock division
    7(1)		Auto-reload preload enable
    3(1)		One-pulse mode
    2(1)		Update request source
    1(1)		Update disable
    0(1)		Counter enable
TIM9: CR2 @ 0x40014c04	control register 2
    bit(len)		description
    4(3)		Master mode selection
TIM9: SMCR @ 0x40014c08	slave mode control register
    bit(len)		description
    7(1)		Master/Slave mode
    4(3)		Trigger selection
    0(3)		Slave mode selection
TIM9: DIER @ 0x40014c0c	DMA/Interrupt enable register
    bit(len)		description
    6(1)		Trigger interrupt enable
    2(1)		Capture/Compare 2 interrupt  enable
    1(1)		Capture/Compare 1 interrupt  enable
    0(1)		Update interrupt enable
TIM9: SR @ 0x40014c10	status register
    bit(len)		description
    10(1)		Capture/compare 2 overcapture  flag
    9(1)		Capture/Compare 1 overcapture  flag
    6(1)		Trigger interrupt flag
    2(1)		Capture/Compare 2 interrupt  flag
    1(1)		Capture/compare 1 interrupt  flag
    0(1)		Update interrupt flag
TIM9: EGR @ 0x40014c14	event generation register
    bit(len)		description
    6(1)		Trigger generation
    2(1)		Capture/compare 2  generation
    1(1)		Capture/compare 1  generation
    0(1)		Update generation
TIM9: CCMR1_Output @ 0x40014c18	capture/compare mode register 1 (output          mode)
    bit(len)		description
    12(3)		Output Compare 2 mode
    11(1)		Output Compare 2 preload  enable
    10(1)		Output Compare 2 fast  enable
    8(2)		Capture/Compare 2  selection
    4(3)		Output Compare 1 mode
    3(1)		Output Compare 1 preload  enable
    2(1)		Output Compare 1 fast  enable
    0(2)		Capture/Compare 1  selection
TIM9: CCMR1_Input @ 0x40014c18	capture/compare mode register 1 (input          mode)
    bit(len)		description
    12(4)		Input capture 2 filter
    10(2)		Input capture 2 prescaler
    8(2)		Capture/Compare 2  selection
    4(4)		Input capture 1 filter
    2(2)		Input capture 1 prescaler
    0(2)		Capture/Compare 1  selection
TIM9: CCER @ 0x40014c20	capture/compare enable          register
    bit(len)		description
    7(1)		Capture/Compare 2 output  Polarity
    5(1)		Capture/Compare 2 output  Polarity
    4(1)		Capture/Compare 2 output  enable
    3(1)		Capture/Compare 1 output  Polarity
    1(1)		Capture/Compare 1 output  Polarity
    0(1)		Capture/Compare 1 output  enable
TIM9: CNT @ 0x40014c24	counter
    bit(len)		description
    0(16)		counter value
TIM9: PSC @ 0x40014c28	prescaler
    bit(len)		description
    0(16)		Prescaler value
TIM9: ARR @ 0x40014c2c	auto-reload register
    bit(len)		description
    0(16)		Auto-reload value
TIM9: CCR1 @ 0x40014c34	capture/compare register 1
    bit(len)		description
    0(16)		Capture/Compare 1 value
TIM9: CCR2 @ 0x40014c38	capture/compare register 2
    bit(len)		description
    0(16)		Capture/Compare 2 value
TIM12: CR1 @ 0x40001800	control register 1
    bit(len)		description
    8(2)		Clock division
    7(1)		Auto-reload preload enable
    3(1)		One-pulse mode
    2(1)		Update request source
    1(1)		Update disable
    0(1)		Counter enable
TIM12: CR2 @ 0x40001804	control register 2
    bit(len)		description
    4(3)		Master mode selection
TIM12: SMCR @ 0x40001808	slave mode control register
    bit(len)		description
    7(1)		Master/Slave mode
    4(3)		Trigger selection
    0(3)		Slave mode selection
TIM12: DIER @ 0x4000180c	DMA/Interrupt enable register
    bit(len)		description
    6(1)		Trigger interrupt enable
    2(1)		Capture/Compare 2 interrupt  enable
    1(1)		Capture/Compare 1 interrupt  enable
    0(1)		Update interrupt enable
TIM12: SR @ 0x40001810	status register
    bit(len)		description
    10(1)		Capture/compare 2 overcapture  flag
    9(1)		Capture/Compare 1 overcapture  flag
    6(1)		Trigger interrupt flag
    2(1)		Capture/Compare 2 interrupt  flag
    1(1)		Capture/compare 1 interrupt  flag
    0(1)		Update interrupt flag
TIM12: EGR @ 0x40001814	event generation register
    bit(len)		description
    6(1)		Trigger generation
    2(1)		Capture/compare 2  generation
    1(1)		Capture/compare 1  generation
    0(1)		Update generation
TIM12: CCMR1_Output @ 0x40001818	capture/compare mode register 1 (output          mode)
    bit(len)		description
    12(3)		Output Compare 2 mode
    11(1)		Output Compare 2 preload  enable
    10(1)		Output Compare 2 fast  enable
    8(2)		Capture/Compare 2  selection
    4(3)		Output Compare 1 mode
    3(1)		Output Compare 1 preload  enable
    2(1)		Output Compare 1 fast  enable
    0(2)		Capture/Compare 1  selection
TIM12: CCMR1_Input @ 0x40001818	capture/compare mode register 1 (input          mode)
    bit(len)		description
    12(4)		Input capture 2 filter
    10(2)		Input capture 2 prescaler
    8(2)		Capture/Compare 2  selection
    4(4)		Input capture 1 filter
    2(2)		Input capture 1 prescaler
    0(2)		Capture/Compare 1  selection
TIM12: CCER @ 0x40001820	capture/compare enable          register
    bit(len)		description
    7(1)		Capture/Compare 2 output  Polarity
    5(1)		Capture/Compare 2 output  Polarity
    4(1)		Capture/Compare 2 output  enable
    3(1)		Capture/Compare 1 output  Polarity
    1(1)		Capture/Compare 1 output  Polarity
    0(1)		Capture/Compare 1 output  enable
TIM12: CNT @ 0x40001824	counter
    bit(len)		description
    0(16)		counter value
TIM12: PSC @ 0x40001828	prescaler
    bit(len)		description
    0(16)		Prescaler value
TIM12: ARR @ 0x4000182c	auto-reload register
    bit(len)		description
    0(16)		Auto-reload value
TIM12: CCR1 @ 0x40001834	capture/compare register 1
    bit(len)		description
    0(16)		Capture/Compare 1 value
TIM12: CCR2 @ 0x40001838	capture/compare register 2
    bit(len)		description
    0(16)		Capture/Compare 2 value
TIM10: CR1 @ 0x40015000	control register 1
    bit(len)		description
    8(2)		Clock division
    7(1)		Auto-reload preload enable
    2(1)		Update request source
    1(1)		Update disable
    0(1)		Counter enable
TIM10: CR2 @ 0x40015004	control register 2
    bit(len)		description
    4(3)		Master mode selection
TIM10: DIER @ 0x4001500c	DMA/Interrupt enable register
    bit(len)		description
    1(1)		Capture/Compare 1 interrupt  enable
    0(1)		Update interrupt enable
TIM10: SR @ 0x40015010	status register
    bit(len)		description
    9(1)		Capture/Compare 1 overcapture  flag
    1(1)		Capture/compare 1 interrupt  flag
    0(1)		Update interrupt flag
TIM10: EGR @ 0x40015014	event generation register
    bit(len)		description
    1(1)		Capture/compare 1  generation
    0(1)		Update generation
TIM10: CCMR1_Output @ 0x40015018	capture/compare mode register (output          mode)
    bit(len)		description
    4(3)		Output Compare 1 mode
    3(1)		Output Compare 1 preload  enable
    0(2)		Capture/Compare 1  selection
TIM10: CCMR1_Input @ 0x40015018	capture/compare mode register (input          mode)
    bit(len)		description
    4(4)		Input capture 1 filter
    2(2)		Input capture 1 prescaler
    0(2)		Capture/Compare 1  selection
TIM10: CCER @ 0x40015020	capture/compare enable          register
    bit(len)		description
    3(1)		Capture/Compare 1 output  Polarity
    1(1)		Capture/Compare 1 output  Polarity
    0(1)		Capture/Compare 1 output  enable
TIM10: CNT @ 0x40015024	counter
    bit(len)		description
    0(16)		counter value
TIM10: PSC @ 0x40015028	prescaler
    bit(len)		description
    0(16)		Prescaler value
TIM10: ARR @ 0x4001502c	auto-reload register
    bit(len)		description
    0(16)		Auto-reload value
TIM10: CCR1 @ 0x40015034	capture/compare register 1
    bit(len)		description
    0(16)		Capture/Compare 1 value
TIM11: CR1 @ 0x40015400	control register 1
    bit(len)		description
    8(2)		Clock division
    7(1)		Auto-reload preload enable
    2(1)		Update request source
    1(1)		Update disable
    0(1)		Counter enable
TIM11: CR2 @ 0x40015404	control register 2
    bit(len)		description
    4(3)		Master mode selection
TIM11: DIER @ 0x4001540c	DMA/Interrupt enable register
    bit(len)		description
    1(1)		Capture/Compare 1 interrupt  enable
    0(1)		Update interrupt enable
TIM11: SR @ 0x40015410	status register
    bit(len)		description
    9(1)		Capture/Compare 1 overcapture  flag
    1(1)		Capture/compare 1 interrupt  flag
    0(1)		Update interrupt flag
TIM11: EGR @ 0x40015414	event generation register
    bit(len)		description
    1(1)		Capture/compare 1  generation
    0(1)		Update generation
TIM11: CCMR1_Output @ 0x40015418	capture/compare mode register (output          mode)
    bit(len)		description
    4(3)		Output Compare 1 mode
    3(1)		Output Compare 1 preload  enable
    0(2)		Capture/Compare 1  selection
TIM11: CCMR1_Input @ 0x40015418	capture/compare mode register (input          mode)
    bit(len)		description
    4(4)		Input capture 1 filter
    2(2)		Input capture 1 prescaler
    0(2)		Capture/Compare 1  selection
TIM11: CCER @ 0x40015420	capture/compare enable          register
    bit(len)		description
    3(1)		Capture/Compare 1 output  Polarity
    1(1)		Capture/Compare 1 output  Polarity
    0(1)		Capture/Compare 1 output  enable
TIM11: CNT @ 0x40015424	counter
    bit(len)		description
    0(16)		counter value
TIM11: PSC @ 0x40015428	prescaler
    bit(len)		description
    0(16)		Prescaler value
TIM11: ARR @ 0x4001542c	auto-reload register
    bit(len)		description
    0(16)		Auto-reload value
TIM11: CCR1 @ 0x40015434	capture/compare register 1
    bit(len)		description
    0(16)		Capture/Compare 1 value
TIM13: CR1 @ 0x40001c00	control register 1
    bit(len)		description
    8(2)		Clock division
    7(1)		Auto-reload preload enable
    2(1)		Update request source
    1(1)		Update disable
    0(1)		Counter enable
TIM13: CR2 @ 0x40001c04	control register 2
    bit(len)		description
    4(3)		Master mode selection
TIM13: DIER @ 0x40001c0c	DMA/Interrupt enable register
    bit(len)		description
    1(1)		Capture/Compare 1 interrupt  enable
    0(1)		Update interrupt enable
TIM13: SR @ 0x40001c10	status register
    bit(len)		description
    9(1)		Capture/Compare 1 overcapture  flag
    1(1)		Capture/compare 1 interrupt  flag
    0(1)		Update interrupt flag
TIM13: EGR @ 0x40001c14	event generation register
    bit(len)		description
    1(1)		Capture/compare 1  generation
    0(1)		Update generation
TIM13: CCMR1_Output @ 0x40001c18	capture/compare mode register (output          mode)
    bit(len)		description
    4(3)		Output Compare 1 mode
    3(1)		Output Compare 1 preload  enable
    0(2)		Capture/Compare 1  selection
TIM13: CCMR1_Input @ 0x40001c18	capture/compare mode register (input          mode)
    bit(len)		description
    4(4)		Input capture 1 filter
    2(2)		Input capture 1 prescaler
    0(2)		Capture/Compare 1  selection
TIM13: CCER @ 0x40001c20	capture/compare enable          register
    bit(len)		description
    3(1)		Capture/Compare 1 output  Polarity
    1(1)		Capture/Compare 1 output  Polarity
    0(1)		Capture/Compare 1 output  enable
TIM13: CNT @ 0x40001c24	counter
    bit(len)		description
    0(16)		counter value
TIM13: PSC @ 0x40001c28	prescaler
    bit(len)		description
    0(16)		Prescaler value
TIM13: ARR @ 0x40001c2c	auto-reload register
    bit(len)		description
    0(16)		Auto-reload value
TIM13: CCR1 @ 0x40001c34	capture/compare register 1
    bit(len)		description
    0(16)		Capture/Compare 1 value
TIM14: CR1 @ 0x40002000	control register 1
    bit(len)		description
    8(2)		Clock division
    7(1)		Auto-reload preload enable
    2(1)		Update request source
    1(1)		Update disable
    0(1)		Counter enable
TIM14: CR2 @ 0x40002004	control register 2
    bit(len)		description
    4(3)		Master mode selection
TIM14: DIER @ 0x4000200c	DMA/Interrupt enable register
    bit(len)		description
    1(1)		Capture/Compare 1 interrupt  enable
    0(1)		Update interrupt enable
TIM14: SR @ 0x40002010	status register
    bit(len)		description
    9(1)		Capture/Compare 1 overcapture  flag
    1(1)		Capture/compare 1 interrupt  flag
    0(1)		Update interrupt flag
TIM14: EGR @ 0x40002014	event generation register
    bit(len)		description
    1(1)		Capture/compare 1  generation
    0(1)		Update generation
TIM14: CCMR1_Output @ 0x40002018	capture/compare mode register (output          mode)
    bit(len)		description
    4(3)		Output Compare 1 mode
    3(1)		Output Compare 1 preload  enable
    0(2)		Capture/Compare 1  selection
TIM14: CCMR1_Input @ 0x40002018	capture/compare mode register (input          mode)
    bit(len)		description
    4(4)		Input capture 1 filter
    2(2)		Input capture 1 prescaler
    0(2)		Capture/Compare 1  selection
TIM14: CCER @ 0x40002020	capture/compare enable          register
    bit(len)		description
    3(1)		Capture/Compare 1 output  Polarity
    1(1)		Capture/Compare 1 output  Polarity
    0(1)		Capture/Compare 1 output  enable
TIM14: CNT @ 0x40002024	counter
    bit(len)		description
    0(16)		counter value
TIM14: PSC @ 0x40002028	prescaler
    bit(len)		description
    0(16)		Prescaler value
TIM14: ARR @ 0x4000202c	auto-reload register
    bit(len)		description
    0(16)		Auto-reload value
TIM14: CCR1 @ 0x40002034	capture/compare register 1
    bit(len)		description
    0(16)		Capture/Compare 1 value
TIM6: CR1 @ 0x40001000	control register 1
    bit(len)		description
    7(1)		Auto-reload preload enable
    3(1)		One-pulse mode
    2(1)		Update request source
    1(1)		Update disable
    0(1)		Counter enable
TIM6: CR2 @ 0x40001004	control register 2
    bit(len)		description
    4(3)		Master mode selection
TIM6: DIER @ 0x4000100c	DMA/Interrupt enable register
    bit(len)		description
    8(1)		Update DMA request enable
    0(1)		Update interrupt enable
TIM6: SR @ 0x40001010	status register
    bit(len)		description
    0(1)		Update interrupt flag
TIM6: EGR @ 0x40001014	event generation register
    bit(len)		description
    0(1)		Update generation
TIM6: CNT @ 0x40001024	counter
    bit(len)		description
    0(16)		Low counter value
TIM6: PSC @ 0x40001028	prescaler
    bit(len)		description
    0(16)		Prescaler value
TIM6: ARR @ 0x4000102c	auto-reload register
    bit(len)		description
    0(16)		Low Auto-reload value
TIM7: CR1 @ 0x40001400	control register 1
    bit(len)		description
    7(1)		Auto-reload preload enable
    3(1)		One-pulse mode
    2(1)		Update request source
    1(1)		Update disable
    0(1)		Counter enable
TIM7: CR2 @ 0x40001404	control register 2
    bit(len)		description
    4(3)		Master mode selection
TIM7: DIER @ 0x4000140c	DMA/Interrupt enable register
    bit(len)		description
    8(1)		Update DMA request enable
    0(1)		Update interrupt enable
TIM7: SR @ 0x40001410	status register
    bit(len)		description
    0(1)		Update interrupt flag
TIM7: EGR @ 0x40001414	event generation register
    bit(len)		description
    0(1)		Update generation
TIM7: CNT @ 0x40001424	counter
    bit(len)		description
    0(16)		Low counter value
TIM7: PSC @ 0x40001428	prescaler
    bit(len)		description
    0(16)		Prescaler value
TIM7: ARR @ 0x4000142c	auto-reload register
    bit(len)		description
    0(16)		Low Auto-reload value
I2C1: CR1 @ 0x40005400	Control register 1
    bit(len)		description
    15(1)		Software reset
    13(1)		SMBus alert
    12(1)		Packet error checking
    11(1)		Acknowledge/PEC Position (for data  reception)
    10(1)		Acknowledge enable
    9(1)		Stop generation
    8(1)		Start generation
    7(1)		Clock stretching disable (Slave  mode)
    6(1)		General call enable
    5(1)		PEC enable
    4(1)		ARP enable
    3(1)		SMBus type
    1(1)		SMBus mode
    0(1)		Peripheral enable
I2C1: CR2 @ 0x40005404	Control register 2
    bit(len)		description
    12(1)		DMA last transfer
    11(1)		DMA requests enable
    10(1)		Buffer interrupt enable
    9(1)		Event interrupt enable
    8(1)		Error interrupt enable
    0(6)		Peripheral clock frequency
I2C1: OAR1 @ 0x40005408	Own address register 1
    bit(len)		description
    15(1)		Addressing mode (slave  mode)
    8(2)		Interface address
    1(7)		Interface address
    0(1)		Interface address
I2C1: OAR2 @ 0x4000540c	Own address register 2
    bit(len)		description
    1(7)		Interface address
    0(1)		Dual addressing mode  enable
I2C1: DR @ 0x40005410	Data register
    bit(len)		description
    0(8)		8-bit data register
I2C1: SR1 @ 0x40005414	Status register 1
    bit(len)		description
    15(1)		SMBus alert
    14(1)		Timeout or Tlow error
    12(1)		PEC Error in reception
    11(1)		Overrun/Underrun
    10(1)		Acknowledge failure
    9(1)		Arbitration lost (master  mode)
    8(1)		Bus error
    7(1)		Data register empty  (transmitters)
    6(1)		Data register not empty  (receivers)
    4(1)		Stop detection (slave  mode)
    3(1)		10-bit header sent (Master  mode)
    2(1)		Byte transfer finished
    1(1)		Address sent (master mode)/matched  (slave mode)
    0(1)		Start bit (Master mode)
I2C1: SR2 @ 0x40005418	Status register 2
    bit(len)		description
    8(8)		acket error checking  register
    7(1)		Dual flag (Slave mode)
    6(1)		SMBus host header (Slave  mode)
    5(1)		SMBus device default address (Slave  mode)
    4(1)		General call address (Slave  mode)
    2(1)		Transmitter/receiver
    1(1)		Bus busy
    0(1)		Master/slave
I2C1: CCR @ 0x4000541c	Clock control register
    bit(len)		description
    15(1)		I2C master mode selection
    14(1)		Fast mode duty cycle
    0(12)		Clock control register in Fast/Standard  mode (Master mode)
I2C1: TRISE @ 0x40005420	TRISE register
    bit(len)		description
    0(6)		Maximum rise time in Fast/Standard mode  (Master mode)
I2C2: CR1 @ 0x40005800	Control register 1
    bit(len)		description
    15(1)		Software reset
    13(1)		SMBus alert
    12(1)		Packet error checking
    11(1)		Acknowledge/PEC Position (for data  reception)
    10(1)		Acknowledge enable
    9(1)		Stop generation
    8(1)		Start generation
    7(1)		Clock stretching disable (Slave  mode)
    6(1)		General call enable
    5(1)		PEC enable
    4(1)		ARP enable
    3(1)		SMBus type
    1(1)		SMBus mode
    0(1)		Peripheral enable
I2C2: CR2 @ 0x40005804	Control register 2
    bit(len)		description
    12(1)		DMA last transfer
    11(1)		DMA requests enable
    10(1)		Buffer interrupt enable
    9(1)		Event interrupt enable
    8(1)		Error interrupt enable
    0(6)		Peripheral clock frequency
I2C2: OAR1 @ 0x40005808	Own address register 1
    bit(len)		description
    15(1)		Addressing mode (slave  mode)
    8(2)		Interface address
    1(7)		Interface address
    0(1)		Interface address
I2C2: OAR2 @ 0x4000580c	Own address register 2
    bit(len)		description
    1(7)		Interface address
    0(1)		Dual addressing mode  enable
I2C2: DR @ 0x40005810	Data register
    bit(len)		description
    0(8)		8-bit data register
I2C2: SR1 @ 0x40005814	Status register 1
    bit(len)		description
    15(1)		SMBus alert
    14(1)		Timeout or Tlow error
    12(1)		PEC Error in reception
    11(1)		Overrun/Underrun
    10(1)		Acknowledge failure
    9(1)		Arbitration lost (master  mode)
    8(1)		Bus error
    7(1)		Data register empty  (transmitters)
    6(1)		Data register not empty  (receivers)
    4(1)		Stop detection (slave  mode)
    3(1)		10-bit header sent (Master  mode)
    2(1)		Byte transfer finished
    1(1)		Address sent (master mode)/matched  (slave mode)
    0(1)		Start bit (Master mode)
I2C2: SR2 @ 0x40005818	Status register 2
    bit(len)		description
    8(8)		acket error checking  register
    7(1)		Dual flag (Slave mode)
    6(1)		SMBus host header (Slave  mode)
    5(1)		SMBus device default address (Slave  mode)
    4(1)		General call address (Slave  mode)
    2(1)		Transmitter/receiver
    1(1)		Bus busy
    0(1)		Master/slave
I2C2: CCR @ 0x4000581c	Clock control register
    bit(len)		description
    15(1)		I2C master mode selection
    14(1)		Fast mode duty cycle
    0(12)		Clock control register in Fast/Standard  mode (Master mode)
I2C2: TRISE @ 0x40005820	TRISE register
    bit(len)		description
    0(6)		Maximum rise time in Fast/Standard mode  (Master mode)
SPI1: CR1 @ 0x40013000	control register 1
    bit(len)		description
    15(1)		Bidirectional data mode  enable
    14(1)		Output enable in bidirectional  mode
    13(1)		Hardware CRC calculation  enable
    12(1)		CRC transfer next
    11(1)		Data frame format
    10(1)		Receive only
    9(1)		Software slave management
    8(1)		Internal slave select
    7(1)		Frame format
    6(1)		SPI enable
    3(3)		Baud rate control
    2(1)		Master selection
    1(1)		Clock polarity
    0(1)		Clock phase
SPI1: CR2 @ 0x40013004	control register 2
    bit(len)		description
    7(1)		Tx buffer empty interrupt  enable
    6(1)		RX buffer not empty interrupt  enable
    5(1)		Error interrupt enable
    2(1)		SS output enable
    1(1)		Tx buffer DMA enable
    0(1)		Rx buffer DMA enable
SPI1: SR @ 0x40013008	status register
    bit(len)		description
    7(1)		Busy flag
    6(1)		Overrun flag
    5(1)		Mode fault
    4(1)		CRC error flag
    3(1)		Underrun flag
    2(1)		Channel side
    1(1)		Transmit buffer empty
    0(1)		Receive buffer not empty
SPI1: DR @ 0x4001300c	data register
    bit(len)		description
    0(16)		Data register
SPI1: CRCPR @ 0x40013010	CRC polynomial register
    bit(len)		description
    0(16)		CRC polynomial register
SPI1: RXCRCR @ 0x40013014	RX CRC register
    bit(len)		description
    0(16)		Rx CRC register
SPI1: TXCRCR @ 0x40013018	TX CRC register
    bit(len)		description
    0(16)		Tx CRC register
SPI1: I2SCFGR @ 0x4001301c	I2S configuration register
    bit(len)		description
    11(1)		I2S mode selection
    10(1)		I2S Enable
    8(2)		I2S configuration mode
    7(1)		PCM frame synchronization
    4(2)		I2S standard selection
    3(1)		Steady state clock  polarity
    1(2)		Data length to be  transferred
    0(1)		Channel length (number of bits per audio  channel)
SPI1: I2SPR @ 0x40013020	I2S prescaler register
    bit(len)		description
    9(1)		Master clock output enable
    8(1)		Odd factor for the  prescaler
    0(8)		I2S Linear prescaler
SPI2: CR1 @ 0x40003800	control register 1
    bit(len)		description
    15(1)		Bidirectional data mode  enable
    14(1)		Output enable in bidirectional  mode
    13(1)		Hardware CRC calculation  enable
    12(1)		CRC transfer next
    11(1)		Data frame format
    10(1)		Receive only
    9(1)		Software slave management
    8(1)		Internal slave select
    7(1)		Frame format
    6(1)		SPI enable
    3(3)		Baud rate control
    2(1)		Master selection
    1(1)		Clock polarity
    0(1)		Clock phase
SPI2: CR2 @ 0x40003804	control register 2
    bit(len)		description
    7(1)		Tx buffer empty interrupt  enable
    6(1)		RX buffer not empty interrupt  enable
    5(1)		Error interrupt enable
    2(1)		SS output enable
    1(1)		Tx buffer DMA enable
    0(1)		Rx buffer DMA enable
SPI2: SR @ 0x40003808	status register
    bit(len)		description
    7(1)		Busy flag
    6(1)		Overrun flag
    5(1)		Mode fault
    4(1)		CRC error flag
    3(1)		Underrun flag
    2(1)		Channel side
    1(1)		Transmit buffer empty
    0(1)		Receive buffer not empty
SPI2: DR @ 0x4000380c	data register
    bit(len)		description
    0(16)		Data register
SPI2: CRCPR @ 0x40003810	CRC polynomial register
    bit(len)		description
    0(16)		CRC polynomial register
SPI2: RXCRCR @ 0x40003814	RX CRC register
    bit(len)		description
    0(16)		Rx CRC register
SPI2: TXCRCR @ 0x40003818	TX CRC register
    bit(len)		description
    0(16)		Tx CRC register
SPI2: I2SCFGR @ 0x4000381c	I2S configuration register
    bit(len)		description
    11(1)		I2S mode selection
    10(1)		I2S Enable
    8(2)		I2S configuration mode
    7(1)		PCM frame synchronization
    4(2)		I2S standard selection
    3(1)		Steady state clock  polarity
    1(2)		Data length to be  transferred
    0(1)		Channel length (number of bits per audio  channel)
SPI2: I2SPR @ 0x40003820	I2S prescaler register
    bit(len)		description
    9(1)		Master clock output enable
    8(1)		Odd factor for the  prescaler
    0(8)		I2S Linear prescaler
SPI3: CR1 @ 0x40003c00	control register 1
    bit(len)		description
    15(1)		Bidirectional data mode  enable
    14(1)		Output enable in bidirectional  mode
    13(1)		Hardware CRC calculation  enable
    12(1)		CRC transfer next
    11(1)		Data frame format
    10(1)		Receive only
    9(1)		Software slave management
    8(1)		Internal slave select
    7(1)		Frame format
    6(1)		SPI enable
    3(3)		Baud rate control
    2(1)		Master selection
    1(1)		Clock polarity
    0(1)		Clock phase
SPI3: CR2 @ 0x40003c04	control register 2
    bit(len)		description
    7(1)		Tx buffer empty interrupt  enable
    6(1)		RX buffer not empty interrupt  enable
    5(1)		Error interrupt enable
    2(1)		SS output enable
    1(1)		Tx buffer DMA enable
    0(1)		Rx buffer DMA enable
SPI3: SR @ 0x40003c08	status register
    bit(len)		description
    7(1)		Busy flag
    6(1)		Overrun flag
    5(1)		Mode fault
    4(1)		CRC error flag
    3(1)		Underrun flag
    2(1)		Channel side
    1(1)		Transmit buffer empty
    0(1)		Receive buffer not empty
SPI3: DR @ 0x40003c0c	data register
    bit(len)		description
    0(16)		Data register
SPI3: CRCPR @ 0x40003c10	CRC polynomial register
    bit(len)		description
    0(16)		CRC polynomial register
SPI3: RXCRCR @ 0x40003c14	RX CRC register
    bit(len)		description
    0(16)		Rx CRC register
SPI3: TXCRCR @ 0x40003c18	TX CRC register
    bit(len)		description
    0(16)		Tx CRC register
SPI3: I2SCFGR @ 0x40003c1c	I2S configuration register
    bit(len)		description
    11(1)		I2S mode selection
    10(1)		I2S Enable
    8(2)		I2S configuration mode
    7(1)		PCM frame synchronization
    4(2)		I2S standard selection
    3(1)		Steady state clock  polarity
    1(2)		Data length to be  transferred
    0(1)		Channel length (number of bits per audio  channel)
SPI3: I2SPR @ 0x40003c20	I2S prescaler register
    bit(len)		description
    9(1)		Master clock output enable
    8(1)		Odd factor for the  prescaler
    0(8)		I2S Linear prescaler
USART1: SR @ 0x40013800	Status register
    bit(len)		description
    9(1)		CTS flag
    8(1)		LIN break detection flag
    7(1)		Transmit data register  empty
    6(1)		Transmission complete
    5(1)		Read data register not  empty
    4(1)		IDLE line detected
    3(1)		Overrun error
    2(1)		Noise error flag
    1(1)		Framing error
    0(1)		Parity error
USART1: DR @ 0x40013804	Data register
    bit(len)		description
    0(9)		Data value
USART1: BRR @ 0x40013808	Baud rate register
    bit(len)		description
    4(12)		mantissa of USARTDIV
    0(4)		fraction of USARTDIV
USART1: CR1 @ 0x4001380c	Control register 1
    bit(len)		description
    13(1)		USART enable
    12(1)		Word length
    11(1)		Wakeup method
    10(1)		Parity control enable
    9(1)		Parity selection
    8(1)		PE interrupt enable
    7(1)		TXE interrupt enable
    6(1)		Transmission complete interrupt  enable
    5(1)		RXNE interrupt enable
    4(1)		IDLE interrupt enable
    3(1)		Transmitter enable
    2(1)		Receiver enable
    1(1)		Receiver wakeup
    0(1)		Send break
USART1: CR2 @ 0x40013810	Control register 2
    bit(len)		description
    14(1)		LIN mode enable
    12(2)		STOP bits
    11(1)		Clock enable
    10(1)		Clock polarity
    9(1)		Clock phase
    8(1)		Last bit clock pulse
    6(1)		LIN break detection interrupt  enable
    5(1)		lin break detection length
    0(4)		Address of the USART node
USART1: CR3 @ 0x40013814	Control register 3
    bit(len)		description
    10(1)		CTS interrupt enable
    9(1)		CTS enable
    8(1)		RTS enable
    7(1)		DMA enable transmitter
    6(1)		DMA enable receiver
    5(1)		Smartcard mode enable
    4(1)		Smartcard NACK enable
    3(1)		Half-duplex selection
    2(1)		IrDA low-power
    1(1)		IrDA mode enable
    0(1)		Error interrupt enable
USART1: GTPR @ 0x40013818	Guard time and prescaler          register
    bit(len)		description
    8(8)		Guard time value
    0(8)		Prescaler value
USART2: SR @ 0x40004400	Status register
    bit(len)		description
    9(1)		CTS flag
    8(1)		LIN break detection flag
    7(1)		Transmit data register  empty
    6(1)		Transmission complete
    5(1)		Read data register not  empty
    4(1)		IDLE line detected
    3(1)		Overrun error
    2(1)		Noise error flag
    1(1)		Framing error
    0(1)		Parity error
USART2: DR @ 0x40004404	Data register
    bit(len)		description
    0(9)		Data value
USART2: BRR @ 0x40004408	Baud rate register
    bit(len)		description
    4(12)		mantissa of USARTDIV
    0(4)		fraction of USARTDIV
USART2: CR1 @ 0x4000440c	Control register 1
    bit(len)		description
    13(1)		USART enable
    12(1)		Word length
    11(1)		Wakeup method
    10(1)		Parity control enable
    9(1)		Parity selection
    8(1)		PE interrupt enable
    7(1)		TXE interrupt enable
    6(1)		Transmission complete interrupt  enable
    5(1)		RXNE interrupt enable
    4(1)		IDLE interrupt enable
    3(1)		Transmitter enable
    2(1)		Receiver enable
    1(1)		Receiver wakeup
    0(1)		Send break
USART2: CR2 @ 0x40004410	Control register 2
    bit(len)		description
    14(1)		LIN mode enable
    12(2)		STOP bits
    11(1)		Clock enable
    10(1)		Clock polarity
    9(1)		Clock phase
    8(1)		Last bit clock pulse
    6(1)		LIN break detection interrupt  enable
    5(1)		lin break detection length
    0(4)		Address of the USART node
USART2: CR3 @ 0x40004414	Control register 3
    bit(len)		description
    10(1)		CTS interrupt enable
    9(1)		CTS enable
    8(1)		RTS enable
    7(1)		DMA enable transmitter
    6(1)		DMA enable receiver
    5(1)		Smartcard mode enable
    4(1)		Smartcard NACK enable
    3(1)		Half-duplex selection
    2(1)		IrDA low-power
    1(1)		IrDA mode enable
    0(1)		Error interrupt enable
USART2: GTPR @ 0x40004418	Guard time and prescaler          register
    bit(len)		description
    8(8)		Guard time value
    0(8)		Prescaler value
USART3: SR @ 0x40004800	Status register
    bit(len)		description
    9(1)		CTS flag
    8(1)		LIN break detection flag
    7(1)		Transmit data register  empty
    6(1)		Transmission complete
    5(1)		Read data register not  empty
    4(1)		IDLE line detected
    3(1)		Overrun error
    2(1)		Noise error flag
    1(1)		Framing error
    0(1)		Parity error
USART3: DR @ 0x40004804	Data register
    bit(len)		description
    0(9)		Data value
USART3: BRR @ 0x40004808	Baud rate register
    bit(len)		description
    4(12)		mantissa of USARTDIV
    0(4)		fraction of USARTDIV
USART3: CR1 @ 0x4000480c	Control register 1
    bit(len)		description
    13(1)		USART enable
    12(1)		Word length
    11(1)		Wakeup method
    10(1)		Parity control enable
    9(1)		Parity selection
    8(1)		PE interrupt enable
    7(1)		TXE interrupt enable
    6(1)		Transmission complete interrupt  enable
    5(1)		RXNE interrupt enable
    4(1)		IDLE interrupt enable
    3(1)		Transmitter enable
    2(1)		Receiver enable
    1(1)		Receiver wakeup
    0(1)		Send break
USART3: CR2 @ 0x40004810	Control register 2
    bit(len)		description
    14(1)		LIN mode enable
    12(2)		STOP bits
    11(1)		Clock enable
    10(1)		Clock polarity
    9(1)		Clock phase
    8(1)		Last bit clock pulse
    6(1)		LIN break detection interrupt  enable
    5(1)		lin break detection length
    0(4)		Address of the USART node
USART3: CR3 @ 0x40004814	Control register 3
    bit(len)		description
    10(1)		CTS interrupt enable
    9(1)		CTS enable
    8(1)		RTS enable
    7(1)		DMA enable transmitter
    6(1)		DMA enable receiver
    5(1)		Smartcard mode enable
    4(1)		Smartcard NACK enable
    3(1)		Half-duplex selection
    2(1)		IrDA low-power
    1(1)		IrDA mode enable
    0(1)		Error interrupt enable
USART3: GTPR @ 0x40004818	Guard time and prescaler          register
    bit(len)		description
    8(8)		Guard time value
    0(8)		Prescaler value
ADC1: SR @ 0x40012400	status register
    bit(len)		description
    4(1)		Regular channel start flag
    3(1)		Injected channel start  flag
    2(1)		Injected channel end of  conversion
    1(1)		Regular channel end of  conversion
    0(1)		Analog watchdog flag
ADC1: CR1 @ 0x40012404	control register 1
    bit(len)		description
    23(1)		Analog watchdog enable on regular  channels
    22(1)		Analog watchdog enable on injected  channels
    16(4)		Dual mode selection
    13(3)		Discontinuous mode channel  count
    12(1)		Discontinuous mode on injected  channels
    11(1)		Discontinuous mode on regular  channels
    10(1)		Automatic injected group  conversion
    9(1)		Enable the watchdog on a single channel  in scan mode
    8(1)		Scan mode
    7(1)		Interrupt enable for injected  channels
    6(1)		Analog watchdog interrupt  enable
    5(1)		Interrupt enable for EOC
    0(5)		Analog watchdog channel select  bits
ADC1: CR2 @ 0x40012408	control register 2
    bit(len)		description
    23(1)		Temperature sensor and VREFINT  enable
    22(1)		Start conversion of regular  channels
    21(1)		Start conversion of injected  channels
    20(1)		External trigger conversion mode for  regular channels
    17(3)		External event select for regular  group
    15(1)		External trigger conversion mode for  injected channels
    12(3)		External event select for injected  group
    11(1)		Data alignment
    8(1)		Direct memory access mode
    3(1)		Reset calibration
    2(1)		A/D calibration
    1(1)		Continuous conversion
    0(1)		A/D converter ON / OFF
ADC1: SMPR1 @ 0x4001240c	sample time register 1
    bit(len)		description
    0(3)		Channel 10 sample time  selection
    3(3)		Channel 11 sample time  selection
    6(3)		Channel 12 sample time  selection
    9(3)		Channel 13 sample time  selection
    12(3)		Channel 14 sample time  selection
    15(3)		Channel 15 sample time  selection
    18(3)		Channel 16 sample time  selection
    21(3)		Channel 17 sample time  selection
ADC1: SMPR2 @ 0x40012410	sample time register 2
    bit(len)		description
    0(3)		Channel 0 sample time  selection
    3(3)		Channel 1 sample time  selection
    6(3)		Channel 2 sample time  selection
    9(3)		Channel 3 sample time  selection
    12(3)		Channel 4 sample time  selection
    15(3)		Channel 5 sample time  selection
    18(3)		Channel 6 sample time  selection
    21(3)		Channel 7 sample time  selection
    24(3)		Channel 8 sample time  selection
    27(3)		Channel 9 sample time  selection
ADC1: JOFR1 @ 0x40012414	injected channel data offset register          x
    bit(len)		description
    0(12)		Data offset for injected channel  x
ADC1: JOFR2 @ 0x40012418	injected channel data offset register          x
    bit(len)		description
    0(12)		Data offset for injected channel  x
ADC1: JOFR3 @ 0x4001241c	injected channel data offset register          x
    bit(len)		description
    0(12)		Data offset for injected channel  x
ADC1: JOFR4 @ 0x40012420	injected channel data offset register          x
    bit(len)		description
    0(12)		Data offset for injected channel  x
ADC1: HTR @ 0x40012424	watchdog higher threshold          register
    bit(len)		description
    0(12)		Analog watchdog higher  threshold
ADC1: LTR @ 0x40012428	watchdog lower threshold          register
    bit(len)		description
    0(12)		Analog watchdog lower  threshold
ADC1: SQR1 @ 0x4001242c	regular sequence register 1
    bit(len)		description
    20(4)		Regular channel sequence  length
    15(5)		16th conversion in regular  sequence
    10(5)		15th conversion in regular  sequence
    5(5)		14th conversion in regular  sequence
    0(5)		13th conversion in regular  sequence
ADC1: SQR2 @ 0x40012430	regular sequence register 2
    bit(len)		description
    25(5)		12th conversion in regular  sequence
    20(5)		11th conversion in regular  sequence
    15(5)		10th conversion in regular  sequence
    10(5)		9th conversion in regular  sequence
    5(5)		8th conversion in regular  sequence
    0(5)		7th conversion in regular  sequence
ADC1: SQR3 @ 0x40012434	regular sequence register 3
    bit(len)		description
    25(5)		6th conversion in regular  sequence
    20(5)		5th conversion in regular  sequence
    15(5)		4th conversion in regular  sequence
    10(5)		3rd conversion in regular  sequence
    5(5)		2nd conversion in regular  sequence
    0(5)		1st conversion in regular  sequence
ADC1: JSQR @ 0x40012438	injected sequence register
    bit(len)		description
    20(2)		Injected sequence length
    15(5)		4th conversion in injected  sequence
    10(5)		3rd conversion in injected  sequence
    5(5)		2nd conversion in injected  sequence
    0(5)		1st conversion in injected  sequence
ADC1: JDR1 @ 0x4001243c	injected data register x
    bit(len)		description
    0(16)		Injected data
ADC1: JDR2 @ 0x40012440	injected data register x
    bit(len)		description
    0(16)		Injected data
ADC1: JDR3 @ 0x40012444	injected data register x
    bit(len)		description
    0(16)		Injected data
ADC1: JDR4 @ 0x40012448	injected data register x
    bit(len)		description
    0(16)		Injected data
ADC1: DR @ 0x4001244c	regular data register
    bit(len)		description
    0(16)		Regular data
    16(16)		ADC2 data
ADC2: SR @ 0x40012800	status register
    bit(len)		description
    4(1)		Regular channel start flag
    3(1)		Injected channel start  flag
    2(1)		Injected channel end of  conversion
    1(1)		Regular channel end of  conversion
    0(1)		Analog watchdog flag
ADC2: CR1 @ 0x40012804	control register 1
    bit(len)		description
    23(1)		Analog watchdog enable on regular  channels
    22(1)		Analog watchdog enable on injected  channels
    13(3)		Discontinuous mode channel  count
    12(1)		Discontinuous mode on injected  channels
    11(1)		Discontinuous mode on regular  channels
    10(1)		Automatic injected group  conversion
    9(1)		Enable the watchdog on a single channel  in scan mode
    8(1)		Scan mode
    7(1)		Interrupt enable for injected  channels
    6(1)		Analog watchdog interrupt  enable
    5(1)		Interrupt enable for EOC
    0(5)		Analog watchdog channel select  bits
ADC2: CR2 @ 0x40012808	control register 2
    bit(len)		description
    23(1)		Temperature sensor and VREFINT  enable
    22(1)		Start conversion of regular  channels
    21(1)		Start conversion of injected  channels
    20(1)		External trigger conversion mode for  regular channels
    17(3)		External event select for regular  group
    15(1)		External trigger conversion mode for  injected channels
    12(3)		External event select for injected  group
    11(1)		Data alignment
    8(1)		Direct memory access mode
    3(1)		Reset calibration
    2(1)		A/D calibration
    1(1)		Continuous conversion
    0(1)		A/D converter ON / OFF
ADC2: SMPR1 @ 0x4001280c	sample time register 1
    bit(len)		description
    0(3)		Channel 10 sample time  selection
    3(3)		Channel 11 sample time  selection
    6(3)		Channel 12 sample time  selection
    9(3)		Channel 13 sample time  selection
    12(3)		Channel 14 sample time  selection
    15(3)		Channel 15 sample time  selection
    18(3)		Channel 16 sample time  selection
    21(3)		Channel 17 sample time  selection
ADC2: SMPR2 @ 0x40012810	sample time register 2
    bit(len)		description
    0(3)		Channel 0 sample time  selection
    3(3)		Channel 1 sample time  selection
    6(3)		Channel 2 sample time  selection
    9(3)		Channel 3 sample time  selection
    12(3)		Channel 4 sample time  selection
    15(3)		Channel 5 sample time  selection
    18(3)		Channel 6 sample time  selection
    21(3)		Channel 7 sample time  selection
    24(3)		Channel 8 sample time  selection
    27(3)		Channel 9 sample time  selection
ADC2: JOFR1 @ 0x40012814	injected channel data offset register          x
    bit(len)		description
    0(12)		Data offset for injected channel  x
ADC2: JOFR2 @ 0x40012818	injected channel data offset register          x
    bit(len)		description
    0(12)		Data offset for injected channel  x
ADC2: JOFR3 @ 0x4001281c	injected channel data offset register          x
    bit(len)		description
    0(12)		Data offset for injected channel  x
ADC2: JOFR4 @ 0x40012820	injected channel data offset register          x
    bit(len)		description
    0(12)		Data offset for injected channel  x
ADC2: HTR @ 0x40012824	watchdog higher threshold          register
    bit(len)		description
    0(12)		Analog watchdog higher  threshold
ADC2: LTR @ 0x40012828	watchdog lower threshold          register
    bit(len)		description
    0(12)		Analog watchdog lower  threshold
ADC2: SQR1 @ 0x4001282c	regular sequence register 1
    bit(len)		description
    20(4)		Regular channel sequence  length
    15(5)		16th conversion in regular  sequence
    10(5)		15th conversion in regular  sequence
    5(5)		14th conversion in regular  sequence
    0(5)		13th conversion in regular  sequence
ADC2: SQR2 @ 0x40012830	regular sequence register 2
    bit(len)		description
    25(5)		12th conversion in regular  sequence
    20(5)		11th conversion in regular  sequence
    15(5)		10th conversion in regular  sequence
    10(5)		9th conversion in regular  sequence
    5(5)		8th conversion in regular  sequence
    0(5)		7th conversion in regular  sequence
ADC2: SQR3 @ 0x40012834	regular sequence register 3
    bit(len)		description
    25(5)		6th conversion in regular  sequence
    20(5)		5th conversion in regular  sequence
    15(5)		4th conversion in regular  sequence
    10(5)		3rd conversion in regular  sequence
    5(5)		2nd conversion in regular  sequence
    0(5)		1st conversion in regular  sequence
ADC2: JSQR @ 0x40012838	injected sequence register
    bit(len)		description
    20(2)		Injected sequence length
    15(5)		4th conversion in injected  sequence
    10(5)		3rd conversion in injected  sequence
    5(5)		2nd conversion in injected  sequence
    0(5)		1st conversion in injected  sequence
ADC2: JDR1 @ 0x4001283c	injected data register x
    bit(len)		description
    0(16)		Injected data
ADC2: JDR2 @ 0x40012840	injected data register x
    bit(len)		description
    0(16)		Injected data
ADC2: JDR3 @ 0x40012844	injected data register x
    bit(len)		description
    0(16)		Injected data
ADC2: JDR4 @ 0x40012848	injected data register x
    bit(len)		description
    0(16)		Injected data
ADC2: DR @ 0x4001284c	regular data register
    bit(len)		description
    0(16)		Regular data
ADC3: SR @ 0x40013c00	status register
    bit(len)		description
    4(1)		Regular channel start flag
    3(1)		Injected channel start  flag
    2(1)		Injected channel end of  conversion
    1(1)		Regular channel end of  conversion
    0(1)		Analog watchdog flag
ADC3: CR1 @ 0x40013c04	control register 1
    bit(len)		description
    23(1)		Analog watchdog enable on regular  channels
    22(1)		Analog watchdog enable on injected  channels
    13(3)		Discontinuous mode channel  count
    12(1)		Discontinuous mode on injected  channels
    11(1)		Discontinuous mode on regular  channels
    10(1)		Automatic injected group  conversion
    9(1)		Enable the watchdog on a single channel  in scan mode
    8(1)		Scan mode
    7(1)		Interrupt enable for injected  channels
    6(1)		Analog watchdog interrupt  enable
    5(1)		Interrupt enable for EOC
    0(5)		Analog watchdog channel select  bits
ADC3: CR2 @ 0x40013c08	control register 2
    bit(len)		description
    23(1)		Temperature sensor and VREFINT  enable
    22(1)		Start conversion of regular  channels
    21(1)		Start conversion of injected  channels
    20(1)		External trigger conversion mode for  regular channels
    17(3)		External event select for regular  group
    15(1)		External trigger conversion mode for  injected channels
    12(3)		External event select for injected  group
    11(1)		Data alignment
    8(1)		Direct memory access mode
    3(1)		Reset calibration
    2(1)		A/D calibration
    1(1)		Continuous conversion
    0(1)		A/D converter ON / OFF
ADC3: SMPR1 @ 0x40013c0c	sample time register 1
    bit(len)		description
    0(3)		Channel 10 sample time  selection
    3(3)		Channel 11 sample time  selection
    6(3)		Channel 12 sample time  selection
    9(3)		Channel 13 sample time  selection
    12(3)		Channel 14 sample time  selection
    15(3)		Channel 15 sample time  selection
    18(3)		Channel 16 sample time  selection
    21(3)		Channel 17 sample time  selection
ADC3: SMPR2 @ 0x40013c10	sample time register 2
    bit(len)		description
    0(3)		Channel 0 sample time  selection
    3(3)		Channel 1 sample time  selection
    6(3)		Channel 2 sample time  selection
    9(3)		Channel 3 sample time  selection
    12(3)		Channel 4 sample time  selection
    15(3)		Channel 5 sample time  selection
    18(3)		Channel 6 sample time  selection
    21(3)		Channel 7 sample time  selection
    24(3)		Channel 8 sample time  selection
    27(3)		Channel 9 sample time  selection
ADC3: JOFR1 @ 0x40013c14	injected channel data offset register          x
    bit(len)		description
    0(12)		Data offset for injected channel  x
ADC3: JOFR2 @ 0x40013c18	injected channel data offset register          x
    bit(len)		description
    0(12)		Data offset for injected channel  x
ADC3: JOFR3 @ 0x40013c1c	injected channel data offset register          x
    bit(len)		description
    0(12)		Data offset for injected channel  x
ADC3: JOFR4 @ 0x40013c20	injected channel data offset register          x
    bit(len)		description
    0(12)		Data offset for injected channel  x
ADC3: HTR @ 0x40013c24	watchdog higher threshold          register
    bit(len)		description
    0(12)		Analog watchdog higher  threshold
ADC3: LTR @ 0x40013c28	watchdog lower threshold          register
    bit(len)		description
    0(12)		Analog watchdog lower  threshold
ADC3: SQR1 @ 0x40013c2c	regular sequence register 1
    bit(len)		description
    20(4)		Regular channel sequence  length
    15(5)		16th conversion in regular  sequence
    10(5)		15th conversion in regular  sequence
    5(5)		14th conversion in regular  sequence
    0(5)		13th conversion in regular  sequence
ADC3: SQR2 @ 0x40013c30	regular sequence register 2
    bit(len)		description
    25(5)		12th conversion in regular  sequence
    20(5)		11th conversion in regular  sequence
    15(5)		10th conversion in regular  sequence
    10(5)		9th conversion in regular  sequence
    5(5)		8th conversion in regular  sequence
    0(5)		7th conversion in regular  sequence
ADC3: SQR3 @ 0x40013c34	regular sequence register 3
    bit(len)		description
    25(5)		6th conversion in regular  sequence
    20(5)		5th conversion in regular  sequence
    15(5)		4th conversion in regular  sequence
    10(5)		3rd conversion in regular  sequence
    5(5)		2nd conversion in regular  sequence
    0(5)		1st conversion in regular  sequence
ADC3: JSQR @ 0x40013c38	injected sequence register
    bit(len)		description
    20(2)		Injected sequence length
    15(5)		4th conversion in injected  sequence
    10(5)		3rd conversion in injected  sequence
    5(5)		2nd conversion in injected  sequence
    0(5)		1st conversion in injected  sequence
ADC3: JDR1 @ 0x40013c3c	injected data register x
    bit(len)		description
    0(16)		Injected data
ADC3: JDR2 @ 0x40013c40	injected data register x
    bit(len)		description
    0(16)		Injected data
ADC3: JDR3 @ 0x40013c44	injected data register x
    bit(len)		description
    0(16)		Injected data
ADC3: JDR4 @ 0x40013c48	injected data register x
    bit(len)		description
    0(16)		Injected data
ADC3: DR @ 0x40013c4c	regular data register
    bit(len)		description
    0(16)		Regular data
CAN: CAN_MCR @ 0x40006400	CAN_MCR
    bit(len)		description
    16(1)		DBF
    15(1)		RESET
    7(1)		TTCM
    6(1)		ABOM
    5(1)		AWUM
    4(1)		NART
    3(1)		RFLM
    2(1)		TXFP
    1(1)		SLEEP
    0(1)		INRQ
CAN: CAN_MSR @ 0x40006404	CAN_MSR
    bit(len)		description
    11(1)		RX
    10(1)		SAMP
    9(1)		RXM
    8(1)		TXM
    4(1)		SLAKI
    3(1)		WKUI
    2(1)		ERRI
    1(1)		SLAK
    0(1)		INAK
CAN: CAN_TSR @ 0x40006408	CAN_TSR
    bit(len)		description
    31(1)		Lowest priority flag for mailbox  2
    30(1)		Lowest priority flag for mailbox  1
    29(1)		Lowest priority flag for mailbox  0
    28(1)		Lowest priority flag for mailbox  2
    27(1)		Lowest priority flag for mailbox  1
    26(1)		Lowest priority flag for mailbox  0
    24(2)		CODE
    23(1)		ABRQ2
    19(1)		TERR2
    18(1)		ALST2
    17(1)		TXOK2
    16(1)		RQCP2
    15(1)		ABRQ1
    11(1)		TERR1
    10(1)		ALST1
    9(1)		TXOK1
    8(1)		RQCP1
    7(1)		ABRQ0
    3(1)		TERR0
    2(1)		ALST0
    1(1)		TXOK0
    0(1)		RQCP0
CAN: CAN_RF0R @ 0x4000640c	CAN_RF0R
    bit(len)		description
    5(1)		RFOM0
    4(1)		FOVR0
    3(1)		FULL0
    0(2)		FMP0
CAN: CAN_RF1R @ 0x40006410	CAN_RF1R
    bit(len)		description
    5(1)		RFOM1
    4(1)		FOVR1
    3(1)		FULL1
    0(2)		FMP1
CAN: CAN_IER @ 0x40006414	CAN_IER
    bit(len)		description
    17(1)		SLKIE
    16(1)		WKUIE
    15(1)		ERRIE
    11(1)		LECIE
    10(1)		BOFIE
    9(1)		EPVIE
    8(1)		EWGIE
    6(1)		FOVIE1
    5(1)		FFIE1
    4(1)		FMPIE1
    3(1)		FOVIE0
    2(1)		FFIE0
    1(1)		FMPIE0
    0(1)		TMEIE
CAN: CAN_ESR @ 0x40006418	CAN_ESR
    bit(len)		description
    24(8)		REC
    16(8)		TEC
    4(3)		LEC
    2(1)		BOFF
    1(1)		EPVF
    0(1)		EWGF
CAN: CAN_BTR @ 0x4000641c	CAN_BTR
    bit(len)		description
    31(1)		SILM
    30(1)		LBKM
    24(2)		SJW
    20(3)		TS2
    16(4)		TS1
    0(10)		BRP
CAN: CAN_TI0R @ 0x40006580	CAN_TI0R
    bit(len)		description
    21(11)		STID
    3(18)		EXID
    2(1)		IDE
    1(1)		RTR
    0(1)		TXRQ
CAN: CAN_TDT0R @ 0x40006584	CAN_TDT0R
    bit(len)		description
    16(16)		TIME
    8(1)		TGT
    0(4)		DLC
CAN: CAN_TDL0R @ 0x40006588	CAN_TDL0R
    bit(len)		description
    24(8)		DATA3
    16(8)		DATA2
    8(8)		DATA1
    0(8)		DATA0
CAN: CAN_TDH0R @ 0x4000658c	CAN_TDH0R
    bit(len)		description
    24(8)		DATA7
    16(8)		DATA6
    8(8)		DATA5
    0(8)		DATA4
CAN: CAN_TI1R @ 0x40006590	CAN_TI1R
    bit(len)		description
    21(11)		STID
    3(18)		EXID
    2(1)		IDE
    1(1)		RTR
    0(1)		TXRQ
CAN: CAN_TDT1R @ 0x40006594	CAN_TDT1R
    bit(len)		description
    16(16)		TIME
    8(1)		TGT
    0(4)		DLC
CAN: CAN_TDL1R @ 0x40006598	CAN_TDL1R
    bit(len)		description
    24(8)		DATA3
    16(8)		DATA2
    8(8)		DATA1
    0(8)		DATA0
CAN: CAN_TDH1R @ 0x4000659c	CAN_TDH1R
    bit(len)		description
    24(8)		DATA7
    16(8)		DATA6
    8(8)		DATA5
    0(8)		DATA4
CAN: CAN_TI2R @ 0x400065a0	CAN_TI2R
    bit(len)		description
    21(11)		STID
    3(18)		EXID
    2(1)		IDE
    1(1)		RTR
    0(1)		TXRQ
CAN: CAN_TDT2R @ 0x400065a4	CAN_TDT2R
    bit(len)		description
    16(16)		TIME
    8(1)		TGT
    0(4)		DLC
CAN: CAN_TDL2R @ 0x400065a8	CAN_TDL2R
    bit(len)		description
    24(8)		DATA3
    16(8)		DATA2
    8(8)		DATA1
    0(8)		DATA0
CAN: CAN_TDH2R @ 0x400065ac	CAN_TDH2R
    bit(len)		description
    24(8)		DATA7
    16(8)		DATA6
    8(8)		DATA5
    0(8)		DATA4
CAN: CAN_RI0R @ 0x400065b0	CAN_RI0R
    bit(len)		description
    21(11)		STID
    3(18)		EXID
    2(1)		IDE
    1(1)		RTR
CAN: CAN_RDT0R @ 0x400065b4	CAN_RDT0R
    bit(len)		description
    16(16)		TIME
    8(8)		FMI
    0(4)		DLC
CAN: CAN_RDL0R @ 0x400065b8	CAN_RDL0R
    bit(len)		description
    24(8)		DATA3
    16(8)		DATA2
    8(8)		DATA1
    0(8)		DATA0
CAN: CAN_RDH0R @ 0x400065bc	CAN_RDH0R
    bit(len)		description
    24(8)		DATA7
    16(8)		DATA6
    8(8)		DATA5
    0(8)		DATA4
CAN: CAN_RI1R @ 0x400065c0	CAN_RI1R
    bit(len)		description
    21(11)		STID
    3(18)		EXID
    2(1)		IDE
    1(1)		RTR
CAN: CAN_RDT1R @ 0x400065c4	CAN_RDT1R
    bit(len)		description
    16(16)		TIME
    8(8)		FMI
    0(4)		DLC
CAN: CAN_RDL1R @ 0x400065c8	CAN_RDL1R
    bit(len)		description
    24(8)		DATA3
    16(8)		DATA2
    8(8)		DATA1
    0(8)		DATA0
CAN: CAN_RDH1R @ 0x400065cc	CAN_RDH1R
    bit(len)		description
    24(8)		DATA7
    16(8)		DATA6
    8(8)		DATA5
    0(8)		DATA4
CAN: CAN_FMR @ 0x40006600	CAN_FMR
    bit(len)		description
    0(1)		FINIT
CAN: CAN_FM1R @ 0x40006604	CAN_FM1R
    bit(len)		description
    0(1)		Filter mode
    1(1)		Filter mode
    2(1)		Filter mode
    3(1)		Filter mode
    4(1)		Filter mode
    5(1)		Filter mode
    6(1)		Filter mode
    7(1)		Filter mode
    8(1)		Filter mode
    9(1)		Filter mode
    10(1)		Filter mode
    11(1)		Filter mode
    12(1)		Filter mode
    13(1)		Filter mode
CAN: CAN_FS1R @ 0x4000660c	CAN_FS1R
    bit(len)		description
    0(1)		Filter scale configuration
    1(1)		Filter scale configuration
    2(1)		Filter scale configuration
    3(1)		Filter scale configuration
    4(1)		Filter scale configuration
    5(1)		Filter scale configuration
    6(1)		Filter scale configuration
    7(1)		Filter scale configuration
    8(1)		Filter scale configuration
    9(1)		Filter scale configuration
    10(1)		Filter scale configuration
    11(1)		Filter scale configuration
    12(1)		Filter scale configuration
    13(1)		Filter scale configuration
CAN: CAN_FFA1R @ 0x40006614	CAN_FFA1R
    bit(len)		description
    0(1)		Filter FIFO assignment for filter  0
    1(1)		Filter FIFO assignment for filter  1
    2(1)		Filter FIFO assignment for filter  2
    3(1)		Filter FIFO assignment for filter  3
    4(1)		Filter FIFO assignment for filter  4
    5(1)		Filter FIFO assignment for filter  5
    6(1)		Filter FIFO assignment for filter  6
    7(1)		Filter FIFO assignment for filter  7
    8(1)		Filter FIFO assignment for filter  8
    9(1)		Filter FIFO assignment for filter  9
    10(1)		Filter FIFO assignment for filter  10
    11(1)		Filter FIFO assignment for filter  11
    12(1)		Filter FIFO assignment for filter  12
    13(1)		Filter FIFO assignment for filter  13
CAN: CAN_FA1R @ 0x4000661c	CAN_FA1R
    bit(len)		description
    0(1)		Filter active
    1(1)		Filter active
    2(1)		Filter active
    3(1)		Filter active
    4(1)		Filter active
    5(1)		Filter active
    6(1)		Filter active
    7(1)		Filter active
    8(1)		Filter active
    9(1)		Filter active
    10(1)		Filter active
    11(1)		Filter active
    12(1)		Filter active
    13(1)		Filter active
CAN: F0R1 @ 0x40006640	Filter bank 0 register 1
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F0R2 @ 0x40006644	Filter bank 0 register 2
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F1R1 @ 0x40006648	Filter bank 1 register 1
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F1R2 @ 0x4000664c	Filter bank 1 register 2
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F2R1 @ 0x40006650	Filter bank 2 register 1
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F2R2 @ 0x40006654	Filter bank 2 register 2
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F3R1 @ 0x40006658	Filter bank 3 register 1
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F3R2 @ 0x4000665c	Filter bank 3 register 2
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F4R1 @ 0x40006660	Filter bank 4 register 1
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F4R2 @ 0x40006664	Filter bank 4 register 2
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F5R1 @ 0x40006668	Filter bank 5 register 1
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F5R2 @ 0x4000666c	Filter bank 5 register 2
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F6R1 @ 0x40006670	Filter bank 6 register 1
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F6R2 @ 0x40006674	Filter bank 6 register 2
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F7R1 @ 0x40006678	Filter bank 7 register 1
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F7R2 @ 0x4000667c	Filter bank 7 register 2
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F8R1 @ 0x40006680	Filter bank 8 register 1
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F8R2 @ 0x40006684	Filter bank 8 register 2
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F9R1 @ 0x40006688	Filter bank 9 register 1
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F9R2 @ 0x4000668c	Filter bank 9 register 2
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F10R1 @ 0x40006690	Filter bank 10 register 1
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F10R2 @ 0x40006694	Filter bank 10 register 2
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F11R1 @ 0x40006698	Filter bank 11 register 1
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F11R2 @ 0x4000669c	Filter bank 11 register 2
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F12R1 @ 0x400066a0	Filter bank 4 register 1
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F12R2 @ 0x400066a4	Filter bank 12 register 2
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F13R1 @ 0x400066a8	Filter bank 13 register 1
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
CAN: F13R2 @ 0x400066ac	Filter bank 13 register 2
    bit(len)		description
    0(1)		Filter bits
    1(1)		Filter bits
    2(1)		Filter bits
    3(1)		Filter bits
    4(1)		Filter bits
    5(1)		Filter bits
    6(1)		Filter bits
    7(1)		Filter bits
    8(1)		Filter bits
    9(1)		Filter bits
    10(1)		Filter bits
    11(1)		Filter bits
    12(1)		Filter bits
    13(1)		Filter bits
    14(1)		Filter bits
    15(1)		Filter bits
    16(1)		Filter bits
    17(1)		Filter bits
    18(1)		Filter bits
    19(1)		Filter bits
    20(1)		Filter bits
    21(1)		Filter bits
    22(1)		Filter bits
    23(1)		Filter bits
    24(1)		Filter bits
    25(1)		Filter bits
    26(1)		Filter bits
    27(1)		Filter bits
    28(1)		Filter bits
    29(1)		Filter bits
    30(1)		Filter bits
    31(1)		Filter bits
DAC: CR @ 0x40007400	Control register (DAC_CR)
    bit(len)		description
    0(1)		DAC channel1 enable
    1(1)		DAC channel1 output buffer  disable
    2(1)		DAC channel1 trigger  enable
    3(3)		DAC channel1 trigger  selection
    6(2)		DAC channel1 noise/triangle wave  generation enable
    8(4)		DAC channel1 mask/amplitude  selector
    12(1)		DAC channel1 DMA enable
    16(1)		DAC channel2 enable
    17(1)		DAC channel2 output buffer  disable
    18(1)		DAC channel2 trigger  enable
    19(3)		DAC channel2 trigger  selection
    22(2)		DAC channel2 noise/triangle wave  generation enable
    24(4)		DAC channel2 mask/amplitude  selector
    28(1)		DAC channel2 DMA enable
DAC: SWTRIGR @ 0x40007404	DAC software trigger register          (DAC_SWTRIGR)
    bit(len)		description
    0(1)		DAC channel1 software  trigger
    1(1)		DAC channel2 software  trigger
DAC: DHR12R1 @ 0x40007408	DAC channel1 12-bit right-aligned data          holding register(DAC_DHR12R1)
    bit(len)		description
    0(12)		DAC channel1 12-bit right-aligned  data
DAC: DHR12L1 @ 0x4000740c	DAC channel1 12-bit left aligned data          holding register (DAC_DHR12L1)
    bit(len)		description
    4(12)		DAC channel1 12-bit left-aligned  data
DAC: DHR8R1 @ 0x40007410	DAC channel1 8-bit right aligned data          holding register (DAC_DHR8R1)
    bit(len)		description
    0(8)		DAC channel1 8-bit right-aligned  data
DAC: DHR12R2 @ 0x40007414	DAC channel2 12-bit right aligned data          holding register (DAC_DHR12R2)
    bit(len)		description
    0(12)		DAC channel2 12-bit right-aligned  data
DAC: DHR12L2 @ 0x40007418	DAC channel2 12-bit left aligned data          holding register (DAC_DHR12L2)
    bit(len)		description
    4(12)		DAC channel2 12-bit left-aligned  data
DAC: DHR8R2 @ 0x4000741c	DAC channel2 8-bit right-aligned data          holding register (DAC_DHR8R2)
    bit(len)		description
    0(8)		DAC channel2 8-bit right-aligned  data
DAC: DHR12RD @ 0x40007420	Dual DAC 12-bit right-aligned data holding          register (DAC_DHR12RD), Bits 31:28 Reserved, Bits 15:12          Reserved
    bit(len)		description
    0(12)		DAC channel1 12-bit right-aligned  data
    16(12)		DAC channel2 12-bit right-aligned  data
DAC: DHR12LD @ 0x40007424	DUAL DAC 12-bit left aligned data holding          register (DAC_DHR12LD), Bits 19:16 Reserved, Bits 3:0          Reserved
    bit(len)		description
    4(12)		DAC channel1 12-bit left-aligned  data
    20(12)		DAC channel2 12-bit right-aligned  data
DAC: DHR8RD @ 0x40007428	DUAL DAC 8-bit right aligned data holding          register (DAC_DHR8RD), Bits 31:16 Reserved
    bit(len)		description
    0(8)		DAC channel1 8-bit right-aligned  data
    8(8)		DAC channel2 8-bit right-aligned  data
DAC: DOR1 @ 0x4000742c	DAC channel1 data output register          (DAC_DOR1)
    bit(len)		description
    0(12)		DAC channel1 data output
DAC: DOR2 @ 0x40007430	DAC channel2 data output register          (DAC_DOR2)
    bit(len)		description
    0(12)		DAC channel2 data output
DBG: IDCODE @ 0xe0042000	DBGMCU_IDCODE
    bit(len)		description
    0(12)		DEV_ID
    16(16)		REV_ID
DBG: CR @ 0xe0042004	DBGMCU_CR
    bit(len)		description
    0(1)		DBG_SLEEP
    1(1)		DBG_STOP
    2(1)		DBG_STANDBY
    5(1)		TRACE_IOEN
    6(2)		TRACE_MODE
    8(1)		DBG_IWDG_STOP
    9(1)		DBG_WWDG_STOP
    10(1)		DBG_TIM1_STOP
    11(1)		DBG_TIM2_STOP
    12(1)		DBG_TIM3_STOP
    13(1)		DBG_TIM4_STOP
    14(1)		DBG_CAN1_STOP
    15(1)		DBG_I2C1_SMBUS_TIMEOUT
    16(1)		DBG_I2C2_SMBUS_TIMEOUT
    17(1)		DBG_TIM8_STOP
    18(1)		DBG_TIM5_STOP
    19(1)		DBG_TIM6_STOP
    20(1)		DBG_TIM7_STOP
    21(1)		DBG_CAN2_STOP
UART4: SR @ 0x40004c00	UART4_SR
    bit(len)		description
    0(1)		Parity error
    1(1)		Framing error
    2(1)		Noise error flag
    3(1)		Overrun error
    4(1)		IDLE line detected
    5(1)		Read data register not  empty
    6(1)		Transmission complete
    7(1)		Transmit data register  empty
    8(1)		LIN break detection flag
UART4: DR @ 0x40004c04	UART4_DR
    bit(len)		description
    0(9)		DR
UART4: BRR @ 0x40004c08	UART4_BRR
    bit(len)		description
    0(4)		DIV_Fraction
    4(12)		DIV_Mantissa
UART4: CR1 @ 0x40004c0c	UART4_CR1
    bit(len)		description
    0(1)		Send break
    1(1)		Receiver wakeup
    2(1)		Receiver enable
    3(1)		Transmitter enable
    4(1)		IDLE interrupt enable
    5(1)		RXNE interrupt enable
    6(1)		Transmission complete interrupt  enable
    7(1)		TXE interrupt enable
    8(1)		PE interrupt enable
    9(1)		Parity selection
    10(1)		Parity control enable
    11(1)		Wakeup method
    12(1)		Word length
    13(1)		USART enable
UART4: CR2 @ 0x40004c10	UART4_CR2
    bit(len)		description
    0(4)		Address of the USART node
    5(1)		lin break detection length
    6(1)		LIN break detection interrupt  enable
    12(2)		STOP bits
    14(1)		LIN mode enable
UART4: CR3 @ 0x40004c14	UART4_CR3
    bit(len)		description
    0(1)		Error interrupt enable
    1(1)		IrDA mode enable
    2(1)		IrDA low-power
    3(1)		Half-duplex selection
    6(1)		DMA enable receiver
    7(1)		DMA enable transmitter
UART5: SR @ 0x40005000	UART4_SR
    bit(len)		description
    0(1)		PE
    1(1)		FE
    2(1)		NE
    3(1)		ORE
    4(1)		IDLE
    5(1)		RXNE
    6(1)		TC
    7(1)		TXE
    8(1)		LBD
UART5: DR @ 0x40005004	UART4_DR
    bit(len)		description
    0(9)		DR
UART5: BRR @ 0x40005008	UART4_BRR
    bit(len)		description
    0(4)		DIV_Fraction
    4(12)		DIV_Mantissa
UART5: CR1 @ 0x4000500c	UART4_CR1
    bit(len)		description
    0(1)		SBK
    1(1)		RWU
    2(1)		RE
    3(1)		TE
    4(1)		IDLEIE
    5(1)		RXNEIE
    6(1)		TCIE
    7(1)		TXEIE
    8(1)		PEIE
    9(1)		PS
    10(1)		PCE
    11(1)		WAKE
    12(1)		M
    13(1)		UE
UART5: CR2 @ 0x40005010	UART4_CR2
    bit(len)		description
    0(4)		ADD
    5(1)		LBDL
    6(1)		LBDIE
    12(2)		STOP
    14(1)		LINEN
UART5: CR3 @ 0x40005014	UART4_CR3
    bit(len)		description
    0(1)		Error interrupt enable
    1(1)		IrDA mode enable
    2(1)		IrDA low-power
    3(1)		Half-duplex selection
    7(1)		DMA enable transmitter
CRC: DR @ 0x40023000	Data register
    bit(len)		description
    0(32)		Data Register
CRC: IDR @ 0x40023004	Independent Data register
    bit(len)		description
    0(8)		Independent Data register
CRC: CR @ 0x40023008	Control register
    bit(len)		description
    0(1)		Reset bit
FLASH: ACR @ 0x40022000	Flash access control register
    bit(len)		description
    0(3)		Latency
    3(1)		Flash half cycle access  enable
    4(1)		Prefetch buffer enable
    5(1)		Prefetch buffer status
FLASH: KEYR @ 0x40022004	Flash key register
    bit(len)		description
    0(32)		FPEC key
FLASH: OPTKEYR @ 0x40022008	Flash option key register
    bit(len)		description
    0(32)		Option byte key
FLASH: SR @ 0x4002200c	Status register
    bit(len)		description
    5(1)		End of operation
    4(1)		Write protection error
    2(1)		Programming error
    0(1)		Busy
FLASH: CR @ 0x40022010	Control register
    bit(len)		description
    0(1)		Programming
    1(1)		Page Erase
    2(1)		Mass Erase
    4(1)		Option byte programming
    5(1)		Option byte erase
    6(1)		Start
    7(1)		Lock
    9(1)		Option bytes write enable
    10(1)		Error interrupt enable
    12(1)		End of operation interrupt  enable
FLASH: AR @ 0x40022014	Flash address register
    bit(len)		description
    0(32)		Flash Address
FLASH: OBR @ 0x4002201c	Option byte register
    bit(len)		description
    0(1)		Option byte error
    1(1)		Read protection
    2(1)		WDG_SW
    3(1)		nRST_STOP
    4(1)		nRST_STDBY
    10(8)		Data0
    18(8)		Data1
FLASH: WRPR @ 0x40022020	Write protection register
    bit(len)		description
    0(32)		Write protect
NVIC: ICTR @ 0xe000e004	Interrupt Controller Type          Register
    bit(len)		description
    0(4)		Total number of interrupt lines in  groups
NVIC: STIR @ 0xe000ef00	Software Triggered Interrupt          Register
    bit(len)		description
    0(9)		interrupt to be triggered
NVIC: ISER0 @ 0xe000e100	Interrupt Set-Enable Register
    bit(len)		description
    0(32)		SETENA
NVIC: ISER1 @ 0xe000e104	Interrupt Set-Enable Register
    bit(len)		description
    0(32)		SETENA
NVIC: ICER0 @ 0xe000e180	Interrupt Clear-Enable          Register
    bit(len)		description
    0(32)		CLRENA
NVIC: ICER1 @ 0xe000e184	Interrupt Clear-Enable          Register
    bit(len)		description
    0(32)		CLRENA
NVIC: ISPR0 @ 0xe000e200	Interrupt Set-Pending Register
    bit(len)		description
    0(32)		SETPEND
NVIC: ISPR1 @ 0xe000e204	Interrupt Set-Pending Register
    bit(len)		description
    0(32)		SETPEND
NVIC: ICPR0 @ 0xe000e280	Interrupt Clear-Pending          Register
    bit(len)		description
    0(32)		CLRPEND
NVIC: ICPR1 @ 0xe000e284	Interrupt Clear-Pending          Register
    bit(len)		description
    0(32)		CLRPEND
NVIC: IABR0 @ 0xe000e300	Interrupt Active Bit Register
    bit(len)		description
    0(32)		ACTIVE
NVIC: IABR1 @ 0xe000e304	Interrupt Active Bit Register
    bit(len)		description
    0(32)		ACTIVE
NVIC: IPR0 @ 0xe000e400	Interrupt Priority Register
    bit(len)		description
    0(8)		IPR_N0
    8(8)		IPR_N1
    16(8)		IPR_N2
    24(8)		IPR_N3
NVIC: IPR1 @ 0xe000e404	Interrupt Priority Register
    bit(len)		description
    0(8)		IPR_N0
    8(8)		IPR_N1
    16(8)		IPR_N2
    24(8)		IPR_N3
NVIC: IPR2 @ 0xe000e408	Interrupt Priority Register
    bit(len)		description
    0(8)		IPR_N0
    8(8)		IPR_N1
    16(8)		IPR_N2
    24(8)		IPR_N3
NVIC: IPR3 @ 0xe000e40c	Interrupt Priority Register
    bit(len)		description
    0(8)		IPR_N0
    8(8)		IPR_N1
    16(8)		IPR_N2
    24(8)		IPR_N3
NVIC: IPR4 @ 0xe000e410	Interrupt Priority Register
    bit(len)		description
    0(8)		IPR_N0
    8(8)		IPR_N1
    16(8)		IPR_N2
    24(8)		IPR_N3
NVIC: IPR5 @ 0xe000e414	Interrupt Priority Register
    bit(len)		description
    0(8)		IPR_N0
    8(8)		IPR_N1
    16(8)		IPR_N2
    24(8)		IPR_N3
NVIC: IPR6 @ 0xe000e418	Interrupt Priority Register
    bit(len)		description
    0(8)		IPR_N0
    8(8)		IPR_N1
    16(8)		IPR_N2
    24(8)		IPR_N3
NVIC: IPR7 @ 0xe000e41c	Interrupt Priority Register
    bit(len)		description
    0(8)		IPR_N0
    8(8)		IPR_N1
    16(8)		IPR_N2
    24(8)		IPR_N3
NVIC: IPR8 @ 0xe000e420	Interrupt Priority Register
    bit(len)		description
    0(8)		IPR_N0
    8(8)		IPR_N1
    16(8)		IPR_N2
    24(8)		IPR_N3
NVIC: IPR9 @ 0xe000e424	Interrupt Priority Register
    bit(len)		description
    0(8)		IPR_N0
    8(8)		IPR_N1
    16(8)		IPR_N2
    24(8)		IPR_N3
NVIC: IPR10 @ 0xe000e428	Interrupt Priority Register
    bit(len)		description
    0(8)		IPR_N0
    8(8)		IPR_N1
    16(8)		IPR_N2
    24(8)		IPR_N3
NVIC: IPR11 @ 0xe000e42c	Interrupt Priority Register
    bit(len)		description
    0(8)		IPR_N0
    8(8)		IPR_N1
    16(8)		IPR_N2
    24(8)		IPR_N3
NVIC: IPR12 @ 0xe000e430	Interrupt Priority Register
    bit(len)		description
    0(8)		IPR_N0
    8(8)		IPR_N1
    16(8)		IPR_N2
    24(8)		IPR_N3
NVIC: IPR13 @ 0xe000e434	Interrupt Priority Register
    bit(len)		description
    0(8)		IPR_N0
    8(8)		IPR_N1
    16(8)		IPR_N2
    24(8)		IPR_N3
NVIC: IPR14 @ 0xe000e438	Interrupt Priority Register
    bit(len)		description
    0(8)		IPR_N0
    8(8)		IPR_N1
    16(8)		IPR_N2
    24(8)		IPR_N3
USB: EP0R @ 0x40005c00	endpoint 0 register
    bit(len)		description
    0(4)		Endpoint address
    4(2)		Status bits, for transmission  transfers
    6(1)		Data Toggle, for transmission  transfers
    7(1)		Correct Transfer for  transmission
    8(1)		Endpoint kind
    9(2)		Endpoint type
    11(1)		Setup transaction  completed
    12(2)		Status bits, for reception  transfers
    14(1)		Data Toggle, for reception  transfers
    15(1)		Correct transfer for  reception
USB: EP1R @ 0x40005c04	endpoint 1 register
    bit(len)		description
    0(4)		Endpoint address
    4(2)		Status bits, for transmission  transfers
    6(1)		Data Toggle, for transmission  transfers
    7(1)		Correct Transfer for  transmission
    8(1)		Endpoint kind
    9(2)		Endpoint type
    11(1)		Setup transaction  completed
    12(2)		Status bits, for reception  transfers
    14(1)		Data Toggle, for reception  transfers
    15(1)		Correct transfer for  reception
USB: EP2R @ 0x40005c08	endpoint 2 register
    bit(len)		description
    0(4)		Endpoint address
    4(2)		Status bits, for transmission  transfers
    6(1)		Data Toggle, for transmission  transfers
    7(1)		Correct Transfer for  transmission
    8(1)		Endpoint kind
    9(2)		Endpoint type
    11(1)		Setup transaction  completed
    12(2)		Status bits, for reception  transfers
    14(1)		Data Toggle, for reception  transfers
    15(1)		Correct transfer for  reception
USB: EP3R @ 0x40005c0c	endpoint 3 register
    bit(len)		description
    0(4)		Endpoint address
    4(2)		Status bits, for transmission  transfers
    6(1)		Data Toggle, for transmission  transfers
    7(1)		Correct Transfer for  transmission
    8(1)		Endpoint kind
    9(2)		Endpoint type
    11(1)		Setup transaction  completed
    12(2)		Status bits, for reception  transfers
    14(1)		Data Toggle, for reception  transfers
    15(1)		Correct transfer for  reception
USB: EP4R @ 0x40005c10	endpoint 4 register
    bit(len)		description
    0(4)		Endpoint address
    4(2)		Status bits, for transmission  transfers
    6(1)		Data Toggle, for transmission  transfers
    7(1)		Correct Transfer for  transmission
    8(1)		Endpoint kind
    9(2)		Endpoint type
    11(1)		Setup transaction  completed
    12(2)		Status bits, for reception  transfers
    14(1)		Data Toggle, for reception  transfers
    15(1)		Correct transfer for  reception
USB: EP5R @ 0x40005c14	endpoint 5 register
    bit(len)		description
    0(4)		Endpoint address
    4(2)		Status bits, for transmission  transfers
    6(1)		Data Toggle, for transmission  transfers
    7(1)		Correct Transfer for  transmission
    8(1)		Endpoint kind
    9(2)		Endpoint type
    11(1)		Setup transaction  completed
    12(2)		Status bits, for reception  transfers
    14(1)		Data Toggle, for reception  transfers
    15(1)		Correct transfer for  reception
USB: EP6R @ 0x40005c18	endpoint 6 register
    bit(len)		description
    0(4)		Endpoint address
    4(2)		Status bits, for transmission  transfers
    6(1)		Data Toggle, for transmission  transfers
    7(1)		Correct Transfer for  transmission
    8(1)		Endpoint kind
    9(2)		Endpoint type
    11(1)		Setup transaction  completed
    12(2)		Status bits, for reception  transfers
    14(1)		Data Toggle, for reception  transfers
    15(1)		Correct transfer for  reception
USB: EP7R @ 0x40005c1c	endpoint 7 register
    bit(len)		description
    0(4)		Endpoint address
    4(2)		Status bits, for transmission  transfers
    6(1)		Data Toggle, for transmission  transfers
    7(1)		Correct Transfer for  transmission
    8(1)		Endpoint kind
    9(2)		Endpoint type
    11(1)		Setup transaction  completed
    12(2)		Status bits, for reception  transfers
    14(1)		Data Toggle, for reception  transfers
    15(1)		Correct transfer for  reception
USB: CNTR @ 0x40005c40	control register
    bit(len)		description
    0(1)		Force USB Reset
    1(1)		Power down
    2(1)		Low-power mode
    3(1)		Force suspend
    4(1)		Resume request
    8(1)		Expected start of frame interrupt  mask
    9(1)		Start of frame interrupt  mask
    10(1)		USB reset interrupt mask
    11(1)		Suspend mode interrupt  mask
    12(1)		Wakeup interrupt mask
    13(1)		Error interrupt mask
    14(1)		Packet memory area over / underrun  interrupt mask
    15(1)		Correct transfer interrupt  mask
USB: ISTR @ 0x40005c44	interrupt status register
    bit(len)		description
    0(4)		Endpoint Identifier
    4(1)		Direction of transaction
    8(1)		Expected start frame
    9(1)		start of frame
    10(1)		reset request
    11(1)		Suspend mode request
    12(1)		Wakeup
    13(1)		Error
    14(1)		Packet memory area over /  underrun
    15(1)		Correct transfer
USB: FNR @ 0x40005c48	frame number register
    bit(len)		description
    0(11)		Frame number
    11(2)		Lost SOF
    13(1)		Locked
    14(1)		Receive data - line status
    15(1)		Receive data + line status
USB: DADDR @ 0x40005c4c	device address
    bit(len)		description
    0(7)		Device address
    7(1)		Enable function
USB: BTABLE @ 0x40005c50	Buffer table address
    bit(len)		description
    3(13)		Buffer table
