// Seed: 496686922
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply0 id_4
    , id_16,
    input tri id_5,
    input wand id_6,
    output uwire id_7,
    input wire id_8,
    input wand id_9,
    input tri id_10
    , id_17,
    input uwire id_11,
    input supply0 id_12,
    output logic id_13,
    output logic id_14
);
  final begin : LABEL_0
    id_14 = 1;
    while (-1) id_13 <= 1;
  end
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
