Classic Timing Analyzer report for complex_device
Tue Feb 20 19:05:46 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 13.615 ns                        ; counter:comp_counter|counter_out[0] ; Q[0]                        ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 369.41 MHz ( period = 2.707 ns ) ; divider:comp_divider|cnt[0]         ; divider:comp_divider|cnt[5] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                     ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------+-----------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 369.41 MHz ( period = 2.707 ns )               ; divider:comp_divider|cnt[0] ; divider:comp_divider|cnt[5]         ; clock      ; clock    ; None                        ; None                      ; 2.468 ns                ;
; N/A   ; 378.07 MHz ( period = 2.645 ns )               ; divider:comp_divider|cnt[0] ; divider:comp_divider|cnt[6]         ; clock      ; clock    ; None                        ; None                      ; 2.406 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[1] ; divider:comp_divider|cnt[5]         ; clock      ; clock    ; None                        ; None                      ; 2.325 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[0] ; divider:comp_divider|cnt[3]         ; clock      ; clock    ; None                        ; None                      ; 2.309 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[1] ; divider:comp_divider|cnt[6]         ; clock      ; clock    ; None                        ; None                      ; 2.263 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[0] ; divider:comp_divider|cnt[4]         ; clock      ; clock    ; None                        ; None                      ; 2.246 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[2] ; divider:comp_divider|cnt[5]         ; clock      ; clock    ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[1] ; divider:comp_divider|cnt[3]         ; clock      ; clock    ; None                        ; None                      ; 2.166 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[2] ; divider:comp_divider|cnt[6]         ; clock      ; clock    ; None                        ; None                      ; 2.153 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[3] ; divider:comp_divider|cnt[5]         ; clock      ; clock    ; None                        ; None                      ; 2.145 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[4] ; divider:comp_divider|cnt[5]         ; clock      ; clock    ; None                        ; None                      ; 2.103 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[1] ; divider:comp_divider|cnt[4]         ; clock      ; clock    ; None                        ; None                      ; 2.103 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[3] ; divider:comp_divider|cnt[6]         ; clock      ; clock    ; None                        ; None                      ; 2.083 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[2] ; divider:comp_divider|cnt[3]         ; clock      ; clock    ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[4] ; divider:comp_divider|cnt[6]         ; clock      ; clock    ; None                        ; None                      ; 2.041 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[2] ; divider:comp_divider|cnt[4]         ; clock      ; clock    ; None                        ; None                      ; 1.993 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[3] ; divider:comp_divider|cnt[4]         ; clock      ; clock    ; None                        ; None                      ; 1.923 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[5] ; divider:comp_divider|cnt[6]         ; clock      ; clock    ; None                        ; None                      ; 1.909 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[3] ; divider:comp_divider|cnt[3]         ; clock      ; clock    ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[5] ; divider:comp_divider|cnt[5]         ; clock      ; clock    ; None                        ; None                      ; 1.619 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[5] ; divider:comp_divider|cnt[4]         ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[0] ; divider:comp_divider|cnt[2]         ; clock      ; clock    ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[4] ; divider:comp_divider|cnt[4]         ; clock      ; clock    ; None                        ; None                      ; 1.528 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[0] ; divider:comp_divider|cnt[1]         ; clock      ; clock    ; None                        ; None                      ; 1.518 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[3] ; counter:comp_counter|cnt[3]         ; clock      ; clock    ; None                        ; None                      ; 1.494 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[3] ; counter:comp_counter|cnt[1]         ; clock      ; clock    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[0] ; counter:comp_counter|cnt[3]         ; clock      ; clock    ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[0] ; counter:comp_counter|cnt[2]         ; clock      ; clock    ; None                        ; None                      ; 1.474 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[0] ; counter:comp_counter|cnt[1]         ; clock      ; clock    ; None                        ; None                      ; 1.466 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[1] ; divider:comp_divider|cnt[2]         ; clock      ; clock    ; None                        ; None                      ; 1.455 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[5] ; divider:comp_divider|cnt[3]         ; clock      ; clock    ; None                        ; None                      ; 1.296 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[1] ; counter:comp_counter|cnt[3]         ; clock      ; clock    ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[1] ; counter:comp_counter|cnt[2]         ; clock      ; clock    ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[1] ; counter:comp_counter|cnt[1]         ; clock      ; clock    ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[4] ; divider:comp_divider|cnt[3]         ; clock      ; clock    ; None                        ; None                      ; 1.156 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[6] ; divider:comp_divider|cnt[6]         ; clock      ; clock    ; None                        ; None                      ; 1.155 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[2] ; counter:comp_counter|cnt[3]         ; clock      ; clock    ; None                        ; None                      ; 1.116 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[2] ; counter:comp_counter|cnt[2]         ; clock      ; clock    ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[2] ; counter:comp_counter|cnt[1]         ; clock      ; clock    ; None                        ; None                      ; 1.112 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[6] ; divider:comp_divider|cnt[3]         ; clock      ; clock    ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[6] ; divider:comp_divider|cnt[5]         ; clock      ; clock    ; None                        ; None                      ; 1.049 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[1] ; divider:comp_divider|cnt[1]         ; clock      ; clock    ; None                        ; None                      ; 1.022 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[3] ; counter:comp_counter|counter_out[1] ; clock      ; clock    ; None                        ; None                      ; 1.022 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[6] ; divider:comp_divider|cnt[4]         ; clock      ; clock    ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[3] ; counter:comp_counter|counter_out[3] ; clock      ; clock    ; None                        ; None                      ; 1.019 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[0] ; counter:comp_counter|counter_out[3] ; clock      ; clock    ; None                        ; None                      ; 1.008 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[0] ; counter:comp_counter|counter_out[2] ; clock      ; clock    ; None                        ; None                      ; 1.005 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[0] ; counter:comp_counter|counter_out[1] ; clock      ; clock    ; None                        ; None                      ; 0.999 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[2] ; divider:comp_divider|dvd_out        ; clock      ; clock    ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[2] ; divider:comp_divider|cnt[2]         ; clock      ; clock    ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[0] ; divider:comp_divider|cnt[0]         ; clock      ; clock    ; None                        ; None                      ; 0.985 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[0] ; counter:comp_counter|counter_out[0] ; clock      ; clock    ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[5] ; divider:comp_divider|dvd_out        ; clock      ; clock    ; None                        ; None                      ; 1.292 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[1] ; counter:comp_counter|counter_out[3] ; clock      ; clock    ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[1] ; counter:comp_counter|counter_out[1] ; clock      ; clock    ; None                        ; None                      ; 0.802 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[1] ; counter:comp_counter|counter_out[2] ; clock      ; clock    ; None                        ; None                      ; 0.802 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[4] ; divider:comp_divider|dvd_out        ; clock      ; clock    ; None                        ; None                      ; 1.152 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[2] ; counter:comp_counter|counter_out[1] ; clock      ; clock    ; None                        ; None                      ; 0.645 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[2] ; counter:comp_counter|counter_out[2] ; clock      ; clock    ; None                        ; None                      ; 0.645 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[2] ; counter:comp_counter|counter_out[3] ; clock      ; clock    ; None                        ; None                      ; 0.641 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[6] ; divider:comp_divider|dvd_out        ; clock      ; clock    ; None                        ; None                      ; 1.055 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; divider:comp_divider|cnt[3] ; divider:comp_divider|dvd_out        ; clock      ; clock    ; None                        ; None                      ; 1.000 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter:comp_counter|cnt[0] ; counter:comp_counter|cnt[0]         ; clock      ; clock    ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+-----------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------+
; tco                                                                                         ;
+-------+--------------+------------+-------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                ; To   ; From Clock ;
+-------+--------------+------------+-------------------------------------+------+------------+
; N/A   ; None         ; 13.615 ns  ; counter:comp_counter|counter_out[0] ; Q[0] ; clock      ;
; N/A   ; None         ; 12.196 ns  ; counter:comp_counter|counter_out[2] ; Q[2] ; clock      ;
; N/A   ; None         ; 12.158 ns  ; counter:comp_counter|counter_out[1] ; Q[1] ; clock      ;
; N/A   ; None         ; 11.783 ns  ; counter:comp_counter|counter_out[3] ; Q[3] ; clock      ;
+-------+--------------+------------+-------------------------------------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Feb 20 19:05:46 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off complex_device -c complex_device --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "divider:comp_divider|dvd_out" as buffer
Info: Clock "clock" has Internal fmax of 369.41 MHz between source register "divider:comp_divider|cnt[0]" and destination register "divider:comp_divider|cnt[5]" (period= 2.707 ns)
    Info: + Longest register to register delay is 2.468 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y5_N15; Fanout = 3; REG Node = 'divider:comp_divider|cnt[0]'
        Info: 2: + IC(0.368 ns) + CELL(0.596 ns) = 0.964 ns; Loc. = LCCOMB_X24_Y5_N14; Fanout = 2; COMB Node = 'divider:comp_divider|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.044 ns; Loc. = LCCOMB_X24_Y5_N16; Fanout = 2; COMB Node = 'divider:comp_divider|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.124 ns; Loc. = LCCOMB_X24_Y5_N18; Fanout = 2; COMB Node = 'divider:comp_divider|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.204 ns; Loc. = LCCOMB_X24_Y5_N20; Fanout = 2; COMB Node = 'divider:comp_divider|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.284 ns; Loc. = LCCOMB_X24_Y5_N22; Fanout = 2; COMB Node = 'divider:comp_divider|Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 1.742 ns; Loc. = LCCOMB_X24_Y5_N24; Fanout = 1; COMB Node = 'divider:comp_divider|Add0~10'
        Info: 8: + IC(0.308 ns) + CELL(0.322 ns) = 2.372 ns; Loc. = LCCOMB_X24_Y5_N4; Fanout = 1; COMB Node = 'divider:comp_divider|cnt~8'
        Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 2.468 ns; Loc. = LCFF_X24_Y5_N5; Fanout = 3; REG Node = 'divider:comp_divider|cnt[5]'
        Info: Total cell delay = 1.792 ns ( 72.61 % )
        Info: Total interconnect delay = 0.676 ns ( 27.39 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.852 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.852 ns; Loc. = LCFF_X24_Y5_N5; Fanout = 3; REG Node = 'divider:comp_divider|cnt[5]'
            Info: Total cell delay = 1.628 ns ( 57.08 % )
            Info: Total interconnect delay = 1.224 ns ( 42.92 % )
        Info: - Longest clock path from clock "clock" to source register is 2.852 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.852 ns; Loc. = LCFF_X24_Y5_N15; Fanout = 3; REG Node = 'divider:comp_divider|cnt[0]'
            Info: Total cell delay = 1.628 ns ( 57.08 % )
            Info: Total interconnect delay = 1.224 ns ( 42.92 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tco from clock "clock" to destination pin "Q[0]" through register "counter:comp_counter|counter_out[0]" is 13.615 ns
    Info: + Longest clock path from clock "clock" to source register is 6.727 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(1.693 ns) + CELL(0.879 ns) = 3.598 ns; Loc. = LCFF_X24_Y5_N13; Fanout = 1; REG Node = 'divider:comp_divider|dvd_out'
        Info: 3: + IC(1.555 ns) + CELL(0.000 ns) = 5.153 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'divider:comp_divider|dvd_out~clkctrl'
        Info: 4: + IC(0.972 ns) + CELL(0.602 ns) = 6.727 ns; Loc. = LCFF_X40_Y10_N25; Fanout = 1; REG Node = 'counter:comp_counter|counter_out[0]'
        Info: Total cell delay = 2.507 ns ( 37.27 % )
        Info: Total interconnect delay = 4.220 ns ( 62.73 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.611 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y10_N25; Fanout = 1; REG Node = 'counter:comp_counter|counter_out[0]'
        Info: 2: + IC(3.791 ns) + CELL(2.820 ns) = 6.611 ns; Loc. = PIN_P6; Fanout = 0; PIN Node = 'Q[0]'
        Info: Total cell delay = 2.820 ns ( 42.66 % )
        Info: Total interconnect delay = 3.791 ns ( 57.34 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Tue Feb 20 19:05:46 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


