ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_conv_partial_opt_q7.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_conv_partial_opt_q7,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	arm_conv_partial_opt_q7
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	arm_conv_partial_opt_q7:
  27              	.LVL0:
  28              	.LFB145:
  29              		.file 1 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c"
   1:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** /* ----------------------------------------------------------------------
   2:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * Project:      CMSIS DSP Library
   3:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * Title:        arm_conv_partial_opt_q7.c
   4:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * Description:  Partial convolution of Q7 sequences
   5:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
   6:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * $Date:        18. March 2019
   7:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * $Revision:    V1.6.0
   8:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
   9:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * Target Processor: Cortex-M cores
  10:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * -------------------------------------------------------------------- */
  11:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** /*
  12:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
  14:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * SPDX-License-Identifier: Apache-2.0
  15:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
  16:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * not use this file except in compliance with the License.
  18:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * You may obtain a copy of the License at
  19:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
  20:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  *
  22:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * Unless required by applicable law or agreed to in writing, software
  23:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * See the License for the specific language governing permissions and
  26:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  * limitations under the License.
  27:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  */
  28:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  29:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #include "arm_math.h"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 2


  30:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  31:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** /**
  32:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   @ingroup groupFilters
  33:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  */
  34:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  35:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** /**
  36:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   @addtogroup PartialConv
  37:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   @{
  38:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  */
  39:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  40:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** /**
  41:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   @brief         Partial convolution of Q7 sequences.
  42:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   @param[in]     pSrcA      points to the first input sequence
  43:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   @param[in]     srcALen    length of the first input sequence
  44:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   @param[in]     pSrcB      points to the second input sequence
  45:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   @param[in]     srcBLen    length of the second input sequence
  46:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   @param[out]    pDst       points to the location where the output result is written
  47:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   @param[in]     firstIndex is the first output sample to start with
  48:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   @param[in]     numPoints  is the number of output points to be computed
  49:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   @param[in]     pScratch1  points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) +
  50:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   @param[in]     pScratch2  points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen).
  51:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   @return        execution status
  52:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  53:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : requested subset is not in the range [0 srcALen
  54:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****  */
  55:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  56:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** arm_status arm_conv_partial_opt_q7(
  57:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   const q7_t * pSrcA,
  58:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         uint32_t srcALen,
  59:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   const q7_t * pSrcB,
  60:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         uint32_t srcBLen,
  61:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         q7_t * pDst,
  62:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         uint32_t firstIndex,
  63:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         uint32_t numPoints,
  64:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         q15_t * pScratch1,
  65:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         q15_t * pScratch2)
  66:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** {
  30              		.loc 1 66 1 view -0
  31              		.cfi_startproc
  32              		@ args = 20, pretend = 0, frame = 48
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 66 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 8DB0     		sub	sp, sp, #52
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 88
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 3


  50              		.loc 1 66 1 view .LVU2
  51 0006 9846     		mov	r8, r3
  52 0008 01F1FF39 		add	r9, r1, #-1
  67:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         q15_t *pScr2, *pScr1;                          /* Intermediate pointers for scratch pointer
  53              		.loc 1 67 9 is_stmt 1 view .LVU3
  68:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         q15_t x4;                                      /* Temporary input variable */
  54              		.loc 1 68 9 view .LVU4
  69:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   const q7_t *pIn1, *pIn2;                             /* InputA and inputB pointer */
  55              		.loc 1 69 3 view .LVU5
  70:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         uint32_t j, k, blkCnt, tapCnt;                 /* Loop counter */
  56              		.loc 1 70 9 view .LVU6
  71:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   const q7_t *px;                                      /* Temporary input1 pointer */
  57              		.loc 1 71 3 view .LVU7
  72:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         q15_t *py;                                     /* Temporary input2 pointer */
  58              		.loc 1 72 9 view .LVU8
  73:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         q31_t acc0, acc1, acc2, acc3;                  /* Accumulator */
  59              		.loc 1 73 9 view .LVU9
  74:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         q31_t x1, x2, x3, y1;                          /* Temporary input variables */
  60              		.loc 1 74 9 view .LVU10
  75:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         arm_status status;
  61              		.loc 1 75 9 view .LVU11
  76:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         q7_t *pOut = pDst;                             /* Output pointer */
  62              		.loc 1 76 9 view .LVU12
  63              	.LVL1:
  77:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         q7_t out0, out1, out2, out3;                   /* Temporary variables */
  64              		.loc 1 77 9 view .LVU13
  78:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  79:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   /* Check for range of output samples to be calculated */
  80:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
  65              		.loc 1 80 3 view .LVU14
  66:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         q15_t *pScr2, *pScr1;                          /* Intermediate pointers for scratch pointer
  66              		.loc 1 66 1 is_stmt 0 view .LVU15
  67 000c 0C46     		mov	r4, r1
  68              		.loc 1 80 19 view .LVU16
  69 000e 189B     		ldr	r3, [sp, #96]
  70              	.LVL2:
  66:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         q15_t *pScr2, *pScr1;                          /* Intermediate pointers for scratch pointer
  71              		.loc 1 66 1 view .LVU17
  72 0010 DDF85CA0 		ldr	r10, [sp, #92]
  73 0014 0991     		str	r1, [sp, #36]
  74              		.loc 1 80 19 view .LVU18
  75 0016 0AEB0301 		add	r1, r10, r3
  76              	.LVL3:
  77              		.loc 1 80 44 view .LVU19
  78 001a 08EB0903 		add	r3, r8, r9
  66:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         q15_t *pScr2, *pScr1;                          /* Intermediate pointers for scratch pointer
  79              		.loc 1 66 1 view .LVU20
  80 001e 199E     		ldr	r6, [sp, #100]
  81              		.loc 1 80 6 view .LVU21
  82 0020 9942     		cmp	r1, r3
  83 0022 00F27081 		bhi	.L26
  81:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   {
  82:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Set status as ARM_MATH_ARGUMENT_ERROR */
  83:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     status = ARM_MATH_ARGUMENT_ERROR;
  84:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   }
  85:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   else
  86:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 4


  87:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* The algorithm implementation is based on the lengths of the inputs. */
  88:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* srcB is always made to slide across srcA. */
  89:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* So srcBLen is always considered as shorter or equal to srcALen */
  90:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     if (srcALen >= srcBLen)
  84              		.loc 1 90 8 view .LVU22
  85 0026 A045     		cmp	r8, r4
  86 0028 1746     		mov	r7, r2
  87              		.loc 1 90 5 is_stmt 1 view .LVU23
  88              		.loc 1 90 8 is_stmt 0 view .LVU24
  89 002a 40F25681 		bls	.L51
  90              	.LVL4:
  91:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
  92:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialization of inputA pointer */
  93:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pIn1 = pSrcA;
  94:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  95:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialization of inputB pointer */
  96:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pIn2 = pSrcB;
  97:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
  98:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     else
  99:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 100:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialization of inputA pointer */
 101:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pIn1 = pSrcB;
 102:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 103:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialization of inputB pointer */
 104:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pIn2 = pSrcA;
 105:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 106:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* srcBLen is always considered as shorter or equal to srcALen */
 107:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       j = srcBLen;
 108:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       srcBLen = srcALen;
 109:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       srcALen = j;
 110:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 111:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 112:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* pointer to take end of scratch2 buffer */
 113:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pScr2 = pScratch2;
  91              		.loc 1 113 5 is_stmt 1 view .LVU25
 114:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 115:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* points to smaller length sequence */
 116:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     px = pIn2 + srcBLen - 1;
  92              		.loc 1 116 5 view .LVU26
 117:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 118:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Apply loop unrolling and do 4 Copies simultaneously. */
 119:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     k = srcBLen >> 2U;
 120:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 121:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* First part of the processing with loop unrolling copies 4 data points at a time.
 122:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****      ** a second loop below copies for the remaining 1 to 3 samples. */
 123:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     while (k > 0U)
  93              		.loc 1 123 11 is_stmt 0 view .LVU27
  94 002e 099B     		ldr	r3, [sp, #36]
 116:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  95              		.loc 1 116 8 view .LVU28
  96 0030 4844     		add	r0, r0, r9
  97              	.LVL5:
 119:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
  98              		.loc 1 119 5 is_stmt 1 view .LVU29
  99              		.loc 1 123 5 view .LVU30
 100              		.loc 1 123 11 view .LVU31
 101 0032 9908     		lsrs	r1, r3, #2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 5


 102              	.LVL6:
 103              		.loc 1 123 11 is_stmt 0 view .LVU32
 104 0034 0391     		str	r1, [sp, #12]
 105 0036 00F05D81 		beq	.L27
 106              	.LVL7:
 107              	.L52:
 108              		.loc 1 123 11 view .LVU33
 109 003a 031F     		subs	r3, r0, #4
 110 003c 1A9A     		ldr	r2, [sp, #104]
 111              	.LVL8:
 112              		.loc 1 123 11 view .LVU34
 113 003e A3EB8104 		sub	r4, r3, r1, lsl #2
 114 0042 0832     		adds	r2, r2, #8
 115              	.LVL9:
 116              	.L5:
 124:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 125:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* copy second buffer in reversal manner */
 126:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *px--;
 117              		.loc 1 126 7 is_stmt 1 view .LVU35
 127:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 118              		.loc 1 127 7 view .LVU36
 126:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 119              		.loc 1 126 10 is_stmt 0 view .LVU37
 120 0044 93F90410 		ldrsb	r1, [r3, #4]
 121 0048 043B     		subs	r3, r3, #4
 122              	.LVL10:
 126:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 123              		.loc 1 126 10 view .LVU38
 124 004a 0832     		adds	r2, r2, #8
 125              	.LVL11:
 126:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 126              		.loc 1 126 10 view .LVU39
 127 004c 22F8101C 		strh	r1, [r2, #-16]	@ movhi
 128              	.LVL12:
 128:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *px--;
 129              		.loc 1 128 7 is_stmt 1 view .LVU40
 129:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 130              		.loc 1 129 7 view .LVU41
 128:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *px--;
 131              		.loc 1 128 10 is_stmt 0 view .LVU42
 132 0050 93F90710 		ldrsb	r1, [r3, #7]
 133 0054 22F80E1C 		strh	r1, [r2, #-14]	@ movhi
 130:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *px--;
 134              		.loc 1 130 7 is_stmt 1 view .LVU43
 135              	.LVL13:
 131:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 136              		.loc 1 131 7 view .LVU44
 130:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *px--;
 137              		.loc 1 130 10 is_stmt 0 view .LVU45
 138 0058 93F90610 		ldrsb	r1, [r3, #6]
 139 005c 22F80C1C 		strh	r1, [r2, #-12]	@ movhi
 132:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *px--;
 140              		.loc 1 132 7 is_stmt 1 view .LVU46
 141              	.LVL14:
 133:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 142              		.loc 1 133 7 view .LVU47
 132:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *px--;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 6


 143              		.loc 1 132 10 is_stmt 0 view .LVU48
 144 0060 93F90510 		ldrsb	r1, [r3, #5]
 123:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 145              		.loc 1 123 11 view .LVU49
 146 0064 A342     		cmp	r3, r4
 132:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *px--;
 147              		.loc 1 132 10 view .LVU50
 148 0066 22F80A1C 		strh	r1, [r2, #-10]	@ movhi
 134:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 135:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Decrement loop counter */
 136:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       k--;
 149              		.loc 1 136 7 is_stmt 1 view .LVU51
 123:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 150              		.loc 1 123 11 view .LVU52
 151 006a EBD1     		bne	.L5
 152 006c 039B     		ldr	r3, [sp, #12]
 153 006e 1A99     		ldr	r1, [sp, #104]
 154 0070 C3EB8372 		rsb	r2, r3, r3, lsl #30
 155 0074 01EBC303 		add	r3, r1, r3, lsl #3
 156 0078 00EB8200 		add	r0, r0, r2, lsl #2
 157              	.L4:
 137:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 138:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 139:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* If the count is not a multiple of 4, copy remaining samples here.
 140:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****      ** No loop unrolling is used. */
 141:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     k = srcBLen % 0x4U;
 158              		.loc 1 141 5 view .LVU53
 159              	.LVL15:
 142:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 143:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     while (k > 0U)
 160              		.loc 1 143 5 view .LVU54
 161              		.loc 1 143 11 view .LVU55
 162 007c 099A     		ldr	r2, [sp, #36]
 163 007e 12F00302 		ands	r2, r2, #3
 164              	.LVL16:
 165              		.loc 1 143 11 is_stmt 0 view .LVU56
 166 0082 0492     		str	r2, [sp, #16]
 167 0084 08D0     		beq	.L10
 168 0086 049A     		ldr	r2, [sp, #16]
 169              		.loc 1 143 11 view .LVU57
 170 0088 03EB4201 		add	r1, r3, r2, lsl #1
 171              	.LVL17:
 172              	.L9:
 144:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 145:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* copy second buffer in reversal manner for remaining samples */
 146:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *px--;
 173              		.loc 1 146 7 is_stmt 1 view .LVU58
 147:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 174              		.loc 1 147 7 view .LVU59
 146:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 175              		.loc 1 146 10 is_stmt 0 view .LVU60
 176 008c 10F90129 		ldrsb	r2, [r0], #-1
 177              	.LVL18:
 146:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr2++ = x4;
 178              		.loc 1 146 10 view .LVU61
 179 0090 23F8022B 		strh	r2, [r3], #2	@ movhi
 180              	.LVL19:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 7


 148:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 149:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Decrement loop counter */
 150:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       k--;
 181              		.loc 1 150 7 is_stmt 1 view .LVU62
 143:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 182              		.loc 1 143 11 view .LVU63
 183 0094 8B42     		cmp	r3, r1
 184 0096 F9D1     		bne	.L9
 185              	.LVL20:
 186              	.L10:
 151:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 152:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 153:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Initialze temporary scratch pointer */
 154:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pScr1 = pScratch1;
 187              		.loc 1 154 5 view .LVU64
 155:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 156:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Fill (srcBLen - 1U) zeros in scratch buffer */
 157:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     arm_fill_q15(0, pScr1, (srcBLen - 1U));
 188              		.loc 1 157 5 view .LVU65
 189 0098 4A46     		mov	r2, r9
 190 009a 3146     		mov	r1, r6
 191 009c 0020     		movs	r0, #0
 192              	.LVL21:
 193              		.loc 1 157 5 is_stmt 0 view .LVU66
 194 009e FFF7FEFF 		bl	arm_fill_q15
 195              	.LVL22:
 158:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 159:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Update temporary scratch pointer */
 160:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pScr1 += (srcBLen - 1U);
 196              		.loc 1 160 5 is_stmt 1 view .LVU67
 197              		.loc 1 160 11 is_stmt 0 view .LVU68
 198 00a2 6FF00041 		mvn	r1, #-2147483648
 199 00a6 099B     		ldr	r3, [sp, #36]
 161:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 162:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Copy (srcALen) samples in scratch buffer */
 163:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Apply loop unrolling and do 4 Copies simultaneously. */
 164:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     k = srcALen >> 2U;
 165:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 166:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* First part of the processing with loop unrolling copies 4 data points at a time.
 167:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****      ** a second loop below copies for the remaining 1 to 3 samples. */
 168:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     while (k > 0U)
 200              		.loc 1 168 11 view .LVU69
 201 00a8 5FEA9802 		lsrs	r2, r8, #2
 160:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 202              		.loc 1 160 11 view .LVU70
 203 00ac 1944     		add	r1, r1, r3
 204 00ae 06EB4101 		add	r1, r6, r1, lsl #1
 205              	.LVL23:
 164:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 206              		.loc 1 164 5 is_stmt 1 view .LVU71
 207              		.loc 1 168 5 view .LVU72
 208              		.loc 1 168 11 view .LVU73
 209 00b2 1DD0     		beq	.L8
 210              		.loc 1 168 11 is_stmt 0 view .LVU74
 211 00b4 381D     		adds	r0, r7, #4
 212 00b6 01F10804 		add	r4, r1, #8
 213 00ba 4FEA820C 		lsl	ip, r2, #2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 8


 214 00be 00EB8203 		add	r3, r0, r2, lsl #2
 215              	.LVL24:
 216              	.L11:
 169:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 170:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* copy second buffer in reversal manner */
 171:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *pIn1++;
 217              		.loc 1 171 7 is_stmt 1 view .LVU75
 172:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 218              		.loc 1 172 7 view .LVU76
 171:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 219              		.loc 1 171 10 is_stmt 0 view .LVU77
 220 00c2 10F9045C 		ldrsb	r5, [r0, #-4]
 221 00c6 0430     		adds	r0, r0, #4
 222              	.LVL25:
 171:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 223              		.loc 1 171 10 view .LVU78
 224 00c8 0834     		adds	r4, r4, #8
 225              	.LVL26:
 171:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 226              		.loc 1 171 10 view .LVU79
 227 00ca 24F8105C 		strh	r5, [r4, #-16]	@ movhi
 228              	.LVL27:
 173:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *pIn1++;
 229              		.loc 1 173 7 is_stmt 1 view .LVU80
 174:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 230              		.loc 1 174 7 view .LVU81
 173:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *pIn1++;
 231              		.loc 1 173 10 is_stmt 0 view .LVU82
 232 00ce 10F9075C 		ldrsb	r5, [r0, #-7]
 233 00d2 24F80E5C 		strh	r5, [r4, #-14]	@ movhi
 175:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *pIn1++;
 234              		.loc 1 175 7 is_stmt 1 view .LVU83
 235              	.LVL28:
 176:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 236              		.loc 1 176 7 view .LVU84
 175:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *pIn1++;
 237              		.loc 1 175 10 is_stmt 0 view .LVU85
 238 00d6 10F9065C 		ldrsb	r5, [r0, #-6]
 239 00da 24F80C5C 		strh	r5, [r4, #-12]	@ movhi
 177:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *pIn1++;
 240              		.loc 1 177 7 is_stmt 1 view .LVU86
 241              	.LVL29:
 178:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 242              		.loc 1 178 7 view .LVU87
 177:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *pIn1++;
 243              		.loc 1 177 10 is_stmt 0 view .LVU88
 244 00de 10F9055C 		ldrsb	r5, [r0, #-5]
 168:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 245              		.loc 1 168 11 view .LVU89
 246 00e2 8342     		cmp	r3, r0
 177:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *pIn1++;
 247              		.loc 1 177 10 view .LVU90
 248 00e4 24F80A5C 		strh	r5, [r4, #-10]	@ movhi
 179:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 180:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Decrement loop counter */
 181:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       k--;
 249              		.loc 1 181 7 is_stmt 1 view .LVU91
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 9


 168:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 250              		.loc 1 168 11 view .LVU92
 251 00e8 EBD1     		bne	.L11
 252 00ea 01EBC201 		add	r1, r1, r2, lsl #3
 253 00ee 6744     		add	r7, r7, ip
 254              	.L8:
 182:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 183:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 184:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* If the count is not a multiple of 4, copy remaining samples here.
 185:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****      ** No loop unrolling is used. */
 186:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     k = srcALen % 0x4U;
 255              		.loc 1 186 5 view .LVU93
 256              	.LVL30:
 187:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 188:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     while (k > 0U)
 257              		.loc 1 188 5 view .LVU94
 258              		.loc 1 188 11 view .LVU95
 259 00f0 18F00308 		ands	r8, r8, #3
 260              	.LVL31:
 261              		.loc 1 188 11 is_stmt 0 view .LVU96
 262 00f4 0AD0     		beq	.L12
 263 00f6 07EB0800 		add	r0, r7, r8
 264 00fa 0B46     		mov	r3, r1
 265              	.LVL32:
 266              	.L13:
 189:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 190:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* copy second buffer in reversal manner for remaining samples */
 191:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x4 = (q15_t) *pIn1++;
 267              		.loc 1 191 7 is_stmt 1 view .LVU97
 192:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 268              		.loc 1 192 7 view .LVU98
 191:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 269              		.loc 1 191 10 is_stmt 0 view .LVU99
 270 00fc 17F9012B 		ldrsb	r2, [r7], #1
 271              	.LVL33:
 188:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 272              		.loc 1 188 11 view .LVU100
 273 0100 B842     		cmp	r0, r7
 191:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pScr1++ = x4;
 274              		.loc 1 191 10 view .LVU101
 275 0102 23F8022B 		strh	r2, [r3], #2	@ movhi
 276              	.LVL34:
 193:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 194:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Decrement the loop counter */
 195:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       k--;
 277              		.loc 1 195 7 is_stmt 1 view .LVU102
 188:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 278              		.loc 1 188 11 view .LVU103
 279 0106 F9D1     		bne	.L13
 280 0108 01EB4801 		add	r1, r1, r8, lsl #1
 281              	.LVL35:
 282              	.L12:
 196:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 197:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 198:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Fill (srcBLen - 1U) zeros at end of scratch buffer */
 199:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     arm_fill_q15(0, pScr1, (srcBLen - 1U));
 283              		.loc 1 199 5 view .LVU104
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 10


 284 010c 4A46     		mov	r2, r9
 285 010e 0020     		movs	r0, #0
 286 0110 FFF7FEFF 		bl	arm_fill_q15
 287              	.LVL36:
 200:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 201:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Update pointer */
 202:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pScr1 += (srcBLen - 1U);
 288              		.loc 1 202 5 view .LVU105
 203:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 204:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 205:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Temporary pointer for scratch2 */
 206:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     py = pScratch2;
 289              		.loc 1 206 5 view .LVU106
 207:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 208:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Initialization of pIn2 pointer */
 209:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pIn2 = (q7_t *) py;
 290              		.loc 1 209 5 view .LVU107
 210:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 211:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pScr2 = py;
 291              		.loc 1 211 5 view .LVU108
 212:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 213:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pOut = pDst + firstIndex;
 292              		.loc 1 213 5 view .LVU109
 293              		.loc 1 213 17 is_stmt 0 view .LVU110
 294 0114 169B     		ldr	r3, [sp, #88]
 214:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 215:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     pScratch1 += firstIndex;
 295              		.loc 1 215 15 view .LVU111
 296 0116 06EB4A01 		add	r1, r6, r10, lsl #1
 213:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 297              		.loc 1 213 17 view .LVU112
 298 011a 03EB0A02 		add	r2, r3, r10
 216:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 217:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Actual convolution process starts here */
 218:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     blkCnt = (numPoints) >> 2;
 219:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 220:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     while (blkCnt > 0)
 299              		.loc 1 220 11 view .LVU113
 300 011e 189B     		ldr	r3, [sp, #96]
 215:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 301              		.loc 1 215 15 view .LVU114
 302 0120 0A91     		str	r1, [sp, #40]
 303              		.loc 1 220 11 view .LVU115
 304 0122 9808     		lsrs	r0, r3, #2
 213:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 305              		.loc 1 213 17 view .LVU116
 306 0124 0192     		str	r2, [sp, #4]
 307              	.LVL37:
 215:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 308              		.loc 1 215 5 is_stmt 1 view .LVU117
 218:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 309              		.loc 1 218 5 view .LVU118
 310              		.loc 1 220 5 view .LVU119
 311              		.loc 1 220 11 view .LVU120
 312 0126 0B90     		str	r0, [sp, #44]
 313 0128 00F0EA80 		beq	.L28
 314 012c 039C     		ldr	r4, [sp, #12]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 11


 315 012e 02EB8002 		add	r2, r2, r0, lsl #2
 316              	.LVL38:
 215:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 317              		.loc 1 215 15 is_stmt 0 view .LVU121
 318 0132 8A46     		mov	r10, r1
 221:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 222:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialize temporary scratch pointer as scratch1 */
 223:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pScr1 = pScratch1;
 224:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 225:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Clear Accumulators */
 226:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc0 = 0;
 227:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc1 = 0;
 228:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc2 = 0;
 229:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc3 = 0;
 230:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 231:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Read two samples from scratch1 buffer */
 232:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x1 = read_q15x2_ia (&pScr1);
 233:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 234:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Read next two samples from scratch1 buffer */
 235:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       x2 = read_q15x2_ia (&pScr1);
 236:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 237:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       tapCnt = (srcBLen) >> 2U;
 238:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 239:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       while (tapCnt > 0U)
 240:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 241:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Read four samples from smaller buffer */
 242:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         y1 = read_q15x2_ia (&pScr2);
 243:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 244:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* multiply and accumlate */
 245:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc0 = __SMLAD(x1, y1, acc0);
 246:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc2 = __SMLAD(x2, y1, acc2);
 247:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 248:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* pack input data */
 249:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #ifndef ARM_MATH_BIG_ENDIAN
 250:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x3 = __PKHBT(x2, x1, 0);
 319              		.loc 1 250 14 view .LVU122
 320 0134 DFF8D4B1 		ldr	fp, .L53
 321 0138 E300     		lsls	r3, r4, #3
 322 013a 0592     		str	r2, [sp, #20]
 323 013c 0833     		adds	r3, r3, #8
 324 013e 0793     		str	r3, [sp, #28]
 325 0140 1A9B     		ldr	r3, [sp, #104]
 326 0142 03EBC403 		add	r3, r3, r4, lsl #3
 327 0146 0693     		str	r3, [sp, #24]
 328 0148 049B     		ldr	r3, [sp, #16]
 329 014a 5B00     		lsls	r3, r3, #1
 330 014c 0893     		str	r3, [sp, #32]
 331              	.LVL39:
 332              	.L19:
 223:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 333              		.loc 1 223 7 is_stmt 1 view .LVU123
 226:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc1 = 0;
 334              		.loc 1 226 7 view .LVU124
 227:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc2 = 0;
 335              		.loc 1 227 7 view .LVU125
 228:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc3 = 0;
 336              		.loc 1 228 7 view .LVU126
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 12


 229:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 337              		.loc 1 229 7 view .LVU127
 232:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 338              		.loc 1 232 7 view .LVU128
 339              	.LBB43:
 340              	.LBI43:
 341              		.file 2 ".//Libraries/CMSIS/DSP/Include/arm_math.h"
   1:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /******************************************************************************
   2:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @file     arm_math.h
   3:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @brief    Public header file for CMSIS DSP Library
   4:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @version  V1.6.0
   5:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @date     18. March 2019
   6:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  ******************************************************************************/
   7:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /*
   8:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
   9:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  10:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  12:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * not use this file except in compliance with the License.
  14:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * You may obtain a copy of the License at
  15:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  16:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  18:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * See the License for the specific language governing permissions and
  22:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * limitations under the License.
  23:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
  24:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
  25:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
  26:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  28:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Introduction
  29:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  30:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  31:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  34:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Basic math functions
  36:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Fast math functions
  37:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Complex math functions
  38:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Filters
  39:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Matrix functions
  40:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Transform functions
  41:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Motor control functions
  42:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Statistical functions
  43:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Support functions
  44:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Interpolation functions
  45:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  46:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  49:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Using the Library
  50:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 13


  51:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  52:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
  61:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  73:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  77:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  78:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Examples
  79:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * --------
  80:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  81:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  82:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  83:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Toolchain Support
  84:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  85:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  86:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  87:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  88:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  89:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Building the Library
  90:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  91:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  92:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  93:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM_math.uvprojx
  94:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  95:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  96:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
  97:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  98:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Preprocessor Macros
  99:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 100:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 101:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Each library project have different preprocessor macros.
 102:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 103:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 104:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 105:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 106:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 107:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 14


 108:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 109:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 110:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 111:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_ROUNDING:
 112:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 113:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 114:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 115:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_LOOPUNROLL:
 116:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 117:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
 118:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 119:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON:
 120:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 121:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
 122:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * It is not enabled by default when Neon is available because performances are 
 123:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * dependent on the compiler and target architecture.
 124:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 125:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON_EXPERIMENTAL:
 126:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 127:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
 128:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * of some DSP functions. Experimental Neon versions currently do not have better
 129:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * performances than the scalar versions.
 130:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 131:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 132:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 133:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * -----------------------------
 134:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 135:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 136:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |File/Folder                      |Content                                                    
 137:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |---------------------------------|-----------------------------------------------------------
 138:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP     | This documentation                                        
 139:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                        
 140:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library fu
 141:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                     
 142:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                          
 143:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                      
 144:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                      
 145:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 146:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 147:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Revision History of CMSIS-DSP
 148:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 149:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 150:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 151:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 152:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 153:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 154:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 155:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 156:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 157:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 158:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 159:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 160:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 161:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * operate on individual values and not arrays.
 162:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 163:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 164:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 15


 165:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 166:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 167:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 168:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions operates on complex data vectors.
 169:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 170:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * (real, imag, real, imag, ...).
 171:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 172:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 173:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * real values.
 174:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 175:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 176:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 177:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 178:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 179:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 180:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 181:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 182:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 183:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides basic matrix math operations.
 184:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 185:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * the type
 186:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * definition for the floating-point matrix structure is shown
 187:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * below:
 188:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 189:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     typedef struct
 190:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     {
 191:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 192:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 193:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 194:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     } arm_matrix_instance_f32;
 195:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 196:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 197:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 198:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 199:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 200:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * and the values are arranged in row order.  That is, the
 201:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * matrix element (i, j) is stored at:
 202:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 203:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     pData[i*numCols + j]
 204:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 205:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 206:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Init Functions
 207:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is an associated initialization function for each type of matrix
 208:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * data structure.
 209:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 210:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
 211:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * for floating-point, Q31 and Q15 types,  respectively.
 212:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 213:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par
 214:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 215:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 216:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * To place the instance structure in a const data
 217:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * section, manually initialize the data structure.  For example:
 218:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 219:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 220:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 221:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 16


 222:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 223:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 224:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 225:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * data array.
 226:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 227:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Size Checking
 228:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 229:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 230:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 231:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * columns. If the size check fails the functions return:
 232:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 233:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 234:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 235:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Otherwise the functions return
 236:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 237:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SUCCESS
 238:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 239:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 240:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The matrix size checking is enabled via the \#define
 241:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 242:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 243:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 244:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * within the library project settings.  By default this macro is defined
 245:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 246:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 247:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 248:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 249:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 250:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 251:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 252:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 253:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 254:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 255:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 256:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupController Controller Functions
 257:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 258:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 259:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 260:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupStats Statistics Functions
 261:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 262:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 263:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 264:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupSupport Support Functions
 265:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 266:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 267:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 268:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 269:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 270:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 271:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 272:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 273:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 275:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupExamples Examples
 276:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 277:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 278:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 17


 279:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef _ARM_MATH_H
 280:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define _ARM_MATH_H
 281:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* Compiler specific diagnostic adjustment */
 283:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 284:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 285:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 286:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 288:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic push
 289:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wsign-conversion"
 290:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wconversion"
 291:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wunused-parameter"
 292:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 293:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 294:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 295:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 296:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 297:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 298:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 300:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( _MSC_VER )
 302:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 303:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 304:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 305:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 306:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 308:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* Included for instrinsics definitions */
 309:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if !defined ( _MSC_VER )
 310:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "cmsis_compiler.h"
 311:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 312:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include <stdint.h>
 313:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __STATIC_FORCEINLINE static __forceinline
 314:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __ALIGNED(x) __declspec(align(x))
 315:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_ENTER
 316:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_EXIT
 317:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
 318:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 319:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 320:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 321:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "string.h"
 322:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "math.h"
 323:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "float.h"
 324:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 325:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* evaluate ARM DSP feature */
 326:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 327:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define ARM_MATH_DSP                   1
 328:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 329:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 330:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined(__ARM_NEON)
 331:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include <arm_neon.h>
 332:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 333:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 334:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 335:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #ifdef   __cplusplus
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 18


 336:.//Libraries/CMSIS/DSP/Include/arm_math.h **** extern "C"
 337:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 338:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 339:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 340:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 341:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 342:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 343:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 344:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 345:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q31          (0x100)
 346:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q15          0x5
 347:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define INDEX_MASK         0x0000003F
 348:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef PI
 349:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define PI               3.14159265358979f
 350:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 351:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 352:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 353:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 354:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 355:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 356:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
 357:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 358:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 359:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 360:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 361:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 362:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 363:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 364:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 365:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 366:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 367:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 368:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define INPUT_SPACING         0xB60B61
 369:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 371:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 372:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Error status returned by some functions in the library.
 373:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 374:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 375:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef enum
 376:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 377:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SUCCESS        =  0,        /**< No error */
 378:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 379:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
 380:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation
 381:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
 382:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
 383:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
 384:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   } arm_status;
 385:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 386:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 387:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 388:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 389:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int8_t q7_t;
 390:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 391:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 392:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 19


 393:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 394:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int16_t q15_t;
 395:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 396:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 397:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 398:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 399:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int32_t q31_t;
 400:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 402:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 403:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 404:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int64_t q63_t;
 405:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 406:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 407:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit floating-point type definition.
 408:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 409:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef float float32_t;
 410:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 411:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 412:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit floating-point type definition.
 413:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 414:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef double float64_t;
 415:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 416:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 418:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief definition to read/write two 16 bit values.
 419:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @deprecated
 420:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 421:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 422:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 423:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 424:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 425:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 426:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 427:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 428:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 429:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 430:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 431:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 432:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 433:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 434:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
 435:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined(_MSC_VER )
 436:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 437:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 438:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 439:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 440:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 441:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 442:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
 443:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
 444:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
 445:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 446:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* SIMD replacement */
 447:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 448:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 449:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 20


 450:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer.
 451:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 452:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 453:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
 455:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 456:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 458:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, pQ15, 4);
 460:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 462:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 463:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 464:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 465:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
 466:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 467:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 468:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 342              		.loc 2 469 28 view .LVU129
 343              	.LBB44:
 470:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 471:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 344              		.loc 2 472 3 view .LVU130
 473:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 345              		.loc 2 474 3 view .LVU131
 346 014e 0AF10803 		add	r3, r10, #8
 347              	.LBE44:
 348              	.LBE43:
 239:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 349              		.loc 1 239 13 is_stmt 0 view .LVU132
 350 0152 039A     		ldr	r2, [sp, #12]
 351              	.LBB46:
 352              	.LBB45:
 353              		.loc 2 474 3 view .LVU133
 354 0154 DAF80000 		ldr	r0, [r10]	@ unaligned
 355              	.LVL40:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 356              		.loc 2 475 3 is_stmt 1 view .LVU134
 476:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 357              		.loc 2 477 3 view .LVU135
 358              		.loc 2 477 3 is_stmt 0 view .LVU136
 359              	.LBE45:
 360              	.LBE46:
 235:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 361              		.loc 1 235 7 is_stmt 1 view .LVU137
 362              	.LBB47:
 363              	.LBI47:
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 364              		.loc 2 469 28 view .LVU138
 365              	.LBB48:
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 366              		.loc 2 472 3 view .LVU139
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 21


 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 367              		.loc 2 474 3 view .LVU140
 368 0158 DAF80460 		ldr	r6, [r10, #4]	@ unaligned
 369              	.LVL41:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370              		.loc 2 475 3 view .LVU141
 371 015c 1F46     		mov	r7, r3
 372              	.LVL42:
 373              		.loc 2 477 3 view .LVU142
 374              		.loc 2 477 3 is_stmt 0 view .LVU143
 375              	.LBE48:
 376              	.LBE47:
 237:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 377              		.loc 1 237 7 is_stmt 1 view .LVU144
 239:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 378              		.loc 1 239 7 view .LVU145
 239:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 379              		.loc 1 239 13 view .LVU146
 380 015e 0293     		str	r3, [sp, #8]
 381 0160 002A     		cmp	r2, #0
 382 0162 00F0B480 		beq	.L29
 229:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 383              		.loc 1 229 12 is_stmt 0 view .LVU147
 384 0166 0023     		movs	r3, #0
 385              	.LVL43:
 239:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 386              		.loc 1 239 13 view .LVU148
 387 0168 DDF868C0 		ldr	ip, [sp, #104]
 226:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc1 = 0;
 388              		.loc 1 226 12 view .LVU149
 389 016c 9146     		mov	r9, r2
 228:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc3 = 0;
 390              		.loc 1 228 12 view .LVU150
 391 016e 9846     		mov	r8, r3
 227:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc2 = 0;
 392              		.loc 1 227 12 view .LVU151
 393 0170 1946     		mov	r1, r3
 226:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc1 = 0;
 394              		.loc 1 226 12 view .LVU152
 395 0172 1D46     		mov	r5, r3
 396              	.LVL44:
 397              	.L16:
 242:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 398              		.loc 1 242 9 is_stmt 1 view .LVU153
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 399              		.loc 2 472 3 view .LVU154
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 400              		.loc 2 474 3 view .LVU155
 401 0174 DCF80020 		ldr	r2, [ip]	@ unaligned
 402              	.LVL45:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 403              		.loc 2 475 3 view .LVU156
 404              		.loc 2 477 3 view .LVU157
 245:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc2 = __SMLAD(x2, y1, acc2);
 405              		.loc 1 245 9 view .LVU158
 406              	.LBB49:
 407              	.LBI49:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 22


 408              		.file 3 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 23


  57:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 24


 114:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 25


 171:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 26


 228:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 27


 285:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 28


 342:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 29


 399:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 30


 456:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 31


 513:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 32


 570:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 33


 627:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 34


 684:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 35


 741:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 36


 798:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 37


 855:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 38


 912:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 39


 969:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 40


1026:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 41


1083:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 42


1140:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 43


1197:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1243:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 44


1254:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1300:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 45


1311:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1357:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 46


1368:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1414:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 47


1425:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1471:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 48


1482:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1528:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 49


1539:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1585:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 50


1596:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1642:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 51


1653:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1699:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 52


1710:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1741:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1756:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 53


1767:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1776:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1778:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1781:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 54


1824:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 55


1881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 56


1938:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1958:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1960:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1962:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1963:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1972:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1974:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1976:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1979:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1980:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1984:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
 409              		.loc 3 1989 31 view .LVU159
 410              	.LBB50:
1990:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 411              		.loc 3 1991 3 view .LVU160
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 57


1992:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 412              		.loc 3 1993 3 view .LVU161
 413              		.syntax unified
 414              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 415 0178 20FB0255 		smlad r5, r0, r2, r5
 416              	@ 0 "" 2
 417              	.LVL46:
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 418              		.loc 3 1994 3 view .LVU162
 419              		.loc 3 1994 3 is_stmt 0 view .LVU163
 420              		.thumb
 421              		.syntax unified
 422              	.LBE50:
 423              	.LBE49:
 246:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 424              		.loc 1 246 9 is_stmt 1 view .LVU164
 425              	.LBB51:
 426              	.LBI51:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 427              		.loc 3 1989 31 view .LVU165
 428              	.LBB52:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 429              		.loc 3 1991 3 view .LVU166
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 430              		.loc 3 1993 3 view .LVU167
 431              		.syntax unified
 432              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 433 017c 26FB0288 		smlad r8, r6, r2, r8
 434              	@ 0 "" 2
 435              	.LVL47:
 436              		.loc 3 1994 3 view .LVU168
 437              		.loc 3 1994 3 is_stmt 0 view .LVU169
 438              		.thumb
 439              		.syntax unified
 440              	.LBE52:
 441              	.LBE51:
 442              		.loc 1 250 9 is_stmt 1 view .LVU170
 251:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #else
 252:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x3 = __PKHBT(x1, x2, 0);
 253:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #endif
 254:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 255:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* multiply and accumlate */
 256:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc1 = __SMLADX(x3, y1, acc1);
 443              		.loc 1 256 9 view .LVU171
 444              	.LBB53:
 445              	.LBI53:
1995:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1996:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
 446              		.loc 3 1997 31 view .LVU172
 447              	.LBB54:
1998:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 448              		.loc 3 1999 3 view .LVU173
2000:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 58


 449              		.loc 3 2001 3 view .LVU174
 450              	.LBE54:
 451              	.LBE53:
 250:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #else
 452              		.loc 1 250 14 is_stmt 0 view .LVU175
 453 0180 00EA0B00 		and	r0, r0, fp
 454              	.LVL48:
 250:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #else
 455              		.loc 1 250 14 view .LVU176
 456 0184 1FFA86FE 		uxth	lr, r6
 457 0188 4EEA0000 		orr	r0, lr, r0
 458              	.LBB56:
 459              	.LBB55:
 460              		.loc 3 2001 3 view .LVU177
 461              		.syntax unified
 462              	@ 2001 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 463 018c 20FB1211 		smladx r1, r0, r2, r1
 464              	@ 0 "" 2
 465              	.LVL49:
2002:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 466              		.loc 3 2002 3 is_stmt 1 view .LVU178
 467              		.loc 3 2002 3 is_stmt 0 view .LVU179
 468              		.thumb
 469              		.syntax unified
 470              	.LBE55:
 471              	.LBE56:
 257:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 258:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Read next two samples from scratch1 buffer */
 259:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x1 = read_q15x2_ia (&pScr1);
 472              		.loc 1 259 9 is_stmt 1 view .LVU180
 473              	.LBB57:
 474              	.LBI57:
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 475              		.loc 2 469 28 view .LVU181
 476              	.LBB58:
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477              		.loc 2 472 3 view .LVU182
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 478              		.loc 2 474 3 view .LVU183
 479 0190 3868     		ldr	r0, [r7]	@ unaligned
 480              	.LVL50:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 481              		.loc 2 475 3 view .LVU184
 482              		.loc 2 477 3 view .LVU185
 483              		.loc 2 477 3 is_stmt 0 view .LVU186
 484              	.LBE58:
 485              	.LBE57:
 260:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 261:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* pack input data */
 262:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #ifndef ARM_MATH_BIG_ENDIAN
 263:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x3 = __PKHBT(x1, x2, 0);
 486              		.loc 1 263 9 is_stmt 1 view .LVU187
 487              		.loc 1 263 14 is_stmt 0 view .LVU188
 488 0192 06EA0B04 		and	r4, r6, fp
 489 0196 1FFA80FE 		uxth	lr, r0
 490 019a 4EEA040E 		orr	lr, lr, r4
 491              	.LVL51:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 59


 264:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #else
 265:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x3 = __PKHBT(x2, x1, 0);
 266:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #endif
 267:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 268:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc3 = __SMLADX(x3, y1, acc3);
 492              		.loc 1 268 9 is_stmt 1 view .LVU189
 493              	.LBB59:
 494              	.LBI59:
1997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 495              		.loc 3 1997 31 view .LVU190
 496              	.LBB60:
1999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497              		.loc 3 1999 3 view .LVU191
2001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 498              		.loc 3 2001 3 view .LVU192
 499              		.syntax unified
 500              	@ 2001 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 501 019e 2EFB1232 		smladx r2, lr, r2, r3
 502              	@ 0 "" 2
 503              	.LVL52:
 504              		.loc 3 2002 3 view .LVU193
 505              		.loc 3 2002 3 is_stmt 0 view .LVU194
 506              		.thumb
 507              		.syntax unified
 508              	.LBE60:
 509              	.LBE59:
 269:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 270:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Read four samples from smaller buffer */
 271:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         y1 = read_q15x2_ia (&pScr2);
 510              		.loc 1 271 9 is_stmt 1 view .LVU195
 511              	.LBB61:
 512              	.LBI61:
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 513              		.loc 2 469 28 view .LVU196
 514              	.LBB62:
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 515              		.loc 2 472 3 view .LVU197
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 516              		.loc 2 474 3 view .LVU198
 517 01a2 DCF80440 		ldr	r4, [ip, #4]	@ unaligned
 518              	.LVL53:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 519              		.loc 2 475 3 view .LVU199
 520 01a6 0CF1080C 		add	ip, ip, #8
 521              	.LVL54:
 522              		.loc 2 477 3 view .LVU200
 523              		.loc 2 477 3 is_stmt 0 view .LVU201
 524              	.LBE62:
 525              	.LBE61:
 272:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 273:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc0 = __SMLAD(x2, y1, acc0);
 526              		.loc 1 273 9 is_stmt 1 view .LVU202
 527              	.LBB64:
 528              	.LBI64:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 529              		.loc 3 1989 31 view .LVU203
 530              	.LBB65:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 60


1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 531              		.loc 3 1991 3 view .LVU204
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 532              		.loc 3 1993 3 view .LVU205
 533              		.syntax unified
 534              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 535 01aa 26FB0455 		smlad r5, r6, r4, r5
 536              	@ 0 "" 2
 537              	.LVL55:
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 538              		.loc 3 1994 3 view .LVU206
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 539              		.loc 3 1994 3 is_stmt 0 view .LVU207
 540              		.thumb
 541              		.syntax unified
 542              	.LBE65:
 543              	.LBE64:
 274:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 275:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc2 = __SMLAD(x1, y1, acc2);
 544              		.loc 1 275 9 is_stmt 1 view .LVU208
 545              	.LBB66:
 546              	.LBI66:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 547              		.loc 3 1989 31 view .LVU209
 548              	.LBB67:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 549              		.loc 3 1991 3 view .LVU210
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 550              		.loc 3 1993 3 view .LVU211
 551              		.syntax unified
 552              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 553 01ae 20FB0488 		smlad r8, r0, r4, r8
 554              	@ 0 "" 2
 555              	.LVL56:
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 556              		.loc 3 1994 3 view .LVU212
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 557              		.loc 3 1994 3 is_stmt 0 view .LVU213
 558              		.thumb
 559              		.syntax unified
 560              	.LBE67:
 561              	.LBE66:
 276:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 277:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc1 = __SMLADX(x3, y1, acc1);
 562              		.loc 1 277 9 is_stmt 1 view .LVU214
 563              	.LBB68:
 564              	.LBI68:
1997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 565              		.loc 3 1997 31 view .LVU215
 566              	.LBB69:
1999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 567              		.loc 3 1999 3 view .LVU216
2001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 568              		.loc 3 2001 3 view .LVU217
 569              		.syntax unified
 570              	@ 2001 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 571 01b2 2EFB1411 		smladx r1, lr, r4, r1
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 61


 572              	@ 0 "" 2
 573              	.LVL57:
 574              		.loc 3 2002 3 view .LVU218
 575              		.loc 3 2002 3 is_stmt 0 view .LVU219
 576              		.thumb
 577              		.syntax unified
 578              	.LBE69:
 579              	.LBE68:
 278:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 279:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x2 = read_q15x2_ia (&pScr1);
 580              		.loc 1 279 9 is_stmt 1 view .LVU220
 581              	.LBB70:
 582              	.LBI70:
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 583              		.loc 2 469 28 view .LVU221
 584              	.LBB71:
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 585              		.loc 2 472 3 view .LVU222
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 586              		.loc 2 474 3 view .LVU223
 587 01b6 7E68     		ldr	r6, [r7, #4]	@ unaligned
 588              	.LVL58:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 589              		.loc 2 475 3 view .LVU224
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 590              		.loc 2 475 3 is_stmt 0 view .LVU225
 591              	.LBE71:
 592              	.LBE70:
 280:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 281:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #ifndef ARM_MATH_BIG_ENDIAN
 282:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x3 = __PKHBT(x2, x1, 0);
 593              		.loc 1 282 14 view .LVU226
 594 01b8 00EA0B0E 		and	lr, r0, fp
 595              	.LVL59:
 596              		.loc 1 282 14 view .LVU227
 597 01bc 0837     		adds	r7, r7, #8
 598              	.LVL60:
 599              	.LBB73:
 600              	.LBB72:
 601              		.loc 2 477 3 is_stmt 1 view .LVU228
 602              		.loc 2 477 3 is_stmt 0 view .LVU229
 603              	.LBE72:
 604              	.LBE73:
 605              		.loc 1 282 9 is_stmt 1 view .LVU230
 283:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #else
 284:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x3 = __PKHBT(x1, x2, 0);
 285:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #endif
 286:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 287:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc3 = __SMLADX(x3, y1, acc3);
 606              		.loc 1 287 9 view .LVU231
 607              	.LBB74:
 608              	.LBI74:
1997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 609              		.loc 3 1997 31 view .LVU232
 610              	.LBB75:
1999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 611              		.loc 3 1999 3 view .LVU233
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 62


2001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 612              		.loc 3 2001 3 view .LVU234
 613              	.LBE75:
 614              	.LBE74:
 282:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** #else
 615              		.loc 1 282 14 is_stmt 0 view .LVU235
 616 01be B3B2     		uxth	r3, r6
 617 01c0 43EA0E03 		orr	r3, r3, lr
 618              	.LBB77:
 619              	.LBB76:
2001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 620              		.loc 3 2001 3 view .LVU236
 621              		.syntax unified
 622              	@ 2001 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 623 01c4 23FB1423 		smladx r3, r3, r4, r2
 624              	@ 0 "" 2
 625              	.LVL61:
 626              		.loc 3 2002 3 is_stmt 1 view .LVU237
 627              		.loc 3 2002 3 is_stmt 0 view .LVU238
 628              		.thumb
 629              		.syntax unified
 630              	.LBE76:
 631              	.LBE77:
 288:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 289:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Decrement loop counter */
 290:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         tapCnt--;
 632              		.loc 1 290 9 is_stmt 1 view .LVU239
 239:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 633              		.loc 1 239 13 view .LVU240
 634 01c8 B9F10109 		subs	r9, r9, #1
 635              	.LVL62:
 239:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 636              		.loc 1 239 13 is_stmt 0 view .LVU241
 637 01cc D2D1     		bne	.L16
 638              	.LVL63:
 239:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 639              		.loc 1 239 13 view .LVU242
 640 01ce 079A     		ldr	r2, [sp, #28]
 641              	.LBB78:
 642              	.LBB63:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 643              		.loc 2 475 9 view .LVU243
 644 01d0 0698     		ldr	r0, [sp, #24]
 645              	.LVL64:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 646              		.loc 2 475 9 view .LVU244
 647 01d2 0AEB0207 		add	r7, r10, r2
 648              	.LVL65:
 649              	.L15:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 650              		.loc 2 475 9 view .LVU245
 651              	.LBE63:
 652              	.LBE78:
 291:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       }
 292:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 293:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Update scratch pointer for remaining samples of smaller length sequence */
 294:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pScr1 -= 4U;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 63


 653              		.loc 1 294 7 is_stmt 1 view .LVU246
 295:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 296:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* apply same above for remaining samples of smaller length sequence */
 297:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       tapCnt = (srcBLen) & 3U;
 654              		.loc 1 297 7 view .LVU247
 298:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 299:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       while (tapCnt > 0U)
 655              		.loc 1 299 7 view .LVU248
 656              		.loc 1 299 13 view .LVU249
 657 01d6 049A     		ldr	r2, [sp, #16]
 658 01d8 D2B1     		cbz	r2, .L17
 659 01da BC46     		mov	ip, r7
 660 01dc 089A     		ldr	r2, [sp, #32]
 661 01de 37F908EC 		ldrsh	lr, [r7, #-8]
 662 01e2 00EB0209 		add	r9, r0, r2
 663 01e6 3CF9046D 		ldrsh	r6, [ip, #-4]!
 664 01ea 37F9064C 		ldrsh	r4, [r7, #-6]
 665              	.LVL66:
 666              	.L18:
 300:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 301:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* accumlate the results */
 302:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc0 += (*pScr1++ * *pScr2);
 667              		.loc 1 302 9 view .LVU250
 668              		.loc 1 302 29 is_stmt 0 view .LVU251
 669 01ee 30F9022B 		ldrsh	r2, [r0], #2
 670              	.LVL67:
 303:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc1 += (*pScr1++ * *pScr2);
 304:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc2 += (*pScr1++ * *pScr2);
 305:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc3 += (*pScr1++ * *pScr2++);
 671              		.loc 1 305 18 view .LVU252
 672 01f2 3CF9027F 		ldrsh	r7, [ip, #2]!
 299:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 673              		.loc 1 299 13 view .LVU253
 674 01f6 8145     		cmp	r9, r0
 302:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc1 += (*pScr1++ * *pScr2);
 675              		.loc 1 302 14 view .LVU254
 676 01f8 0EFB0255 		mla	r5, lr, r2, r5
 677              	.LVL68:
 303:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc1 += (*pScr1++ * *pScr2);
 678              		.loc 1 303 9 is_stmt 1 view .LVU255
 303:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc1 += (*pScr1++ * *pScr2);
 679              		.loc 1 303 14 is_stmt 0 view .LVU256
 680 01fc 02FB0411 		mla	r1, r2, r4, r1
 681              	.LVL69:
 304:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc3 += (*pScr1++ * *pScr2++);
 682              		.loc 1 304 9 is_stmt 1 view .LVU257
 304:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc3 += (*pScr1++ * *pScr2++);
 683              		.loc 1 304 9 is_stmt 0 view .LVU258
 684 0200 A646     		mov	lr, r4
 304:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc3 += (*pScr1++ * *pScr2++);
 685              		.loc 1 304 14 view .LVU259
 686 0202 02FB0688 		mla	r8, r2, r6, r8
 687              	.LVL70:
 688              		.loc 1 305 9 is_stmt 1 view .LVU260
 689              		.loc 1 305 9 is_stmt 0 view .LVU261
 690 0206 3446     		mov	r4, r6
 691              		.loc 1 305 14 view .LVU262
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 64


 692 0208 02FB0733 		mla	r3, r2, r7, r3
 693              	.LVL71:
 306:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 307:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         pScr1 -= 3U;
 694              		.loc 1 307 9 is_stmt 1 view .LVU263
 308:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 309:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Decrement loop counter */
 310:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         tapCnt--;
 695              		.loc 1 310 9 view .LVU264
 299:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 696              		.loc 1 299 13 view .LVU265
 697 020c 3E46     		mov	r6, r7
 698 020e EED1     		bne	.L18
 699              	.LVL72:
 700              	.L17:
 311:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       }
 312:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 313:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       blkCnt--;
 701              		.loc 1 313 7 view .LVU266
 314:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 315:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Store the result in the accumulator in the destination buffer. */
 316:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out0 = (q7_t) (__SSAT(acc0 >> 7U, 8));
 702              		.loc 1 316 7 view .LVU267
 703              	.LBB79:
 704              		.loc 1 316 22 view .LVU268
 705              		.loc 1 316 22 view .LVU269
 706 0210 ED11     		asrs	r5, r5, #7
 707              	.LVL73:
 708              		.loc 1 316 22 is_stmt 0 view .LVU270
 709              	.LBE79:
 710              	.LBB80:
 711              	.LBB81:
 478:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 479:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 480:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 481:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and decrement pointer afterwards.
 482:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 483:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 484:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 485:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_da (
 486:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 487:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 488:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 489:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 490:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 491:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 492:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 493:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 494:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 495:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 496:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 497:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer and increment pointer afterwards.
 498:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 499:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 500:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 501:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2_ia (
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 65


 503:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 504:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t    value)
 505:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 507:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (*pQ15, &val, 4);
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 510:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 511:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 512:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 513:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer.
 514:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 515:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 516:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 517:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2 (
 519:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 520:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t   value)
 521:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 523:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 524:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (pQ15, &val, 4);
 525:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 526:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 527:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 528:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 529:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 4 Q7 from Q7 pointer and increment pointer afterwards.
 530:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ7       points to input value
 531:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 532:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 533:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q7x4_ia (
 534:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q7_t ** pQ7)
 535:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 536:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 537:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 538:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ7, 4);
 539:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ7 += 4;
 540:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 541:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 542:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 543:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 544:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 545:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 4 Q7 from Q7 pointer and decrement pointer afterwards.
 546:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ7       points to input value
 547:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 548:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 549:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q7x4_da (
 550:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q7_t ** pQ7)
 551:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 552:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 553:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 554:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ7, 4);
 555:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ7 -= 4;
 556:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 557:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 558:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 559:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 66


 560:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 561:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 4 Q7 to Q7 pointer and increment pointer afterwards.
 562:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ7       points to input value
 563:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 564:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 565:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 566:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q7x4_ia (
 567:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q7_t ** pQ7,
 568:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t   value)
 569:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 570:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 571:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 572:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (*pQ7, &val, 4);
 712              		.loc 2 572 3 view .LVU271
 713 0212 019A     		ldr	r2, [sp, #4]
 714              	.LBE81:
 715              	.LBE80:
 716              	.LBB84:
 317:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out1 = (q7_t) (__SSAT(acc1 >> 7U, 8));
 717              		.loc 1 317 22 view .LVU272
 718 0214 C911     		asrs	r1, r1, #7
 719              	.LVL74:
 720              		.loc 1 317 22 view .LVU273
 721              	.LBE84:
 318:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out2 = (q7_t) (__SSAT(acc2 >> 7U, 8));
 319:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out3 = (q7_t) (__SSAT(acc3 >> 7U, 8));
 320:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 321:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       write_q7x4_ia (&pOut, __PACKq7(out0, out1, out2, out3));
 322:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 323:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialization of inputB pointer */
 324:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pScr2 = py;
 325:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 326:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pScratch1 += 4U;
 722              		.loc 1 326 17 view .LVU274
 723 0216 DDF808A0 		ldr	r10, [sp, #8]
 724              	.LVL75:
 725              	.LBB85:
 316:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out1 = (q7_t) (__SSAT(acc1 >> 7U, 8));
 726              		.loc 1 316 22 view .LVU275
 727              		.syntax unified
 728              	@ 316 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c" 1
 729 021a 05F30705 		ssat r5, #8, r5
 730              	@ 0 "" 2
 731              	.LVL76:
 316:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out1 = (q7_t) (__SSAT(acc1 >> 7U, 8));
 732              		.loc 1 316 22 is_stmt 1 view .LVU276
 316:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out1 = (q7_t) (__SSAT(acc1 >> 7U, 8));
 733              		.loc 1 316 22 is_stmt 0 view .LVU277
 734              		.thumb
 735              		.syntax unified
 736              	.LBE85:
 317:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out1 = (q7_t) (__SSAT(acc1 >> 7U, 8));
 737              		.loc 1 317 7 is_stmt 1 view .LVU278
 738              	.LBB86:
 317:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out1 = (q7_t) (__SSAT(acc1 >> 7U, 8));
 739              		.loc 1 317 22 view .LVU279
 317:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out1 = (q7_t) (__SSAT(acc1 >> 7U, 8));
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 67


 740              		.loc 1 317 22 view .LVU280
 741              		.syntax unified
 742              	@ 317 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c" 1
 743 021e 01F30701 		ssat r1, #8, r1
 744              	@ 0 "" 2
 745              	.LVL77:
 317:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out1 = (q7_t) (__SSAT(acc1 >> 7U, 8));
 746              		.loc 1 317 22 view .LVU281
 317:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out1 = (q7_t) (__SSAT(acc1 >> 7U, 8));
 747              		.loc 1 317 22 is_stmt 0 view .LVU282
 748              		.thumb
 749              		.syntax unified
 750              	.LBE86:
 318:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out2 = (q7_t) (__SSAT(acc2 >> 7U, 8));
 751              		.loc 1 318 7 is_stmt 1 view .LVU283
 752              	.LBB87:
 318:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out2 = (q7_t) (__SSAT(acc2 >> 7U, 8));
 753              		.loc 1 318 22 view .LVU284
 318:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out2 = (q7_t) (__SSAT(acc2 >> 7U, 8));
 754              		.loc 1 318 22 view .LVU285
 755              	.LBE87:
 321:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 756              		.loc 1 321 29 is_stmt 0 view .LVU286
 757 0222 EDB2     		uxtb	r5, r5
 758              	.LVL78:
 321:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 759              		.loc 1 321 29 view .LVU287
 760 0224 0902     		lsls	r1, r1, #8
 761              	.LVL79:
 762              	.LBB88:
 318:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out2 = (q7_t) (__SSAT(acc2 >> 7U, 8));
 763              		.loc 1 318 22 view .LVU288
 764 0226 4FEAE818 		asr	r8, r8, #7
 765              	.LVL80:
 318:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out2 = (q7_t) (__SSAT(acc2 >> 7U, 8));
 766              		.loc 1 318 22 view .LVU289
 767              	.LBE88:
 321:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 768              		.loc 1 321 29 view .LVU290
 769 022a 01F47F41 		and	r1, r1, #65280
 770              	.LBB89:
 319:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 771              		.loc 1 319 22 view .LVU291
 772 022e DB11     		asrs	r3, r3, #7
 773              	.LVL81:
 319:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 774              		.loc 1 319 22 view .LVU292
 775              	.LBE89:
 776              	.LBB90:
 318:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out3 = (q7_t) (__SSAT(acc3 >> 7U, 8));
 777              		.loc 1 318 22 view .LVU293
 778              		.syntax unified
 779              	@ 318 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c" 1
 780 0230 08F30708 		ssat r8, #8, r8
 781              	@ 0 "" 2
 782              	.LVL82:
 318:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out3 = (q7_t) (__SSAT(acc3 >> 7U, 8));
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 68


 783              		.loc 1 318 22 is_stmt 1 view .LVU294
 318:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       out3 = (q7_t) (__SSAT(acc3 >> 7U, 8));
 784              		.loc 1 318 22 is_stmt 0 view .LVU295
 785              		.thumb
 786              		.syntax unified
 787              	.LBE90:
 319:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 788              		.loc 1 319 7 is_stmt 1 view .LVU296
 789              	.LBB91:
 319:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 790              		.loc 1 319 22 view .LVU297
 319:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 791              		.loc 1 319 22 view .LVU298
 792              		.syntax unified
 793              	@ 319 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c" 1
 794 0234 03F30703 		ssat r3, #8, r3
 795              	@ 0 "" 2
 796              	.LVL83:
 319:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 797              		.loc 1 319 22 view .LVU299
 319:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 798              		.loc 1 319 22 is_stmt 0 view .LVU300
 799              		.thumb
 800              		.syntax unified
 801              	.LBE91:
 321:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 802              		.loc 1 321 7 is_stmt 1 view .LVU301
 803              	.LBB92:
 804              	.LBI80:
 566:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q7_t ** pQ7,
 805              		.loc 2 566 27 view .LVU302
 806              	.LBB82:
 570:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 807              		.loc 2 570 3 view .LVU303
 808              		.loc 2 572 3 view .LVU304
 809              	.LBE82:
 810              	.LBE92:
 321:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 811              		.loc 1 321 29 is_stmt 0 view .LVU305
 812 0238 4FEA0848 		lsl	r8, r8, #16
 813              	.LVL84:
 321:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 814              		.loc 1 321 7 view .LVU306
 815 023c 45EA0363 		orr	r3, r5, r3, lsl #24
 816              	.LVL85:
 321:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 817              		.loc 1 321 29 view .LVU307
 818 0240 08F47F08 		and	r8, r8, #16711680
 321:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 819              		.loc 1 321 7 view .LVU308
 820 0244 0B43     		orrs	r3, r3, r1
 821 0246 43EA0803 		orr	r3, r3, r8
 822              	.LBB93:
 823              	.LBB83:
 824              		.loc 2 572 3 view .LVU309
 825 024a 42F8043B 		str	r3, [r2], #4	@ unaligned
 826 024e 1346     		mov	r3, r2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 69


 827 0250 0192     		str	r2, [sp, #4]
 828              	.LVL86:
 573:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ7 += 4;
 829              		.loc 2 573 3 is_stmt 1 view .LVU310
 830              		.loc 2 573 3 is_stmt 0 view .LVU311
 831              	.LBE83:
 832              	.LBE93:
 324:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 833              		.loc 1 324 7 is_stmt 1 view .LVU312
 834              		.loc 1 326 7 view .LVU313
 220:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 835              		.loc 1 220 11 view .LVU314
 836 0252 059A     		ldr	r2, [sp, #20]
 837              	.LVL87:
 220:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 838              		.loc 1 220 11 is_stmt 0 view .LVU315
 839 0254 9A42     		cmp	r2, r3
 840 0256 7FF47AAF 		bne	.L19
 841 025a DDE90A32 		ldrd	r3, r2, [sp, #40]
 842              	.LVL88:
 220:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 843              		.loc 1 220 11 view .LVU316
 844 025e 03EBC203 		add	r3, r3, r2, lsl #3
 845 0262 0A93     		str	r3, [sp, #40]
 846              	.LVL89:
 847              	.L14:
 327:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 328:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 329:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     blkCnt = (numPoints) & 0x3;
 848              		.loc 1 329 5 is_stmt 1 view .LVU317
 330:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 331:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Calculate convolution for remaining samples of Bigger length sequence */
 332:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     while (blkCnt > 0)
 849              		.loc 1 332 5 view .LVU318
 850              		.loc 1 332 11 view .LVU319
 851 0264 189B     		ldr	r3, [sp, #96]
 852 0266 13F00304 		ands	r4, r3, #3
 853              	.LVL90:
 854              		.loc 1 332 11 is_stmt 0 view .LVU320
 855 026a 2CD0     		beq	.L25
 333:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 334:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialze temporary scratch pointer as scratch1 */
 335:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pScr1 = pScratch1;
 336:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 337:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Clear Accumlators */
 338:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc0 = 0;
 339:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 340:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       tapCnt = (srcBLen) >> 1U;
 856              		.loc 1 340 14 view .LVU321
 857 026c 099B     		ldr	r3, [sp, #36]
 858 026e 059A     		ldr	r2, [sp, #20]
 859 0270 5D08     		lsrs	r5, r3, #1
 860 0272 03F00106 		and	r6, r3, #1
 861 0276 1A9B     		ldr	r3, [sp, #104]
 862 0278 1444     		add	r4, r4, r2
 863              	.LVL91:
 864              		.loc 1 340 14 view .LVU322
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 70


 865 027a 4FEA850C 		lsl	ip, r5, #2
 866 027e 9046     		mov	r8, r2
 867 0280 03EB8507 		add	r7, r3, r5, lsl #2
 868 0284 DDF828E0 		ldr	lr, [sp, #40]
 869 0288 9946     		mov	r9, r3
 870              	.LVL92:
 871              	.L24:
 335:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 872              		.loc 1 335 7 is_stmt 1 view .LVU323
 338:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 873              		.loc 1 338 7 view .LVU324
 874              		.loc 1 340 7 view .LVU325
 341:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 342:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       while (tapCnt > 0U)
 875              		.loc 1 342 7 view .LVU326
 876              		.loc 1 342 13 view .LVU327
 877 028a ADB3     		cbz	r5, .L31
 878              		.loc 1 342 13 is_stmt 0 view .LVU328
 879 028c 7046     		mov	r0, lr
 880 028e 4946     		mov	r1, r9
 881 0290 2B46     		mov	r3, r5
 338:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 882              		.loc 1 338 12 view .LVU329
 883 0292 0022     		movs	r2, #0
 884              	.LVL93:
 885              	.L22:
 343:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 344:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 345:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Read next two samples from scratch1 buffer */
 346:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         x1 = read_q15x2_ia (&pScr1);
 886              		.loc 1 346 9 is_stmt 1 view .LVU330
 887              	.LBB94:
 888              	.LBI94:
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 889              		.loc 2 469 28 view .LVU331
 890              	.LBB95:
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 891              		.loc 2 472 3 view .LVU332
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 892              		.loc 2 474 3 view .LVU333
 893 0294 50F804AB 		ldr	r10, [r0], #4	@ unaligned
 894              	.LVL94:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 895              		.loc 2 475 3 view .LVU334
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 896              		.loc 2 477 3 view .LVU335
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 897              		.loc 2 477 3 is_stmt 0 view .LVU336
 898              	.LBE95:
 899              	.LBE94:
 347:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 348:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Read two samples from smaller buffer */
 349:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         y1 = read_q15x2_ia (&pScr2);
 900              		.loc 1 349 9 is_stmt 1 view .LVU337
 901              	.LBB96:
 902              	.LBI96:
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 71


 903              		.loc 2 469 28 view .LVU338
 904              	.LBB97:
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 905              		.loc 2 472 3 view .LVU339
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 906              		.loc 2 474 3 view .LVU340
 907 0298 51F804BB 		ldr	fp, [r1], #4	@ unaligned
 908              	.LVL95:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 909              		.loc 2 475 3 view .LVU341
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 910              		.loc 2 477 3 view .LVU342
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 911              		.loc 2 477 3 is_stmt 0 view .LVU343
 912              	.LBE97:
 913              	.LBE96:
 350:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 351:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc0 = __SMLAD(x1, y1, acc0);
 914              		.loc 1 351 9 is_stmt 1 view .LVU344
 915              	.LBB99:
 916              	.LBI99:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 917              		.loc 3 1989 31 view .LVU345
 918              	.LBB100:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919              		.loc 3 1991 3 view .LVU346
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 920              		.loc 3 1993 3 view .LVU347
 921              		.syntax unified
 922              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 923 029c 2AFB0B22 		smlad r2, r10, fp, r2
 924              	@ 0 "" 2
 925              	.LVL96:
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 926              		.loc 3 1994 3 view .LVU348
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 927              		.loc 3 1994 3 is_stmt 0 view .LVU349
 928              		.thumb
 929              		.syntax unified
 930              	.LBE100:
 931              	.LBE99:
 352:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 353:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Decrement the loop counter */
 354:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         tapCnt--;
 932              		.loc 1 354 9 is_stmt 1 view .LVU350
 342:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 933              		.loc 1 342 13 view .LVU351
 934 02a0 013B     		subs	r3, r3, #1
 935              	.LVL97:
 342:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 936              		.loc 1 342 13 is_stmt 0 view .LVU352
 937 02a2 F7D1     		bne	.L22
 938 02a4 0EEB0C01 		add	r1, lr, ip
 939              	.LVL98:
 940              	.LBB101:
 941              	.LBB98:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 72


 942              		.loc 2 475 9 view .LVU353
 943 02a8 3B46     		mov	r3, r7
 944              	.LVL99:
 945              	.L21:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 946              		.loc 2 475 9 view .LVU354
 947              	.LBE98:
 948              	.LBE101:
 355:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       }
 356:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 357:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       tapCnt = (srcBLen) & 1U;
 949              		.loc 1 357 7 is_stmt 1 view .LVU355
 358:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 359:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* apply same above for remaining samples of smaller length sequence */
 360:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       while (tapCnt > 0U)
 950              		.loc 1 360 7 view .LVU356
 951              		.loc 1 360 13 view .LVU357
 952 02aa 1EB1     		cbz	r6, .L23
 361:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 362:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 363:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* accumlate the results */
 364:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         acc0 += (*pScr1++ * *pScr2++);
 953              		.loc 1 364 9 view .LVU358
 954              	.LVL100:
 955              		.loc 1 364 14 is_stmt 0 view .LVU359
 956 02ac 0988     		ldrh	r1, [r1]
 957              	.LVL101:
 958              		.loc 1 364 14 view .LVU360
 959 02ae 1B88     		ldrh	r3, [r3]
 960              	.LVL102:
 961              		.loc 1 364 14 view .LVU361
 962 02b0 11FB0322 		smlabb	r2, r1, r3, r2
 963              	.LVL103:
 365:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 366:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         /* Decrement loop counter */
 367:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****         tapCnt--;
 964              		.loc 1 367 9 is_stmt 1 view .LVU362
 360:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 965              		.loc 1 360 13 view .LVU363
 966              	.L23:
 368:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       }
 369:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 370:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       blkCnt--;
 967              		.loc 1 370 7 view .LVU364
 371:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 372:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Store the result in the accumulator in the destination buffer. */
 373:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       *pOut++ = (q7_t) (__SSAT(acc0 >> 7U, 8));
 968              		.loc 1 373 7 view .LVU365
 969              	.LBB102:
 970              		.loc 1 373 25 view .LVU366
 971              		.loc 1 373 25 view .LVU367
 972 02b4 D211     		asrs	r2, r2, #7
 973              	.LVL104:
 974              		.loc 1 373 25 is_stmt 0 view .LVU368
 975              	.LBE102:
 374:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 375:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       /* Initialization of inputB pointer */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 73


 376:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pScr2 = py;
 377:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 378:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       pScratch1 += 1U;
 976              		.loc 1 378 17 view .LVU369
 977 02b6 0EF1020E 		add	lr, lr, #2
 978              	.LVL105:
 979              	.LBB103:
 373:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 980              		.loc 1 373 25 view .LVU370
 981              		.syntax unified
 982              	@ 373 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c" 1
 983 02ba 02F30702 		ssat r2, #8, r2
 984              	@ 0 "" 2
 985              	.LVL106:
 373:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 986              		.loc 1 373 25 is_stmt 1 view .LVU371
 373:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 987              		.loc 1 373 25 is_stmt 0 view .LVU372
 988              		.thumb
 989              		.syntax unified
 990              	.LBE103:
 373:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 991              		.loc 1 373 17 view .LVU373
 992 02be 08F8012B 		strb	r2, [r8], #1
 993              	.LVL107:
 376:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 994              		.loc 1 376 7 is_stmt 1 view .LVU374
 995              		.loc 1 378 7 view .LVU375
 332:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 996              		.loc 1 332 11 view .LVU376
 997 02c2 A045     		cmp	r8, r4
 998 02c4 E1D1     		bne	.L24
 999              	.LVL108:
 1000              	.L25:
 379:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 380:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 381:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     /* Set status as ARM_MATH_SUCCESS */
 382:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     status = ARM_MATH_SUCCESS;
 1001              		.loc 1 382 12 is_stmt 0 view .LVU377
 1002 02c6 0020     		movs	r0, #0
 1003              	.LVL109:
 1004              	.L2:
 383:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   }
 384:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 385:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   return (status);
 1005              		.loc 1 385 3 is_stmt 1 view .LVU378
 386:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** }
 1006              		.loc 1 386 1 is_stmt 0 view .LVU379
 1007 02c8 0DB0     		add	sp, sp, #52
 1008              	.LCFI2:
 1009              		.cfi_remember_state
 1010              		.cfi_def_cfa_offset 36
 1011              		@ sp needed
 1012 02ca BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1013              	.LVL110:
 1014              	.L29:
 1015              	.LCFI3:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 74


 1016              		.cfi_restore_state
 229:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 1017              		.loc 1 229 12 view .LVU380
 1018 02ce 039D     		ldr	r5, [sp, #12]
 239:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 1019              		.loc 1 239 13 view .LVU381
 1020 02d0 1A98     		ldr	r0, [sp, #104]
 1021              	.LVL111:
 229:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 1022              		.loc 1 229 12 view .LVU382
 1023 02d2 2B46     		mov	r3, r5
 1024              	.LVL112:
 228:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc3 = 0;
 1025              		.loc 1 228 12 view .LVU383
 1026 02d4 A846     		mov	r8, r5
 227:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       acc2 = 0;
 1027              		.loc 1 227 12 view .LVU384
 1028 02d6 2946     		mov	r1, r5
 1029 02d8 7DE7     		b	.L15
 1030              	.LVL113:
 1031              	.L51:
  90:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 1032              		.loc 1 90 8 view .LVU385
 1033 02da 4346     		mov	r3, r8
 1034 02dc 08F1FF39 		add	r9, r8, #-1
  93:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 1035              		.loc 1 93 12 view .LVU386
 1036 02e0 0746     		mov	r7, r0
  96:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     }
 1037              		.loc 1 96 12 view .LVU387
 1038 02e2 1046     		mov	r0, r2
 1039              	.LVL114:
  90:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 1040              		.loc 1 90 8 view .LVU388
 1041 02e4 0993     		str	r3, [sp, #36]
 1042 02e6 A046     		mov	r8, r4
 1043              	.LVL115:
 113:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 1044              		.loc 1 113 5 is_stmt 1 view .LVU389
 116:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 1045              		.loc 1 116 5 view .LVU390
 123:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 1046              		.loc 1 123 11 is_stmt 0 view .LVU391
 1047 02e8 099B     		ldr	r3, [sp, #36]
 116:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 1048              		.loc 1 116 8 view .LVU392
 1049 02ea 4844     		add	r0, r0, r9
 1050              	.LVL116:
 119:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 1051              		.loc 1 119 5 is_stmt 1 view .LVU393
 123:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 1052              		.loc 1 123 5 view .LVU394
 123:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
 1053              		.loc 1 123 11 view .LVU395
 1054 02ec 9908     		lsrs	r1, r3, #2
 1055              	.LVL117:
 123:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****     {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 75


 1056              		.loc 1 123 11 is_stmt 0 view .LVU396
 1057 02ee 0391     		str	r1, [sp, #12]
 1058 02f0 7FF4A3AE 		bne	.L52
 1059              	.LVL118:
 1060              	.L27:
 113:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 1061              		.loc 1 113 11 view .LVU397
 1062 02f4 1A9B     		ldr	r3, [sp, #104]
 1063 02f6 C1E6     		b	.L4
 1064              	.LVL119:
 1065              	.L31:
 342:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****       {
 1066              		.loc 1 342 13 view .LVU398
 1067 02f8 7146     		mov	r1, lr
 1068 02fa 4B46     		mov	r3, r9
 338:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 1069              		.loc 1 338 12 view .LVU399
 1070 02fc 2A46     		mov	r2, r5
 1071 02fe D4E7     		b	.L21
 1072              	.LVL120:
 1073              	.L28:
 213:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c **** 
 1074              		.loc 1 213 10 view .LVU400
 1075 0300 019B     		ldr	r3, [sp, #4]
 1076 0302 0593     		str	r3, [sp, #20]
 1077 0304 AEE7     		b	.L14
 1078              	.LVL121:
 1079              	.L26:
  83:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   }
 1080              		.loc 1 83 12 view .LVU401
 1081 0306 4FF0FF30 		mov	r0, #-1
 1082              	.LVL122:
  83:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_partial_opt_q7.c ****   }
 1083              		.loc 1 83 12 view .LVU402
 1084 030a DDE7     		b	.L2
 1085              	.L54:
 1086              		.align	2
 1087              	.L53:
 1088 030c 0000FFFF 		.word	-65536
 1089              		.cfi_endproc
 1090              	.LFE145:
 1092              		.text
 1093              	.Letext0:
 1094              		.file 4 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/
 1095              		.file 5 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_std
 1096              		.file 6 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock
 1097              		.file 7 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_typ
 1098              		.file 8 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/in
 1099              		.file 9 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reen
 1100              		.file 10 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/math.h"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s 			page 76


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_conv_partial_opt_q7.c
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s:17     .text.arm_conv_partial_opt_q7:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s:26     .text.arm_conv_partial_opt_q7:0000000000000000 arm_conv_partial_opt_q7
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc9RQHTF.s:1088   .text.arm_conv_partial_opt_q7:000000000000030c $d

UNDEFINED SYMBOLS
arm_fill_q15
