Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Mar 29 12:09:29 2019
| Host         : redbelly.sice.indiana.edu running 64-bit Red Hat Enterprise Linux Workstation release 7.6 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: sevseg0/q_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart0/rx0/count_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uart0/rx0/state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uart0/rx0/state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uart0/rx0/state_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uart0/rx0/state_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uart0/tx0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uart0/tx0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uart0/tx0/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uart0/tx0/FSM_sequential_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart0/tx0/count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.539        0.000                      0                  180        0.201        0.000                      0                  180        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.539        0.000                      0                  180        0.201        0.000                      0                  180        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.244ns (24.015%)  route 3.936ns (75.985%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.625     5.146    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  uart0/tx0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  uart0/tx0/count_reg[5]/Q
                         net (fo=3, routed)           0.728     6.393    uart0/tx0/count_reg_n_0_[5]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  uart0/tx0/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.803     7.319    uart0/tx0/FSM_sequential_state[3]_i_8_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.469 r  uart0/tx0/FSM_sequential_state[3]_i_4/O
                         net (fo=3, routed)           0.948     8.418    uart0/tx0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.328     8.746 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=9, routed)           0.652     9.398    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.522 r  uart0/tx0/count[13]_i_1__0/O
                         net (fo=32, routed)          0.805    10.326    uart0/tx0/count[13]_i_1__0_n_0
    SLICE_X65Y26         FDRE                                         r  uart0/tx0/count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504    14.845    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  uart0/tx0/count_reg[29]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.865    uart0/tx0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.244ns (24.015%)  route 3.936ns (75.985%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.625     5.146    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  uart0/tx0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  uart0/tx0/count_reg[5]/Q
                         net (fo=3, routed)           0.728     6.393    uart0/tx0/count_reg_n_0_[5]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  uart0/tx0/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.803     7.319    uart0/tx0/FSM_sequential_state[3]_i_8_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.469 r  uart0/tx0/FSM_sequential_state[3]_i_4/O
                         net (fo=3, routed)           0.948     8.418    uart0/tx0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.328     8.746 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=9, routed)           0.652     9.398    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.522 r  uart0/tx0/count[13]_i_1__0/O
                         net (fo=32, routed)          0.805    10.326    uart0/tx0/count[13]_i_1__0_n_0
    SLICE_X65Y26         FDRE                                         r  uart0/tx0/count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504    14.845    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  uart0/tx0/count_reg[30]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.865    uart0/tx0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.244ns (24.015%)  route 3.936ns (75.985%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.625     5.146    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  uart0/tx0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  uart0/tx0/count_reg[5]/Q
                         net (fo=3, routed)           0.728     6.393    uart0/tx0/count_reg_n_0_[5]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  uart0/tx0/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.803     7.319    uart0/tx0/FSM_sequential_state[3]_i_8_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.469 r  uart0/tx0/FSM_sequential_state[3]_i_4/O
                         net (fo=3, routed)           0.948     8.418    uart0/tx0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.328     8.746 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=9, routed)           0.652     9.398    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.522 r  uart0/tx0/count[13]_i_1__0/O
                         net (fo=32, routed)          0.805    10.326    uart0/tx0/count[13]_i_1__0_n_0
    SLICE_X65Y26         FDRE                                         r  uart0/tx0/count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504    14.845    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  uart0/tx0/count_reg[31]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.865    uart0/tx0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.244ns (23.895%)  route 3.962ns (76.105%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.625     5.146    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  uart0/tx0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  uart0/tx0/count_reg[5]/Q
                         net (fo=3, routed)           0.728     6.393    uart0/tx0/count_reg_n_0_[5]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  uart0/tx0/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.803     7.319    uart0/tx0/FSM_sequential_state[3]_i_8_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.469 r  uart0/tx0/FSM_sequential_state[3]_i_4/O
                         net (fo=3, routed)           0.948     8.418    uart0/tx0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.328     8.746 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=9, routed)           0.652     9.398    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.522 r  uart0/tx0/count[13]_i_1__0/O
                         net (fo=32, routed)          0.831    10.352    uart0/tx0/count[13]_i_1__0_n_0
    SLICE_X64Y21         FDRE                                         r  uart0/tx0/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.507    14.848    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  uart0/tx0/count_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.918    uart0/tx0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.244ns (23.895%)  route 3.962ns (76.105%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.625     5.146    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  uart0/tx0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  uart0/tx0/count_reg[5]/Q
                         net (fo=3, routed)           0.728     6.393    uart0/tx0/count_reg_n_0_[5]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  uart0/tx0/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.803     7.319    uart0/tx0/FSM_sequential_state[3]_i_8_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.469 r  uart0/tx0/FSM_sequential_state[3]_i_4/O
                         net (fo=3, routed)           0.948     8.418    uart0/tx0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.328     8.746 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=9, routed)           0.652     9.398    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.522 r  uart0/tx0/count[13]_i_1__0/O
                         net (fo=32, routed)          0.831    10.352    uart0/tx0/count[13]_i_1__0_n_0
    SLICE_X64Y21         FDRE                                         r  uart0/tx0/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.507    14.848    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  uart0/tx0/count_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.918    uart0/tx0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.244ns (23.895%)  route 3.962ns (76.105%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.625     5.146    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  uart0/tx0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  uart0/tx0/count_reg[5]/Q
                         net (fo=3, routed)           0.728     6.393    uart0/tx0/count_reg_n_0_[5]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  uart0/tx0/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.803     7.319    uart0/tx0/FSM_sequential_state[3]_i_8_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.469 r  uart0/tx0/FSM_sequential_state[3]_i_4/O
                         net (fo=3, routed)           0.948     8.418    uart0/tx0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.328     8.746 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=9, routed)           0.652     9.398    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.522 r  uart0/tx0/count[13]_i_1__0/O
                         net (fo=32, routed)          0.831    10.352    uart0/tx0/count[13]_i_1__0_n_0
    SLICE_X64Y21         FDRE                                         r  uart0/tx0/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.507    14.848    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  uart0/tx0/count_reg[12]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.918    uart0/tx0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.244ns (23.895%)  route 3.962ns (76.105%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.625     5.146    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  uart0/tx0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  uart0/tx0/count_reg[5]/Q
                         net (fo=3, routed)           0.728     6.393    uart0/tx0/count_reg_n_0_[5]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  uart0/tx0/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.803     7.319    uart0/tx0/FSM_sequential_state[3]_i_8_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.469 r  uart0/tx0/FSM_sequential_state[3]_i_4/O
                         net (fo=3, routed)           0.948     8.418    uart0/tx0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.328     8.746 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=9, routed)           0.652     9.398    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.522 r  uart0/tx0/count[13]_i_1__0/O
                         net (fo=32, routed)          0.831    10.352    uart0/tx0/count[13]_i_1__0_n_0
    SLICE_X64Y21         FDRE                                         r  uart0/tx0/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.507    14.848    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  uart0/tx0/count_reg[8]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.918    uart0/tx0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.244ns (24.150%)  route 3.907ns (75.850%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.625     5.146    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  uart0/tx0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  uart0/tx0/count_reg[5]/Q
                         net (fo=3, routed)           0.728     6.393    uart0/tx0/count_reg_n_0_[5]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  uart0/tx0/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.803     7.319    uart0/tx0/FSM_sequential_state[3]_i_8_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.469 r  uart0/tx0/FSM_sequential_state[3]_i_4/O
                         net (fo=3, routed)           0.948     8.418    uart0/tx0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.328     8.746 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=9, routed)           0.652     9.398    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.522 r  uart0/tx0/count[13]_i_1__0/O
                         net (fo=32, routed)          0.776    10.297    uart0/tx0/count[13]_i_1__0_n_0
    SLICE_X65Y19         FDRE                                         r  uart0/tx0/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.508    14.849    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  uart0/tx0/count_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.883    uart0/tx0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.244ns (24.150%)  route 3.907ns (75.850%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.625     5.146    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  uart0/tx0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  uart0/tx0/count_reg[5]/Q
                         net (fo=3, routed)           0.728     6.393    uart0/tx0/count_reg_n_0_[5]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  uart0/tx0/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.803     7.319    uart0/tx0/FSM_sequential_state[3]_i_8_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.469 r  uart0/tx0/FSM_sequential_state[3]_i_4/O
                         net (fo=3, routed)           0.948     8.418    uart0/tx0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.328     8.746 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=9, routed)           0.652     9.398    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.522 r  uart0/tx0/count[13]_i_1__0/O
                         net (fo=32, routed)          0.776    10.297    uart0/tx0/count[13]_i_1__0_n_0
    SLICE_X65Y19         FDRE                                         r  uart0/tx0/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.508    14.849    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  uart0/tx0/count_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.883    uart0/tx0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 uart0/tx0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.244ns (24.150%)  route 3.907ns (75.850%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.625     5.146    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  uart0/tx0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  uart0/tx0/count_reg[5]/Q
                         net (fo=3, routed)           0.728     6.393    uart0/tx0/count_reg_n_0_[5]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  uart0/tx0/FSM_sequential_state[3]_i_8/O
                         net (fo=1, routed)           0.803     7.319    uart0/tx0/FSM_sequential_state[3]_i_8_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.469 r  uart0/tx0/FSM_sequential_state[3]_i_4/O
                         net (fo=3, routed)           0.948     8.418    uart0/tx0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.328     8.746 r  uart0/tx0/FSM_sequential_state[3]_i_3/O
                         net (fo=9, routed)           0.652     9.398    uart0/tx0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.124     9.522 r  uart0/tx0/count[13]_i_1__0/O
                         net (fo=32, routed)          0.776    10.297    uart0/tx0/count[13]_i_1__0_n_0
    SLICE_X65Y19         FDRE                                         r  uart0/tx0/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.508    14.849    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  uart0/tx0/count_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.883    uart0/tx0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  4.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart0/rx0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/rx0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.010%)  route 0.119ns (38.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.584     1.467    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  uart0/rx0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  uart0/rx0/state_reg[1]/Q
                         net (fo=9, routed)           0.119     1.727    uart0/rx0/state_0[1]
    SLICE_X58Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.772 r  uart0/rx0/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.772    uart0/rx0/nextState[2]
    SLICE_X58Y21         FDRE                                         r  uart0/rx0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.852     1.979    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  uart0/rx0/state_reg[2]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.091     1.571    uart0/rx0/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart0/rx0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/rx0/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.850%)  route 0.132ns (41.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.584     1.467    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  uart0/rx0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  uart0/rx0/state_reg[2]/Q
                         net (fo=9, routed)           0.132     1.740    uart0/rx0/state_0[2]
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.048     1.788 r  uart0/rx0/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.788    uart0/rx0/nextState[3]
    SLICE_X59Y21         FDRE                                         r  uart0/rx0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.852     1.979    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  uart0/rx0/state_reg[3]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.107     1.587    uart0/rx0/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 syncUartRx/buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/rx0/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.582%)  route 0.168ns (54.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.585     1.468    syncUartRx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  syncUartRx/buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  syncUartRx/buff_reg[1]/Q
                         net (fo=3, routed)           0.168     1.777    uart0/rx0/D[0]
    SLICE_X59Y22         FDRE                                         r  uart0/rx0/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.851     1.978    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  uart0/rx0/data_reg[7]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.070     1.570    uart0/rx0/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart0/rx0/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/rx0/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.586%)  route 0.117ns (45.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.582     1.465    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  uart0/rx0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart0/rx0/data_reg[3]/Q
                         net (fo=3, routed)           0.117     1.723    uart0/rx0/data_reg[6]_0[3]
    SLICE_X61Y23         FDRE                                         r  uart0/rx0/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.849     1.976    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  uart0/rx0/data_reg[2]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.047     1.512    uart0/rx0/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uart0/tx0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.049%)  route 0.067ns (19.951%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.582     1.465    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  uart0/tx0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart0/tx0/count_reg[27]/Q
                         net (fo=4, routed)           0.067     1.673    uart0/tx0/count_reg_n_0_[27]
    SLICE_X65Y25         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.800 r  uart0/tx0/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.800    uart0/tx0/count0_carry__5_n_4
    SLICE_X65Y25         FDRE                                         r  uart0/tx0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.850     1.977    uart0/tx0/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  uart0/tx0/count_reg[28]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    uart0/tx0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart0/rx0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/rx0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.584     1.467    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  uart0/rx0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  uart0/rx0/count_reg[17]/Q
                         net (fo=3, routed)           0.078     1.709    uart0/rx0/count[17]
    SLICE_X60Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.838 r  uart0/rx0/count0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.838    uart0/rx0/count0[18]
    SLICE_X60Y21         FDRE                                         r  uart0/rx0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.852     1.979    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  uart0/rx0/count_reg[18]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.601    uart0/rx0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart0/rx0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/rx0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.584     1.467    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  uart0/rx0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  uart0/rx0/count_reg[19]/Q
                         net (fo=3, routed)           0.078     1.709    uart0/rx0/count[19]
    SLICE_X60Y21         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.838 r  uart0/rx0/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.838    uart0/rx0/count0[20]
    SLICE_X60Y21         FDRE                                         r  uart0/rx0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.852     1.979    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  uart0/rx0/count_reg[20]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.601    uart0/rx0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart0/rx0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/rx0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.584     1.467    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  uart0/rx0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  uart0/rx0/count_reg[21]/Q
                         net (fo=3, routed)           0.078     1.709    uart0/rx0/count[21]
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.838 r  uart0/rx0/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.838    uart0/rx0/count0[22]
    SLICE_X60Y22         FDRE                                         r  uart0/rx0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.851     1.978    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  uart0/rx0/count_reg[22]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.134     1.601    uart0/rx0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart0/rx0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/rx0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.584     1.467    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  uart0/rx0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  uart0/rx0/count_reg[23]/Q
                         net (fo=3, routed)           0.078     1.709    uart0/rx0/count[23]
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.838 r  uart0/rx0/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.838    uart0/rx0/count0[24]
    SLICE_X60Y22         FDRE                                         r  uart0/rx0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.851     1.978    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  uart0/rx0/count_reg[24]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.134     1.601    uart0/rx0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart0/rx0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/rx0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.585     1.468    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  uart0/rx0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  uart0/rx0/count_reg[15]/Q
                         net (fo=3, routed)           0.078     1.710    uart0/rx0/count[15]
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.839 r  uart0/rx0/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.839    uart0/rx0/count0[16]
    SLICE_X60Y20         FDRE                                         r  uart0/rx0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.853     1.980    uart0/rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  uart0/rx0/count_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.134     1.602    uart0/rx0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   sevseg0/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   sevseg0/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   sevseg0/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   sevseg0/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   sevseg0/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   sevseg0/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   sevseg0/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   sevseg0/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   sevseg0/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   uart0/rx0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   uart0/rx0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   uart0/rx0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   uart0/rx0/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   uart0/rx0/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   uart0/rx0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   uart0/rx0/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   uart0/rx0/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   uart0/rx0/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   uart0/rx0/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   sevseg0/q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   sevseg0/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   sevseg0/q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   sevseg0/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   sevseg0/q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   sevseg0/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   sevseg0/q_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   sevseg0/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   sevseg0/q_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   sevseg0/q_reg[15]/C



