and r0, r0, r1
mvn r2, r3
orr r3, r2, r0
add r3, r3, r2, lsl 12
