acom -O3 -e 100 -work FMIPS -2002  $dsn/src/CacheInstrucoes_FD.vhd $dsn/src/CacheInstrucoes_TB.vhd $dsn/src/MemoriaPrincipal.vhd $dsn/src/MemoriaPrincipal_TB.vhd $dsn/src/CacheInstrucoes_UC.vhd $dsn/src/CacheInstrucoes.vhd $dsn/src/CacheDados_FD.vhd $dsn/src/CacheDados_TB.vhd $dsn/src/CacheDados_UC.vhd $dsn/src/WriteBuffer.vhd $dsn/src/CacheDados.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes_FD.vhd
# Compile Entity "CacheInstrucoes_FD"
# Compile Architecture "CacheInstrucoesArc" of Entity "CacheInstrucoes_FD"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes_TB.vhd
# Compile Entity "CacheInstrucoes_TB"
# Compile Architecture "CacheInstrucoes_TB_arc" of Entity "CacheInstrucoes_TB"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\MemoriaPrincipal.vhd
# Compile Entity "MemoriaPrincipal"
# Compile Architecture "behavioral" of Entity "MemoriaPrincipal"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\MemoriaPrincipal_TB.vhd
# Compile Entity "MemoriaPrincipal_TB"
# Compile Architecture "MemoriaPrincipal_TB_arc" of Entity "MemoriaPrincipal_TB"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes_UC.vhd
# Compile Entity "CacheInstrucoes_UC"
# Compile Architecture "CacheInstrucoes_UC_Arc" of Entity "CacheInstrucoes_UC"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes.vhd
# Compile Entity "CacheInstrucoes"
# Compile Architecture "CacheInstrucoes_Arc" of Entity "CacheInstrucoes"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados_FD.vhd
# Compile Entity "CacheDados_FD"
# Compile Architecture "CacheDados_FD_Arc" of Entity "CacheDados_FD"
# Error: COMP96_0617: CacheDados_FD.vhd : (97, 12): Assignment target incompatible with right side. Cannot convert 'dirty_array' to 'STD_LOGIC_VECTOR'.
# Error: COMP96_0617: CacheDados_FD.vhd : (98, 12): Assignment target incompatible with right side. Cannot convert 'dirty_array' to 'STD_LOGIC_VECTOR'.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados_TB.vhd
# Compile Entity "CacheDados_TB"
# Compile Architecture "CacheDados_TB_Arc" of Entity "CacheDados_TB"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados_UC.vhd
# Compile Entity "CacheDados_UC"
# Error: COMP96_0018: CacheDados_UC.vhd : (28, 2): Identifier expected.
# Compile Architecture "CacheDados_UC_Arc" of Entity "CacheDados_UC"
# Error: COMP96_0015: CacheDados_UC.vhd : (61, 14): ';' expected.
# Error: COMP96_0019: CacheDados_UC.vhd : (61, 14): Keyword 'end' expected.
# Error: COMP96_0019: CacheDados_UC.vhd : (85, 8): Keyword 'if' expected.
# Error: COMP96_0015: CacheDados_UC.vhd : (85, 8): ';' expected.
# Error: COMP96_0019: CacheDados_UC.vhd : (85, 12): Keyword 'end' expected.
# Error: COMP96_0019: CacheDados_UC.vhd : (90, 7): Keyword 'process' expected.
# Error: COMP96_0015: CacheDados_UC.vhd : (91, 6): ';' expected.
# Error: COMP96_0016: CacheDados_UC.vhd : (91, 13): Design unit declaration expected.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\WriteBuffer.vhd
# Compile Entity "WriteBuffer"
# Compile Architecture "WriteBuffer_Arc" of Entity "WriteBuffer"
# Error: COMP96_0078: WriteBuffer.vhd : (24, 4): Unknown identifier "enableMP".
# Error: COMP96_0133: WriteBuffer.vhd : (24, 4): Cannot find object declaration.
# Error: COMP96_0242: WriteBuffer.vhd : (26, 4): Wait statement in process with explicit sensitivity list is not allowed.
# Error: COMP96_0078: WriteBuffer.vhd : (26, 15): Unknown identifier "pronto".
# Error: COMP96_0133: WriteBuffer.vhd : (26, 15): Cannot find object declaration.
# Error: COMP96_0077: WriteBuffer.vhd : (26, 15): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: WriteBuffer.vhd : (27, 4): Unknown identifier "enableMP".
# Error: COMP96_0133: WriteBuffer.vhd : (27, 4): Cannot find object declaration.
# Error: COMP96_0242: WriteBuffer.vhd : (28, 4): Wait statement in process with explicit sensitivity list is not allowed.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados.vhd
# Compile Entity "CacheDados"
# Compile Architecture "CacheDados_Arc" of Entity "CacheDados"
# Error: ELAB1_0011: CacheDados.vhd : (99, 0): Port "prontoMP" is on entity "WriteBuffer" but not on the component declaration.
# Error: ELAB1_0011: CacheDados.vhd : (99, 0): Port "goBuffer" is on entity "WriteBuffer" but not on the component declaration.
# Compile failure 22 Errors 0 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/CacheInstrucoes_FD.vhd $dsn/src/CacheInstrucoes_TB.vhd $dsn/src/MemoriaPrincipal.vhd $dsn/src/MemoriaPrincipal_TB.vhd $dsn/src/CacheInstrucoes_UC.vhd $dsn/src/CacheInstrucoes.vhd $dsn/src/CacheDados_FD.vhd $dsn/src/CacheDados_TB.vhd $dsn/src/CacheDados_UC.vhd $dsn/src/WriteBuffer.vhd $dsn/src/CacheDados.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes_FD.vhd
# Compile Entity "CacheInstrucoes_FD"
# Compile Architecture "CacheInstrucoesArc" of Entity "CacheInstrucoes_FD"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes_TB.vhd
# Compile Entity "CacheInstrucoes_TB"
# Compile Architecture "CacheInstrucoes_TB_arc" of Entity "CacheInstrucoes_TB"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\MemoriaPrincipal.vhd
# Compile Entity "MemoriaPrincipal"
# Compile Architecture "behavioral" of Entity "MemoriaPrincipal"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\MemoriaPrincipal_TB.vhd
# Compile Entity "MemoriaPrincipal_TB"
# Compile Architecture "MemoriaPrincipal_TB_arc" of Entity "MemoriaPrincipal_TB"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes_UC.vhd
# Compile Entity "CacheInstrucoes_UC"
# Compile Architecture "CacheInstrucoes_UC_Arc" of Entity "CacheInstrucoes_UC"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes.vhd
# Compile Entity "CacheInstrucoes"
# Compile Architecture "CacheInstrucoes_Arc" of Entity "CacheInstrucoes"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados_FD.vhd
# Compile Entity "CacheDados_FD"
# Compile Architecture "CacheDados_FD_Arc" of Entity "CacheDados_FD"
# Error: COMP96_0617: CacheDados_FD.vhd : (97, 12): Assignment target incompatible with right side. Cannot convert 'dirty_array' to 'STD_LOGIC_VECTOR'.
# Error: COMP96_0617: CacheDados_FD.vhd : (98, 12): Assignment target incompatible with right side. Cannot convert 'dirty_array' to 'STD_LOGIC_VECTOR'.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados_TB.vhd
# Compile Entity "CacheDados_TB"
# Compile Architecture "CacheDados_TB_Arc" of Entity "CacheDados_TB"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados_UC.vhd
# Compile Entity "CacheDados_UC"
# Compile Architecture "CacheDados_UC_Arc" of Entity "CacheDados_UC"
# Error: COMP96_0015: CacheDados_UC.vhd : (61, 14): ';' expected.
# Error: COMP96_0019: CacheDados_UC.vhd : (61, 14): Keyword 'end' expected.
# Error: COMP96_0019: CacheDados_UC.vhd : (85, 8): Keyword 'if' expected.
# Error: COMP96_0015: CacheDados_UC.vhd : (85, 8): ';' expected.
# Error: COMP96_0019: CacheDados_UC.vhd : (85, 12): Keyword 'end' expected.
# Error: COMP96_0019: CacheDados_UC.vhd : (90, 7): Keyword 'process' expected.
# Error: COMP96_0015: CacheDados_UC.vhd : (91, 6): ';' expected.
# Error: COMP96_0016: CacheDados_UC.vhd : (91, 13): Design unit declaration expected.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\WriteBuffer.vhd
# Compile Entity "WriteBuffer"
# Compile Architecture "WriteBuffer_Arc" of Entity "WriteBuffer"
# Error: COMP96_0078: WriteBuffer.vhd : (24, 4): Unknown identifier "enableMP".
# Error: COMP96_0133: WriteBuffer.vhd : (24, 4): Cannot find object declaration.
# Error: COMP96_0242: WriteBuffer.vhd : (26, 4): Wait statement in process with explicit sensitivity list is not allowed.
# Error: COMP96_0078: WriteBuffer.vhd : (26, 15): Unknown identifier "pronto".
# Error: COMP96_0133: WriteBuffer.vhd : (26, 15): Cannot find object declaration.
# Error: COMP96_0077: WriteBuffer.vhd : (26, 15): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: WriteBuffer.vhd : (27, 4): Unknown identifier "enableMP".
# Error: COMP96_0133: WriteBuffer.vhd : (27, 4): Cannot find object declaration.
# Error: COMP96_0242: WriteBuffer.vhd : (28, 4): Wait statement in process with explicit sensitivity list is not allowed.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados.vhd
# Compile Entity "CacheDados"
# Compile Architecture "CacheDados_Arc" of Entity "CacheDados"
# Error: ELAB1_0011: CacheDados.vhd : (82, 0): Port "dados_inFD" is on entity "CacheDados_UC" but not on the component declaration.
# Error: ELAB1_0011: CacheDados.vhd : (82, 0): Port "prontoBuffer" is on entity "CacheDados_UC" but not on the component declaration.
# Compile failure 21 Errors 0 Warnings  Analysis time :  0.7 [s]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/CacheInstrucoes_FD.vhd $dsn/src/CacheInstrucoes_TB.vhd $dsn/src/MemoriaPrincipal.vhd $dsn/src/MemoriaPrincipal_TB.vhd $dsn/src/CacheInstrucoes_UC.vhd $dsn/src/CacheInstrucoes.vhd $dsn/src/CacheDados_FD.vhd $dsn/src/CacheDados_TB.vhd $dsn/src/CacheDados_UC.vhd $dsn/src/WriteBuffer.vhd $dsn/src/CacheDados.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes_FD.vhd
# Compile Entity "CacheInstrucoes_FD"
# Compile Architecture "CacheInstrucoesArc" of Entity "CacheInstrucoes_FD"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes_TB.vhd
# Compile Entity "CacheInstrucoes_TB"
# Compile Architecture "CacheInstrucoes_TB_arc" of Entity "CacheInstrucoes_TB"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\MemoriaPrincipal.vhd
# Compile Entity "MemoriaPrincipal"
# Compile Architecture "behavioral" of Entity "MemoriaPrincipal"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\MemoriaPrincipal_TB.vhd
# Compile Entity "MemoriaPrincipal_TB"
# Compile Architecture "MemoriaPrincipal_TB_arc" of Entity "MemoriaPrincipal_TB"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes_UC.vhd
# Compile Entity "CacheInstrucoes_UC"
# Compile Architecture "CacheInstrucoes_UC_Arc" of Entity "CacheInstrucoes_UC"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes.vhd
# Compile Entity "CacheInstrucoes"
# Compile Architecture "CacheInstrucoes_Arc" of Entity "CacheInstrucoes"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados_FD.vhd
# Compile Entity "CacheDados_FD"
# Compile Architecture "CacheDados_FD_Arc" of Entity "CacheDados_FD"
# Error: COMP96_0617: CacheDados_FD.vhd : (97, 12): Assignment target incompatible with right side. Cannot convert 'dirty_array' to 'STD_LOGIC_VECTOR'.
# Error: COMP96_0617: CacheDados_FD.vhd : (98, 12): Assignment target incompatible with right side. Cannot convert 'dirty_array' to 'STD_LOGIC_VECTOR'.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados_TB.vhd
# Compile Entity "CacheDados_TB"
# Compile Architecture "CacheDados_TB_Arc" of Entity "CacheDados_TB"
# Error: ELAB1_0011: CacheDados_TB.vhd : (71, 0): Port "dados_inFD" is on entity "CacheDados_UC" but not on the component declaration.
# Error: ELAB1_0011: CacheDados_TB.vhd : (71, 0): Port "prontoBuffer" is on entity "CacheDados_UC" but not on the component declaration.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados_UC.vhd
# Compile Entity "CacheDados_UC"
# Compile Architecture "CacheDados_UC_Arc" of Entity "CacheDados_UC"
# Error: COMP96_0393: CacheDados_UC.vhd : (62, 67): Cannot read output : "sujo2".
# Error: COMP96_0393: CacheDados_UC.vhd : (62, 23): Cannot read output : "sujo1".
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\WriteBuffer.vhd
# Compile Entity "WriteBuffer"
# Compile Architecture "WriteBuffer_Arc" of Entity "WriteBuffer"
# Error: COMP96_0078: WriteBuffer.vhd : (24, 4): Unknown identifier "enableMP".
# Error: COMP96_0133: WriteBuffer.vhd : (24, 4): Cannot find object declaration.
# Error: COMP96_0242: WriteBuffer.vhd : (26, 4): Wait statement in process with explicit sensitivity list is not allowed.
# Error: COMP96_0078: WriteBuffer.vhd : (26, 15): Unknown identifier "pronto".
# Error: COMP96_0133: WriteBuffer.vhd : (26, 15): Cannot find object declaration.
# Error: COMP96_0077: WriteBuffer.vhd : (26, 15): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: WriteBuffer.vhd : (27, 4): Unknown identifier "enableMP".
# Error: COMP96_0133: WriteBuffer.vhd : (27, 4): Cannot find object declaration.
# Error: COMP96_0242: WriteBuffer.vhd : (28, 4): Wait statement in process with explicit sensitivity list is not allowed.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados.vhd
# Compile Entity "CacheDados"
# Compile Architecture "CacheDados_Arc" of Entity "CacheDados"
# Error: ELAB1_0011: CacheDados.vhd : (82, 0): Port "dados_inFD" is on entity "CacheDados_UC" but not on the component declaration.
# Error: ELAB1_0011: CacheDados.vhd : (82, 0): Port "prontoBuffer" is on entity "CacheDados_UC" but not on the component declaration.
# Compile failure 17 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/CacheInstrucoes_FD.vhd $dsn/src/CacheInstrucoes_TB.vhd $dsn/src/MemoriaPrincipal.vhd $dsn/src/MemoriaPrincipal_TB.vhd $dsn/src/CacheInstrucoes_UC.vhd $dsn/src/CacheInstrucoes.vhd $dsn/src/CacheDados_FD.vhd $dsn/src/CacheDados_TB.vhd $dsn/src/CacheDados_UC.vhd $dsn/src/WriteBuffer.vhd $dsn/src/CacheDados.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes_FD.vhd
# Compile Entity "CacheInstrucoes_FD"
# Compile Architecture "CacheInstrucoesArc" of Entity "CacheInstrucoes_FD"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes_TB.vhd
# Compile Entity "CacheInstrucoes_TB"
# Compile Architecture "CacheInstrucoes_TB_arc" of Entity "CacheInstrucoes_TB"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\MemoriaPrincipal.vhd
# Compile Entity "MemoriaPrincipal"
# Compile Architecture "behavioral" of Entity "MemoriaPrincipal"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\MemoriaPrincipal_TB.vhd
# Compile Entity "MemoriaPrincipal_TB"
# Compile Architecture "MemoriaPrincipal_TB_arc" of Entity "MemoriaPrincipal_TB"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes_UC.vhd
# Compile Entity "CacheInstrucoes_UC"
# Compile Architecture "CacheInstrucoes_UC_Arc" of Entity "CacheInstrucoes_UC"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheInstrucoes.vhd
# Compile Entity "CacheInstrucoes"
# Compile Architecture "CacheInstrucoes_Arc" of Entity "CacheInstrucoes"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados_FD.vhd
# Compile Entity "CacheDados_FD"
# Compile Architecture "CacheDados_FD_Arc" of Entity "CacheDados_FD"
# Error: COMP96_0617: CacheDados_FD.vhd : (97, 12): Assignment target incompatible with right side. Cannot convert 'dirty_array' to 'STD_LOGIC_VECTOR'.
# Error: COMP96_0617: CacheDados_FD.vhd : (98, 12): Assignment target incompatible with right side. Cannot convert 'dirty_array' to 'STD_LOGIC_VECTOR'.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados_TB.vhd
# Compile Entity "CacheDados_TB"
# Compile Architecture "CacheDados_TB_Arc" of Entity "CacheDados_TB"
# Error: ELAB1_0011: CacheDados_TB.vhd : (71, 0): Port "dados_inFD" is on entity "CacheDados_UC" but not on the component declaration.
# Error: ELAB1_0011: CacheDados_TB.vhd : (71, 0): Port "prontoBuffer" is on entity "CacheDados_UC" but not on the component declaration.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados_UC.vhd
# Compile Entity "CacheDados_UC"
# Compile Architecture "CacheDados_UC_Arc" of Entity "CacheDados_UC"
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\WriteBuffer.vhd
# Compile Entity "WriteBuffer"
# Compile Architecture "WriteBuffer_Arc" of Entity "WriteBuffer"
# Error: COMP96_0078: WriteBuffer.vhd : (24, 4): Unknown identifier "enableMP".
# Error: COMP96_0133: WriteBuffer.vhd : (24, 4): Cannot find object declaration.
# Error: COMP96_0242: WriteBuffer.vhd : (26, 4): Wait statement in process with explicit sensitivity list is not allowed.
# Error: COMP96_0078: WriteBuffer.vhd : (26, 15): Unknown identifier "pronto".
# Error: COMP96_0133: WriteBuffer.vhd : (26, 15): Cannot find object declaration.
# Error: COMP96_0077: WriteBuffer.vhd : (26, 15): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: WriteBuffer.vhd : (27, 4): Unknown identifier "enableMP".
# Error: COMP96_0133: WriteBuffer.vhd : (27, 4): Cannot find object declaration.
# Error: COMP96_0242: WriteBuffer.vhd : (28, 4): Wait statement in process with explicit sensitivity list is not allowed.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados.vhd
# Compile Entity "CacheDados"
# Compile Architecture "CacheDados_Arc" of Entity "CacheDados"
# Error: ELAB1_0011: CacheDados.vhd : (82, 0): Port "dados_inFD" is on entity "CacheDados_UC" but not on the component declaration.
# Error: ELAB1_0011: CacheDados.vhd : (82, 0): Port "prontoBuffer" is on entity "CacheDados_UC" but not on the component declaration.
# Error: ELAB1_0011: CacheDados.vhd : (82, 0): Port "sujo1" is on entity "CacheDados_UC" but not on the component declaration.
# Error: ELAB1_0011: CacheDados.vhd : (82, 0): Port "sujo2" is on entity "CacheDados_UC" but not on the component declaration.
# Compile failure 17 Errors 0 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/CacheDados_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados_TB.vhd
# Compile Entity "CacheDados_TB"
# Compile Architecture "CacheDados_TB_Arc" of Entity "CacheDados_TB"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/WriteBuffer.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\WriteBuffer.vhd
# Compile Entity "WriteBuffer"
# Compile Architecture "WriteBuffer_Arc" of Entity "WriteBuffer"
# Error: COMP96_0078: WriteBuffer.vhd : (24, 4): Unknown identifier "enableMP".
# Error: COMP96_0133: WriteBuffer.vhd : (24, 4): Cannot find object declaration.
# Error: COMP96_0242: WriteBuffer.vhd : (26, 4): Wait statement in process with explicit sensitivity list is not allowed.
# Error: COMP96_0078: WriteBuffer.vhd : (26, 15): Unknown identifier "pronto".
# Error: COMP96_0133: WriteBuffer.vhd : (26, 15): Cannot find object declaration.
# Error: COMP96_0077: WriteBuffer.vhd : (26, 15): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: WriteBuffer.vhd : (27, 4): Unknown identifier "enableMP".
# Error: COMP96_0133: WriteBuffer.vhd : (27, 4): Cannot find object declaration.
# Error: COMP96_0242: WriteBuffer.vhd : (28, 4): Wait statement in process with explicit sensitivity list is not allowed.
# Compile failure 9 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/WriteBuffer.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\WriteBuffer.vhd
# Compile Entity "WriteBuffer"
# Compile Architecture "WriteBuffer_Arc" of Entity "WriteBuffer"
# Error: COMP96_0242: WriteBuffer.vhd : (27, 4): Wait statement in process with explicit sensitivity list is not allowed.
# Error: COMP96_0078: WriteBuffer.vhd : (27, 15): Unknown identifier "pronto".
# Error: COMP96_0133: WriteBuffer.vhd : (27, 15): Cannot find object declaration.
# Error: COMP96_0077: WriteBuffer.vhd : (27, 15): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0242: WriteBuffer.vhd : (29, 4): Wait statement in process with explicit sensitivity list is not allowed.
# Compile failure 5 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/WriteBuffer.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\WriteBuffer.vhd
# Compile Entity "WriteBuffer"
# Compile Architecture "WriteBuffer_Arc" of Entity "WriteBuffer"
# Error: COMP96_0242: WriteBuffer.vhd : (27, 4): Wait statement in process with explicit sensitivity list is not allowed.
# Error: COMP96_0242: WriteBuffer.vhd : (29, 4): Wait statement in process with explicit sensitivity list is not allowed.
# Compile failure 2 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/WriteBuffer.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\WriteBuffer.vhd
# Compile Entity "WriteBuffer"
# Compile Architecture "WriteBuffer_Arc" of Entity "WriteBuffer"
# Error: COMP96_0242: WriteBuffer.vhd : (27, 4): Wait statement in process with explicit sensitivity list is not allowed.
# Error: COMP96_0242: WriteBuffer.vhd : (29, 4): Wait statement in process with explicit sensitivity list is not allowed.
# Compile failure 2 Errors 0 Warnings  Analysis time :  79.0 [ms]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/WriteBuffer.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\WriteBuffer.vhd
# Compile Entity "WriteBuffer"
# Compile Architecture "WriteBuffer_Arc" of Entity "WriteBuffer"
# Error: COMP96_0242: WriteBuffer.vhd : (27, 4): Wait statement in process with explicit sensitivity list is not allowed.
# Error: COMP96_0242: WriteBuffer.vhd : (29, 4): Wait statement in process with explicit sensitivity list is not allowed.
# Compile failure 2 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/WriteBuffer.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\WriteBuffer.vhd
# Compile Entity "WriteBuffer"
# Compile Architecture "WriteBuffer_Arc" of Entity "WriteBuffer"
# Error: COMP96_0019: WriteBuffer.vhd : (21, 2): Keyword 'end' expected.
# Error: COMP96_0016: WriteBuffer.vhd : (23, 3): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/WriteBuffer.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\WriteBuffer.vhd
# Compile Entity "WriteBuffer"
# Compile Architecture "WriteBuffer_Arc" of Entity "WriteBuffer"
# Error: COMP96_0329: WriteBuffer.vhd : (23, 3): Generate statement must have a label.
# Error: COMP96_0019: WriteBuffer.vhd : (23, 21): Keyword 'generate' expected.
# Error: COMP96_0019: WriteBuffer.vhd : (27, 4): Keyword 'end' expected.
# Error: COMP96_0016: WriteBuffer.vhd : (27, 9): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/WriteBuffer.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\WriteBuffer.vhd
# Compile Entity "WriteBuffer"
# Compile Architecture "WriteBuffer_Arc" of Entity "WriteBuffer"
# Error: COMP96_0329: WriteBuffer.vhd : (23, 3): Generate statement must have a label.
# Error: COMP96_0019: WriteBuffer.vhd : (23, 21): Keyword 'generate' expected.
# Error: COMP96_0019: WriteBuffer.vhd : (27, 4): Keyword 'end' expected.
# Error: COMP96_0016: WriteBuffer.vhd : (27, 9): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/WriteBuffer.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\WriteBuffer.vhd
# Compile Entity "WriteBuffer"
# Compile Architecture "WriteBuffer_Arc" of Entity "WriteBuffer"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/CacheDados.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados.vhd
# Compile Entity "CacheDados"
# Compile Architecture "CacheDados_Arc" of Entity "CacheDados"
# Error: ELAB1_0011: CacheDados.vhd : (82, 0): Port "dados_inFD" is on entity "CacheDados_UC" but not on the component declaration.
# Error: ELAB1_0011: CacheDados.vhd : (82, 0): Port "prontoBuffer" is on entity "CacheDados_UC" but not on the component declaration.
# Error: ELAB1_0011: CacheDados.vhd : (82, 0): Port "sujo1" is on entity "CacheDados_UC" but not on the component declaration.
# Error: ELAB1_0011: CacheDados.vhd : (82, 0): Port "sujo2" is on entity "CacheDados_UC" but not on the component declaration.
# Compile failure 4 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/CacheDados.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados.vhd
# Compile Entity "CacheDados"
# Compile Architecture "CacheDados_Arc" of Entity "CacheDados"
# Error: ELAB1_0011: CacheDados.vhd : (99, 0): Port "prontoMP" is on entity "WriteBuffer" but not on the component declaration.
# Error: ELAB1_0011: CacheDados.vhd : (99, 0): Port "goBuffer" is on entity "WriteBuffer" but not on the component declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work FMIPS -2002  $dsn/src/CacheDados.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Users\gabri\OneDrive\Documentos\GitHub\FMIPS\FMIPS\src\CacheDados.vhd
# Compile Entity "CacheDados"
# Compile Architecture "CacheDados_Arc" of Entity "CacheDados"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
