INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/github-files/DSD-SEM5/binary to grey code/binary to grey code.srcs/sources_1/new/design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/github-files/DSD-SEM5/binary to grey code/binary to grey code.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
