// Seed: 777458592
`default_nettype id_2
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  wire id_4;
  assign id_4[1'b0] = id_1;
  logic id_5;
  type_0 id_6 (
      .id_0(1),
      .id_1(1),
      .id_2(id_4),
      .id_3("")
  );
endmodule
