//Design Code
module clkdiv2(input clk,reset, output reg q);
  always@(posedge clk)
    begin
      if(reset)
        q<=1'b0;
      else
        q<=~q;
    end
endmodule

//Test Bench Code
module tb();
  wire q;
  reg clk,reset;
  clkdiv2 dut(clk,reset,q);
  initial
    begin
      clk=1'b0;
      forever  #5 clk=~clk;
    end
  initial
    begin
      reset=1'b1;
      #10;
      reset=1'b0;
      #100;
      $finish;
    end
  initial
    begin
      $monitor("q=%d",q);
    end
  initial
    begin
      $dumpfile("test.vcd");
      $dumpvars(1);
    end
endmodule
  
  