<style type="text/css">
code{
  color: #A00;
}
pre{
  background: #f4f4f4;
  border: 1px solid #ddd;
  border-left: 3px solid #f36d33;
  color: #555;
  overflow: auto;
  padding: 1em 1.5em;
  display: block;
}
pre code{
  color: inherit;
}
Blockquote{
  border-left: 3px solid #d0d0d0;
  padding-left: 0.5em;
  margin-left:1em;
}
Blockquote p{
  margin: 0;
}
table{
  border:1px solid;
  border-collapse:collapse;
}
th{  padding:5px;
  background: #e0e0e0;
  border:1px solid;
}
td{
  padding:5px;
  border:1px solid;
}
</style>
<h1><strong>DDC264 IP Core for SBA</strong></h1>
<hr />
<p><img src="image.png" alt=""/><br /></p>
<p><strong>Version</strong>: 1.1<br />
<strong>Date</strong>: 2025/10/21<br />
<strong>Author</strong>: Miguel A. Risco-Castillo<br /></p>
<p><strong>sba webpage</strong>: http://sba.accesus.com<br />
<strong>core webpage</strong>: https://github.com/mriscoc/SBA-Library/tree/master/DDC264<br /></p>
<p><strong>Description</strong>: Preliminary version of SBA Slave IP Core adapter for the DDC264.
The minimum data bus width is 16 bits.
The Register Select uses the four least significant bits of the address bus.<br /></p>
<ul>
<li><p>Escritura:
0000 : Control register<br />
bit(0) <- start to shift configuration word to DDC_DIN_CFG<br />
bit(1) <- set /reset DDC_CONV<br/>
0001 : Configuration Word<br /></p>
</li>
<li><p>Lectura:
0000 : Status register (Estado de la FSM)<br />
0001 : Read back configuration word<br /></p>
</li>
</ul>
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="Lazarus SynEdit Html Exporter">
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<title>Untitled</title>
</head>
<body text="black" bgcolor="#FFFFFF"><pre><code><font  size=3 face="Courier New"><font color="blue">entity </font><font color="#000000">DDC264 </font><font color="blue">is
  generic </font><font color="teal">(
    </font><font color="#000000">debug       </font><font color="teal">: </font><font color="#004080">positive </font><font color="teal">:=</font><font color="red">1</font><font color="teal">;
    </font><font color="#000000">infreq      </font><font color="teal">: </font><font color="#004080">positive </font><font color="teal">:= </font><font color="red">50E6         </font><font color="green">-- Frecuencia principal del CLK_I (50 MHz)
  </font><font color="teal">);
  </font><font color="blue">port </font><font color="teal">(
    </font><font color="green">-- PUERTOS DE LA INTERFAZ SBA (ESCLAVO)
    </font><font color="#000000">RST_I       </font><font color="teal">: </font><font color="blue">in  </font><font color="#004080">std_logic</font><font color="teal">;           </font><font color="green">-- Reset asíncrono del sistema FPGA
    </font><font color="#000000">CLK_I       </font><font color="teal">: </font><font color="blue">in  </font><font color="#004080">std_logic</font><font color="teal">;           </font><font color="green">-- Reloj principal del sistema FPGA (50 MHz)
    </font><font color="#000000">STB_I       </font><font color="teal">: </font><font color="blue">in  </font><font color="#004080">std_logic</font><font color="teal">;           </font><font color="green">-- Chip Select (Habilitación del esclavo)
    </font><font color="#000000">WE_I        </font><font color="teal">: </font><font color="blue">in  </font><font color="#004080">std_logic</font><font color="teal">;           </font><font color="green">-- Write Enable (Activo alto)
    </font><font color="#000000">ADR_I       </font><font color="teal">: </font><font color="blue">in  </font><font color="#004080">std_logic_vector</font><font color="teal">;    </font><font color="green">-- Dirección de entrada (del Maestro)
    </font><font color="#000000">DAT_I       </font><font color="teal">: </font><font color="blue">in  </font><font color="#004080">std_logic_vector</font><font color="teal">;    </font><font color="green">-- Datos de entrada (del Maestro)
    </font><font color="#000000">DAT_O       </font><font color="teal">: </font><font color="blue">out </font><font color="#004080">std_logic_vector</font><font color="teal">;    </font><font color="green">-- Datos de salida (hacia el Maestro)

    -- SEÑALES DE CONTROL DDC264
    </font><font color="#000000">DDC_CLK     </font><font color="teal">: </font><font color="blue">out </font><font color="#004080">std_logic</font><font color="teal">;           </font><font color="green">-- Reloj Maestro/Sistema
    </font><font color="#000000">DDC_CONV    </font><font color="teal">: </font><font color="blue">out </font><font color="#004080">std_logic</font><font color="teal">;           </font><font color="green">-- CONV DDC264 (Control de integración)
    </font><font color="#000000">DDC_DIN_CFG </font><font color="teal">: </font><font color="blue">out </font><font color="#004080">std_logic</font><font color="teal">;           </font><font color="green">-- Data de configuración serial
    </font><font color="#000000">DDC_CLK_CFG </font><font color="teal">: </font><font color="blue">out </font><font color="#004080">std_logic</font><font color="teal">;           </font><font color="green">-- Clock de configuración (Máx 20 MHz)
    </font><font color="#000000">DDC_RESET   </font><font color="teal">: </font><font color="blue">out </font><font color="#004080">std_logic            </font><font color="green">-- RESET DDC264 (Activo bajo)
  </font><font color="teal">);
</font><font color="blue">end </font><font color="#000000">DDC264</font><font color="teal">;
</font></font>
</code></pre>
</body>
</html>
