

================================================================
== Vivado HLS Report for 'Softmax_layer'
================================================================
* Date:           Thu Aug 24 04:13:36 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.578 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1053|     1053| 10.530 us | 10.530 us |  1053|  1053|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |       12|       12|         1|          -|          -|    12|    no    |
        |- l_exp_sum_i2_l_j4  |      874|      874|        17|          6|          1|   144|    yes   |
        |- l_update_i3_l_j5   |      162|      162|        20|          1|          1|   144|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 17
  * Pipeline-1: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 2
  Pipeline-0 : II = 6, D = 17, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
  Pipeline-1 : II = 1, D = 20, States = { 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 20 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 21 
21 --> 41 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 21 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%inp_sumRow = alloca [12 x float], align 16" [kernel.cpp:104]   --->   Operation 42 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:105]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%v45_0 = phi i4 [ 0, %0 ], [ %v45, %2 ]"   --->   Operation 44 'phi' 'v45_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.30ns)   --->   "%icmp_ln105 = icmp eq i4 %v45_0, -4" [kernel.cpp:105]   --->   Operation 45 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.73ns)   --->   "%v45 = add i4 %v45_0, 1" [kernel.cpp:105]   --->   Operation 47 'add' 'v45' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %.preheader1.preheader.preheader, label %2" [kernel.cpp:105]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i4 %v45_0 to i64" [kernel.cpp:106]   --->   Operation 49 'zext' 'zext_ln106' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr inbounds [12 x float]* %inp_sumRow, i64 0, i64 %zext_ln106" [kernel.cpp:106]   --->   Operation 50 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %inp_sumRow_addr, align 4" [kernel.cpp:106]   --->   Operation 51 'store' <Predicate = (!icmp_ln105)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:105]   --->   Operation 52 'br' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.76ns)   --->   "br label %.preheader1.preheader" [kernel.cpp:108]   --->   Operation 53 'br' <Predicate = (icmp_ln105)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.75>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ %add_ln108, %l_j4 ], [ 0, %.preheader1.preheader.preheader ]" [kernel.cpp:108]   --->   Operation 54 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %select_ln111_1, %l_j4 ], [ 0, %.preheader1.preheader.preheader ]" [kernel.cpp:111]   --->   Operation 55 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%j4_0 = phi i4 [ %j4, %l_j4 ], [ 0, %.preheader1.preheader.preheader ]"   --->   Operation 56 'phi' 'j4_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.55ns)   --->   "%icmp_ln108 = icmp eq i8 %indvar_flatten, -112" [kernel.cpp:108]   --->   Operation 57 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.91ns)   --->   "%add_ln108 = add i8 %indvar_flatten, 1" [kernel.cpp:108]   --->   Operation 58 'add' 'add_ln108' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %.preheader.preheader.preheader, label %l_j4" [kernel.cpp:108]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.73ns)   --->   "%i2 = add i4 %i2_0, 1" [kernel.cpp:108]   --->   Operation 60 'add' 'i2' <Predicate = (!icmp_ln108)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.30ns)   --->   "%icmp_ln109 = icmp eq i4 %j4_0, -4" [kernel.cpp:109]   --->   Operation 61 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.02ns)   --->   "%select_ln111 = select i1 %icmp_ln109, i4 0, i4 %j4_0" [kernel.cpp:111]   --->   Operation 62 'select' 'select_ln111' <Predicate = (!icmp_ln108)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.02ns)   --->   "%select_ln111_1 = select i1 %icmp_ln109, i4 %i2, i4 %i2_0" [kernel.cpp:111]   --->   Operation 63 'select' 'select_ln111_1' <Predicate = (!icmp_ln108)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.95>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln111_1, i4 0)" [kernel.cpp:111]   --->   Operation 64 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i8 %tmp to i9" [kernel.cpp:111]   --->   Operation 65 'zext' 'zext_ln111_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln111_1, i2 0)" [kernel.cpp:111]   --->   Operation 66 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i6 %tmp_s to i9" [kernel.cpp:111]   --->   Operation 67 'zext' 'zext_ln111_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln111 = sub i9 %zext_ln111_1, %zext_ln111_2" [kernel.cpp:111]   --->   Operation 68 'sub' 'sub_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i4 %select_ln111 to i9" [kernel.cpp:111]   --->   Operation 69 'zext' 'zext_ln111_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln111 = add i9 %sub_ln111, %zext_ln111_3" [kernel.cpp:111]   --->   Operation 70 'add' 'add_ln111' <Predicate = (!icmp_ln108)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i9 %add_ln111 to i64" [kernel.cpp:111]   --->   Operation 71 'sext' 'sext_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%v42_addr = getelementptr [144 x float]* %v42, i64 0, i64 %sext_ln111" [kernel.cpp:111]   --->   Operation 72 'getelementptr' 'v42_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%v48 = load float* %v42_addr, align 4" [kernel.cpp:111]   --->   Operation 73 'load' 'v48' <Predicate = (!icmp_ln108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%v48 = load float* %v42_addr, align 4" [kernel.cpp:111]   --->   Operation 74 'load' 'v48' <Predicate = (!icmp_ln108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 6 <SV = 5> <Delay = 7.68>
ST_6 : Operation 75 [9/9] (7.68ns)   --->   "%v49 = call float @llvm.exp.f32(float %v48) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112]   --->   Operation 75 'fexp' 'v49' <Predicate = (!icmp_ln108)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.68>
ST_7 : Operation 76 [8/9] (7.68ns)   --->   "%v49 = call float @llvm.exp.f32(float %v48) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112]   --->   Operation 76 'fexp' 'v49' <Predicate = (!icmp_ln108)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.68>
ST_8 : Operation 77 [7/9] (7.68ns)   --->   "%v49 = call float @llvm.exp.f32(float %v48) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112]   --->   Operation 77 'fexp' 'v49' <Predicate = (!icmp_ln108)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (1.73ns)   --->   "%j4 = add i4 %select_ln111, 1" [kernel.cpp:109]   --->   Operation 78 'add' 'j4' <Predicate = (!icmp_ln108)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.68>
ST_9 : Operation 79 [6/9] (7.68ns)   --->   "%v49 = call float @llvm.exp.f32(float %v48) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112]   --->   Operation 79 'fexp' 'v49' <Predicate = (!icmp_ln108)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.68>
ST_10 : Operation 80 [5/9] (7.68ns)   --->   "%v49 = call float @llvm.exp.f32(float %v48) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112]   --->   Operation 80 'fexp' 'v49' <Predicate = (!icmp_ln108)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.68>
ST_11 : Operation 81 [4/9] (7.68ns)   --->   "%v49 = call float @llvm.exp.f32(float %v48) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112]   --->   Operation 81 'fexp' 'v49' <Predicate = (!icmp_ln108)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.68>
ST_12 : Operation 82 [3/9] (7.68ns)   --->   "%v49 = call float @llvm.exp.f32(float %v48) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112]   --->   Operation 82 'fexp' 'v49' <Predicate = (!icmp_ln108)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.68>
ST_13 : Operation 83 [2/9] (7.68ns)   --->   "%v49 = call float @llvm.exp.f32(float %v48) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112]   --->   Operation 83 'fexp' 'v49' <Predicate = (!icmp_ln108)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.68>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i4 %select_ln111_1 to i64" [kernel.cpp:111]   --->   Operation 84 'zext' 'zext_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 85 [1/9] (7.68ns)   --->   "%v49 = call float @llvm.exp.f32(float %v48) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112]   --->   Operation 85 'fexp' 'v49' <Predicate = (!icmp_ln108)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%inp_sumRow_addr_1 = getelementptr inbounds [12 x float]* %inp_sumRow, i64 0, i64 %zext_ln111" [kernel.cpp:115]   --->   Operation 86 'getelementptr' 'inp_sumRow_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 87 [2/2] (2.32ns)   --->   "%v51 = load float* %inp_sumRow_addr_1, align 4" [kernel.cpp:115]   --->   Operation 87 'load' 'v51' <Predicate = (!icmp_ln108)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 15 <SV = 14> <Delay = 9.57>
ST_15 : Operation 88 [1/1] (3.25ns)   --->   "store float %v49, float* %v42_addr, align 4" [kernel.cpp:113]   --->   Operation 88 'store' <Predicate = (!icmp_ln108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_15 : Operation 89 [1/2] (2.32ns)   --->   "%v51 = load float* %inp_sumRow_addr_1, align 4" [kernel.cpp:115]   --->   Operation 89 'load' 'v51' <Predicate = (!icmp_ln108)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_15 : Operation 90 [5/5] (7.25ns)   --->   "%v52 = fadd float %v51, %v49" [kernel.cpp:116]   --->   Operation 90 'fadd' 'v52' <Predicate = (!icmp_ln108)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 91 [4/5] (7.25ns)   --->   "%v52 = fadd float %v51, %v49" [kernel.cpp:116]   --->   Operation 91 'fadd' 'v52' <Predicate = (!icmp_ln108)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 92 [3/5] (7.25ns)   --->   "%v52 = fadd float %v51, %v49" [kernel.cpp:116]   --->   Operation 92 'fadd' 'v52' <Predicate = (!icmp_ln108)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 93 [2/5] (7.25ns)   --->   "%v52 = fadd float %v51, %v49" [kernel.cpp:116]   --->   Operation 93 'fadd' 'v52' <Predicate = (!icmp_ln108)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 9.57>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @l_exp_sum_i2_l_j4_st)"   --->   Operation 94 'specloopname' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%empty_332 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)"   --->   Operation 95 'speclooptripcount' 'empty_332' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str14) nounwind" [kernel.cpp:109]   --->   Operation 96 'specloopname' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str14)" [kernel.cpp:109]   --->   Operation 97 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:110]   --->   Operation 98 'specpipeline' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_19 : Operation 99 [1/5] (7.25ns)   --->   "%v52 = fadd float %v51, %v49" [kernel.cpp:116]   --->   Operation 99 'fadd' 'v52' <Predicate = (!icmp_ln108)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 100 [1/1] (2.32ns)   --->   "store float %v52, float* %inp_sumRow_addr_1, align 4" [kernel.cpp:117]   --->   Operation 100 'store' <Predicate = (!icmp_ln108)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%empty_333 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str14, i32 %tmp_5)" [kernel.cpp:118]   --->   Operation 101 'specregionend' 'empty_333' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader1.preheader"   --->   Operation 102 'br' <Predicate = (!icmp_ln108)> <Delay = 0.00>

State 20 <SV = 3> <Delay = 1.76>
ST_20 : Operation 103 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [kernel.cpp:120]   --->   Operation 103 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 4> <Delay = 4.06>
ST_21 : Operation 104 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i8 [ %add_ln120, %l_j5 ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:120]   --->   Operation 104 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 105 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %select_ln123_2, %l_j5 ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:123]   --->   Operation 105 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 106 [1/1] (0.00ns)   --->   "%j5_0 = phi i4 [ %j5, %l_j5 ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 106 'phi' 'j5_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 107 [1/1] (1.55ns)   --->   "%icmp_ln120 = icmp eq i8 %indvar_flatten14, -112" [kernel.cpp:120]   --->   Operation 107 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 108 [1/1] (1.91ns)   --->   "%add_ln120 = add i8 %indvar_flatten14, 1" [kernel.cpp:120]   --->   Operation 108 'add' 'add_ln120' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %3, label %l_j5" [kernel.cpp:120]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 110 [1/1] (1.73ns)   --->   "%i3 = add i4 %i3_0, 1" [kernel.cpp:120]   --->   Operation 110 'add' 'i3' <Predicate = (!icmp_ln120)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 111 [1/1] (1.30ns)   --->   "%icmp_ln121 = icmp eq i4 %j5_0, -4" [kernel.cpp:121]   --->   Operation 111 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln120)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 112 [1/1] (1.02ns)   --->   "%select_ln123 = select i1 %icmp_ln121, i4 0, i4 %j5_0" [kernel.cpp:123]   --->   Operation 112 'select' 'select_ln123' <Predicate = (!icmp_ln120)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 113 [1/1] (1.02ns)   --->   "%select_ln123_2 = select i1 %icmp_ln121, i4 %i3, i4 %i3_0" [kernel.cpp:123]   --->   Operation 113 'select' 'select_ln123_2' <Predicate = (!icmp_ln120)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 114 [1/1] (1.73ns)   --->   "%j5 = add i4 %select_ln123, 1" [kernel.cpp:121]   --->   Operation 114 'add' 'j5' <Predicate = (!icmp_ln120)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 5> <Delay = 6.95>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln123_2, i4 0)" [kernel.cpp:123]   --->   Operation 115 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i8 %tmp_27 to i9" [kernel.cpp:123]   --->   Operation 116 'zext' 'zext_ln123_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_28 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln123_2, i2 0)" [kernel.cpp:123]   --->   Operation 117 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln123_2 = zext i6 %tmp_28 to i9" [kernel.cpp:123]   --->   Operation 118 'zext' 'zext_ln123_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln123 = sub i9 %zext_ln123_1, %zext_ln123_2" [kernel.cpp:123]   --->   Operation 119 'sub' 'sub_ln123' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln123_3 = zext i4 %select_ln123 to i9" [kernel.cpp:123]   --->   Operation 120 'zext' 'zext_ln123_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln123 = add i9 %zext_ln123_3, %sub_ln123" [kernel.cpp:123]   --->   Operation 121 'add' 'add_ln123' <Predicate = (!icmp_ln120)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln123_4 = zext i9 %add_ln123 to i64" [kernel.cpp:123]   --->   Operation 122 'zext' 'zext_ln123_4' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%v42_addr_1 = getelementptr [144 x float]* %v42, i64 0, i64 %zext_ln123_4" [kernel.cpp:123]   --->   Operation 123 'getelementptr' 'v42_addr_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_22 : Operation 124 [2/2] (3.25ns)   --->   "%v55 = load float* %v42_addr_1, align 4" [kernel.cpp:123]   --->   Operation 124 'load' 'v55' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 23 <SV = 6> <Delay = 3.25>
ST_23 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i4 %select_ln123_2 to i64" [kernel.cpp:123]   --->   Operation 125 'zext' 'zext_ln123' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_23 : Operation 126 [1/1] (0.00ns)   --->   "%inp_sumRow_addr_2 = getelementptr [12 x float]* %inp_sumRow, i64 0, i64 %zext_ln123" [kernel.cpp:124]   --->   Operation 126 'getelementptr' 'inp_sumRow_addr_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_23 : Operation 127 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load float* %inp_sumRow_addr_2, align 4" [kernel.cpp:123]   --->   Operation 127 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_23 : Operation 128 [1/2] (3.25ns)   --->   "%v55 = load float* %v42_addr_1, align 4" [kernel.cpp:123]   --->   Operation 128 'load' 'v55' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 24 <SV = 7> <Delay = 8.39>
ST_24 : Operation 129 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load float* %inp_sumRow_addr_2, align 4" [kernel.cpp:123]   --->   Operation 129 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_24 : Operation 130 [16/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 130 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 8> <Delay = 6.07>
ST_25 : Operation 131 [15/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 131 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 9> <Delay = 6.07>
ST_26 : Operation 132 [14/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 132 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 6.07>
ST_27 : Operation 133 [13/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 133 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 11> <Delay = 6.07>
ST_28 : Operation 134 [12/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 134 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 12> <Delay = 6.07>
ST_29 : Operation 135 [11/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 135 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 13> <Delay = 6.07>
ST_30 : Operation 136 [10/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 136 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 6.07>
ST_31 : Operation 137 [9/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 137 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 6.07>
ST_32 : Operation 138 [8/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 138 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 6.07>
ST_33 : Operation 139 [7/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 139 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 17> <Delay = 6.07>
ST_34 : Operation 140 [6/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 140 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 18> <Delay = 6.07>
ST_35 : Operation 141 [5/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 141 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 19> <Delay = 6.07>
ST_36 : Operation 142 [4/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 142 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 20> <Delay = 6.07>
ST_37 : Operation 143 [3/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 143 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 21> <Delay = 6.07>
ST_38 : Operation 144 [2/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 144 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 22> <Delay = 6.07>
ST_39 : Operation 145 [1/16] (6.07ns)   --->   "%v57 = fdiv float %v55, %inp_sumRow_load" [kernel.cpp:125]   --->   Operation 145 'fdiv' 'v57' <Predicate = (!icmp_ln120)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 23> <Delay = 3.25>
ST_40 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @l_update_i3_l_j5_str)"   --->   Operation 146 'specloopname' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_40 : Operation 147 [1/1] (0.00ns)   --->   "%empty_334 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)"   --->   Operation 147 'speclooptripcount' 'empty_334' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_40 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str16) nounwind" [kernel.cpp:121]   --->   Operation 148 'specloopname' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_40 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str16)" [kernel.cpp:121]   --->   Operation 149 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_40 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:122]   --->   Operation 150 'specpipeline' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_40 : Operation 151 [1/1] (0.00ns)   --->   "%v43_addr = getelementptr [144 x float]* %v43, i64 0, i64 %zext_ln123_4" [kernel.cpp:126]   --->   Operation 151 'getelementptr' 'v43_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_40 : Operation 152 [1/1] (3.25ns)   --->   "store float %v57, float* %v43_addr, align 4" [kernel.cpp:126]   --->   Operation 152 'store' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_40 : Operation 153 [1/1] (0.00ns)   --->   "%empty_335 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str16, i32 %tmp_6)" [kernel.cpp:127]   --->   Operation 153 'specregionend' 'empty_335' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_40 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 154 'br' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 41 <SV = 5> <Delay = 0.00>
ST_41 : Operation 155 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:129]   --->   Operation 155 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v45') with incoming values : ('v45', kernel.cpp:105) [6]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v45') with incoming values : ('v45', kernel.cpp:105) [6]  (0 ns)
	'getelementptr' operation ('inp_sumRow_addr', kernel.cpp:106) [13]  (0 ns)
	'store' operation ('store_ln106', kernel.cpp:106) of constant 0 on array 'inp_sumRow', kernel.cpp:104 [14]  (2.32 ns)

 <State 3>: 2.76ns
The critical path consists of the following:
	'phi' operation ('i2_0', kernel.cpp:111) with incoming values : ('select_ln111_1', kernel.cpp:111) [20]  (0 ns)
	'add' operation ('i2', kernel.cpp:108) [26]  (1.74 ns)
	'select' operation ('select_ln111_1', kernel.cpp:111) [31]  (1.02 ns)

 <State 4>: 6.95ns
The critical path consists of the following:
	'sub' operation ('sub_ln111', kernel.cpp:111) [37]  (0 ns)
	'add' operation ('add_ln111', kernel.cpp:111) [42]  (3.7 ns)
	'getelementptr' operation ('v42_addr', kernel.cpp:111) [44]  (0 ns)
	'load' operation ('v48', kernel.cpp:111) on array 'v42' [45]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('v48', kernel.cpp:111) on array 'v42' [45]  (3.25 ns)

 <State 6>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v49', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112) [46]  (7.68 ns)

 <State 7>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v49', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112) [46]  (7.68 ns)

 <State 8>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v49', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112) [46]  (7.68 ns)

 <State 9>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v49', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112) [46]  (7.68 ns)

 <State 10>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v49', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112) [46]  (7.68 ns)

 <State 11>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v49', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112) [46]  (7.68 ns)

 <State 12>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v49', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112) [46]  (7.68 ns)

 <State 13>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v49', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112) [46]  (7.68 ns)

 <State 14>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v49', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:112) [46]  (7.68 ns)

 <State 15>: 9.58ns
The critical path consists of the following:
	'load' operation ('v51', kernel.cpp:115) on array 'inp_sumRow', kernel.cpp:104 [49]  (2.32 ns)
	'fadd' operation ('v52', kernel.cpp:116) [50]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v52', kernel.cpp:116) [50]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v52', kernel.cpp:116) [50]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v52', kernel.cpp:116) [50]  (7.26 ns)

 <State 19>: 9.58ns
The critical path consists of the following:
	'fadd' operation ('v52', kernel.cpp:116) [50]  (7.26 ns)
	'store' operation ('store_ln117', kernel.cpp:117) of variable 'v52', kernel.cpp:116 on array 'inp_sumRow', kernel.cpp:104 [51]  (2.32 ns)

 <State 20>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten14', kernel.cpp:120) with incoming values : ('add_ln120', kernel.cpp:120) [58]  (1.77 ns)

 <State 21>: 4.06ns
The critical path consists of the following:
	'phi' operation ('j5') with incoming values : ('j5', kernel.cpp:121) [60]  (0 ns)
	'icmp' operation ('icmp_ln121', kernel.cpp:121) [68]  (1.3 ns)
	'select' operation ('select_ln123', kernel.cpp:123) [69]  (1.02 ns)
	'add' operation ('j5', kernel.cpp:121) [91]  (1.74 ns)

 <State 22>: 6.95ns
The critical path consists of the following:
	'sub' operation ('sub_ln123', kernel.cpp:123) [76]  (0 ns)
	'add' operation ('add_ln123', kernel.cpp:123) [83]  (3.7 ns)
	'getelementptr' operation ('v42_addr_1', kernel.cpp:123) [85]  (0 ns)
	'load' operation ('v55', kernel.cpp:123) on array 'v42' [87]  (3.25 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'load' operation ('v55', kernel.cpp:123) on array 'v42' [87]  (3.25 ns)

 <State 24>: 8.4ns
The critical path consists of the following:
	'load' operation ('inp_sumRow_load', kernel.cpp:123) on array 'inp_sumRow', kernel.cpp:104 [78]  (2.32 ns)
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 36>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 37>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 38>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 39>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v57', kernel.cpp:125) [88]  (6.08 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v43_addr', kernel.cpp:126) [86]  (0 ns)
	'store' operation ('store_ln126', kernel.cpp:126) of variable 'v57', kernel.cpp:125 on array 'v43' [89]  (3.25 ns)

 <State 41>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
