// Seed: 3692586346
module module_0;
  genvar id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3  = "";
  assign id_13 = 1'b0;
  id_15 :
  assert property (@(negedge id_1) id_15) begin : LABEL_0
    if (~1 < id_15)
      assert (1) id_4 <= 1;
      else id_4 <= 1;
  end
  wire id_16;
  module_0 modCall_1 ();
endmodule
