INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/RISC-V/PebPeb/Single-Cycle-RV32I/source/Single_Cycle_RV32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_RV32I
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/RISC-V/PebPeb/Single-Cycle-RV32I/source/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/RISC-V/PebPeb/Single-Cycle-RV32I/source/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/RISC-V/PebPeb/Single-Cycle-RV32I/source/alu32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/RISC-V/PebPeb/Single-Cycle-RV32I/source/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/RISC-V/PebPeb/Single-Cycle-RV32I/source/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/RISC-V/PebPeb/Single-Cycle-RV32I/source/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/RISC-V/PebPeb/Single-Cycle-RV32I/source/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/RISC-V/PebPeb/Single-Cycle-RV32I/source/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/RISC-V/PebPeb/Single-Cycle-RV32I/source/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/RISC-V/PebPeb/Single-Cycle-RV32I/source/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/RISC-V/PebPeb/Single-Cycle-RV32I/source/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/RISC-V/PebPeb/Single-Cycle-RV32I/source/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/RISC-V/PebPeb/Single-Cycle-RV32I/sims/top/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/single-cycle-RV32I/single-cycle-RV32I.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
