****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-transition_time
	-capacitance
	-sort_by slack
Design : s386
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:06 2023
****************************************


  Startpoint: DFF_2/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_0/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                       Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                  0.10       0.00       0.00
  clock network delay (ideal)                                0.40       0.40
  DFF_2/q_reg/CLK (DFFX1_RVT)                     0.10       0.00       0.40 r
  DFF_2/q_reg/Q (DFFX1_RVT)                       0.04       0.19       0.59 f
  DFF_2/q (net)                  6     2.75 
  U127/A (INVX0_RVT)                              0.04       0.60       1.18 f
  U127/Y (INVX0_RVT)                              0.05       0.05       1.23 r
  n161 (net)                     6     2.84 
  U111/A2 (NAND3X2_RVT)                           0.05       0.62       1.85 r
  U111/Y (NAND3X2_RVT)                            0.02       0.10       1.94 f
  n92 (net)                      2     1.05 
  U112/A (INVX0_RVT)                              0.02       0.06       2.00 f
  U112/Y (INVX0_RVT)                              0.03       0.03       2.03 r
  n145 (net)                     3     1.48 
  U78/A1 (AND3X1_RVT)                             0.03       0.13       2.16 r
  U78/Y (AND3X1_RVT)                              0.03       0.06       2.23 r
  n65 (net)                      2     0.95 
  U74/A (NBUFFX2_RVT)                             0.03       0.05       2.28 r
  U74/Y (NBUFFX2_RVT)                             0.02       0.05       2.33 r
  n61 (net)                      2     1.02 
  U167/A1 (NAND3X0_RVT)                           0.02       0.06       2.38 r
  U167/Y (NAND3X0_RVT)                            0.04       0.04       2.42 f
  n128 (net)                     1     0.40 
  U168/A2 (NAND2X0_RVT)                           0.04       0.01       2.43 f
  U168/Y (NAND2X0_RVT)                            0.04       0.04       2.47 r
  Lv13_D_5 (net)                 1     0.51 
  DFF_0/q_reg/D (DFFX1_RVT)                       0.04       0.01       2.49 r
  data arrival time                                                     2.49

  clock ideal_clock1 (rise edge)                  0.10       2.00       2.00
  clock network delay (ideal)                                0.40       2.40
  clock reconvergence pessimism                              0.00       2.40
  clock uncertainty                                         -0.05       2.35
  DFF_0/q_reg/CLK (DFFX1_RVT)                                           2.35 r
  library setup time                                        -0.05       2.30
  data required time                                                    2.30
  -----------------------------------------------------------------------------
  data required time                                                    2.30
  data arrival time                                                    -2.49
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                     -0.19


1
