// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_mux_42_bkb.h"
#include "matmul_hw_mul_32scud.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 69
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > a_3_Addr_A;
    sc_out< sc_logic > a_3_EN_A;
    sc_out< sc_lv<4> > a_3_WEN_A;
    sc_out< sc_lv<32> > a_3_Din_A;
    sc_in< sc_lv<32> > a_3_Dout_A;
    sc_out< sc_logic > a_3_Clk_A;
    sc_out< sc_logic > a_3_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > b_2_Addr_A;
    sc_out< sc_logic > b_2_EN_A;
    sc_out< sc_lv<4> > b_2_WEN_A;
    sc_out< sc_lv<32> > b_2_Din_A;
    sc_in< sc_lv<32> > b_2_Dout_A;
    sc_out< sc_logic > b_2_Clk_A;
    sc_out< sc_logic > b_2_Rst_A;
    sc_out< sc_lv<32> > b_3_Addr_A;
    sc_out< sc_logic > b_3_EN_A;
    sc_out< sc_lv<4> > b_3_WEN_A;
    sc_out< sc_lv<32> > b_3_Din_A;
    sc_in< sc_lv<32> > b_3_Dout_A;
    sc_out< sc_logic > b_3_Clk_A;
    sc_out< sc_logic > b_3_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_mux_42_bkb<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_bkb_U1;
    matmul_hw_mux_42_bkb<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_bkb_U2;
    matmul_hw_mux_42_bkb<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_bkb_U3;
    matmul_hw_mux_42_bkb<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_bkb_U4;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U5;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U6;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U7;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U8;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > indvar_flatten_reg_270;
    sc_signal< sc_lv<3> > i_reg_281;
    sc_signal< sc_lv<3> > j_reg_292;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_303_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1229;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1229;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1229;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1229;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1229;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1229;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1229;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1229;
    sc_signal< sc_lv<5> > indvar_flatten_next_fu_309_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > j_mid2_fu_327_p3;
    sc_signal< sc_lv<3> > j_mid2_reg_1238;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter1_j_mid2_reg_1238;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter2_j_mid2_reg_1238;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter3_j_mid2_reg_1238;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter4_j_mid2_reg_1238;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter5_j_mid2_reg_1238;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter6_j_mid2_reg_1238;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter7_j_mid2_reg_1238;
    sc_signal< sc_lv<1> > tmp_mid2_fu_347_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1244;
    sc_signal< sc_lv<3> > tmp_1_mid2_v_fu_355_p3;
    sc_signal< sc_lv<3> > tmp_1_mid2_v_reg_1264;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter1_tmp_1_mid2_v_reg_1264;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter2_tmp_1_mid2_v_reg_1264;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter3_tmp_1_mid2_v_reg_1264;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter4_tmp_1_mid2_v_reg_1264;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter5_tmp_1_mid2_v_reg_1264;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter6_tmp_1_mid2_v_reg_1264;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter7_tmp_1_mid2_v_reg_1264;
    sc_signal< sc_lv<2> > tmp_fu_379_p1;
    sc_signal< sc_lv<2> > tmp_reg_1295;
    sc_signal< sc_lv<3> > j_1_fu_383_p2;
    sc_signal< sc_lv<32> > a_row_3_1_fu_454_p3;
    sc_signal< sc_lv<32> > a_row_3_1_reg_1326;
    sc_signal< sc_lv<32> > a_row_2_1_fu_462_p3;
    sc_signal< sc_lv<32> > a_row_2_1_reg_1331;
    sc_signal< sc_lv<32> > a_row_1_1_fu_470_p3;
    sc_signal< sc_lv<32> > a_row_1_1_reg_1336;
    sc_signal< sc_lv<32> > a_row_0_1_fu_478_p3;
    sc_signal< sc_lv<32> > a_row_0_1_reg_1341;
    sc_signal< sc_lv<32> > tmp_4_fu_901_p6;
    sc_signal< sc_lv<32> > tmp_4_reg_1346;
    sc_signal< sc_lv<32> > tmp_5_fu_914_p6;
    sc_signal< sc_lv<32> > tmp_5_reg_1351;
    sc_signal< sc_lv<32> > tmp_7_fu_927_p6;
    sc_signal< sc_lv<32> > tmp_7_reg_1356;
    sc_signal< sc_lv<32> > tmp_8_fu_940_p6;
    sc_signal< sc_lv<32> > tmp_8_reg_1361;
    sc_signal< sc_lv<32> > grp_fu_1053_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1366;
    sc_signal< sc_lv<32> > grp_fu_1057_p2;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1371;
    sc_signal< sc_lv<32> > grp_fu_1061_p2;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1376;
    sc_signal< sc_lv<32> > grp_fu_1065_p2;
    sc_signal< sc_lv<32> > tmp_2_3_reg_1381;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<3> > i_phi_fu_285_p4;
    sc_signal< sc_lv<64> > tmp_1_mid2_fu_363_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_371_p1;
    sc_signal< sc_lv<64> > tmp_10_cast_fu_1089_p1;
    sc_signal< sc_lv<32> > a_row_0_2_fu_82;
    sc_signal< sc_lv<32> > a_row_1_2_fu_86;
    sc_signal< sc_lv<32> > a_row_2_2_fu_90;
    sc_signal< sc_lv<32> > a_row_3_2_fu_94;
    sc_signal< sc_lv<32> > b_copy_0_3_11_fu_98;
    sc_signal< sc_lv<32> > b_copy_0_3_18_fu_894_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_8_fu_102;
    sc_signal< sc_lv<32> > b_copy_0_3_17_fu_887_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_12_fu_106;
    sc_signal< sc_lv<32> > b_copy_0_3_16_fu_880_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_1_fu_110;
    sc_signal< sc_lv<32> > b_copy_0_3_3_fu_873_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_11_fu_114;
    sc_signal< sc_lv<32> > b_copy_1_3_18_fu_866_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_8_fu_118;
    sc_signal< sc_lv<32> > b_copy_1_3_17_fu_859_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_12_fu_122;
    sc_signal< sc_lv<32> > b_copy_1_3_16_fu_852_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_1_fu_126;
    sc_signal< sc_lv<32> > b_copy_1_3_3_fu_845_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_11_fu_130;
    sc_signal< sc_lv<32> > b_copy_2_3_18_fu_838_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_8_fu_134;
    sc_signal< sc_lv<32> > b_copy_2_3_17_fu_831_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_12_fu_138;
    sc_signal< sc_lv<32> > b_copy_2_3_16_fu_824_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_1_fu_142;
    sc_signal< sc_lv<32> > b_copy_2_3_3_fu_817_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_11_fu_146;
    sc_signal< sc_lv<32> > b_copy_3_3_18_fu_810_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_8_fu_150;
    sc_signal< sc_lv<32> > b_copy_3_3_17_fu_803_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_12_fu_154;
    sc_signal< sc_lv<32> > b_copy_3_3_16_fu_796_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_1_fu_158;
    sc_signal< sc_lv<32> > b_copy_3_3_3_fu_789_p3;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > a_3_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_2_Addr_A_orig;
    sc_signal< sc_lv<32> > b_3_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<1> > exitcond_fu_321_p2;
    sc_signal< sc_lv<3> > i_1_fu_315_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_335_p2;
    sc_signal< sc_lv<1> > tmp1_fu_341_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_449_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_486_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_499_p2;
    sc_signal< sc_lv<32> > b_copy_0_3_fu_491_p3;
    sc_signal< sc_lv<1> > sel_tmp4_fu_512_p2;
    sc_signal< sc_lv<32> > b_copy_0_3_4_fu_504_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_5_fu_525_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_6_fu_533_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_9_fu_549_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_fu_573_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_4_fu_581_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_5_fu_597_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_6_fu_605_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_9_fu_621_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_fu_645_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_4_fu_653_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_5_fu_669_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_6_fu_677_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_9_fu_693_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_fu_717_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_4_fu_725_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_5_fu_741_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_6_fu_749_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_9_fu_765_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_2_fu_733_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_7_fu_757_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_14_fu_773_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_15_fu_781_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_2_fu_661_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_7_fu_685_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_14_fu_701_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_15_fu_709_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_2_fu_589_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_7_fu_613_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_14_fu_629_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_15_fu_637_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_2_fu_517_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_7_fu_541_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_14_fu_557_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_15_fu_565_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_901_p1;
    sc_signal< sc_lv<32> > tmp_4_fu_901_p2;
    sc_signal< sc_lv<32> > tmp_4_fu_901_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_901_p4;
    sc_signal< sc_lv<32> > tmp_5_fu_914_p1;
    sc_signal< sc_lv<32> > tmp_5_fu_914_p2;
    sc_signal< sc_lv<32> > tmp_5_fu_914_p3;
    sc_signal< sc_lv<32> > tmp_5_fu_914_p4;
    sc_signal< sc_lv<32> > tmp_7_fu_927_p1;
    sc_signal< sc_lv<32> > tmp_7_fu_927_p2;
    sc_signal< sc_lv<32> > tmp_7_fu_927_p3;
    sc_signal< sc_lv<32> > tmp_7_fu_927_p4;
    sc_signal< sc_lv<32> > tmp_8_fu_940_p1;
    sc_signal< sc_lv<32> > tmp_8_fu_940_p2;
    sc_signal< sc_lv<32> > tmp_8_fu_940_p3;
    sc_signal< sc_lv<32> > tmp_8_fu_940_p4;
    sc_signal< sc_lv<5> > tmp_1_fu_1069_p3;
    sc_signal< sc_lv<6> > tmp_9_cast_fu_1076_p1;
    sc_signal< sc_lv<6> > tmp_6_cast_fu_1080_p1;
    sc_signal< sc_lv<6> > tmp_9_fu_1083_p2;
    sc_signal< sc_lv<32> > tmp9_fu_1094_p2;
    sc_signal< sc_lv<32> > tmp2_fu_1098_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state11;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_3_Addr_A();
    void thread_a_3_Addr_A_orig();
    void thread_a_3_Clk_A();
    void thread_a_3_Din_A();
    void thread_a_3_EN_A();
    void thread_a_3_Rst_A();
    void thread_a_3_WEN_A();
    void thread_a_row_0_1_fu_478_p3();
    void thread_a_row_1_1_fu_470_p3();
    void thread_a_row_2_1_fu_462_p3();
    void thread_a_row_3_1_fu_454_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_b_2_Addr_A();
    void thread_b_2_Addr_A_orig();
    void thread_b_2_Clk_A();
    void thread_b_2_Din_A();
    void thread_b_2_EN_A();
    void thread_b_2_Rst_A();
    void thread_b_2_WEN_A();
    void thread_b_3_Addr_A();
    void thread_b_3_Addr_A_orig();
    void thread_b_3_Clk_A();
    void thread_b_3_Din_A();
    void thread_b_3_EN_A();
    void thread_b_3_Rst_A();
    void thread_b_3_WEN_A();
    void thread_b_copy_0_3_14_fu_557_p3();
    void thread_b_copy_0_3_15_fu_565_p3();
    void thread_b_copy_0_3_16_fu_880_p3();
    void thread_b_copy_0_3_17_fu_887_p3();
    void thread_b_copy_0_3_18_fu_894_p3();
    void thread_b_copy_0_3_2_fu_517_p3();
    void thread_b_copy_0_3_3_fu_873_p3();
    void thread_b_copy_0_3_4_fu_504_p3();
    void thread_b_copy_0_3_5_fu_525_p3();
    void thread_b_copy_0_3_6_fu_533_p3();
    void thread_b_copy_0_3_7_fu_541_p3();
    void thread_b_copy_0_3_9_fu_549_p3();
    void thread_b_copy_0_3_fu_491_p3();
    void thread_b_copy_1_3_14_fu_629_p3();
    void thread_b_copy_1_3_15_fu_637_p3();
    void thread_b_copy_1_3_16_fu_852_p3();
    void thread_b_copy_1_3_17_fu_859_p3();
    void thread_b_copy_1_3_18_fu_866_p3();
    void thread_b_copy_1_3_2_fu_589_p3();
    void thread_b_copy_1_3_3_fu_845_p3();
    void thread_b_copy_1_3_4_fu_581_p3();
    void thread_b_copy_1_3_5_fu_597_p3();
    void thread_b_copy_1_3_6_fu_605_p3();
    void thread_b_copy_1_3_7_fu_613_p3();
    void thread_b_copy_1_3_9_fu_621_p3();
    void thread_b_copy_1_3_fu_573_p3();
    void thread_b_copy_2_3_14_fu_701_p3();
    void thread_b_copy_2_3_15_fu_709_p3();
    void thread_b_copy_2_3_16_fu_824_p3();
    void thread_b_copy_2_3_17_fu_831_p3();
    void thread_b_copy_2_3_18_fu_838_p3();
    void thread_b_copy_2_3_2_fu_661_p3();
    void thread_b_copy_2_3_3_fu_817_p3();
    void thread_b_copy_2_3_4_fu_653_p3();
    void thread_b_copy_2_3_5_fu_669_p3();
    void thread_b_copy_2_3_6_fu_677_p3();
    void thread_b_copy_2_3_7_fu_685_p3();
    void thread_b_copy_2_3_9_fu_693_p3();
    void thread_b_copy_2_3_fu_645_p3();
    void thread_b_copy_3_3_14_fu_773_p3();
    void thread_b_copy_3_3_15_fu_781_p3();
    void thread_b_copy_3_3_16_fu_796_p3();
    void thread_b_copy_3_3_17_fu_803_p3();
    void thread_b_copy_3_3_18_fu_810_p3();
    void thread_b_copy_3_3_2_fu_733_p3();
    void thread_b_copy_3_3_3_fu_789_p3();
    void thread_b_copy_3_3_4_fu_725_p3();
    void thread_b_copy_3_3_5_fu_741_p3();
    void thread_b_copy_3_3_6_fu_749_p3();
    void thread_b_copy_3_3_7_fu_757_p3();
    void thread_b_copy_3_3_9_fu_765_p3();
    void thread_b_copy_3_3_fu_717_p3();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_303_p2();
    void thread_exitcond_fu_321_p2();
    void thread_i_1_fu_315_p2();
    void thread_i_phi_fu_285_p4();
    void thread_indvar_flatten_next_fu_309_p2();
    void thread_j_1_fu_383_p2();
    void thread_j_mid2_fu_327_p3();
    void thread_sel_tmp2_fu_499_p2();
    void thread_sel_tmp4_fu_512_p2();
    void thread_sel_tmp_fu_486_p2();
    void thread_tmp1_fu_341_p2();
    void thread_tmp2_fu_1098_p2();
    void thread_tmp9_fu_1094_p2();
    void thread_tmp_10_cast_fu_1089_p1();
    void thread_tmp_1_fu_1069_p3();
    void thread_tmp_1_mid2_fu_363_p1();
    void thread_tmp_1_mid2_v_fu_355_p3();
    void thread_tmp_3_fu_449_p2();
    void thread_tmp_4_fu_901_p1();
    void thread_tmp_4_fu_901_p2();
    void thread_tmp_4_fu_901_p3();
    void thread_tmp_4_fu_901_p4();
    void thread_tmp_5_fu_914_p1();
    void thread_tmp_5_fu_914_p2();
    void thread_tmp_5_fu_914_p3();
    void thread_tmp_5_fu_914_p4();
    void thread_tmp_6_cast_fu_1080_p1();
    void thread_tmp_6_fu_371_p1();
    void thread_tmp_7_fu_927_p1();
    void thread_tmp_7_fu_927_p2();
    void thread_tmp_7_fu_927_p3();
    void thread_tmp_7_fu_927_p4();
    void thread_tmp_8_fu_940_p1();
    void thread_tmp_8_fu_940_p2();
    void thread_tmp_8_fu_940_p3();
    void thread_tmp_8_fu_940_p4();
    void thread_tmp_9_cast_fu_1076_p1();
    void thread_tmp_9_fu_1083_p2();
    void thread_tmp_fu_379_p1();
    void thread_tmp_mid1_fu_335_p2();
    void thread_tmp_mid2_fu_347_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
