// Seed: 928798991
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input wire id_2,
    input supply1 id_3
);
  assign id_1 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wire id_2,
    output supply1 id_3,
    input tri id_4,
    input tri id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input tri id_9,
    input wand id_10,
    output supply0 id_11,
    input wand id_12,
    input wor id_13,
    input wire id_14,
    input wire id_15,
    output tri0 id_16,
    output uwire id_17,
    output uwire id_18,
    input uwire id_19,
    input wor id_20
    , id_37,
    input wor id_21,
    input uwire id_22,
    output uwire id_23
    , id_38,
    input tri id_24,
    input wand id_25,
    inout wire id_26,
    input wor id_27,
    input supply0 id_28,
    input supply1 id_29,
    input wand id_30,
    input supply1 id_31,
    output supply0 id_32,
    input supply1 id_33,
    output tri id_34,
    output wor id_35
);
  always_latch id_38 <= 1'b0 == id_6;
  assign id_32 = id_22;
  initial
    #1
      if (1) begin
        if ("") $display(1'b0, id_37);
      end else if (id_24) begin
        id_34 = id_4 * "";
      end
  xnor (
      id_8,
      id_5,
      id_28,
      id_6,
      id_0,
      id_14,
      id_22,
      id_15,
      id_12,
      id_7,
      id_10,
      id_37,
      id_2,
      id_19,
      id_26,
      id_4,
      id_30,
      id_1,
      id_31,
      id_21,
      id_38,
      id_33,
      id_24,
      id_13,
      id_9,
      id_25,
      id_20,
      id_29,
      id_27
  );
  module_0(
      id_6, id_26, id_15, id_5
  );
endmodule
