
;; Function int hash_UNH(int*, int, long int, int) (_Z8hash_UNHPiili, funcdef_no=1063, decl_uid=23699, cgraph_uid=307)

*****starting processing of loop 4 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 16, 20
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 2 (0.095)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 2 (0.095)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 3 ( 0.14)


starting region dump


int hash_UNH(int*, int, long int, int)

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 151
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={2d,1u} r2={2d,1u} r4={2d,1u} r5={2d,1u} r6={1d,20u} r7={1d,21u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,19u} r17={19d,7u} r18={1d} r19={1d} r20={1d,20u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r87={1d,1u} r90={2d,2u} r91={2d,4u,1e} r96={1d,2u} r99={1d,2u} r104={2d,6u} r105={2d,6u} r107={2d,7u} r108={2d,2u} r109={3d,1u} r110={1d,1u} r114={1d,1u} r115={1d,2u} r116={1d,3u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u,1e} r128={1d,1u} r130={1d,2u} r131={1d} r133={1d,1u} 
;;    total ref usage 266{117d,147u,2e} in 73{72 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1
;;  reg->defs[] map:	17[0,1] 107[2,2] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u126(6){ }u127(7){ }u128(16){ }u129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 107
;; live  gen 	
;; live  kill	
;; rd  in  	(2) 17[1],107[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 143 142 147 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; live  out 	 107
;; rd  out 	(1) 107[2]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; lr  def 	 17 [flags] 107
;; live  in  	 107
;; live  gen 	 17 [flags] 107
;; live  kill	 17 [flags]
;; rd  in  	(1) 107[2]
;; rd  gen 	(2) 17[1],107[2]
;; rd  kill	(3) 17[0,1],107[2]
;;  UD chains for artificial uses at top

(note 170 136 137 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 137
;;      reg 107 { d2(bb 20 insn 138) }
(debug_insn 137 170 138 20 (var_location:DI index (reg/v:DI 107 [ index ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 138
;;      reg 107 { d2(bb 20 insn 138) }
;;      reg 116 { }
(insn 138 137 140 20 (parallel [
            (set (reg/v:DI 107 [ index ])
                (plus:DI (reg/v:DI 107 [ index ])
                    (reg/v:DI 116 [ m ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:158 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 140
;;      reg 107 { d2(bb 20 insn 138) }
(debug_insn 140 138 141 20 (var_location:DI index (reg/v:DI 107 [ index ])) -1
     (nil))
;;   UD chains for insn luid 3 uid 141
;;      reg 107 { d2(bb 20 insn 138) }
(insn 141 140 142 20 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:DI 107 [ index ])
            (const_int 0 [0]))) tiles.cpp:158 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 4 uid 142
;;      reg 17 { d1(bb 20 insn 141) }
(jump_insn 142 141 143 20 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 147)
            (pc))) tiles.cpp:158 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 147)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; live  out 	 107
;; rd  out 	(1) 107[2]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 4 ******
*****starting processing of loop 3 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 12, 13
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 2 (0.095)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 2 (0.095)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 3 ( 0.14)


starting region dump


int hash_UNH(int*, int, long int, int)

Dataflow summary:
def_info->table_size = 17, use_info->table_size = 151
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={2d,1u} r2={2d,1u} r4={2d,1u} r5={2d,1u} r6={1d,20u} r7={1d,21u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,19u} r17={19d,7u} r18={1d} r19={1d} r20={1d,20u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r87={1d,1u} r90={2d,2u} r91={2d,4u,1e} r96={1d,2u} r99={1d,2u} r104={2d,6u} r105={2d,6u} r107={2d,7u} r108={2d,2u} r109={3d,1u} r110={1d,1u} r114={1d,1u} r115={1d,2u} r116={1d,3u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u,1e} r128={1d,1u} r130={1d,2u} r131={1d} r133={1d,1u} 
;;    total ref usage 266{117d,147u,2e} in 73{72 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5
;;  reg->defs[] map:	17[0,5] 96[6,6] 99[7,7] 104[8,8] 105[9,9] 121[10,10] 122[11,11] 123[12,12] 124[13,13] 125[14,14] 126[15,15] 128[16,16] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u65(6){ }u66(7){ }u67(16){ }u68(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 117 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 117 133
;; lr  def 	 17 [flags] 96 99 104 105 121 122 123 124 125 126 128
;; live  in  	 104 105
;; live  gen 	 17 [flags] 96 99 104 105 121 122 123 124 125 126 128
;; live  kill	 17 [flags]
;; rd  in  	(2) 104[8],105[9]
;; rd  gen 	(12) 17[5],96[6],99[7],104[8],105[9],121[10],122[11],123[12],124[13],125[14],126[15],128[16]
;; rd  kill	(17) 17[0,1,2,3,4,5],96[6],99[7],104[8],105[9],121[10],122[11],123[12],124[13],125[14],126[15],128[16]
;;  UD chains for artificial uses at top

(code_label 119 168 93 12 9 "" [0 uses])
(note 93 119 94 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 94
;;      reg 104 { d8(bb 12 insn 110) }
(debug_insn 94 93 95 12 (var_location:DI sum (reg/v:DI 104 [ sum ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 95
;;      reg 105 { d9(bb 12 insn 112) }
(debug_insn 95 94 96 12 (var_location:SI i (reg/v:SI 105 [ i ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 96
;;      reg 105 { d9(bb 12 insn 112) }
(insn 96 95 97 12 (set (reg:DI 121 [ D.25967 ])
        (sign_extend:DI (reg/v:SI 105 [ i ]))) tiles.cpp:148 149 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 3 uid 97
;;      reg 114 { }
;;      reg 121 { d10(bb 12 insn 96) }
(insn 97 96 98 12 (set (reg:SI 122 [ *_29 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32])) tiles.cpp:148 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 121 [ D.25967 ])
        (nil)))
;;   UD chains for insn luid 4 uid 98
;;      reg 122 { d11(bb 12 insn 97) }
(insn 98 97 99 12 (set (reg/v:DI 96 [ index ])
        (sign_extend:DI (reg:SI 122 [ *_29 ]))) tiles.cpp:148 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 122 [ *_29 ])
        (nil)))
;;   UD chains for insn luid 5 uid 99
;;      reg 96 { d6(bb 12 insn 98) }
(debug_insn 99 98 100 12 (var_location:DI index (reg/v:DI 96 [ index ])) tiles.cpp:148 -1
     (nil))
;;   UD chains for insn luid 6 uid 100
;;      reg 105 { d9(bb 12 insn 112) }
;;      reg 117 { }
(insn 100 99 101 12 (parallel [
            (set (reg:SI 123 [ D.25966 ])
                (mult:SI (reg/v:SI 117 [ increment ])
                    (reg/v:SI 105 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:149 344 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 7 uid 101
;;      reg 123 { d12(bb 12 insn 100) }
(insn 101 100 102 12 (set (reg:DI 124 [ D.25969 ])
        (sign_extend:DI (reg:SI 123 [ D.25966 ]))) tiles.cpp:149 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 123 [ D.25966 ])
        (nil)))
;;   UD chains for insn luid 8 uid 102
;;      reg 96 { d6(bb 12 insn 98) }
;;      reg 124 { d13(bb 12 insn 101) }
(insn 102 101 105 12 (parallel [
            (set (reg/v:DI 99 [ index ])
                (plus:DI (reg:DI 124 [ D.25969 ])
                    (reg/v:DI 96 [ index ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:149 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 124 [ D.25969 ])
        (expr_list:REG_DEAD (reg/v:DI 96 [ index ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 9 uid 105
;;      reg 99 { d7(bb 12 insn 102) }
(debug_insn 105 102 106 12 (var_location:DI index (and:DI (reg/v:DI 99 [ index ])
        (const_int 2047 [0x7ff]))) -1
     (nil))
;;   UD chains for insn luid 10 uid 106
;;      reg 99 { d7(bb 12 insn 102) }
(insn 106 105 107 12 (parallel [
            (set (reg:DI 125 [ index ])
                (and:DI (reg/v:DI 99 [ index ])
                    (const_int 2047 [0x7ff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:151 392 {*anddi_1}
     (expr_list:REG_DEAD (reg/v:DI 99 [ index ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 11 uid 107
;;      reg 125 { d14(bb 12 insn 106) }
(insn 107 106 109 12 (set (reg:DI 126 [ index ])
        (sign_extend:DI (subreg:SI (reg:DI 125 [ index ]) 0))) tiles.cpp:155 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 125 [ index ])
        (nil)))
;;   UD chains for insn luid 12 uid 109
;;      reg 126 { d15(bb 12 insn 107) }
;;      reg 133 { }
;;   eq_note reg 126 { d15(bb 12 insn 107) }
(insn 109 107 110 12 (set (reg:DI 128 [ D.25969 ])
        (zero_extend:DI (mem/j:SI (plus:DI (mult:DI (reg:DI 126 [ index ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 133)) [0 rndseq S4 A32]))) tiles.cpp:155 139 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 126 [ index ])
        (expr_list:REG_EQUAL (zero_extend:DI (mem/j:SI (plus:DI (mult:DI (reg:DI 126 [ index ])
                            (const_int 4 [0x4]))
                        (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b82f1f7d5f0 rndseq>)) [0 rndseq S4 A32]))
            (nil))))
;;   UD chains for insn luid 13 uid 110
;;      reg 104 { d8(bb 12 insn 110) }
;;      reg 128 { d16(bb 12 insn 109) }
(insn 110 109 111 12 (parallel [
            (set (reg/v:DI 104 [ sum ])
                (plus:DI (reg/v:DI 104 [ sum ])
                    (reg:DI 128 [ D.25969 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:155 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 128 [ D.25969 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 14 uid 111
;;      reg 104 { d8(bb 12 insn 110) }
(debug_insn 111 110 112 12 (var_location:DI sum (reg/v:DI 104 [ sum ])) tiles.cpp:155 -1
     (nil))
;;   UD chains for insn luid 15 uid 112
;;      reg 105 { d9(bb 12 insn 112) }
(insn 112 111 114 12 (parallel [
            (set (reg/v:SI 105 [ i ])
                (plus:SI (reg/v:SI 105 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:146 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 16 uid 114
;;      reg 104 { d8(bb 12 insn 110) }
(debug_insn 114 112 115 12 (var_location:DI sum (reg/v:DI 104 [ sum ])) -1
     (nil))
;;   UD chains for insn luid 17 uid 115
;;      reg 105 { d9(bb 12 insn 112) }
(debug_insn 115 114 116 12 (var_location:SI i (reg/v:SI 105 [ i ])) -1
     (nil))
;;   UD chains for insn luid 18 uid 116
;;      reg 105 { d9(bb 12 insn 112) }
;;      reg 115 { }
(insn 116 115 117 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 115 [ num_ints ])
            (reg/v:SI 105 [ i ]))) tiles.cpp:146 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 19 uid 117
;;      reg 17 { d5(bb 12 insn 116) }
(jump_insn 117 116 118 12 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 122)
            (pc))) tiles.cpp:146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 122)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 117 133
;; live  out 	 104 105
;; rd  out 	(2) 104[8],105[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u95(6){ }u96(7){ }u97(16){ }u98(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 117 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 104 105
;; live  gen 	
;; live  kill	
;; rd  in  	(12) 17[5],96[6],99[7],104[8],105[9],121[10],122[11],123[12],124[13],125[14],126[15],128[16]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 118 117 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 117 133
;; live  out 	 104 105
;; rd  out 	(2) 104[8],105[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 3 ******
*****starting processing of loop 2 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 5, 6
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 2 (0.095)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 2 (0.095)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 3 ( 0.14)


starting region dump


int hash_UNH(int*, int, long int, int)

Dataflow summary:
def_info->table_size = 53, use_info->table_size = 151
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={2d,1u} r2={2d,1u} r4={2d,1u} r5={2d,1u} r6={1d,20u} r7={1d,21u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,19u} r17={19d,7u} r18={1d} r19={1d} r20={1d,20u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r87={1d,1u} r90={2d,2u} r91={2d,4u,1e} r96={1d,2u} r99={1d,2u} r104={2d,6u} r105={2d,6u} r107={2d,7u} r108={2d,2u} r109={3d,1u} r110={1d,1u} r114={1d,1u} r115={1d,2u} r116={1d,3u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u,1e} r128={1d,1u} r130={1d,2u} r131={1d} r133={1d,1u} 
;;    total ref usage 266{117d,147u,2e} in 73{72 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 4[3,3] 5[4,4] 8[5,5] 9[6,6] 10[7,7] 11[8,8] 12[9,9] 13[10,10] 14[11,11] 15[12,12] 17[13,17] 18[18,18] 19[19,19] 21[20,20] 22[21,21] 23[22,22] 24[23,23] 25[24,24] 26[25,25] 27[26,26] 28[27,27] 29[28,28] 30[29,29] 31[30,30] 32[31,31] 33[32,32] 34[33,33] 35[34,34] 36[35,35] 37[36,36] 38[37,37] 39[38,38] 40[39,39] 45[40,40] 46[41,41] 47[42,42] 48[43,43] 49[44,44] 50[45,45] 51[46,46] 52[47,47] 87[48,48] 90[49,49] 108[50,50] 119[51,51] 120[52,52] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 87 90 108 119 120
;; live  in  	 90 108
;; live  gen 	 0 [ax] 17 [flags] 87 90 108 119 120
;; live  kill	 17 [flags]
;; rd  in  	(2) 90[49],108[50]
;; rd  gen 	(7) 0[0],17[17],87[48],90[49],108[50],119[51],120[52]
;; rd  kill	(11) 0[0],17[13,14,15,16,17],87[48],90[49],108[50],119[51],120[52]
;;  UD chains for artificial uses at top

(code_label 68 34 53 5 4 "" [0 uses])
(note 53 68 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 54
(debug_insn 54 53 55 5 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 55
;;      reg 7 { }
(call_insn 55 54 56 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41]  <function_decl 0x2b82f1e2a500 rand>) [0 rand S1 A8])
            (const_int 0 [0]))) tiles.cpp:141 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
;;   UD chains for insn luid 2 uid 56
;;      reg 0 { d0(bb 5 insn 55) }
(insn 56 55 57 5 (set (reg:SI 87 [ D.25966 ])
        (reg:SI 0 ax)) tiles.cpp:141 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 3 uid 57
;;      reg 87 { d48(bb 5 insn 56) }
(insn 57 56 58 5 (set (reg:SI 119 [ D.25965 ])
        (zero_extend:SI (subreg:QI (reg:SI 87 [ D.25966 ]) 0))) tiles.cpp:141 145 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 87 [ D.25966 ])
        (nil)))
;;   UD chains for insn luid 4 uid 58
;;      reg 90 { d49(bb 5 insn 59) }
(insn 58 57 59 5 (parallel [
            (set (reg:SI 120 [ D.25965 ])
                (ashift:SI (reg:SI 90 [ D.25965 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:141 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 90 [ D.25965 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 59
;;      reg 119 { d51(bb 5 insn 57) }
;;      reg 120 { d52(bb 5 insn 58) }
(insn 59 58 60 5 (parallel [
            (set (reg:SI 90 [ D.25965 ])
                (ior:SI (reg:SI 119 [ D.25965 ])
                    (reg:SI 120 [ D.25965 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:141 412 {*iorsi_1}
     (expr_list:REG_DEAD (reg:SI 120 [ D.25965 ])
        (expr_list:REG_DEAD (reg:SI 119 [ D.25965 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 6 uid 60
;;      reg 90 { d49(bb 5 insn 59) }
;;      reg 91 { }
(insn 60 59 62 5 (set (mem:SI (reg:DI 91 [ ivtmp.78 ]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
        (reg:SI 90 [ D.25965 ])) tiles.cpp:141 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 62
(debug_insn 62 60 63 5 (var_location:SI i (debug_expr:SI D#1)) -1
     (nil))
;;   UD chains for insn luid 8 uid 63
;;      reg 108 { d50(bb 5 insn 63) }
(insn 63 62 64 5 (parallel [
            (set (reg:SI 108 [ D.25970 ])
                (plus:SI (reg:SI 108 [ D.25970 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 9 uid 64
;;      reg 108 { d50(bb 5 insn 63) }
(insn 64 63 65 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 108 [ D.25970 ])
            (const_int 0 [0]))) tiles.cpp:140 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 10 uid 65
;;      reg 17 { d17(bb 5 insn 64) }
(jump_insn 65 64 66 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) tiles.cpp:140 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil)))
 -> 71)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108
;; live  out 	 90 108
;; rd  out 	(2) 90[49],108[50]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 90 108
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 0[0],17[17],87[48],90[49],108[50],119[51],120[52]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 67
(debug_insn 67 66 71 6 (var_location:SI i (debug_expr:SI D#1)) -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108
;; live  out 	 90 108
;; rd  out 	(2) 90[49],108[50]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 2 ******
*****starting processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 4, 5, 6, 7, 8
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 9 ( 0.43)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 7 ( 0.33)
df_worklist_dataflow_doublequeue:n_basic_blocks 21 n_edges 27 count 8 ( 0.38)


starting region dump


int hash_UNH(int*, int, long int, int)

Dataflow summary:
def_info->table_size = 58, use_info->table_size = 151
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={2d,1u} r2={2d,1u} r4={2d,1u} r5={2d,1u} r6={1d,20u} r7={1d,21u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,19u} r17={19d,7u} r18={1d} r19={1d} r20={1d,20u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r87={1d,1u} r90={2d,2u} r91={2d,4u,1e} r96={1d,2u} r99={1d,2u} r104={2d,6u} r105={2d,6u} r107={2d,7u} r108={2d,2u} r109={3d,1u} r110={1d,1u} r114={1d,1u} r115={1d,2u} r116={1d,3u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u,1e} r128={1d,1u} r130={1d,2u} r131={1d} r133={1d,1u} 
;;    total ref usage 266{117d,147u,2e} in 73{72 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 4[3,3] 5[4,4] 8[5,5] 9[6,6] 10[7,7] 11[8,8] 12[9,9] 13[10,10] 14[11,11] 15[12,12] 17[13,19] 18[20,20] 19[21,21] 21[22,22] 22[23,23] 23[24,24] 24[25,25] 25[26,26] 26[27,27] 27[28,28] 28[29,29] 29[30,30] 30[31,31] 31[32,32] 32[33,33] 33[34,34] 34[35,35] 35[36,36] 36[37,37] 37[38,38] 38[39,39] 39[40,40] 40[41,41] 45[42,42] 46[43,43] 47[44,44] 48[45,45] 49[46,46] 50[47,47] 51[48,48] 52[49,49] 87[50,50] 90[51,52] 91[53,53] 108[54,55] 119[56,56] 120[57,57] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ }u15(7){ }u16(16){ }u17(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 90 108
;; live  in  	 91
;; live  gen 	 90 108
;; live  kill	
;; rd  in  	(1) 91[53]
;; rd  gen 	(2) 90[51],108[54]
;; rd  kill	(4) 90[51,52],108[54,55]
;;  UD chains for artificial uses at top

(code_label 79 46 47 4 6 "" [0 uses])
(note 47 79 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 48
(debug_insn 48 47 50 4 (var_location:SI k (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 50
;;      reg 91 { d53(bb 7 insn 75) }
(insn 50 48 52 4 (set (mem:SI (reg:DI 91 [ ivtmp.78 ]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
        (const_int 0 [0])) tiles.cpp:139 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 52
(debug_insn 52 50 33 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 3 uid 33
(insn 33 52 34 4 (set (reg:SI 108 [ D.25970 ])
        (const_int 4 [0x4])) tiles.cpp:139 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 34
(insn 34 33 68 4 (set (reg:SI 90 [ D.25965 ])
        (const_int 0 [0])) tiles.cpp:139 89 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110
;; live  out 	 90 91 108
;; rd  out 	(3) 90[51],91[53],108[54]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 87 90 108 119 120
;; live  in  	 90 91 108
;; live  gen 	 0 [ax] 17 [flags] 87 90 108 119 120
;; live  kill	 17 [flags]
;; rd  in  	(5) 90[51,52],91[53],108[54,55]
;; rd  gen 	(7) 0[0],17[17],87[50],90[52],108[55],119[56],120[57]
;; rd  kill	(15) 0[0],17[13,14,15,16,17,18,19],87[50],90[51,52],108[54,55],119[56],120[57]
;;  UD chains for artificial uses at top

(code_label 68 34 53 5 4 "" [0 uses])
(note 53 68 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 54
(debug_insn 54 53 55 5 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 55
;;      reg 7 { }
(call_insn 55 54 56 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41]  <function_decl 0x2b82f1e2a500 rand>) [0 rand S1 A8])
            (const_int 0 [0]))) tiles.cpp:141 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
;;   UD chains for insn luid 2 uid 56
;;      reg 0 { d0(bb 5 insn 55) }
(insn 56 55 57 5 (set (reg:SI 87 [ D.25966 ])
        (reg:SI 0 ax)) tiles.cpp:141 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 3 uid 57
;;      reg 87 { d50(bb 5 insn 56) }
(insn 57 56 58 5 (set (reg:SI 119 [ D.25965 ])
        (zero_extend:SI (subreg:QI (reg:SI 87 [ D.25966 ]) 0))) tiles.cpp:141 145 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 87 [ D.25966 ])
        (nil)))
;;   UD chains for insn luid 4 uid 58
;;      reg 90 { d52(bb 5 insn 59) d51(bb 4 insn 34) }
(insn 58 57 59 5 (parallel [
            (set (reg:SI 120 [ D.25965 ])
                (ashift:SI (reg:SI 90 [ D.25965 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:141 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 90 [ D.25965 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 59
;;      reg 119 { d56(bb 5 insn 57) }
;;      reg 120 { d57(bb 5 insn 58) }
(insn 59 58 60 5 (parallel [
            (set (reg:SI 90 [ D.25965 ])
                (ior:SI (reg:SI 119 [ D.25965 ])
                    (reg:SI 120 [ D.25965 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:141 412 {*iorsi_1}
     (expr_list:REG_DEAD (reg:SI 120 [ D.25965 ])
        (expr_list:REG_DEAD (reg:SI 119 [ D.25965 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 6 uid 60
;;      reg 90 { d52(bb 5 insn 59) }
;;      reg 91 { d53(bb 7 insn 75) }
(insn 60 59 62 5 (set (mem:SI (reg:DI 91 [ ivtmp.78 ]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
        (reg:SI 90 [ D.25965 ])) tiles.cpp:141 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 62
(debug_insn 62 60 63 5 (var_location:SI i (debug_expr:SI D#1)) -1
     (nil))
;;   UD chains for insn luid 8 uid 63
;;      reg 108 { d55(bb 5 insn 63) d54(bb 4 insn 33) }
(insn 63 62 64 5 (parallel [
            (set (reg:SI 108 [ D.25970 ])
                (plus:SI (reg:SI 108 [ D.25970 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 9 uid 64
;;      reg 108 { d55(bb 5 insn 63) }
(insn 64 63 65 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 108 [ D.25970 ])
            (const_int 0 [0]))) tiles.cpp:140 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 10 uid 65
;;      reg 17 { d17(bb 5 insn 64) }
(jump_insn 65 64 66 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) tiles.cpp:140 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil)))
 -> 71)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110
;; live  out 	 90 91 108
;; rd  out 	(3) 90[52],91[53],108[55]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 90 91 108
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 0[0],17[17],87[50],90[52],91[53],108[55],119[56],120[57]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 67
(debug_insn 67 66 71 6 (var_location:SI i (debug_expr:SI D#1)) -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110
;; live  out 	 90 91 108
;; rd  out 	(3) 90[52],91[53],108[55]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110
;; lr  def 	 17 [flags] 91
;; live  in  	 91
;; live  gen 	 17 [flags] 91
;; live  kill	 17 [flags]
;; rd  in  	(3) 90[52],91[53],108[55]
;; rd  gen 	(2) 17[19],91[53]
;; rd  kill	(8) 17[13,14,15,16,17,18,19],91[53]
;;  UD chains for artificial uses at top

(code_label 71 67 72 7 3 "" [1 uses])
(note 72 71 74 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 74
(debug_insn 74 72 75 7 (var_location:SI k (debug_expr:SI D#2)) -1
     (nil))
;;   UD chains for insn luid 1 uid 75
;;      reg 91 { d53(bb 7 insn 75) }
(insn 75 74 76 7 (parallel [
            (set (reg:DI 91 [ ivtmp.78 ])
                (plus:DI (reg:DI 91 [ ivtmp.78 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 76
;;      reg 91 { d53(bb 7 insn 75) }
;;      reg 110 { }
;;   eq_note reg 91 { d53(bb 7 insn 75) }
(insn 76 75 77 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 91 [ ivtmp.78 ])
            (reg/f:DI 110 [ D.25971 ]))) tiles.cpp:138 8 {*cmpdi_1}
     (expr_list:REG_EQUAL (compare:CCZ (reg:DI 91 [ ivtmp.78 ])
            (const:DI (plus:DI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b82f1f7d5f0 rndseq>)
                    (const_int 8192 [0x2000]))))
        (nil)))
;;   UD chains for insn luid 3 uid 77
;;      reg 17 { d19(bb 7 insn 76) }
(jump_insn 77 76 78 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) tiles.cpp:138 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 101 [0x65])
            (nil)))
 -> 82)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110
;; live  out 	 91
;; rd  out 	(1) 91[53]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u47(6){ }u48(7){ }u49(16){ }u50(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 91
;; live  gen 	
;; live  kill	
;; rd  in  	(2) 17[19],91[53]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 78 77 82 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110
;; live  out 	 91
;; rd  out 	(1) 91[53]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 1 ******
Set in insn 33 is invariant (0), cost 4, depends on 
Set in insn 34 is invariant (1), cost 4, depends on 
starting the processing of deferred insns
ending the processing of deferred insns


int hash_UNH(int*, int, long int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={2d,1u} r2={2d,1u} r4={2d,1u} r5={2d,1u} r6={1d,20u} r7={1d,21u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,19u} r17={19d,7u} r18={1d} r19={1d} r20={1d,20u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r87={1d,1u} r90={2d,2u} r91={2d,4u,1e} r96={1d,2u} r99={1d,2u} r104={2d,6u} r105={2d,6u} r107={2d,7u} r108={2d,2u} r109={3d,1u} r110={1d,1u} r114={1d,1u} r115={1d,2u} r116={1d,3u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u,1e} r128={1d,1u} r130={1d,2u} r131={1d} r133={1d,1u} 
;;    total ref usage 266{117d,147u,2e} in 73{72 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 40, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 114 115 116 117
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 114 115 116 117
;; live  kill	
(note 38 0 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 28 38 29 2 (set (reg/v/f:DI 114 [ ints ])
        (reg:DI 5 di [ ints ])) tiles.cpp:129 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ ints ])
        (nil)))
(insn 29 28 30 2 (set (reg/v:SI 115 [ num_ints ])
        (reg:SI 4 si [ num_ints ])) tiles.cpp:129 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_ints ])
        (nil)))
(insn 30 29 31 2 (set (reg/v:DI 116 [ m ])
        (reg:DI 1 dx [ m ])) tiles.cpp:129 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ m ])
        (nil)))
(insn 31 30 32 2 (set (reg/v:SI 117 [ increment ])
        (reg:SI 2 cx [ increment ])) tiles.cpp:129 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ increment ])
        (nil)))
(note 32 31 40 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 40 32 41 2 (var_location:DI sum (const_int 0 [0])) tiles.cpp:134 -1
     (nil))
(insn 41 40 42 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE10first_call") [flags 0x2]  <var_decl 0x2b82f1f7d688 first_call>) [0 first_call+0 S4 A128])
            (const_int 0 [0]))) tiles.cpp:137 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 42 41 43 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) tiles.cpp:137 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 85)
;;  succ:       3 [50.0%]  (FALLTHRU)
;;              10 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117

;; basic block 3, loop depth 0, count 0, freq 20, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(6){ }u10(7){ }u11(16){ }u12(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 91 110
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; live  gen 	 91 110
;; live  kill	
(note 43 42 169 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 169 43 46 3 (set (reg:DI 91 [ ivtmp.78 ])
        (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b82f1f7d5f0 rndseq>)) 87 {*movdi_internal_rex64}
     (nil))
(insn 46 169 79 3 (set (reg/f:DI 110 [ D.25971 ])
        (const:DI (plus:DI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b82f1f7d5f0 rndseq>)
                (const_int 8192 [0x2000])))) 87 {*movdi_internal_rex64}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110 114 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110 114 115 116 117

;; basic block 4, loop depth 1, count 0, freq 2000, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU,DFS_BACK)
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ }u15(7){ }u16(16){ }u17(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 90 108
;; live  in  	 91
;; live  gen 	 90 108
;; live  kill	
(code_label 79 46 47 4 6 "" [0 uses])
(note 47 79 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 50 4 (var_location:SI k (clobber (const_int 0 [0]))) -1
     (nil))
(insn 50 48 52 4 (set (mem:SI (reg:DI 91 [ ivtmp.78 ]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
        (const_int 0 [0])) tiles.cpp:139 89 {*movsi_internal}
     (nil))
(debug_insn 52 50 33 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 33 52 34 4 (set (reg:SI 108 [ D.25970 ])
        (const_int 4 [0x4])) tiles.cpp:139 89 {*movsi_internal}
     (nil))
(insn 34 33 68 4 (set (reg:SI 90 [ D.25965 ])
        (const_int 0 [0])) tiles.cpp:139 89 {*movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110
;; live  out 	 90 91 108

;; basic block 5, loop depth 2, count 0, freq 8000, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU,DFS_BACK)
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 87 90 108 119 120
;; live  in  	 90 91 108
;; live  gen 	 0 [ax] 17 [flags] 87 90 108 119 120
;; live  kill	 17 [flags]
(code_label 68 34 53 5 4 "" [0 uses])
(note 53 68 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 5 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(call_insn 55 54 56 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41]  <function_decl 0x2b82f1e2a500 rand>) [0 rand S1 A8])
            (const_int 0 [0]))) tiles.cpp:141 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 56 55 57 5 (set (reg:SI 87 [ D.25966 ])
        (reg:SI 0 ax)) tiles.cpp:141 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 57 56 58 5 (set (reg:SI 119 [ D.25965 ])
        (zero_extend:SI (subreg:QI (reg:SI 87 [ D.25966 ]) 0))) tiles.cpp:141 145 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:SI 87 [ D.25966 ])
        (nil)))
(insn 58 57 59 5 (parallel [
            (set (reg:SI 120 [ D.25965 ])
                (ashift:SI (reg:SI 90 [ D.25965 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:141 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 90 [ D.25965 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 59 58 60 5 (parallel [
            (set (reg:SI 90 [ D.25965 ])
                (ior:SI (reg:SI 119 [ D.25965 ])
                    (reg:SI 120 [ D.25965 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:141 412 {*iorsi_1}
     (expr_list:REG_DEAD (reg:SI 120 [ D.25965 ])
        (expr_list:REG_DEAD (reg:SI 119 [ D.25965 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 60 59 62 5 (set (mem:SI (reg:DI 91 [ ivtmp.78 ]) [0 MEM[base: _115, offset: 0B]+0 S4 A32])
        (reg:SI 90 [ D.25965 ])) tiles.cpp:141 89 {*movsi_internal}
     (nil))
(debug_insn 62 60 63 5 (var_location:SI i (debug_expr:SI D#1)) -1
     (nil))
(insn 63 62 64 5 (parallel [
            (set (reg:SI 108 [ D.25970 ])
                (plus:SI (reg:SI 108 [ D.25970 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 64 63 65 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 108 [ D.25970 ])
            (const_int 0 [0]))) tiles.cpp:140 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 65 64 66 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) tiles.cpp:140 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil)))
 -> 71)
;;  succ:       6 [75.0%]  (FALLTHRU)
;;              7 [25.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110
;; live  out 	 90 91 108

;; basic block 6, loop depth 2, count 0, freq 6000, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [75.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 90 91 108
;; live  gen 	
;; live  kill	
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 71 6 (var_location:SI i (debug_expr:SI D#1)) -1
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 91 108 110
;; live  out 	 90 91 108

;; basic block 7, loop depth 1, count 0, freq 2000, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [25.0%]  (LOOP_EXIT)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110
;; lr  def 	 17 [flags] 91
;; live  in  	 91
;; live  gen 	 17 [flags] 91
;; live  kill	 17 [flags]
(code_label 71 67 72 7 3 "" [1 uses])
(note 72 71 74 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 72 75 7 (var_location:SI k (debug_expr:SI D#2)) -1
     (nil))
(insn 75 74 76 7 (parallel [
            (set (reg:DI 91 [ ivtmp.78 ])
                (plus:DI (reg:DI 91 [ ivtmp.78 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 76 75 77 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 91 [ ivtmp.78 ])
            (reg/f:DI 110 [ D.25971 ]))) tiles.cpp:138 8 {*cmpdi_1}
     (expr_list:REG_EQUAL (compare:CCZ (reg:DI 91 [ ivtmp.78 ])
            (const:DI (plus:DI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b82f1f7d5f0 rndseq>)
                    (const_int 8192 [0x2000]))))
        (nil)))
(jump_insn 77 76 78 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) tiles.cpp:138 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 101 [0x65])
            (nil)))
 -> 82)
;;  succ:       8 [99.0%]  (FALLTHRU)
;;              9 [1.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110
;; live  out 	 91

;; basic block 8, loop depth 1, count 0, freq 1980, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [99.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u47(6){ }u48(7){ }u49(16){ }u50(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 91
;; live  gen 	
;; live  kill	
(note 78 77 82 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;  succ:       4 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 110
;; live  out 	 91

;; basic block 9, loop depth 0, count 0, freq 20, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [1.0%]  (LOOP_EXIT)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u51(6){ }u52(7){ }u53(16){ }u54(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; live  gen 	
;; live  kill	
(code_label 82 78 83 9 5 "" [1 uses])
(note 83 82 84 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 9 (set (mem/c:SI (symbol_ref:DI ("_ZZ8hash_UNHPiiliE10first_call") [flags 0x2]  <var_decl 0x2b82f1f7d688 first_call>) [0 first_call+0 S4 A128])
        (const_int 0 [0])) tiles.cpp:143 89 {*movsi_internal}
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117

;; basic block 10, loop depth 0, count 0, freq 40, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;;              9 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u55(6){ }u56(7){ }u57(16){ }u58(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 85 84 86 10 2 "" [1 uses])
(note 86 85 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 86 89 10 (var_location:DI sum (const_int 0 [0])) -1
     (nil))
(debug_insn 89 88 90 10 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 90 89 91 10 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 115 [ num_ints ])
            (const_int 0 [0]))) tiles.cpp:146 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 91 90 92 10 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 164)
            (pc))) tiles.cpp:146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 164)
;;  succ:       11 [91.0%]  (FALLTHRU)
;;              18 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117

;; basic block 11, loop depth 0, count 0, freq 36, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [91.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 104 105 133
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 115 116 117
;; live  gen 	 104 105 133
;; live  kill	
(note 92 91 35 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 35 92 36 11 (set (reg/v:DI 104 [ sum ])
        (const_int 0 [0])) tiles.cpp:134 87 {*movdi_internal_rex64}
     (nil))
(insn 36 35 168 11 (set (reg/v:SI 105 [ i ])
        (const_int 0 [0])) tiles.cpp:146 89 {*movsi_internal}
     (nil))
(insn 168 36 119 11 (set (reg/f:DI 133)
        (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b82f1f7d5f0 rndseq>)) -1
     (nil))
;;  succ:       12 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 116 117 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 116 117 133

;; basic block 12, loop depth 1, count 0, freq 409, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [100.0%]  (FALLTHRU,DFS_BACK)
;;              11 [100.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u65(6){ }u66(7){ }u67(16){ }u68(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 117 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 117 133
;; lr  def 	 17 [flags] 96 99 104 105 121 122 123 124 125 126 128
;; live  in  	 104 105
;; live  gen 	 17 [flags] 96 99 104 105 121 122 123 124 125 126 128
;; live  kill	 17 [flags]
(code_label 119 168 93 12 9 "" [0 uses])
(note 93 119 94 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 12 (var_location:DI sum (reg/v:DI 104 [ sum ])) -1
     (nil))
(debug_insn 95 94 96 12 (var_location:SI i (reg/v:SI 105 [ i ])) -1
     (nil))
(insn 96 95 97 12 (set (reg:DI 121 [ D.25967 ])
        (sign_extend:DI (reg/v:SI 105 [ i ]))) tiles.cpp:148 149 {*extendsidi2_rex64}
     (nil))
(insn 97 96 98 12 (set (reg:SI 122 [ *_29 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 121 [ D.25967 ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 114 [ ints ])) [0 *_29+0 S4 A32])) tiles.cpp:148 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 121 [ D.25967 ])
        (nil)))
(insn 98 97 99 12 (set (reg/v:DI 96 [ index ])
        (sign_extend:DI (reg:SI 122 [ *_29 ]))) tiles.cpp:148 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 122 [ *_29 ])
        (nil)))
(debug_insn 99 98 100 12 (var_location:DI index (reg/v:DI 96 [ index ])) tiles.cpp:148 -1
     (nil))
(insn 100 99 101 12 (parallel [
            (set (reg:SI 123 [ D.25966 ])
                (mult:SI (reg/v:SI 117 [ increment ])
                    (reg/v:SI 105 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:149 344 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 101 100 102 12 (set (reg:DI 124 [ D.25969 ])
        (sign_extend:DI (reg:SI 123 [ D.25966 ]))) tiles.cpp:149 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 123 [ D.25966 ])
        (nil)))
(insn 102 101 105 12 (parallel [
            (set (reg/v:DI 99 [ index ])
                (plus:DI (reg:DI 124 [ D.25969 ])
                    (reg/v:DI 96 [ index ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:149 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 124 [ D.25969 ])
        (expr_list:REG_DEAD (reg/v:DI 96 [ index ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(debug_insn 105 102 106 12 (var_location:DI index (and:DI (reg/v:DI 99 [ index ])
        (const_int 2047 [0x7ff]))) -1
     (nil))
(insn 106 105 107 12 (parallel [
            (set (reg:DI 125 [ index ])
                (and:DI (reg/v:DI 99 [ index ])
                    (const_int 2047 [0x7ff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:151 392 {*anddi_1}
     (expr_list:REG_DEAD (reg/v:DI 99 [ index ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 107 106 109 12 (set (reg:DI 126 [ index ])
        (sign_extend:DI (subreg:SI (reg:DI 125 [ index ]) 0))) tiles.cpp:155 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 125 [ index ])
        (nil)))
(insn 109 107 110 12 (set (reg:DI 128 [ D.25969 ])
        (zero_extend:DI (mem/j:SI (plus:DI (mult:DI (reg:DI 126 [ index ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 133)) [0 rndseq S4 A32]))) tiles.cpp:155 139 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 126 [ index ])
        (expr_list:REG_EQUAL (zero_extend:DI (mem/j:SI (plus:DI (mult:DI (reg:DI 126 [ index ])
                            (const_int 4 [0x4]))
                        (symbol_ref:DI ("_ZZ8hash_UNHPiiliE6rndseq") [flags 0x2]  <var_decl 0x2b82f1f7d5f0 rndseq>)) [0 rndseq S4 A32]))
            (nil))))
(insn 110 109 111 12 (parallel [
            (set (reg/v:DI 104 [ sum ])
                (plus:DI (reg/v:DI 104 [ sum ])
                    (reg:DI 128 [ D.25969 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:155 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 128 [ D.25969 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 111 110 112 12 (var_location:DI sum (reg/v:DI 104 [ sum ])) tiles.cpp:155 -1
     (nil))
(insn 112 111 114 12 (parallel [
            (set (reg/v:SI 105 [ i ])
                (plus:SI (reg/v:SI 105 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:146 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 114 112 115 12 (var_location:DI sum (reg/v:DI 104 [ sum ])) -1
     (nil))
(debug_insn 115 114 116 12 (var_location:SI i (reg/v:SI 105 [ i ])) -1
     (nil))
(insn 116 115 117 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 115 [ num_ints ])
            (reg/v:SI 105 [ i ]))) tiles.cpp:146 7 {*cmpsi_1}
     (nil))
(jump_insn 117 116 118 12 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 122)
            (pc))) tiles.cpp:146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 122)
;;  succ:       13 [91.0%]  (FALLTHRU)
;;              14 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 117 133
;; live  out 	 104 105

;; basic block 13, loop depth 1, count 0, freq 372, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [91.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u95(6){ }u96(7){ }u97(16){ }u98(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 117 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 104 105
;; live  gen 	
;; live  kill	
(note 118 117 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;  succ:       12 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105 114 115 117 133
;; live  out 	 104 105

;; basic block 14, loop depth 0, count 0, freq 36, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [9.0%]  (LOOP_EXIT)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u99(6){ }u100(7){ }u101(16){ }u102(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 116
;; lr  def 	 17 [flags] 107 109 130 131
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 116
;; live  gen 	 17 [flags] 107 109 130 131
;; live  kill	 17 [flags]
(code_label 122 118 123 14 8 "" [1 uses])
(note 123 122 124 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 124 123 125 14 (parallel [
            (set (reg:DI 131)
                (div:DI (reg/v:DI 104 [ sum ])
                    (reg/v:DI 116 [ m ])))
            (set (reg:DI 130 [ D.25969 ])
                (mod:DI (reg/v:DI 104 [ sum ])
                    (reg/v:DI 116 [ m ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:157 367 {*divmoddi4}
     (expr_list:REG_DEAD (reg/v:DI 104 [ sum ])
        (expr_list:REG_UNUSED (reg:DI 131)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 125 124 126 14 (set (reg:SI 109 [ D.25966 ])
        (subreg:SI (reg:DI 130 [ D.25969 ]) 0)) tiles.cpp:157 89 {*movsi_internal}
     (nil))
(insn 126 125 128 14 (set (reg/v:DI 107 [ index ])
        (sign_extend:DI (subreg:SI (reg:DI 130 [ D.25969 ]) 0))) tiles.cpp:157 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 130 [ D.25969 ])
        (nil)))
(debug_insn 128 126 129 14 (var_location:DI index (reg/v:DI 107 [ index ])) -1
     (nil))
(insn 129 128 130 14 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:DI 107 [ index ])
            (const_int 0 [0]))) tiles.cpp:158 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 130 129 144 14 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 144)
            (pc))) tiles.cpp:158 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil)))
 -> 144)
;;  succ:       15 [100.0%] 
;;              19 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 109 116

;; basic block 15, loop depth 0, count 0, freq 37, maybe hot
;;  prev block 14, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u116(6){ }u117(7){ }u118(16){ }u119(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; live  gen 	
;; live  kill	
(code_label 144 130 136 15 12 "" [1 uses])
(note 136 144 170 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;  succ:       20 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116

;; basic block 20, loop depth 1, count 0, freq 409, maybe hot
;;  prev block 15, next block 16, flags: (NEW, RTL, MODIFIED)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; lr  def 	 17 [flags] 107
;; live  in  	 107
;; live  gen 	 17 [flags] 107
;; live  kill	 17 [flags]
(note 170 136 137 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 170 138 20 (var_location:DI index (reg/v:DI 107 [ index ])) -1
     (nil))
(insn 138 137 140 20 (parallel [
            (set (reg/v:DI 107 [ index ])
                (plus:DI (reg/v:DI 107 [ index ])
                    (reg/v:DI 116 [ m ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:158 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 140 138 141 20 (var_location:DI index (reg/v:DI 107 [ index ])) -1
     (nil))
(insn 141 140 142 20 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:DI 107 [ index ])
            (const_int 0 [0]))) tiles.cpp:158 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 142 141 143 20 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 147)
            (pc))) tiles.cpp:158 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 147)
;;  succ:       16 [91.0%]  (FALLTHRU)
;;              17 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; live  out 	 107

;; basic block 16, loop depth 1, count 0, freq 372, maybe hot
;;  prev block 20, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [91.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u126(6){ }u127(7){ }u128(16){ }u129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 107
;; live  gen 	
;; live  kill	
(note 143 142 147 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;  succ:       20 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107 116
;; live  out 	 107

;; basic block 17, loop depth 0, count 0, freq 37, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [9.0%]  (LOOP_EXIT)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u130(6){ }u131(7){ }u132(16){ }u133(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; lr  def 	 109
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 107
;; live  gen 	 109
;; live  kill	
(code_label 147 143 148 17 11 "" [1 uses])
(note 148 147 149 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 164 17 (set (reg:SI 109 [ D.25966 ])
        (subreg:SI (reg/v:DI 107 [ index ]) 0)) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:DI 107 [ index ])
        (nil)))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109

;; basic block 18, loop depth 0, count 0, freq 4, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [9.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u135(6){ }u136(7){ }u137(16){ }u138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 109
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 109
;; live  kill	
(code_label 164 149 163 18 13 "" [1 uses])
(note 163 164 37 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 37 163 150 18 (set (reg:SI 109 [ D.25966 ])
        (const_int 0 [0])) tiles.cpp:146 89 {*movsi_internal}
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109

;; basic block 19, loop depth 0, count 0, freq 40, maybe hot
;;  prev block 18, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [100.0%]  (FALLTHRU)
;;              14 (FALLTHRU)
;;              17 [100.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u139(6){ }u140(7){ }u141(16){ }u142(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 150 37 151 19 7 "" [0 uses])
(note 151 150 156 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 156 151 159 19 (set (reg/i:SI 0 ax)
        (reg:SI 109 [ D.25966 ])) tiles.cpp:163 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 109 [ D.25966 ])
        (nil)))
(insn 159 156 0 19 (use (reg/i:SI 0 ax)) tiles.cpp:163 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, int, float*, int, int*, int) (_Z5tilesPiiiPfiS_i, funcdef_no=1061, decl_uid=23639, cgraph_uid=305)

*****starting processing of loop 4 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 11, 12, 13, 14, 15
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 9 ( 0.39)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 6 ( 0.26)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 6 ( 0.26)


starting region dump


void tiles(int*, int, int, float*, int, int*, int)

Dataflow summary:
def_info->table_size = 30, use_info->table_size = 234
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={6d,2u} r4={8d,4u} r5={8d,4u} r6={1d,22u} r7={1d,26u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,22u,1e} r17={42d,8u} r18={4d} r19={4d} r20={1d,29u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r84={1d,2u} r85={2d,6u} r88={1d,1u} r93={1d,1u} r94={2d,2u} r99={1d,1u} r100={1d,5u} r101={1d,4u} r104={2d,1u} r114={2d,2u} r115={2d,4u} r118={1d,1u} r119={2d,5u} r120={2d,1u} r121={1d,1u} r125={1d,1u} r131={1d,1u} r132={1d,8u} r133={1d,1u} r134={1d,1u} r135={1d,8u} r136={1d,1u} r137={1d,3u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r169={1d,2u} r171={1d,1u} r172={1d} r173={1d,1u} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d} r179={1d,1u} r182={1d,1u} r183={1d,1u} r185={2d,2u} r186={2d,3u} r187={2d,3u} 
;;    total ref usage 534{308d,223u,3e} in 109{105 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;;  reg->defs[] map:	17[0,13] 85[14,14] 94[15,15] 100[16,16] 101[17,17] 104[18,19] 169[20,20] 171[21,21] 172[22,22] 173[23,23] 174[24,24] 175[25,25] 177[26,26] 178[27,27] 179[28,28] 182[29,29] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u112(6){ }u113(7){ }u114(16){ }u115(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 93 94 132 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 85 94
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 17[13],85[14],94[15],182[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 169 217 135 11 29 "" [1 uses])
(note 135 169 198 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 93 94 132 185 186 187
;; live  out 	 85 94
;; rd  out 	(2) 85[14],94[15]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u116(6){ }u117(7){ }u118(16){ }u119(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 93 94 132 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 185 187
;; lr  def 	 17 [flags] 100 101
;; live  in  	 85 94
;; live  gen 	 17 [flags] 100 101
;; live  kill	
;; rd  in  	(2) 85[14],94[15]
;; rd  gen 	(3) 17[0],100[16],101[17]
;; rd  kill	(16) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13],100[16],101[17]
;;  UD chains for artificial uses at top

(code_label 198 135 136 12 31 "" [0 uses])
(note 136 198 137 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 137
(debug_insn 137 136 139 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 139
;;      reg 85 { d14(bb 15 insn 167) }
;;      reg 185 { }
(insn 139 137 141 12 (set (reg:SI 100 [ D.26001 ])
        (mem:SI (plus:DI (reg/f:DI 185)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32])) tiles.cpp:59 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 141
;;      reg 85 { d14(bb 15 insn 167) }
;;      reg 187 { }
(insn 141 139 142 12 (set (reg:SI 101 [ D.26001 ])
        (mem:SI (plus:DI (reg/f:DI 187)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])) tiles.cpp:59 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 142
;;      reg 100 { d16(bb 12 insn 139) }
;;      reg 101 { d17(bb 12 insn 141) }
(insn 142 141 143 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 100 [ D.26001 ])
            (reg:SI 101 [ D.26001 ]))) tiles.cpp:59 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 143
;;      reg 17 { d0(bb 12 insn 142) }
(jump_insn 143 142 144 12 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) tiles.cpp:59 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 150)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 93 94 100 101 132 185 186 187
;; live  out 	 85 94 100 101
;; rd  out 	(4) 85[14],94[15],100[16],101[17]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u129(6){ }u130(7){ }u131(16){ }u132(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 93 94 100 101 132 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 132
;; lr  def 	 17 [flags] 104 169 171 172
;; live  in  	 85 94 100 101
;; live  gen 	 104 169 171 172
;; live  kill	 17 [flags]
;; rd  in  	(4) 85[14],94[15],100[16],101[17]
;; rd  gen 	(4) 104[18],169[20],171[21],172[22]
;; rd  kill	(19) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13],104[18,19],169[20],171[21],172[22]
;;  UD chains for artificial uses at top

(note 144 143 145 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 145
;;      reg 100 { d16(bb 12 insn 139) }
;;      reg 101 { d17(bb 12 insn 141) }
(insn 145 144 146 13 (parallel [
            (set (reg:SI 169 [ D.26001 ])
                (minus:SI (reg:SI 100 [ D.26001 ])
                    (reg:SI 101 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 146
;;      reg 132 { }
;;      reg 132 { }
;;      reg 169 { d20(bb 13 insn 145) }
;;      reg 169 { d20(bb 13 insn 145) }
(insn 146 145 147 13 (parallel [
            (set (reg:SI 172)
                (div:SI (reg:SI 169 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (set (reg:SI 171 [ D.26001 ])
                (mod:SI (reg:SI 169 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 169 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:SI 172)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 147
;;      reg 100 { d16(bb 12 insn 139) }
;;      reg 171 { d21(bb 13 insn 146) }
(insn 147 146 150 13 (parallel [
            (set (reg:SI 104 [ D.26001 ])
                (minus:SI (reg:SI 100 [ D.26001 ])
                    (reg:SI 171 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 171 [ D.26001 ])
        (expr_list:REG_DEAD (reg:SI 100 [ D.26001 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 93 94 101 104 132 185 186 187
;; live  out 	 85 94 101 104
;; rd  out 	(4) 85[14],94[15],101[17],104[18]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u141(6){ }u142(7){ }u143(16){ }u144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 93 94 100 101 132 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 132
;; lr  def 	 17 [flags] 104 173 174 175 177 178 179
;; live  in  	 85 94 100 101
;; live  gen 	 104 173 174 175 177 178 179
;; live  kill	 17 [flags]
;; rd  in  	(4) 85[14],94[15],100[16],101[17]
;; rd  gen 	(7) 104[19],173[23],174[24],175[25],177[26],178[27],179[28]
;; rd  kill	(22) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13],104[18,19],173[23],174[24],175[25],177[26],178[27],179[28]
;;  UD chains for artificial uses at top

(code_label 150 147 151 14 27 "" [1 uses])
(note 151 150 152 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 152
;;      reg 100 { d16(bb 12 insn 139) }
(insn 152 151 153 14 (parallel [
            (set (reg:SI 173 [ D.26001 ])
                (plus:SI (reg:SI 100 [ D.26001 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 153
;;      reg 100 { d16(bb 12 insn 139) }
;;      reg 101 { d17(bb 12 insn 141) }
(insn 153 152 154 14 (parallel [
            (set (reg:SI 174 [ D.26001 ])
                (minus:SI (reg:SI 101 [ D.26001 ])
                    (reg:SI 100 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 100 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 154
;;      reg 174 { d24(bb 14 insn 153) }
(insn 154 153 155 14 (parallel [
            (set (reg:SI 175 [ D.26001 ])
                (plus:SI (reg:SI 174 [ D.26001 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 174 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 155
;;      reg 132 { }
;;      reg 132 { }
;;      reg 175 { d25(bb 14 insn 154) }
;;      reg 175 { d25(bb 14 insn 154) }
(insn 155 154 156 14 (parallel [
            (set (reg:SI 178)
                (div:SI (reg:SI 175 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (set (reg:SI 177 [ D.26001 ])
                (mod:SI (reg:SI 175 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 175 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:SI 178)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 4 uid 156
;;      reg 173 { d23(bb 14 insn 152) }
;;      reg 177 { d26(bb 14 insn 155) }
(insn 156 155 157 14 (parallel [
            (set (reg:SI 179 [ D.26001 ])
                (plus:SI (reg:SI 173 [ D.26001 ])
                    (reg:SI 177 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 177 [ D.26001 ])
        (expr_list:REG_DEAD (reg:SI 173 [ D.26001 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 5 uid 157
;;      reg 132 { }
;;      reg 179 { d28(bb 14 insn 156) }
(insn 157 156 158 14 (parallel [
            (set (reg:SI 104 [ D.26001 ])
                (minus:SI (reg:SI 179 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 179 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 93 94 101 104 132 185 186 187
;; live  out 	 85 94 101 104
;; rd  out 	(4) 85[14],94[15],101[17],104[19]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u157(6){ }u158(7){ }u159(16){ }u160(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 93 94 101 104 132 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 93 94 101 104 186 187
;; lr  def 	 17 [flags] 85 94 182
;; live  in  	 85 94 101 104
;; live  gen 	 17 [flags] 85 94 182
;; live  kill	 17 [flags]
;; rd  in  	(5) 85[14],94[15],101[17],104[18,19]
;; rd  gen 	(4) 17[13],85[14],94[15],182[29]
;; rd  kill	(17) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13],85[14],94[15],182[29]
;;  UD chains for artificial uses at top

(code_label 158 157 159 15 28 "" [0 uses])
(note 159 158 161 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 161
;;      reg 85 { d14(bb 15 insn 167) }
;;      reg 104 { d19(bb 14 insn 157) d18(bb 13 insn 147) }
;;      reg 186 { }
(insn 161 159 163 15 (set (mem:SI (plus:DI (reg/f:DI 186)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: coordinates, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
        (reg:SI 104 [ D.26001 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 104 [ D.26001 ])
        (nil)))
;;   UD chains for insn luid 1 uid 163
;;      reg 94 { d15(bb 15 insn 168) }
;;      reg 101 { d17(bb 12 insn 141) }
(insn 163 161 164 15 (parallel [
            (set (reg:SI 182)
                (plus:SI (reg:SI 101 [ D.26001 ])
                    (reg:SI 94 [ ivtmp.93 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:65 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 101 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 164
;;      reg 85 { d14(bb 15 insn 167) }
;;      reg 182 { d29(bb 15 insn 163) }
;;      reg 187 { }
(insn 164 163 166 15 (set (mem:SI (plus:DI (reg/f:DI 187)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
        (reg:SI 182)) tiles.cpp:65 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
;;   UD chains for insn luid 3 uid 166
(debug_insn 166 164 167 15 (var_location:SI i (debug_expr:SI D#5)) -1
     (nil))
;;   UD chains for insn luid 4 uid 167
;;      reg 85 { d14(bb 15 insn 167) }
(insn 167 166 168 15 (parallel [
            (set (reg:DI 85 [ ivtmp.87 ])
                (plus:DI (reg:DI 85 [ ivtmp.87 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 5 uid 168
;;      reg 94 { d15(bb 15 insn 168) }
(insn 168 167 170 15 (parallel [
            (set (reg:SI 94 [ ivtmp.93 ])
                (plus:SI (reg:SI 94 [ ivtmp.93 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 6 uid 170
;;      reg 85 { d14(bb 15 insn 167) }
;;      reg 93 { }
(insn 170 168 171 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 85 [ ivtmp.87 ])
            (reg:DI 93 [ D.26004 ]))) tiles.cpp:56 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 7 uid 171
;;      reg 17 { d13(bb 15 insn 170) }
(jump_insn 171 170 205 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 169)
            (pc))) tiles.cpp:56 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 169)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 93 94 132 185 186 187
;; live  out 	 85 94
;; rd  out 	(2) 85[14],94[15]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 4 ******
*****starting processing of loop 3 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 19 ( 0.83)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 14 ( 0.61)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 14 ( 0.61)


starting region dump


void tiles(int*, int, int, float*, int, int*, int)

Dataflow summary:
def_info->table_size = 92, use_info->table_size = 234
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={6d,2u} r4={8d,4u} r5={8d,4u} r6={1d,22u} r7={1d,26u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,22u,1e} r17={42d,8u} r18={4d} r19={4d} r20={1d,29u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r84={1d,2u} r85={2d,6u} r88={1d,1u} r93={1d,1u} r94={2d,2u} r99={1d,1u} r100={1d,5u} r101={1d,4u} r104={2d,1u} r114={2d,2u} r115={2d,4u} r118={1d,1u} r119={2d,5u} r120={2d,1u} r121={1d,1u} r125={1d,1u} r131={1d,1u} r132={1d,8u} r133={1d,1u} r134={1d,1u} r135={1d,8u} r136={1d,1u} r137={1d,3u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r169={1d,2u} r171={1d,1u} r172={1d} r173={1d,1u} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d} r179={1d,1u} r182={1d,1u} r183={1d,1u} r185={2d,2u} r186={2d,3u} r187={2d,3u} 
;;    total ref usage 534{308d,223u,3e} in 109{105 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65
;;  reg->defs[] map:	0[0,0] 1[1,2] 2[3,4] 4[5,6] 5[7,8] 8[9,9] 9[10,10] 10[11,11] 11[12,12] 12[13,13] 13[14,14] 14[15,15] 15[16,16] 17[17,35] 18[36,36] 19[37,37] 21[38,38] 22[39,39] 23[40,40] 24[41,41] 25[42,42] 26[43,43] 27[44,44] 28[45,45] 29[46,46] 30[47,47] 31[48,48] 32[49,49] 33[50,50] 34[51,51] 35[52,52] 36[53,53] 37[54,54] 38[55,55] 39[56,56] 40[57,57] 45[58,58] 46[59,59] 47[60,60] 48[61,61] 49[62,62] 50[63,63] 51[64,64] 52[65,65] 85[66,67] 94[68,69] 100[70,70] 101[71,71] 104[72,73] 114[74,74] 118[75,75] 119[76,76] 120[77,78] 169[79,79] 171[80,80] 172[81,81] 173[82,82] 174[83,83] 175[84,84] 177[85,85] 178[86,86] 179[87,87] 182[88,88] 183[89,89] 185[90,90] 187[91,91] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u112(6){ }u113(7){ }u114(16){ }u115(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 85 94 114 119 185 187
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 17[30],85[66],94[68],114[74],119[76],182[88],185[90],187[91]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 169 217 135 11 29 "" [1 uses])
(note 135 169 198 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187
;; live  out 	 85 94 114 119 185 187
;; rd  out 	(6) 85[66],94[68],114[74],119[76],185[90],187[91]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u116(6){ }u117(7){ }u118(16){ }u119(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 185 187
;; lr  def 	 17 [flags] 100 101
;; live  in  	 85 94 114 119 185 187
;; live  gen 	 17 [flags] 100 101
;; live  kill	
;; rd  in  	(8) 85[66,67],94[68,69],114[74],119[76],185[90],187[91]
;; rd  gen 	(3) 17[17],100[70],101[71]
;; rd  kill	(21) 17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35],100[70],101[71]
;;  UD chains for artificial uses at top

(code_label 198 135 136 12 31 "" [0 uses])
(note 136 198 137 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 137
(debug_insn 137 136 139 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 139
;;      reg 85 { d67(bb 21 insn 36) d66(bb 15 insn 167) }
;;      reg 185 { d90(bb 21 insn 218) }
(insn 139 137 141 12 (set (reg:SI 100 [ D.26001 ])
        (mem:SI (plus:DI (reg/f:DI 185)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32])) tiles.cpp:59 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 141
;;      reg 85 { d67(bb 21 insn 36) d66(bb 15 insn 167) }
;;      reg 187 { d91(bb 21 insn 219) }
(insn 141 139 142 12 (set (reg:SI 101 [ D.26001 ])
        (mem:SI (plus:DI (reg/f:DI 187)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])) tiles.cpp:59 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 142
;;      reg 100 { d70(bb 12 insn 139) }
;;      reg 101 { d71(bb 12 insn 141) }
(insn 142 141 143 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 100 [ D.26001 ])
            (reg:SI 101 [ D.26001 ]))) tiles.cpp:59 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 143
;;      reg 17 { d17(bb 12 insn 142) }
(jump_insn 143 142 144 12 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) tiles.cpp:59 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 150)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 100 101 114 119 121 132 135 185 186 187
;; live  out 	 85 94 100 101 114 119 185 187
;; rd  out 	(10) 85[66,67],94[68,69],100[70],101[71],114[74],119[76],185[90],187[91]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u129(6){ }u130(7){ }u131(16){ }u132(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 100 101 114 119 121 132 135 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 132
;; lr  def 	 17 [flags] 104 169 171 172
;; live  in  	 85 94 100 101 114 119 185 187
;; live  gen 	 104 169 171 172
;; live  kill	 17 [flags]
;; rd  in  	(10) 85[66,67],94[68,69],100[70],101[71],114[74],119[76],185[90],187[91]
;; rd  gen 	(4) 104[72],169[79],171[80],172[81]
;; rd  kill	(24) 17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35],104[72,73],169[79],171[80],172[81]
;;  UD chains for artificial uses at top

(note 144 143 145 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 145
;;      reg 100 { d70(bb 12 insn 139) }
;;      reg 101 { d71(bb 12 insn 141) }
(insn 145 144 146 13 (parallel [
            (set (reg:SI 169 [ D.26001 ])
                (minus:SI (reg:SI 100 [ D.26001 ])
                    (reg:SI 101 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 146
;;      reg 132 { }
;;      reg 132 { }
;;      reg 169 { d79(bb 13 insn 145) }
;;      reg 169 { d79(bb 13 insn 145) }
(insn 146 145 147 13 (parallel [
            (set (reg:SI 172)
                (div:SI (reg:SI 169 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (set (reg:SI 171 [ D.26001 ])
                (mod:SI (reg:SI 169 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 169 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:SI 172)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 147
;;      reg 100 { d70(bb 12 insn 139) }
;;      reg 171 { d80(bb 13 insn 146) }
(insn 147 146 150 13 (parallel [
            (set (reg:SI 104 [ D.26001 ])
                (minus:SI (reg:SI 100 [ D.26001 ])
                    (reg:SI 171 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 171 [ D.26001 ])
        (expr_list:REG_DEAD (reg:SI 100 [ D.26001 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 101 104 114 119 121 132 135 185 186 187
;; live  out 	 85 94 101 104 114 119 185 187
;; rd  out 	(10) 85[66,67],94[68,69],101[71],104[72],114[74],119[76],185[90],187[91]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u141(6){ }u142(7){ }u143(16){ }u144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 100 101 114 119 121 132 135 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 132
;; lr  def 	 17 [flags] 104 173 174 175 177 178 179
;; live  in  	 85 94 100 101 114 119 185 187
;; live  gen 	 104 173 174 175 177 178 179
;; live  kill	 17 [flags]
;; rd  in  	(10) 85[66,67],94[68,69],100[70],101[71],114[74],119[76],185[90],187[91]
;; rd  gen 	(7) 104[73],173[82],174[83],175[84],177[85],178[86],179[87]
;; rd  kill	(27) 17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35],104[72,73],173[82],174[83],175[84],177[85],178[86],179[87]
;;  UD chains for artificial uses at top

(code_label 150 147 151 14 27 "" [1 uses])
(note 151 150 152 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 152
;;      reg 100 { d70(bb 12 insn 139) }
(insn 152 151 153 14 (parallel [
            (set (reg:SI 173 [ D.26001 ])
                (plus:SI (reg:SI 100 [ D.26001 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 153
;;      reg 100 { d70(bb 12 insn 139) }
;;      reg 101 { d71(bb 12 insn 141) }
(insn 153 152 154 14 (parallel [
            (set (reg:SI 174 [ D.26001 ])
                (minus:SI (reg:SI 101 [ D.26001 ])
                    (reg:SI 100 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 100 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 154
;;      reg 174 { d83(bb 14 insn 153) }
(insn 154 153 155 14 (parallel [
            (set (reg:SI 175 [ D.26001 ])
                (plus:SI (reg:SI 174 [ D.26001 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 174 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 155
;;      reg 132 { }
;;      reg 132 { }
;;      reg 175 { d84(bb 14 insn 154) }
;;      reg 175 { d84(bb 14 insn 154) }
(insn 155 154 156 14 (parallel [
            (set (reg:SI 178)
                (div:SI (reg:SI 175 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (set (reg:SI 177 [ D.26001 ])
                (mod:SI (reg:SI 175 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 175 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:SI 178)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 4 uid 156
;;      reg 173 { d82(bb 14 insn 152) }
;;      reg 177 { d85(bb 14 insn 155) }
(insn 156 155 157 14 (parallel [
            (set (reg:SI 179 [ D.26001 ])
                (plus:SI (reg:SI 173 [ D.26001 ])
                    (reg:SI 177 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 177 [ D.26001 ])
        (expr_list:REG_DEAD (reg:SI 173 [ D.26001 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 5 uid 157
;;      reg 132 { }
;;      reg 179 { d87(bb 14 insn 156) }
(insn 157 156 158 14 (parallel [
            (set (reg:SI 104 [ D.26001 ])
                (minus:SI (reg:SI 179 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 179 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 101 104 114 119 121 132 135 185 186 187
;; live  out 	 85 94 101 104 114 119 185 187
;; rd  out 	(10) 85[66,67],94[68,69],101[71],104[73],114[74],119[76],185[90],187[91]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u157(6){ }u158(7){ }u159(16){ }u160(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 101 104 114 119 121 132 135 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 93 94 101 104 186 187
;; lr  def 	 17 [flags] 85 94 182
;; live  in  	 85 94 101 104 114 119 185 187
;; live  gen 	 17 [flags] 85 94 182
;; live  kill	 17 [flags]
;; rd  in  	(11) 85[66,67],94[68,69],101[71],104[72,73],114[74],119[76],185[90],187[91]
;; rd  gen 	(4) 17[30],85[66],94[68],182[88]
;; rd  kill	(24) 17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35],85[66,67],94[68,69],182[88]
;;  UD chains for artificial uses at top

(code_label 158 157 159 15 28 "" [0 uses])
(note 159 158 161 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 161
;;      reg 85 { d67(bb 21 insn 36) d66(bb 15 insn 167) }
;;      reg 104 { d73(bb 14 insn 157) d72(bb 13 insn 147) }
;;      reg 186 { }
(insn 161 159 163 15 (set (mem:SI (plus:DI (reg/f:DI 186)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: coordinates, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
        (reg:SI 104 [ D.26001 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 104 [ D.26001 ])
        (nil)))
;;   UD chains for insn luid 1 uid 163
;;      reg 94 { d69(bb 21 insn 35) d68(bb 15 insn 168) }
;;      reg 101 { d71(bb 12 insn 141) }
(insn 163 161 164 15 (parallel [
            (set (reg:SI 182)
                (plus:SI (reg:SI 101 [ D.26001 ])
                    (reg:SI 94 [ ivtmp.93 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:65 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 101 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 164
;;      reg 85 { d67(bb 21 insn 36) d66(bb 15 insn 167) }
;;      reg 182 { d88(bb 15 insn 163) }
;;      reg 187 { d91(bb 21 insn 219) }
(insn 164 163 166 15 (set (mem:SI (plus:DI (reg/f:DI 187)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
        (reg:SI 182)) tiles.cpp:65 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
;;   UD chains for insn luid 3 uid 166
(debug_insn 166 164 167 15 (var_location:SI i (debug_expr:SI D#5)) -1
     (nil))
;;   UD chains for insn luid 4 uid 167
;;      reg 85 { d67(bb 21 insn 36) d66(bb 15 insn 167) }
(insn 167 166 168 15 (parallel [
            (set (reg:DI 85 [ ivtmp.87 ])
                (plus:DI (reg:DI 85 [ ivtmp.87 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 5 uid 168
;;      reg 94 { d69(bb 21 insn 35) d68(bb 15 insn 168) }
(insn 168 167 170 15 (parallel [
            (set (reg:SI 94 [ ivtmp.93 ])
                (plus:SI (reg:SI 94 [ ivtmp.93 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 6 uid 170
;;      reg 85 { d66(bb 15 insn 167) }
;;      reg 93 { }
(insn 170 168 171 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 85 [ ivtmp.87 ])
            (reg:DI 93 [ D.26004 ]))) tiles.cpp:56 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 7 uid 171
;;      reg 17 { d30(bb 15 insn 170) }
(jump_insn 171 170 205 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 169)
            (pc))) tiles.cpp:56 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 169)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187
;; live  out 	 85 94 114 119 185 187
;; rd  out 	(6) 85[66],94[68],114[74],119[76],185[90],187[91]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u176(6){ }u177(7){ }u178(16){ }u179(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135
;; lr  def 	 120
;; live  in  	 114 119
;; live  gen 	 120
;; live  kill	
;; rd  in  	(6) 85[66],94[68],114[74],119[76],185[90],187[91]
;; rd  gen 	(1) 120[77]
;; rd  kill	(2) 120[77,78]
;;  UD chains for artificial uses at top

(note 205 171 37 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 37
;;      reg 135 { }
(insn 37 205 209 16 (set (reg/v:SI 120 [ num_floats ])
        (reg/v:SI 135 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 120 121 132 135 186
;; live  out 	 114 119 120
;; rd  out 	(3) 114[74],119[76],120[77]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u181(6){ }u182(7){ }u183(16){ }u184(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
;; live  in  	 114 119
;; live  gen 	 120
;; live  kill	
;; rd  in  	(2) 114[74],119[76]
;; rd  gen 	(1) 120[78]
;; rd  kill	(2) 120[77,78]
;;  UD chains for artificial uses at top

(code_label 209 37 208 17 32 "" [1 uses])
(note 208 209 38 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 38
(insn 38 208 194 17 (set (reg/v:SI 120 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:56 89 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 120 121 132 135 186
;; live  out 	 114 119 120
;; rd  out 	(3) 114[74],119[76],120[78]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u185(6){ }u186(7){ }u187(16){ }u188(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 120 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 114 119 120 121 132 186
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 114 118 119 183
;; live  in  	 114 119 120
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 114 118 119 183
;; live  kill	 17 [flags]
;; rd  in  	(4) 114[74],119[76],120[77,78]
;; rd  gen 	(6) 0[0],17[34],114[74],118[75],119[76],183[89]
;; rd  kill	(24) 0[0],17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35],114[74],118[75],119[76],183[89]
;;  UD chains for artificial uses at top

(code_label 194 38 172 18 30 "" [0 uses])
(note 172 194 173 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 173
;;      reg 120 { d78(bb 17 insn 38) d77(bb 16 insn 37) }
(insn 173 172 174 18 (set (reg:DI 183 [ num_floats ])
        (sign_extend:DI (reg/v:SI 120 [ num_floats ]))) tiles.cpp:68 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 120 [ num_floats ])
        (nil)))
;;   UD chains for insn luid 1 uid 174
;;      reg 20 { }
;;      reg 119 { d76(bb 18 insn 183) }
;;      reg 183 { d89(bb 18 insn 173) }
(insn 174 173 176 18 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 183 [ num_floats ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 119 [ j ])) tiles.cpp:68 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 183 [ num_floats ])
        (nil)))
;;   UD chains for insn luid 2 uid 176
(insn 176 174 177 18 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:70 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 177
;;      reg 121 { }
(insn 177 176 178 18 (set (reg:DI 1 dx)
        (reg:DI 121 [ D.26006 ])) tiles.cpp:70 87 {*movdi_internal_rex64}
     (nil))
;;   UD chains for insn luid 4 uid 178
;;      reg 84 { }
(insn 178 177 179 18 (set (reg:SI 4 si)
        (reg/v:SI 84 [ num_coordinates ])) tiles.cpp:70 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 179
;;      reg 186 { }
;;   eq_note reg 20 { }
(insn 179 178 180 18 (set (reg:DI 5 di)
        (reg/f:DI 186)) tiles.cpp:70 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
;;   UD chains for insn luid 6 uid 180
;;      reg 7 { }
;;      reg 1 { d1(bb 18 insn 177) }
;;      reg 2 { d3(bb 18 insn 176) }
;;      reg 4 { d5(bb 18 insn 178) }
;;      reg 5 { d7(bb 18 insn 179) }
(call_insn 180 179 181 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b82f1f16700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:70 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
;;   UD chains for insn luid 7 uid 181
;;      reg 0 { d0(bb 18 insn 180) }
(insn 181 180 182 18 (set (reg:SI 118 [ D.26001 ])
        (reg:SI 0 ax)) tiles.cpp:70 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 8 uid 182
;;      reg 114 { d74(bb 18 insn 186) }
;;      reg 118 { d75(bb 18 insn 181) }
(insn 182 181 183 18 (set (mem:SI (reg:DI 114 [ ivtmp.98 ]) [0 MEM[base: _31, offset: 0B]+0 S4 A32])
        (reg:SI 118 [ D.26001 ])) tiles.cpp:70 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 118 [ D.26001 ])
        (nil)))
;;   UD chains for insn luid 9 uid 183
;;      reg 119 { d76(bb 18 insn 183) }
(insn 183 182 185 18 (parallel [
            (set (reg/v:SI 119 [ j ])
                (plus:SI (reg/v:SI 119 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:53 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 10 uid 185
;;      reg 119 { d76(bb 18 insn 183) }
(debug_insn 185 183 186 18 (var_location:SI j (reg/v:SI 119 [ j ])) -1
     (nil))
;;   UD chains for insn luid 11 uid 186
;;      reg 114 { d74(bb 18 insn 186) }
(insn 186 185 187 18 (parallel [
            (set (reg:DI 114 [ ivtmp.98 ])
                (plus:DI (reg:DI 114 [ ivtmp.98 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 12 uid 187
;;      reg 119 { d76(bb 18 insn 183) }
;;      reg 132 { }
(insn 187 186 188 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 119 [ j ])
            (reg/v:SI 132 [ num_tilings ]))) tiles.cpp:53 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 13 uid 188
;;      reg 17 { d34(bb 18 insn 187) }
(jump_insn 188 187 189 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 203)
            (pc))) tiles.cpp:53 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 203)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; live  out 	 114 119
;; rd  out 	(2) 114[74],119[76]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u212(6){ }u213(7){ }u214(16){ }u215(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 114 119
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 0[0],17[34],114[74],118[75],119[76],183[89]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 189 188 190 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; live  out 	 114 119
;; rd  out 	(2) 114[74],119[76]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u216(6){ }u217(7){ }u218(16){ }u219(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135
;; lr  def 	 17 [flags]
;; live  in  	 114 119
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 114[74],119[76]
;; rd  gen 	(1) 17[35]
;; rd  kill	(19) 17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35]
;;  UD chains for artificial uses at top

(code_label 190 189 191 20 26 "" [0 uses])
(note 191 190 192 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 192
;;      reg 119 { d76(bb 18 insn 183) }
(debug_insn 192 191 193 20 (var_location:SI j (reg/v:SI 119 [ j ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 193
(debug_insn 193 192 195 20 (var_location:SI i (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 2 uid 195
;;      reg 135 { }
(insn 195 193 196 20 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 135 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:56 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 3 uid 196
;;      reg 17 { d35(bb 20 insn 195) }
(jump_insn 196 195 197 20 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 209)
            (pc))) tiles.cpp:56 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 209)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; live  out 	 114 119
;; rd  out 	(2) 114[74],119[76]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u223(6){ }u224(7){ }u225(16){ }u226(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 85 94 185 187
;; live  in  	 114 119
;; live  gen 	 85 94 185 187
;; live  kill	
;; rd  in  	(2) 114[74],119[76]
;; rd  gen 	(4) 85[67],94[69],185[90],187[91]
;; rd  kill	(6) 85[66,67],94[68,69],185[90],187[91]
;;  UD chains for artificial uses at top

(note 197 196 35 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 35
(insn 35 197 36 21 (set (reg:SI 94 [ ivtmp.93 ])
        (const_int 1 [0x1])) tiles.cpp:56 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 36
(insn 36 35 218 21 (set (reg:DI 85 [ ivtmp.87 ])
        (const_int 0 [0])) tiles.cpp:56 87 {*movdi_internal_rex64}
     (nil))
;;   UD chains for insn luid 2 uid 218
;;      reg 20 { }
(insn 218 36 219 21 (set (reg/f:DI 185)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
;;   UD chains for insn luid 3 uid 219
;;      reg 20 { }
(insn 219 218 203 21 (set (reg/f:DI 187)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00]))) 267 {*leadi}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187
;; live  out 	 85 94 114 119 185 187
;; rd  out 	(6) 85[67],94[69],114[74],119[76],185[90],187[91]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 3 ******
Set in insn 35 is invariant (0), cost 4, depends on 
Set in insn 36 is invariant (1), cost 4, depends on 
Set in insn 218 is invariant (2), cost 10, depends on 
Set in insn 219 is invariant (3), cost 10, depends on 
Set in insn 37 is invariant (4), cost 4, depends on 
Set in insn 38 is invariant (5), cost 4, depends on 
Set in insn 176 is invariant (6), cost 0, depends on 
Set in insn 177 is invariant (7), cost 0, depends on 
Set in insn 178 is invariant (8), cost 0, depends on 
Set in insn 179 is invariant (9), cost 0, depends on 
*****starting processing of loop 5 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 7, 8
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 2 (0.087)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 2 (0.087)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 3 ( 0.13)


starting region dump


void tiles(int*, int, int, float*, int, int*, int)

Dataflow summary:
def_info->table_size = 51, use_info->table_size = 234
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={6d,2u} r4={8d,4u} r5={8d,4u} r6={1d,22u} r7={1d,26u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,22u,1e} r17={42d,8u} r18={4d} r19={4d} r20={1d,29u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r84={1d,2u} r85={2d,6u} r88={1d,1u} r93={1d,1u} r94={2d,2u} r99={1d,1u} r100={1d,5u} r101={1d,4u} r104={2d,1u} r114={2d,2u} r115={2d,4u} r118={1d,1u} r119={2d,5u} r120={2d,1u} r121={1d,1u} r125={1d,1u} r131={1d,1u} r132={1d,8u} r133={1d,1u} r134={1d,1u} r135={1d,8u} r136={1d,1u} r137={1d,3u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r169={1d,2u} r171={1d,1u} r172={1d} r173={1d,1u} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d} r179={1d,1u} r182={1d,1u} r183={1d,1u} r185={2d,2u} r186={2d,3u} r187={2d,3u} 
;;    total ref usage 534{308d,223u,3e} in 109{105 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 4[3,3] 5[4,4] 8[5,5] 9[6,6] 10[7,7] 11[8,8] 12[9,9] 13[10,10] 14[11,11] 15[12,12] 17[13,15] 18[16,16] 19[17,17] 21[18,19] 22[20,20] 23[21,21] 24[22,22] 25[23,23] 26[24,24] 27[25,25] 28[26,26] 29[27,27] 30[28,28] 31[29,29] 32[30,30] 33[31,31] 34[32,32] 35[33,33] 36[34,34] 37[35,35] 38[36,36] 39[37,37] 40[38,38] 45[39,39] 46[40,40] 47[41,41] 48[42,42] 49[43,43] 50[44,44] 51[45,45] 52[46,46] 88[47,47] 115[48,48] 154[49,49] 156[50,50] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 115 125 134 185
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 115 125 134 185
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 88 115 154 156
;; live  in  	 115
;; live  gen 	 17 [flags] 21 [xmm0] 88 115 154 156
;; live  kill	 17 [flags]
;; rd  in  	(1) 115[48]
;; rd  gen 	(6) 17[15],21[19],88[47],115[48],154[49],156[50]
;; rd  kill	(9) 17[13,14,15],21[18,19],88[47],115[48],154[49],156[50]
;;  UD chains for artificial uses at top

(code_label 107 216 92 7 25 "" [0 uses])
(note 92 107 93 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 93
(debug_insn 93 92 94 7 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 94
;;      reg 115 { d48(bb 7 insn 103) }
;;      reg 125 { }
;;      reg 134 { }
(insn 94 93 95 7 (set (reg:SF 154 [ D.26002 ])
        (mult:SF (reg:SF 125 [ D.26002 ])
            (mem:SF (plus:DI (reg/v/f:DI 134 [ floats ])
                    (reg:DI 115 [ ivtmp.104 ])) [0 MEM[base: floats_26(D), index: ivtmp.104_58, offset: 0B]+0 S4 A32]))) tiles.cpp:48 777 {*fop_sf_comm_sse}
     (nil))
;;   UD chains for insn luid 2 uid 95
;;      reg 154 { d49(bb 7 insn 94) }
(insn 95 94 96 7 (set (reg:SF 21 xmm0)
        (reg:SF 154 [ D.26002 ])) tiles.cpp:48 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 154 [ D.26002 ])
        (nil)))
;;   UD chains for insn luid 3 uid 96
;;      reg 7 { }
;;      reg 21 { d18(bb 7 insn 95) }
(call_insn/u 96 95 97 7 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b82f0867a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:48 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
;;   UD chains for insn luid 4 uid 97
;;      reg 21 { d19(bb 7 insn 96) }
(insn 97 96 99 7 (set (reg:SF 88 [ D.26002 ])
        (reg:SF 21 xmm0)) tiles.cpp:48 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0)
        (nil)))
;;   UD chains for insn luid 5 uid 99
;;      reg 88 { d47(bb 7 insn 97) }
(insn 99 97 100 7 (set (reg:SI 156)
        (fix:SI (reg:SF 88 [ D.26002 ]))) tiles.cpp:48 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 88 [ D.26002 ])
        (nil)))
;;   UD chains for insn luid 6 uid 100
;;      reg 115 { d48(bb 7 insn 103) }
;;      reg 156 { d50(bb 7 insn 99) }
;;      reg 185 { }
(insn 100 99 102 7 (set (mem:SI (plus:DI (reg/f:DI 185)
                (reg:DI 115 [ ivtmp.104 ])) [0 MEM[symbol: qstate, index: ivtmp.104_58, offset: 0B]+0 S4 A32])
        (reg:SI 156)) tiles.cpp:48 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
;;   UD chains for insn luid 7 uid 102
(debug_insn 102 100 103 7 (var_location:SI i (debug_expr:SI D#6)) -1
     (nil))
;;   UD chains for insn luid 8 uid 103
;;      reg 115 { d48(bb 7 insn 103) }
(insn 103 102 104 7 (parallel [
            (set (reg:DI 115 [ ivtmp.104 ])
                (plus:DI (reg:DI 115 [ ivtmp.104 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 9 uid 104
;;      reg 99 { }
;;      reg 115 { d48(bb 7 insn 103) }
(insn 104 103 105 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 115 [ ivtmp.104 ])
            (reg:DI 99 [ D.26004 ]))) tiles.cpp:47 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 10 uid 105
;;      reg 17 { d15(bb 7 insn 104) }
(jump_insn 105 104 106 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) tiles.cpp:47 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 110)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 115 125 134 185
;; live  out 	 115
;; rd  out 	(1) 115[48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u81(6){ }u82(7){ }u83(16){ }u84(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 115 125 134 185
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 115
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 17[15],21[19],88[47],115[48],154[49],156[50]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 106 105 110 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 115 125 134 185
;; live  out 	 115
;; rd  out 	(1) 115[48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 5 ******
starting the processing of deferred insns
ending the processing of deferred insns


void tiles(int*, int, int, float*, int, int*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={6d,2u} r4={8d,4u} r5={8d,4u} r6={1d,22u} r7={1d,26u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,22u,1e} r17={42d,8u} r18={4d} r19={4d} r20={1d,29u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r84={1d,2u} r85={2d,6u} r88={1d,1u} r93={1d,1u} r94={2d,2u} r99={1d,1u} r100={1d,5u} r101={1d,4u} r104={2d,1u} r114={2d,2u} r115={2d,4u} r118={1d,1u} r119={2d,5u} r120={2d,1u} r121={1d,1u} r125={1d,1u} r131={1d,1u} r132={1d,8u} r133={1d,1u} r134={1d,1u} r135={1d,8u} r136={1d,1u} r137={1d,3u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r169={1d,2u} r171={1d,1u} r172={1d} r173={1d,1u} r174={1d,1u} r175={1d,2u} r177={1d,1u} r178={1d} r179={1d,1u} r182={1d,1u} r183={1d,1u} r185={2d,2u} r186={2d,3u} r187={2d,3u} 
;;    total ref usage 534{308d,223u,3e} in 109{105 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 17 [flags] 84 131 132 133 134 135 136 137 138
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 17 [flags] 84 131 132 133 134 135 136 137 138
;; live  kill	 17 [flags]
(note 40 0 26 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 26 40 27 2 (set (reg/v/f:DI 131 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:37 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 27 26 28 2 (set (reg/v:SI 132 [ num_tilings ])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:37 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 28 27 29 2 (set (reg/v:SI 133 [ memory_size ])
        (reg:SI 1 dx [ memory_size ])) tiles.cpp:37 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory_size ])
        (nil)))
(insn 29 28 30 2 (set (reg/v/f:DI 134 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:37 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 30 29 31 2 (set (reg/v:SI 135 [ num_floats ])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:37 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ num_floats ])
        (nil)))
(insn 31 30 32 2 (set (reg/v/f:DI 136 [ ints ])
        (reg:DI 38 r9 [ ints ])) tiles.cpp:37 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ ints ])
        (nil)))
(insn 32 31 33 2 (set (reg/v:SI 137 [ num_ints ])
        (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])) tiles.cpp:37 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])
        (nil)))
(note 33 32 42 2 NOTE_INSN_FUNCTION_BEG)
(insn 42 33 43 2 (parallel [
            (set (reg:SI 138 [ D.26001 ])
                (plus:SI (reg/v:SI 135 [ num_floats ])
                    (reg/v:SI 137 [ num_ints ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:42 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 43 42 44 2 (parallel [
            (set (reg/v:SI 84 [ num_coordinates ])
                (plus:SI (reg:SI 138 [ D.26001 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:42 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 138 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 44 43 46 2 (var_location:SI num_coordinates (reg/v:SI 84 [ num_coordinates ])) tiles.cpp:42 -1
     (nil))
(debug_insn 46 44 47 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 47 46 48 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 137 [ num_ints ])
            (const_int 0 [0]))) tiles.cpp:44 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 48 47 74 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) tiles.cpp:44 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
            (nil)))
 -> 56)
;;  succ:       4 [97.6%] 
;;              3 [2.4%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135 136 137
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135 136 137

;; basic block 3, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [2.4%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 74 48 49 3 21 "" [0 uses])
(note 49 74 50 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 51 50 52 3 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 135 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:47 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 52 51 56 3 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) tiles.cpp:47 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 85)
;;  succ:       6 [95.2%] 
;;              5 [4.8%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135

;; basic block 4, loop depth 0, count 0, freq 46, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [97.6%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135 136 137
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135 136 137
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 140 141 142 143 144 145 186
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135 136 137
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 140 141 142 143 144 145 186
;; live  kill	 17 [flags]
(code_label 56 52 57 4 18 "" [1 uses])
(note 57 56 58 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 4 (parallel [
            (set (reg/f:DI 186)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:44 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 59 58 60 4 (set (reg:DI 140 [ D.26004 ])
        (sign_extend:DI (reg/v:SI 135 [ num_floats ]))) tiles.cpp:44 149 {*extendsidi2_rex64}
     (nil))
(insn 60 59 61 4 (parallel [
            (set (reg:DI 141 [ D.26004 ])
                (ashift:DI (reg:DI 140 [ D.26004 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:44 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 140 [ D.26004 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 61 60 62 4 (parallel [
            (set (reg:DI 142 [ D.26008 ])
                (plus:DI (reg:DI 141 [ D.26004 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:44 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 141 [ D.26004 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 62 61 63 4 (parallel [
            (set (reg:DI 143 [ D.26007 ])
                (plus:DI (reg/f:DI 186)
                    (reg:DI 142 [ D.26008 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:44 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 186)
        (expr_list:REG_DEAD (reg:DI 142 [ D.26008 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 63 62 64 4 (set (reg:DI 144 [ D.26004 ])
        (sign_extend:DI (reg/v:SI 137 [ num_ints ]))) tiles.cpp:44 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 137 [ num_ints ])
        (nil)))
(insn 64 63 68 4 (parallel [
            (set (reg:DI 145 [ D.26004 ])
                (ashift:DI (reg:DI 144 [ D.26004 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:44 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 144 [ D.26004 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 68 64 69 4 (set (reg:DI 1 dx)
        (reg:DI 145 [ D.26004 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 145 [ D.26004 ])
        (nil)))
(insn 69 68 70 4 (set (reg:DI 4 si)
        (reg/v/f:DI 136 [ ints ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 136 [ ints ])
        (nil)))
(insn 70 69 71 4 (set (reg:DI 5 di)
        (reg:DI 143 [ D.26007 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 143 [ D.26007 ])
        (nil)))
(call_insn 71 70 77 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b82f20da500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135

;; basic block 5, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [100.0%]  (FALLTHRU)
;;              3 [4.8%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(6){ }u47(7){ }u48(16){ }u49(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 77 71 78 5 20 "" [0 uses])
(note 78 77 79 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 5 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 80 79 81 5 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 132 [ num_tilings ])
            (const_int 0 [0]))) tiles.cpp:53 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 81 80 85 5 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 125)
            (pc))) tiles.cpp:53 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 125)
;;  succ:       10 [91.0%] 
;;              22 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135

;; basic block 6, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [95.2%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 132 135
;; lr  def 	 17 [flags] 99 115 125 151 152 153 185
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 134 135
;; live  gen 	 99 115 125 151 152 153 185
;; live  kill	 17 [flags]
(code_label 85 81 86 6 19 "" [1 uses])
(note 86 85 87 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 6 (set (reg:SF 125 [ D.26002 ])
        (float:SF (reg/v:SI 132 [ num_tilings ]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 88 87 89 6 (parallel [
            (set (reg:SI 151 [ D.26003 ])
                (plus:SI (reg/v:SI 135 [ num_floats ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 89 88 90 6 (set (reg:DI 152 [ D.26004 ])
        (zero_extend:DI (reg:SI 151 [ D.26003 ]))) 139 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 151 [ D.26003 ])
        (nil)))
(insn 90 89 91 6 (parallel [
            (set (reg:DI 153 [ D.26004 ])
                (plus:DI (reg:DI 152 [ D.26004 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 152 [ D.26004 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 91 90 34 6 (parallel [
            (set (reg:DI 99 [ D.26004 ])
                (ashift:DI (reg:DI 153 [ D.26004 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 153 [ D.26004 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 34 91 216 6 (set (reg:DI 115 [ ivtmp.104 ])
        (const_int 0 [0])) tiles.cpp:47 87 {*movdi_internal_rex64}
     (nil))
(insn 216 34 107 6 (set (reg/f:DI 185)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 99 115 125 131 132 133 134 135 185
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 99 115 125 131 132 133 134 135 185

;; basic block 7, loop depth 1, count 0, freq 942, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU,DFS_BACK)
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 115 125 134 185
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 115 125 134 185
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 88 115 154 156
;; live  in  	 115
;; live  gen 	 17 [flags] 21 [xmm0] 88 115 154 156
;; live  kill	 17 [flags]
(code_label 107 216 92 7 25 "" [0 uses])
(note 92 107 93 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 94 7 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 94 93 95 7 (set (reg:SF 154 [ D.26002 ])
        (mult:SF (reg:SF 125 [ D.26002 ])
            (mem:SF (plus:DI (reg/v/f:DI 134 [ floats ])
                    (reg:DI 115 [ ivtmp.104 ])) [0 MEM[base: floats_26(D), index: ivtmp.104_58, offset: 0B]+0 S4 A32]))) tiles.cpp:48 777 {*fop_sf_comm_sse}
     (nil))
(insn 95 94 96 7 (set (reg:SF 21 xmm0)
        (reg:SF 154 [ D.26002 ])) tiles.cpp:48 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 154 [ D.26002 ])
        (nil)))
(call_insn/u 96 95 97 7 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b82f0867a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:48 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 97 96 99 7 (set (reg:SF 88 [ D.26002 ])
        (reg:SF 21 xmm0)) tiles.cpp:48 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0)
        (nil)))
(insn 99 97 100 7 (set (reg:SI 156)
        (fix:SI (reg:SF 88 [ D.26002 ]))) tiles.cpp:48 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 88 [ D.26002 ])
        (nil)))
(insn 100 99 102 7 (set (mem:SI (plus:DI (reg/f:DI 185)
                (reg:DI 115 [ ivtmp.104 ])) [0 MEM[symbol: qstate, index: ivtmp.104_58, offset: 0B]+0 S4 A32])
        (reg:SI 156)) tiles.cpp:48 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(debug_insn 102 100 103 7 (var_location:SI i (debug_expr:SI D#6)) -1
     (nil))
(insn 103 102 104 7 (parallel [
            (set (reg:DI 115 [ ivtmp.104 ])
                (plus:DI (reg:DI 115 [ ivtmp.104 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 104 103 105 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 115 [ ivtmp.104 ])
            (reg:DI 99 [ D.26004 ]))) tiles.cpp:47 8 {*cmpdi_1}
     (nil))
(jump_insn 105 104 106 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) tiles.cpp:47 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 110)
;;  succ:       8 [95.2%]  (FALLTHRU)
;;              9 [4.8%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 115 125 134 185
;; live  out 	 115

;; basic block 8, loop depth 1, count 0, freq 897, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [95.2%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u81(6){ }u82(7){ }u83(16){ }u84(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 115 125 134 185
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 115
;; live  gen 	
;; live  kill	
(note 106 105 110 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;  succ:       7 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 115 125 134 185
;; live  out 	 115

;; basic block 9, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [4.8%]  (LOOP_EXIT)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u85(6){ }u86(7){ }u87(16){ }u88(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 157 158 187
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 157 158 187
;; live  kill	 17 [flags]
(code_label 110 106 111 9 24 "" [1 uses])
(note 111 110 112 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 9 (set (reg:DI 157 [ D.26004 ])
        (sign_extend:DI (reg/v:SI 135 [ num_floats ]))) tiles.cpp:49 149 {*extendsidi2_rex64}
     (nil))
(insn 113 112 114 9 (parallel [
            (set (reg:DI 158 [ D.26004 ])
                (ashift:DI (reg:DI 157 [ D.26004 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:49 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 157 [ D.26004 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 114 113 117 9 (parallel [
            (set (reg/f:DI 187)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 117 114 118 9 (set (reg:DI 1 dx)
        (reg:DI 158 [ D.26004 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 158 [ D.26004 ])
        (nil)))
(insn 118 117 119 9 (set (reg:SI 4 si)
        (const_int 0 [0])) 89 {*movsi_internal}
     (nil))
(insn 119 118 120 9 (set (reg:DI 5 di)
        (reg/f:DI 187)) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 187)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -256 [0xffffffffffffff00]))
            (nil))))
(call_insn 120 119 125 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b82f20da600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135

;; basic block 10, loop depth 0, count 0, freq 43, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [91.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u102(6){ }u103(7){ }u104(16){ }u105(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131 133 135
;; lr  def 	 17 [flags] 93 114 119 121 164 165 166 186
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 131 132 133 135
;; live  gen 	 93 114 119 121 164 165 166 186
;; live  kill	 17 [flags]
(code_label 125 120 126 10 22 "" [1 uses])
(note 126 125 127 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 127 126 128 10 (set (reg:DI 121 [ D.26006 ])
        (sign_extend:DI (reg/v:SI 133 [ memory_size ]))) 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 133 [ memory_size ])
        (nil)))
(insn 128 127 129 10 (set (reg:DI 114 [ ivtmp.98 ])
        (reg/v/f:DI 131 [ the_tiles ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 131 [ the_tiles ])
        (nil)))
(insn 129 128 130 10 (parallel [
            (set (reg:SI 164 [ D.26003 ])
                (plus:SI (reg/v:SI 135 [ num_floats ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 130 129 131 10 (set (reg:DI 165 [ D.26004 ])
        (zero_extend:DI (reg:SI 164 [ D.26003 ]))) 139 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 164 [ D.26003 ])
        (nil)))
(insn 131 130 132 10 (parallel [
            (set (reg:DI 166 [ D.26004 ])
                (plus:DI (reg:DI 165 [ D.26004 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 165 [ D.26004 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 132 131 39 10 (parallel [
            (set (reg:DI 93 [ D.26004 ])
                (ashift:DI (reg:DI 166 [ D.26004 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 166 [ D.26004 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 39 132 217 10 (set (reg/v:SI 119 [ j ])
        (const_int 0 [0])) tiles.cpp:53 89 {*movsi_internal}
     (nil))
(insn 217 39 169 10 (set (reg/f:DI 186)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))) 267 {*leadi}
     (nil))
;;  succ:       20 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186

;; basic block 11, loop depth 2, count 0, freq 9071, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [95.2%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u112(6){ }u113(7){ }u114(16){ }u115(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 85 94 114 119 185 187
;; live  gen 	
;; live  kill	
(code_label 169 217 135 11 29 "" [1 uses])
(note 135 169 198 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;  succ:       12 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187
;; live  out 	 85 94 114 119 185 187

;; basic block 12, loop depth 2, count 0, freq 9524, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU,DFS_BACK)
;;              21 [100.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u116(6){ }u117(7){ }u118(16){ }u119(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 185 187
;; lr  def 	 17 [flags] 100 101
;; live  in  	 85 94 114 119 185 187
;; live  gen 	 17 [flags] 100 101
;; live  kill	
(code_label 198 135 136 12 31 "" [0 uses])
(note 136 198 137 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 139 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 139 137 141 12 (set (reg:SI 100 [ D.26001 ])
        (mem:SI (plus:DI (reg/f:DI 185)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: qstate, index: ivtmp.87_15, offset: 0B]+0 S4 A32])) tiles.cpp:59 89 {*movsi_internal}
     (nil))
(insn 141 139 142 12 (set (reg:SI 101 [ D.26001 ])
        (mem:SI (plus:DI (reg/f:DI 187)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])) tiles.cpp:59 89 {*movsi_internal}
     (nil))
(insn 142 141 143 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 100 [ D.26001 ])
            (reg:SI 101 [ D.26001 ]))) tiles.cpp:59 7 {*cmpsi_1}
     (nil))
(jump_insn 143 142 144 12 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) tiles.cpp:59 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 150)
;;  succ:       13 [50.0%]  (FALLTHRU)
;;              14 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 100 101 114 119 121 132 135 185 186 187
;; live  out 	 85 94 100 101 114 119 185 187

;; basic block 13, loop depth 2, count 0, freq 4762, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u129(6){ }u130(7){ }u131(16){ }u132(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 100 101 114 119 121 132 135 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 132
;; lr  def 	 17 [flags] 104 169 171 172
;; live  in  	 85 94 100 101 114 119 185 187
;; live  gen 	 104 169 171 172
;; live  kill	 17 [flags]
(note 144 143 145 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 145 144 146 13 (parallel [
            (set (reg:SI 169 [ D.26001 ])
                (minus:SI (reg:SI 100 [ D.26001 ])
                    (reg:SI 101 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 146 145 147 13 (parallel [
            (set (reg:SI 172)
                (div:SI (reg:SI 169 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (set (reg:SI 171 [ D.26001 ])
                (mod:SI (reg:SI 169 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 169 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:SI 172)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 147 146 150 13 (parallel [
            (set (reg:SI 104 [ D.26001 ])
                (minus:SI (reg:SI 100 [ D.26001 ])
                    (reg:SI 171 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:60 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 171 [ D.26001 ])
        (expr_list:REG_DEAD (reg:SI 100 [ D.26001 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 101 104 114 119 121 132 135 185 186 187
;; live  out 	 85 94 101 104 114 119 185 187

;; basic block 14, loop depth 2, count 0, freq 4762, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u141(6){ }u142(7){ }u143(16){ }u144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 100 101 114 119 121 132 135 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 132
;; lr  def 	 17 [flags] 104 173 174 175 177 178 179
;; live  in  	 85 94 100 101 114 119 185 187
;; live  gen 	 104 173 174 175 177 178 179
;; live  kill	 17 [flags]
(code_label 150 147 151 14 27 "" [1 uses])
(note 151 150 152 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 153 14 (parallel [
            (set (reg:SI 173 [ D.26001 ])
                (plus:SI (reg:SI 100 [ D.26001 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 153 152 154 14 (parallel [
            (set (reg:SI 174 [ D.26001 ])
                (minus:SI (reg:SI 101 [ D.26001 ])
                    (reg:SI 100 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 100 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 154 153 155 14 (parallel [
            (set (reg:SI 175 [ D.26001 ])
                (plus:SI (reg:SI 174 [ D.26001 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 174 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 155 154 156 14 (parallel [
            (set (reg:SI 178)
                (div:SI (reg:SI 175 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (set (reg:SI 177 [ D.26001 ])
                (mod:SI (reg:SI 175 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 175 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:SI 178)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 156 155 157 14 (parallel [
            (set (reg:SI 179 [ D.26001 ])
                (plus:SI (reg:SI 173 [ D.26001 ])
                    (reg:SI 177 [ D.26001 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 177 [ D.26001 ])
        (expr_list:REG_DEAD (reg:SI 173 [ D.26001 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 157 156 158 14 (parallel [
            (set (reg:SI 104 [ D.26001 ])
                (minus:SI (reg:SI 179 [ D.26001 ])
                    (reg/v:SI 132 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:62 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 179 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 101 104 114 119 121 132 135 185 186 187
;; live  out 	 85 94 101 104 114 119 185 187

;; basic block 15, loop depth 2, count 0, freq 9524, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [100.0%]  (FALLTHRU)
;;              14 [100.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u157(6){ }u158(7){ }u159(16){ }u160(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 101 104 114 119 121 132 135 185 186 187
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 93 94 101 104 186 187
;; lr  def 	 17 [flags] 85 94 182
;; live  in  	 85 94 101 104 114 119 185 187
;; live  gen 	 17 [flags] 85 94 182
;; live  kill	 17 [flags]
(code_label 158 157 159 15 28 "" [0 uses])
(note 159 158 161 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 161 159 163 15 (set (mem:SI (plus:DI (reg/f:DI 186)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: coordinates, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
        (reg:SI 104 [ D.26001 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 104 [ D.26001 ])
        (nil)))
(insn 163 161 164 15 (parallel [
            (set (reg:SI 182)
                (plus:SI (reg:SI 101 [ D.26001 ])
                    (reg:SI 94 [ ivtmp.93 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:65 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 101 [ D.26001 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 164 163 166 15 (set (mem:SI (plus:DI (reg/f:DI 187)
                (reg:DI 85 [ ivtmp.87 ])) [0 MEM[symbol: base, index: ivtmp.87_15, offset: 0B]+0 S4 A32])
        (reg:SI 182)) tiles.cpp:65 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(debug_insn 166 164 167 15 (var_location:SI i (debug_expr:SI D#5)) -1
     (nil))
(insn 167 166 168 15 (parallel [
            (set (reg:DI 85 [ ivtmp.87 ])
                (plus:DI (reg:DI 85 [ ivtmp.87 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 168 167 170 15 (parallel [
            (set (reg:SI 94 [ ivtmp.93 ])
                (plus:SI (reg:SI 94 [ ivtmp.93 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 170 168 171 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 85 [ ivtmp.87 ])
            (reg:DI 93 [ D.26004 ]))) tiles.cpp:56 8 {*cmpdi_1}
     (nil))
(jump_insn 171 170 205 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 169)
            (pc))) tiles.cpp:56 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 169)
;;  succ:       11 [95.2%] 
;;              16 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187
;; live  out 	 85 94 114 119 185 187

;; basic block 16, loop depth 1, count 0, freq 453, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u176(6){ }u177(7){ }u178(16){ }u179(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135
;; lr  def 	 120
;; live  in  	 114 119
;; live  gen 	 120
;; live  kill	
(note 205 171 37 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 37 205 209 16 (set (reg/v:SI 120 [ num_floats ])
        (reg/v:SI 135 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 120 121 132 135 186
;; live  out 	 114 119 120

;; basic block 17, loop depth 1, count 0, freq 23, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [4.8%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u181(6){ }u182(7){ }u183(16){ }u184(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 120
;; live  in  	 114 119
;; live  gen 	 120
;; live  kill	
(code_label 209 37 208 17 32 "" [1 uses])
(note 208 209 38 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 38 208 194 17 (set (reg/v:SI 120 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:56 89 {*movsi_internal}
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 120 121 132 135 186
;; live  out 	 114 119 120

;; basic block 18, loop depth 1, count 0, freq 476, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u185(6){ }u186(7){ }u187(16){ }u188(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 120 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 114 119 120 121 132 186
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 114 118 119 183
;; live  in  	 114 119 120
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 114 118 119 183
;; live  kill	 17 [flags]
(code_label 194 38 172 18 30 "" [0 uses])
(note 172 194 173 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 18 (set (reg:DI 183 [ num_floats ])
        (sign_extend:DI (reg/v:SI 120 [ num_floats ]))) tiles.cpp:68 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 120 [ num_floats ])
        (nil)))
(insn 174 173 176 18 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 183 [ num_floats ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 119 [ j ])) tiles.cpp:68 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 183 [ num_floats ])
        (nil)))
(insn 176 174 177 18 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:70 89 {*movsi_internal}
     (nil))
(insn 177 176 178 18 (set (reg:DI 1 dx)
        (reg:DI 121 [ D.26006 ])) tiles.cpp:70 87 {*movdi_internal_rex64}
     (nil))
(insn 178 177 179 18 (set (reg:SI 4 si)
        (reg/v:SI 84 [ num_coordinates ])) tiles.cpp:70 89 {*movsi_internal}
     (nil))
(insn 179 178 180 18 (set (reg:DI 5 di)
        (reg/f:DI 186)) tiles.cpp:70 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 180 179 181 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b82f1f16700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:70 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 181 180 182 18 (set (reg:SI 118 [ D.26001 ])
        (reg:SI 0 ax)) tiles.cpp:70 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 182 181 183 18 (set (mem:SI (reg:DI 114 [ ivtmp.98 ]) [0 MEM[base: _31, offset: 0B]+0 S4 A32])
        (reg:SI 118 [ D.26001 ])) tiles.cpp:70 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 118 [ D.26001 ])
        (nil)))
(insn 183 182 185 18 (parallel [
            (set (reg/v:SI 119 [ j ])
                (plus:SI (reg/v:SI 119 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:53 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 185 183 186 18 (var_location:SI j (reg/v:SI 119 [ j ])) -1
     (nil))
(insn 186 185 187 18 (parallel [
            (set (reg:DI 114 [ ivtmp.98 ])
                (plus:DI (reg:DI 114 [ ivtmp.98 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 187 186 188 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 119 [ j ])
            (reg/v:SI 132 [ num_tilings ]))) tiles.cpp:53 7 {*cmpsi_1}
     (nil))
(jump_insn 188 187 189 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 203)
            (pc))) tiles.cpp:53 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 203)
;;  succ:       19 [91.0%]  (FALLTHRU)
;;              22 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; live  out 	 114 119

;; basic block 19, loop depth 1, count 0, freq 433, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [91.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u212(6){ }u213(7){ }u214(16){ }u215(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 114 119
;; live  gen 	
;; live  kill	
(note 189 188 190 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;  succ:       20 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; live  out 	 114 119

;; basic block 20, loop depth 1, count 0, freq 476, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [100.0%]  (FALLTHRU,DFS_BACK)
;;              10 [100.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u216(6){ }u217(7){ }u218(16){ }u219(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 135
;; lr  def 	 17 [flags]
;; live  in  	 114 119
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 190 189 191 20 26 "" [0 uses])
(note 191 190 192 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 192 191 193 20 (var_location:SI j (reg/v:SI 119 [ j ])) -1
     (nil))
(debug_insn 193 192 195 20 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 195 193 196 20 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 135 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:56 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 196 195 197 20 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 209)
            (pc))) tiles.cpp:56 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 209)
;;  succ:       21 [95.2%]  (FALLTHRU)
;;              17 [4.8%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; live  out 	 114 119

;; basic block 21, loop depth 1, count 0, freq 453, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [95.2%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u223(6){ }u224(7){ }u225(16){ }u226(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 93 114 119 121 132 135 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 85 94 185 187
;; live  in  	 114 119
;; live  gen 	 85 94 185 187
;; live  kill	
(note 197 196 35 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 35 197 36 21 (set (reg:SI 94 [ ivtmp.93 ])
        (const_int 1 [0x1])) tiles.cpp:56 89 {*movsi_internal}
     (nil))
(insn 36 35 218 21 (set (reg:DI 85 [ ivtmp.87 ])
        (const_int 0 [0])) tiles.cpp:56 87 {*movdi_internal_rex64}
     (nil))
(insn 218 36 219 21 (set (reg/f:DI 185)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
(insn 219 218 203 21 (set (reg/f:DI 187)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00]))) 267 {*leadi}
     (nil))
;;  succ:       12 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 84 85 93 94 114 119 121 132 135 185 186 187
;; live  out 	 85 94 114 119 185 187

;; basic block 22, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 21, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [9.0%]  (LOOP_EXIT)
;;              5 [9.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u227(6){ }u228(7){ }u229(16){ }u230(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 203 219 204 22 17 "" [1 uses])
(note 204 203 0 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int hash(int*, int, collision_table*) (_Z4hashPiiP15collision_table, funcdef_no=1064, decl_uid=23703, cgraph_uid=308)

*****starting processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 10, 11, 13, 14
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 20 count 7 ( 0.44)
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 20 count 7 ( 0.44)
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 20 count 7 ( 0.44)


starting region dump


int hash(int*, int, collision_table*)

Dataflow summary:
def_info->table_size = 21, use_info->table_size = 171
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={8d,7u} r1={9d,4u} r2={9d,3u} r4={10d,5u} r5={11d,6u} r6={1d,15u} r7={1d,20u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,14u} r17={26d,6u} r18={5d} r19={5d} r20={1d,15u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r59={2d,3u} r63={1d,1u} r64={1d,5u} r68={1d,2u} r69={1d,2u} r77={1d,1u} r80={1d,2u} r81={2d,4u} r89={1d,2u} r90={1d,2u} r91={1d,3u} r92={1d,3u} r98={1d,3u} r99={1d,3u} r100={1d,15u,2e} r102={1d,1u,1e} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u,1e} r108={1d,1u} r110={1d,2u} r111={1d,4u} r112={1d} r113={1d,1u} r115={2d,2u} 
;;    total ref usage 473{307d,162u,4e} in 82{77 regular + 5 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8
;;  reg->defs[] map:	17[0,8] 59[9,9] 81[10,10] 89[11,11] 90[12,12] 106[13,13] 107[14,14] 108[15,15] 110[16,16] 111[17,17] 112[18,18] 113[19,19] 115[20,20] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u101(6){ }u102(7){ }u103(16){ }u104(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 91 92 100 111
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 100 111
;; lr  def 	 17 [flags] 89 90 106 107 108
;; live  in  	 59 81 111
;; live  gen 	 17 [flags] 89 90 106 107 108
;; live  kill	 17 [flags]
;; rd  in  	(3) 59[9],81[10],111[17]
;; rd  gen 	(6) 17[2],89[11],90[12],106[13],107[14],108[15]
;; rd  kill	(14) 17[0,1,2,3,4,5,6,7,8],89[11],90[12],106[13],107[14],108[15]
;;  UD chains for artificial uses at top

(note 79 77 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 80
;;      reg 111 { d17(bb 14 insn 105) }
(insn 80 79 81 10 (set (reg:DI 106 [ D.26027 ])
        (sign_extend:DI (subreg:SI (reg:DI 111) 0))) tiles.cpp:194 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 111)
        (nil)))
;;   UD chains for insn luid 1 uid 81
;;      reg 106 { d13(bb 10 insn 80) }
(insn 81 80 82 10 (parallel [
            (set (reg:DI 107 [ D.26027 ])
                (ashift:DI (reg:DI 106 [ D.26027 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:194 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 106 [ D.26027 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 82
;;      reg 100 { }
(insn 82 81 83 10 (set (reg/f:DI 108 [ ct_7(D)->data ])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])) tiles.cpp:194 87 {*movdi_internal_rex64}
     (nil))
;;   UD chains for insn luid 3 uid 83
;;      reg 107 { d14(bb 10 insn 81) }
;;      reg 108 { d15(bb 10 insn 82) }
;;   eq_note reg 100 { }
;;   eq_note reg 107 { d14(bb 10 insn 81) }
(insn 83 82 84 10 (parallel [
            (set (reg/f:DI 89 [ D.26026 ])
                (plus:DI (reg:DI 107 [ D.26027 ])
                    (reg/f:DI 108 [ ct_7(D)->data ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:194 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 108 [ ct_7(D)->data ])
        (expr_list:REG_DEAD (reg:DI 107 [ D.26027 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])
                        (reg:DI 107 [ D.26027 ]))
                    (nil))))))
;;   UD chains for insn luid 4 uid 84
;;      reg 89 { d11(bb 10 insn 83) }
(insn 84 83 85 10 (set (reg:DI 90 [ D.26024 ])
        (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_55+0 S8 A64])) tiles.cpp:194 87 {*movdi_internal_rex64}
     (nil))
;;   UD chains for insn luid 5 uid 85
;;      reg 64 { }
;;      reg 90 { d12(bb 10 insn 84) }
(insn 85 84 86 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 90 [ D.26024 ])
            (reg/v:DI 64 [ ccheck ]))) tiles.cpp:194 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 6 uid 86
;;      reg 17 { d2(bb 10 insn 85) }
(jump_insn 86 85 87 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 117)
            (pc))) tiles.cpp:194 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 225 [0xe1])
            (nil)))
 -> 117)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 90 91 92 100
;; live  out 	 59 81 90
;; rd  out 	(3) 59[9],81[10],90[12]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u116(6){ }u117(7){ }u118(16){ }u119(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 90 91 92 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 90
;; lr  def 	 17 [flags] 81
;; live  in  	 59 81 90
;; live  gen 	 17 [flags] 81
;; live  kill	 17 [flags]
;; rd  in  	(8) 17[2],59[9],81[10],89[11],90[12],106[13],107[14],108[15]
;; rd  gen 	(2) 17[4],81[10]
;; rd  kill	(10) 17[0,1,2,3,4,5,6,7,8],81[10]
;;  UD chains for artificial uses at top

(note 87 86 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 88
;;      reg 81 { d10(bb 11 insn 88) }
(insn 88 87 89 11 (parallel [
            (set (reg:DI 81 [ ivtmp.112 ])
                (plus:DI (reg:DI 81 [ ivtmp.112 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 89
;;      reg 90 { d12(bb 10 insn 84) }
(insn 89 88 90 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 90 [ D.26024 ])
            (const_int -1 [0xffffffffffffffff]))) tiles.cpp:195 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 90 [ D.26024 ])
        (nil)))
;;   UD chains for insn luid 2 uid 90
;;      reg 17 { d4(bb 11 insn 89) }
(jump_insn 90 89 91 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 95)
            (pc))) tiles.cpp:195 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9775 [0x262f])
            (nil)))
 -> 95)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 91 92 100
;; live  out 	 59 81
;; rd  out 	(2) 59[9],81[10]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u129(6){ }u130(7){ }u131(16){ }u132(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 91 92 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 115
;; live  in  	 59 81
;; live  gen 	 115
;; live  kill	
;; rd  in  	(2) 59[9],81[10]
;; rd  gen 	(1) 115[20]
;; rd  kill	(1) 115[20]
;;  UD chains for artificial uses at top

(code_label 95 92 96 13 42 "" [1 uses])
(note 96 95 131 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 131
;;      reg 59 { d9(bb 14 insn 107) }
(insn 131 96 97 13 (set (reg:DI 115 [ D.26024 ])
        (sign_extend:DI (reg/v:SI 59 [ j ]))) 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 59 [ j ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 80 81 91 92 100 115
;; live  out 	 81 115
;; rd  out 	(2) 81[10],115[20]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u133(6){ }u134(7){ }u135(16){ }u136(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 80 81 91 92 100 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 81 91 92 100 115
;; lr  def 	 17 [flags] 59 110 111 112 113
;; live  in  	 81 115
;; live  gen 	 17 [flags] 59 110 111 112 113
;; live  kill	 17 [flags]
;; rd  in  	(2) 81[10],115[20]
;; rd  gen 	(6) 17[8],59[9],110[16],111[17],112[18],113[19]
;; rd  kill	(14) 17[0,1,2,3,4,5,6,7,8],59[9],110[16],111[17],112[18],113[19]
;;  UD chains for artificial uses at top

(code_label 97 131 98 14 41 "" [0 uses])
(note 98 97 100 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 100
(debug_insn 100 98 101 14 (var_location:SI j (debug_expr:SI D#7)) -1
     (nil))
;;   UD chains for insn luid 1 uid 101
;;      reg 81 { d10(bb 11 insn 88) }
;;      reg 92 { }
(debug_insn 101 100 102 14 (var_location:SI i (minus:SI (subreg:SI (reg:DI 81 [ ivtmp.112 ]) 0)
        (subreg:SI (reg:DI 92 [ D.26024 ]) 0))) tiles.cpp:189 -1
     (nil))
;;   UD chains for insn luid 2 uid 102
;;      reg 81 { d10(bb 11 insn 88) }
;;      reg 100 { }
(insn 102 101 104 14 (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
        (reg:DI 81 [ ivtmp.112 ])) tiles.cpp:190 87 {*movdi_internal_rex64}
     (nil))
;;   UD chains for insn luid 3 uid 104
;;      reg 80 { }
;;      reg 115 { d20(bb 13 insn 131) }
(insn 104 102 105 14 (parallel [
            (set (reg:DI 110 [ D.26024 ])
                (plus:DI (reg:DI 115 [ D.26024 ])
                    (reg/v:DI 80 [ h2 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:191 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 115 [ D.26024 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 105
;;      reg 91 { }
;;      reg 91 { }
;;      reg 110 { d16(bb 14 insn 104) }
;;      reg 110 { d16(bb 14 insn 104) }
(insn 105 104 133 14 (parallel [
            (set (reg:DI 112)
                (div:DI (reg:DI 110 [ D.26024 ])
                    (reg:DI 91 [ D.26024 ])))
            (set (reg:DI 111)
                (mod:DI (reg:DI 110 [ D.26024 ])
                    (reg:DI 91 [ D.26024 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:191 367 {*divmoddi4}
     (expr_list:REG_DEAD (reg:DI 110 [ D.26024 ])
        (expr_list:REG_UNUSED (reg:DI 112)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 5 uid 133
;;      reg 111 { d17(bb 14 insn 105) }
(debug_insn 133 105 107 14 (var_location:SI D#7 (subreg:SI (reg:DI 111) 0)) -1
     (nil))
;;   UD chains for insn luid 6 uid 107
;;      reg 111 { d17(bb 14 insn 105) }
(insn 107 133 108 14 (set (reg/v:SI 59 [ j ])
        (subreg:SI (reg:DI 111) 0)) tiles.cpp:191 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 108
;;      reg 111 { d17(bb 14 insn 105) }
(debug_insn 108 107 110 14 (var_location:SI j (subreg:SI (reg:DI 111) 0)) tiles.cpp:191 -1
     (nil))
;;   UD chains for insn luid 8 uid 110
;;      reg 81 { d10(bb 11 insn 88) }
;;      reg 92 { }
(insn 110 108 111 14 (parallel [
            (set (reg:DI 113 [ D.26028 ])
                (minus:DI (reg:DI 81 [ ivtmp.112 ])
                    (reg:DI 92 [ D.26024 ])))
            (clobber (reg:CC 17 flags))
        ]) 310 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 9 uid 111
;;      reg 91 { }
;;      reg 113 { d19(bb 14 insn 110) }
(insn 111 110 112 14 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 91 [ D.26024 ])
            (reg:DI 113 [ D.26028 ]))) tiles.cpp:193 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 113 [ D.26028 ])
        (nil)))
;;   UD chains for insn luid 10 uid 112
;;      reg 17 { d8(bb 14 insn 111) }
(jump_insn 112 111 117 14 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) tiles.cpp:193 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil)))
 -> 109)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 91 92 100 111
;; live  out 	 59 81 111
;; rd  out 	(3) 59[9],81[10],111[17]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns


int hash(int*, int, collision_table*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={8d,7u} r1={9d,4u} r2={9d,3u} r4={10d,5u} r5={11d,6u} r6={1d,15u} r7={1d,20u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,14u} r17={26d,6u} r18={5d} r19={5d} r20={1d,15u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r59={2d,3u} r63={1d,1u} r64={1d,5u} r68={1d,2u} r69={1d,2u} r77={1d,1u} r80={1d,2u} r81={2d,4u} r89={1d,2u} r90={1d,2u} r91={1d,3u} r92={1d,3u} r98={1d,3u} r99={1d,3u} r100={1d,15u,2e} r102={1d,1u,1e} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u,1e} r108={1d,1u} r110={1d,2u} r111={1d,4u} r112={1d} r113={1d,1u} r115={2d,2u} 
;;    total ref usage 473{307d,162u,4e} in 82{77 regular + 5 call} insns.
;; basic block 2, loop depth 0, count 0, freq 2177, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 63 64 68 69 98 99 100 102 103 115
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 59 63 64 68 69 98 99 100 102 103 115
;; live  kill	 17 [flags]
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 98 [ ints ])
        (reg:DI 5 di [ ints ])) tiles.cpp:172 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ ints ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 99 [ num_ints ])
        (reg:SI 4 si [ num_ints ])) tiles.cpp:172 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_ints ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 100 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:172 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 24 [0x18])) [0 ct_7(D)->calls+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 24 [0x18])) [0 ct_7(D)->calls+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:176 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:177 89 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (reg:DI 1 dx)
        (mem/j:DI (reg/v/f:DI 100 [ ct ]) [0 ct_7(D)->m+0 S8 A64])) tiles.cpp:177 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:SI 4 si)
        (reg/v:SI 99 [ num_ints ])) tiles.cpp:177 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg/v/f:DI 98 [ ints ])) tiles.cpp:177 87 {*movdi_internal_rex64}
     (nil))
(call_insn 13 12 134 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b82f1f16700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:177 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(debug_insn 134 13 14 2 (var_location:SI D#7 (reg:SI 0 ax)) -1
     (nil))
(insn 14 134 15 2 (set (reg/v:SI 59 [ j ])
        (reg:SI 0 ax)) tiles.cpp:177 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 15 14 16 2 (var_location:SI j (debug_expr:SI D#7)) tiles.cpp:177 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 2 cx)
        (const_int 457 [0x1c9])) tiles.cpp:178 89 {*movsi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:DI 1 dx)
        (const_int 2147483647 [0x7fffffff])) tiles.cpp:178 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg:SI 4 si)
        (reg/v:SI 99 [ num_ints ])) tiles.cpp:178 89 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (reg/v/f:DI 98 [ ints ])) tiles.cpp:178 87 {*movdi_internal_rex64}
     (nil))
(call_insn 20 19 21 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b82f1f16700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:178 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 21 20 22 2 (set (reg:SI 63 [ D.26025 ])
        (reg:SI 0 ax)) tiles.cpp:178 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 22 21 23 2 (set (reg/v:DI 64 [ ccheck ])
        (sign_extend:DI (reg:SI 63 [ D.26025 ]))) tiles.cpp:178 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 63 [ D.26025 ])
        (nil)))
(debug_insn 23 22 24 2 (var_location:DI ccheck (reg/v:DI 64 [ ccheck ])) tiles.cpp:178 -1
     (nil))
(insn 24 23 25 2 (set (reg:DI 115 [ D.26024 ])
        (sign_extend:DI (reg/v:SI 59 [ j ]))) tiles.cpp:179 149 {*extendsidi2_rex64}
     (nil))
(insn 25 24 26 2 (parallel [
            (set (reg:DI 102 [ D.26027 ])
                (ashift:DI (reg:DI 115 [ D.26024 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:179 513 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 26 25 27 2 (set (reg/f:DI 103 [ ct_7(D)->data ])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])) tiles.cpp:179 87 {*movdi_internal_rex64}
     (nil))
(insn 27 26 28 2 (parallel [
            (set (reg/f:DI 68 [ D.26026 ])
                (plus:DI (reg:DI 102 [ D.26027 ])
                    (reg/f:DI 103 [ ct_7(D)->data ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:179 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 103 [ ct_7(D)->data ])
        (expr_list:REG_DEAD (reg:DI 102 [ D.26027 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])
                        (reg:DI 102 [ D.26027 ]))
                    (nil))))))
(insn 28 27 29 2 (set (reg:DI 69 [ D.26024 ])
        (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64])) tiles.cpp:179 87 {*movdi_internal_rex64}
     (nil))
(insn 29 28 30 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 69 [ D.26024 ])
            (reg/v:DI 64 [ ccheck ]))) tiles.cpp:179 8 {*cmpdi_1}
     (nil))
(jump_insn 30 29 31 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) tiles.cpp:179 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
            (nil)))
 -> 35)
;;  succ:       3 [19.9%]  (FALLTHRU)
;;              4 [80.1%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 69 98 99 100 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 69 98 99 100 115

;; basic block 3, loop depth 0, count 0, freq 433, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [19.9%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 100
;; live  gen 	
;; live  kill	 17 [flags]
(note 31 30 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 35 3 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:180 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/v/f:DI 100 [ ct ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

;; basic block 4, loop depth 0, count 0, freq 1743, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [80.1%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u46(6){ }u47(7){ }u48(16){ }u49(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 69 98 99 100 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 69 98 99 100 115
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 35 32 36 4 37 "" [1 uses])
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 69 [ D.26024 ])
            (const_int -1 [0xffffffffffffffff]))) tiles.cpp:181 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 69 [ D.26024 ])
        (nil)))
(jump_insn 38 37 39 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) tiles.cpp:181 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
            (nil)))
 -> 44)
;;  succ:       5 [19.9%]  (FALLTHRU)
;;              6 [80.1%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 98 99 100 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 98 99 100 115

;; basic block 5, loop depth 0, count 0, freq 347, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [19.9%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 68 100
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 68 100
;; live  gen 	
;; live  kill	 17 [flags]
(note 39 38 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 5 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 32 [0x20])) [0 ct_7(D)->clearhits+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:182 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/v/f:DI 100 [ ct ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 41 40 44 5 (set (mem:DI (reg/f:DI 68 [ D.26026 ]) [0 *_22+0 S8 A64])
        (reg/v:DI 64 [ ccheck ])) tiles.cpp:183 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 68 [ D.26026 ])
        (expr_list:REG_DEAD (reg/v:DI 64 [ ccheck ])
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

;; basic block 6, loop depth 0, count 0, freq 1396, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [80.1%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u60(6){ }u61(7){ }u62(16){ }u63(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 98 99 100 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 98 99 100 115
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 44 41 45 6 39 "" [1 uses])
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/j:SI (plus:DI (reg/v/f:DI 100 [ ct ])
                    (const_int 16 [0x10])) [0 ct_7(D)->safe+0 S4 A64])
            (const_int 0 [0]))) tiles.cpp:184 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 47 46 48 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) tiles.cpp:184 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3898 [0xf3a])
            (nil)))
 -> 52)
;;  succ:       7 [61.0%]  (FALLTHRU)
;;              8 [39.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 98 99 100 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 98 99 100 115

;; basic block 7, loop depth 0, count 0, freq 852, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [61.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u66(6){ }u67(7){ }u68(16){ }u69(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 100
;; live  gen 	
;; live  kill	 17 [flags]
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 52 7 (parallel [
            (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                        (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
                (plus:DI (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                            (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:185 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/v/f:DI 100 [ ct ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

;; basic block 8, loop depth 0, count 0, freq 544, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [39.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u72(6){ }u73(7){ }u74(16){ }u75(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 98 99 100 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 99 100
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 77 80 81 91 92 104 105
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 98 99 100 115
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 77 80 81 91 92 104 105
;; live  kill	 17 [flags]
(code_label 52 49 53 8 40 "" [1 uses])
(note 53 52 54 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 8 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:187 89 {*movsi_internal}
     (nil))
(insn 55 54 56 8 (set (reg:DI 1 dx)
        (const_int 536870911 [0x1fffffff])) tiles.cpp:187 87 {*movdi_internal_rex64}
     (nil))
(insn 56 55 57 8 (set (reg:SI 4 si)
        (reg/v:SI 99 [ num_ints ])) tiles.cpp:187 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 99 [ num_ints ])
        (nil)))
(insn 57 56 58 8 (set (reg:DI 5 di)
        (reg/v/f:DI 98 [ ints ])) tiles.cpp:187 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 98 [ ints ])
        (nil)))
(call_insn 58 57 59 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b82f1f16700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:187 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 59 58 60 8 (set (reg:SI 77 [ D.26025 ])
        (reg:SI 0 ax)) tiles.cpp:187 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 60 59 61 8 (parallel [
            (set (reg:SI 104 [ D.26025 ])
                (ashift:SI (reg:SI 77 [ D.26025 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:187 512 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 77 [ D.26025 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 61 60 62 8 (parallel [
            (set (reg:SI 105 [ D.26025 ])
                (plus:SI (reg:SI 104 [ D.26025 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:187 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 104 [ D.26025 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 62 61 63 8 (set (reg/v:DI 80 [ h2 ])
        (sign_extend:DI (reg:SI 105 [ D.26025 ]))) tiles.cpp:187 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 105 [ D.26025 ])
        (nil)))
(debug_insn 63 62 64 8 (var_location:DI h2 (reg/v:DI 80 [ h2 ])) tiles.cpp:187 -1
     (nil))
(debug_insn 64 63 65 8 (var_location:SI i (const_int 0 [0])) tiles.cpp:188 -1
     (nil))
(insn 65 64 66 8 (set (reg:DI 92 [ D.26024 ])
        (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(insn 66 65 67 8 (set (reg:DI 91 [ D.26024 ])
        (mem/j:DI (reg/v/f:DI 100 [ ct ]) [0 ct_7(D)->m+0 S8 A64])) 87 {*movdi_internal_rex64}
     (nil))
(insn 67 66 109 8 (parallel [
            (set (reg:DI 81 [ ivtmp.112 ])
                (plus:DI (reg:DI 92 [ D.26024 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 80 81 91 92 100 115
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 80 81 91 92 100 115

;; basic block 9, loop depth 0, count 0, freq 4, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [0.0%]  (LOOP_EXIT)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u91(6){ }u92(7){ }u93(16){ }u94(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	
(code_label 109 67 70 9 43 "" [1 uses])
(note 70 109 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 9 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2b82f8519da8 *.LC0>)) -1
     (nil))
(insn 72 71 73 9 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2b82f8519da8 *.LC0>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 73 72 74 9 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 74 73 75 9 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 91 {*movqi_internal}
     (nil))
(call_insn 75 74 76 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2b82f0908600 __printf_chk>) [0 __builtin___printf_chk S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_BR_PRED (use (reg:SI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (nil)))))
(insn 76 75 77 9 (set (reg:SI 5 di)
        (const_int 0 [0])) tiles.cpp:193 89 {*movsi_internal}
     (nil))
(call_insn 77 76 79 9 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x2b82f08ee700 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) tiles.cpp:193 656 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 1, count 0, freq 9896, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u101(6){ }u102(7){ }u103(16){ }u104(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 91 92 100 111
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 100 111
;; lr  def 	 17 [flags] 89 90 106 107 108
;; live  in  	 59 81 111
;; live  gen 	 17 [flags] 89 90 106 107 108
;; live  kill	 17 [flags]
(note 79 77 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 10 (set (reg:DI 106 [ D.26027 ])
        (sign_extend:DI (subreg:SI (reg:DI 111) 0))) tiles.cpp:194 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 111)
        (nil)))
(insn 81 80 82 10 (parallel [
            (set (reg:DI 107 [ D.26027 ])
                (ashift:DI (reg:DI 106 [ D.26027 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:194 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 106 [ D.26027 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 82 81 83 10 (set (reg/f:DI 108 [ ct_7(D)->data ])
        (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])) tiles.cpp:194 87 {*movdi_internal_rex64}
     (nil))
(insn 83 82 84 10 (parallel [
            (set (reg/f:DI 89 [ D.26026 ])
                (plus:DI (reg:DI 107 [ D.26027 ])
                    (reg/f:DI 108 [ ct_7(D)->data ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:194 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 108 [ ct_7(D)->data ])
        (expr_list:REG_DEAD (reg:DI 107 [ D.26027 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                                (const_int 8 [0x8])) [0 ct_7(D)->data+0 S8 A64])
                        (reg:DI 107 [ D.26027 ]))
                    (nil))))))
(insn 84 83 85 10 (set (reg:DI 90 [ D.26024 ])
        (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_55+0 S8 A64])) tiles.cpp:194 87 {*movdi_internal_rex64}
     (nil))
(insn 85 84 86 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 90 [ D.26024 ])
            (reg/v:DI 64 [ ccheck ]))) tiles.cpp:194 8 {*cmpdi_1}
     (nil))
(jump_insn 86 85 87 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 117)
            (pc))) tiles.cpp:194 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 225 [0xe1])
            (nil)))
 -> 117)
;;  succ:       15 [2.2%]  (LOOP_EXIT)
;;              11 [97.8%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 90 91 92 100
;; live  out 	 59 81 90

;; basic block 11, loop depth 1, count 0, freq 9673, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [97.8%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u116(6){ }u117(7){ }u118(16){ }u119(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 90 91 92 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 90
;; lr  def 	 17 [flags] 81
;; live  in  	 59 81 90
;; live  gen 	 17 [flags] 81
;; live  kill	 17 [flags]
(note 87 86 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 11 (parallel [
            (set (reg:DI 81 [ ivtmp.112 ])
                (plus:DI (reg:DI 81 [ ivtmp.112 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 89 88 90 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 90 [ D.26024 ])
            (const_int -1 [0xffffffffffffffff]))) tiles.cpp:195 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 90 [ D.26024 ])
        (nil)))
(jump_insn 90 89 91 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 95)
            (pc))) tiles.cpp:195 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9775 [0x262f])
            (nil)))
 -> 95)
;;  succ:       12 [2.2%]  (FALLTHRU,LOOP_EXIT)
;;              13 [97.8%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 91 92 100
;; live  out 	 59 81

;; basic block 12, loop depth 0, count 0, freq 218, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [2.2%]  (FALLTHRU,LOOP_EXIT)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u123(6){ }u124(7){ }u125(16){ }u126(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 89
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 89
;; live  gen 	
;; live  kill	
(note 91 90 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 95 12 (set (mem:DI (reg/f:DI 89 [ D.26026 ]) [0 *_78+0 S8 A64])
        (reg/v:DI 64 [ ccheck ])) tiles.cpp:195 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 89 [ D.26026 ])
        (expr_list:REG_DEAD (reg/v:DI 64 [ ccheck ])
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

;; basic block 13, loop depth 1, count 0, freq 9455, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [97.8%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u129(6){ }u130(7){ }u131(16){ }u132(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 91 92 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 115
;; live  in  	 59 81
;; live  gen 	 115
;; live  kill	
(code_label 95 92 96 13 42 "" [1 uses])
(note 96 95 131 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 131 96 97 13 (set (reg:DI 115 [ D.26024 ])
        (sign_extend:DI (reg/v:SI 59 [ j ]))) 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 59 [ j ])
        (nil)))
;;  succ:       14 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 80 81 91 92 100 115
;; live  out 	 81 115

;; basic block 14, loop depth 1, count 0, freq 10000, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              13 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u133(6){ }u134(7){ }u135(16){ }u136(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 80 81 91 92 100 115
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 81 91 92 100 115
;; lr  def 	 17 [flags] 59 110 111 112 113
;; live  in  	 81 115
;; live  gen 	 17 [flags] 59 110 111 112 113
;; live  kill	 17 [flags]
(code_label 97 131 98 14 41 "" [0 uses])
(note 98 97 100 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 98 101 14 (var_location:SI j (debug_expr:SI D#7)) -1
     (nil))
(debug_insn 101 100 102 14 (var_location:SI i (minus:SI (subreg:SI (reg:DI 81 [ ivtmp.112 ]) 0)
        (subreg:SI (reg:DI 92 [ D.26024 ]) 0))) tiles.cpp:189 -1
     (nil))
(insn 102 101 104 14 (set (mem/j:DI (plus:DI (reg/v/f:DI 100 [ ct ])
                (const_int 40 [0x28])) [0 ct_7(D)->collisions+0 S8 A64])
        (reg:DI 81 [ ivtmp.112 ])) tiles.cpp:190 87 {*movdi_internal_rex64}
     (nil))
(insn 104 102 105 14 (parallel [
            (set (reg:DI 110 [ D.26024 ])
                (plus:DI (reg:DI 115 [ D.26024 ])
                    (reg/v:DI 80 [ h2 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:191 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 115 [ D.26024 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 105 104 133 14 (parallel [
            (set (reg:DI 112)
                (div:DI (reg:DI 110 [ D.26024 ])
                    (reg:DI 91 [ D.26024 ])))
            (set (reg:DI 111)
                (mod:DI (reg:DI 110 [ D.26024 ])
                    (reg:DI 91 [ D.26024 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:191 367 {*divmoddi4}
     (expr_list:REG_DEAD (reg:DI 110 [ D.26024 ])
        (expr_list:REG_UNUSED (reg:DI 112)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(debug_insn 133 105 107 14 (var_location:SI D#7 (subreg:SI (reg:DI 111) 0)) -1
     (nil))
(insn 107 133 108 14 (set (reg/v:SI 59 [ j ])
        (subreg:SI (reg:DI 111) 0)) tiles.cpp:191 89 {*movsi_internal}
     (nil))
(debug_insn 108 107 110 14 (var_location:SI j (subreg:SI (reg:DI 111) 0)) tiles.cpp:191 -1
     (nil))
(insn 110 108 111 14 (parallel [
            (set (reg:DI 113 [ D.26028 ])
                (minus:DI (reg:DI 81 [ ivtmp.112 ])
                    (reg:DI 92 [ D.26024 ])))
            (clobber (reg:CC 17 flags))
        ]) 310 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 111 110 112 14 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 91 [ D.26024 ])
            (reg:DI 113 [ D.26028 ]))) tiles.cpp:193 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 113 [ D.26028 ])
        (nil)))
(jump_insn 112 111 117 14 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) tiles.cpp:193 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil)))
 -> 109)
;;  succ:       9 [0.0%]  (LOOP_EXIT)
;;              10 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 64 80 81 91 92 100 111
;; live  out 	 59 81 111

;; basic block 15, loop depth 0, count 0, freq 2173, maybe hot
;;  prev block 14, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU)
;;              10 [2.2%]  (LOOP_EXIT)
;;              12 [100.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u157(6){ }u158(7){ }u159(16){ }u160(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 117 112 118 15 38 "" [1 uses])
(note 118 117 119 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 119 118 124 15 (var_location:SI j (debug_expr:SI D#7)) -1
     (nil))
(insn 124 119 127 15 (set (reg/i:SI 0 ax)
        (reg/v:SI 59 [ j ])) tiles.cpp:199 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 59 [ j ])
        (nil)))
(insn 127 124 0 15 (use (reg/i:SI 0 ax)) tiles.cpp:199 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, collision_table*, float*, int, int*, int) (_Z5tilesPiiP15collision_tablePfiS_i, funcdef_no=1062, decl_uid=23694, cgraph_uid=306)

*****starting processing of loop 4 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 11, 12, 13, 14, 15
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 9 ( 0.39)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 6 ( 0.26)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 6 ( 0.26)


starting region dump


void tiles(int*, int, collision_table*, float*, int, int*, int)

Dataflow summary:
def_info->table_size = 30, use_info->table_size = 232
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={5d,1u} r4={8d,4u} r5={8d,4u} r6={1d,22u} r7={1d,26u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,22u,1e} r17={42d,8u} r18={4d} r19={4d} r20={1d,29u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r62={1d,2u} r63={2d,6u} r66={1d,1u} r71={1d,1u} r72={2d,2u} r77={1d,1u} r78={1d,5u} r79={1d,4u} r82={2d,1u} r91={2d,2u} r92={2d,4u} r94={1d,1u} r95={2d,5u} r96={2d,1u} r102={1d,1u} r108={1d,1u} r109={1d,8u} r110={1d,1u} r111={1d,1u} r112={1d,8u} r113={1d,1u} r114={1d,3u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r146={1d,2u} r148={1d,1u} r149={1d} r150={1d,1u} r151={1d,1u} r152={1d,2u} r154={1d,1u} r155={1d} r156={1d,1u} r159={1d,1u} r160={1d,1u} r162={2d,3u} r163={2d,3u} r164={2d,2u} 
;;    total ref usage 530{306d,221u,3e} in 107{103 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;;  reg->defs[] map:	17[0,13] 63[14,14] 72[15,15] 78[16,16] 79[17,17] 82[18,19] 146[20,20] 148[21,21] 149[22,22] 150[23,23] 151[24,24] 152[25,25] 154[26,26] 155[27,27] 156[28,28] 159[29,29] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u111(6){ }u112(7){ }u113(16){ }u114(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 109 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 63 72
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 17[13],63[14],72[15],159[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 146 193 112 11 62 "" [1 uses])
(note 112 146 174 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 109 162 163 164
;; live  out 	 63 72
;; rd  out 	(2) 63[14],72[15]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u115(6){ }u116(7){ }u117(16){ }u118(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 109 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 163 164
;; lr  def 	 17 [flags] 78 79
;; live  in  	 63 72
;; live  gen 	 17 [flags] 78 79
;; live  kill	
;; rd  in  	(2) 63[14],72[15]
;; rd  gen 	(3) 17[0],78[16],79[17]
;; rd  kill	(16) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13],78[16],79[17]
;;  UD chains for artificial uses at top

(code_label 174 112 113 12 64 "" [0 uses])
(note 113 174 114 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 114
(debug_insn 114 113 116 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 116
;;      reg 63 { d14(bb 15 insn 144) }
;;      reg 164 { }
(insn 116 114 118 12 (set (reg:SI 78 [ D.26056 ])
        (mem:SI (plus:DI (reg/f:DI 164)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32])) tiles.cpp:106 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 118
;;      reg 63 { d14(bb 15 insn 144) }
;;      reg 163 { }
(insn 118 116 119 12 (set (reg:SI 79 [ D.26056 ])
        (mem:SI (plus:DI (reg/f:DI 163)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])) tiles.cpp:106 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 119
;;      reg 78 { d16(bb 12 insn 116) }
;;      reg 79 { d17(bb 12 insn 118) }
(insn 119 118 120 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 78 [ D.26056 ])
            (reg:SI 79 [ D.26056 ]))) tiles.cpp:106 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 120
;;      reg 17 { d0(bb 12 insn 119) }
(jump_insn 120 119 121 12 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) tiles.cpp:106 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 127)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 78 79 109 162 163 164
;; live  out 	 63 72 78 79
;; rd  out 	(4) 63[14],72[15],78[16],79[17]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u128(6){ }u129(7){ }u130(16){ }u131(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 78 79 109 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78 79 109
;; lr  def 	 17 [flags] 82 146 148 149
;; live  in  	 63 72 78 79
;; live  gen 	 82 146 148 149
;; live  kill	 17 [flags]
;; rd  in  	(4) 63[14],72[15],78[16],79[17]
;; rd  gen 	(4) 82[18],146[20],148[21],149[22]
;; rd  kill	(19) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13],82[18,19],146[20],148[21],149[22]
;;  UD chains for artificial uses at top

(note 121 120 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 122
;;      reg 78 { d16(bb 12 insn 116) }
;;      reg 79 { d17(bb 12 insn 118) }
(insn 122 121 123 13 (parallel [
            (set (reg:SI 146 [ D.26056 ])
                (minus:SI (reg:SI 78 [ D.26056 ])
                    (reg:SI 79 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 123
;;      reg 109 { }
;;      reg 109 { }
;;      reg 146 { d20(bb 13 insn 122) }
;;      reg 146 { d20(bb 13 insn 122) }
(insn 123 122 124 13 (parallel [
            (set (reg:SI 149)
                (div:SI (reg:SI 146 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (set (reg:SI 148 [ D.26056 ])
                (mod:SI (reg:SI 146 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 146 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:SI 149)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 124
;;      reg 78 { d16(bb 12 insn 116) }
;;      reg 148 { d21(bb 13 insn 123) }
(insn 124 123 127 13 (parallel [
            (set (reg:SI 82 [ D.26056 ])
                (minus:SI (reg:SI 78 [ D.26056 ])
                    (reg:SI 148 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 148 [ D.26056 ])
        (expr_list:REG_DEAD (reg:SI 78 [ D.26056 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 79 82 109 162 163 164
;; live  out 	 63 72 79 82
;; rd  out 	(4) 63[14],72[15],79[17],82[18]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u140(6){ }u141(7){ }u142(16){ }u143(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 78 79 109 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78 79 109
;; lr  def 	 17 [flags] 82 150 151 152 154 155 156
;; live  in  	 63 72 78 79
;; live  gen 	 82 150 151 152 154 155 156
;; live  kill	 17 [flags]
;; rd  in  	(4) 63[14],72[15],78[16],79[17]
;; rd  gen 	(7) 82[19],150[23],151[24],152[25],154[26],155[27],156[28]
;; rd  kill	(22) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13],82[18,19],150[23],151[24],152[25],154[26],155[27],156[28]
;;  UD chains for artificial uses at top

(code_label 127 124 128 14 60 "" [1 uses])
(note 128 127 129 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 129
;;      reg 78 { d16(bb 12 insn 116) }
(insn 129 128 130 14 (parallel [
            (set (reg:SI 150 [ D.26056 ])
                (plus:SI (reg:SI 78 [ D.26056 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 130
;;      reg 78 { d16(bb 12 insn 116) }
;;      reg 79 { d17(bb 12 insn 118) }
(insn 130 129 131 14 (parallel [
            (set (reg:SI 151 [ D.26056 ])
                (minus:SI (reg:SI 79 [ D.26056 ])
                    (reg:SI 78 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 78 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 131
;;      reg 151 { d24(bb 14 insn 130) }
(insn 131 130 132 14 (parallel [
            (set (reg:SI 152 [ D.26056 ])
                (plus:SI (reg:SI 151 [ D.26056 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 151 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 132
;;      reg 109 { }
;;      reg 109 { }
;;      reg 152 { d25(bb 14 insn 131) }
;;      reg 152 { d25(bb 14 insn 131) }
(insn 132 131 133 14 (parallel [
            (set (reg:SI 155)
                (div:SI (reg:SI 152 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (set (reg:SI 154 [ D.26056 ])
                (mod:SI (reg:SI 152 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 152 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:SI 155)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 4 uid 133
;;      reg 150 { d23(bb 14 insn 129) }
;;      reg 154 { d26(bb 14 insn 132) }
(insn 133 132 134 14 (parallel [
            (set (reg:SI 156 [ D.26056 ])
                (plus:SI (reg:SI 150 [ D.26056 ])
                    (reg:SI 154 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 154 [ D.26056 ])
        (expr_list:REG_DEAD (reg:SI 150 [ D.26056 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 5 uid 134
;;      reg 109 { }
;;      reg 156 { d28(bb 14 insn 133) }
(insn 134 133 135 14 (parallel [
            (set (reg:SI 82 [ D.26056 ])
                (minus:SI (reg:SI 156 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 156 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 79 82 109 162 163 164
;; live  out 	 63 72 79 82
;; rd  out 	(4) 63[14],72[15],79[17],82[19]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u156(6){ }u157(7){ }u158(16){ }u159(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 79 82 109 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 79 82 162 163
;; lr  def 	 17 [flags] 63 72 159
;; live  in  	 63 72 79 82
;; live  gen 	 17 [flags] 63 72 159
;; live  kill	 17 [flags]
;; rd  in  	(5) 63[14],72[15],79[17],82[18,19]
;; rd  gen 	(4) 17[13],63[14],72[15],159[29]
;; rd  kill	(17) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13],63[14],72[15],159[29]
;;  UD chains for artificial uses at top

(code_label 135 134 136 15 61 "" [0 uses])
(note 136 135 138 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 138
;;      reg 63 { d14(bb 15 insn 144) }
;;      reg 82 { d19(bb 14 insn 134) d18(bb 13 insn 124) }
;;      reg 162 { }
(insn 138 136 140 15 (set (mem:SI (plus:DI (reg/f:DI 162)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: coordinates, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
        (reg:SI 82 [ D.26056 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 82 [ D.26056 ])
        (nil)))
;;   UD chains for insn luid 1 uid 140
;;      reg 72 { d15(bb 15 insn 145) }
;;      reg 79 { d17(bb 12 insn 118) }
(insn 140 138 141 15 (parallel [
            (set (reg:SI 159)
                (plus:SI (reg:SI 79 [ D.26056 ])
                    (reg:SI 72 [ ivtmp.127 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:112 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 79 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 141
;;      reg 63 { d14(bb 15 insn 144) }
;;      reg 159 { d29(bb 15 insn 140) }
;;      reg 163 { }
(insn 141 140 143 15 (set (mem:SI (plus:DI (reg/f:DI 163)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
        (reg:SI 159)) tiles.cpp:112 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
;;   UD chains for insn luid 3 uid 143
(debug_insn 143 141 144 15 (var_location:SI i (debug_expr:SI D#8)) -1
     (nil))
;;   UD chains for insn luid 4 uid 144
;;      reg 63 { d14(bb 15 insn 144) }
(insn 144 143 145 15 (parallel [
            (set (reg:DI 63 [ ivtmp.121 ])
                (plus:DI (reg:DI 63 [ ivtmp.121 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 5 uid 145
;;      reg 72 { d15(bb 15 insn 145) }
(insn 145 144 147 15 (parallel [
            (set (reg:SI 72 [ ivtmp.127 ])
                (plus:SI (reg:SI 72 [ ivtmp.127 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 6 uid 147
;;      reg 63 { d14(bb 15 insn 144) }
;;      reg 71 { }
(insn 147 145 148 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 63 [ ivtmp.121 ])
            (reg:DI 71 [ D.26059 ]))) tiles.cpp:103 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 7 uid 148
;;      reg 17 { d13(bb 15 insn 147) }
(jump_insn 148 147 181 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) tiles.cpp:103 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 146)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 109 162 163 164
;; live  out 	 63 72
;; rd  out 	(2) 63[14],72[15]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 4 ******
*****starting processing of loop 3 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 19 ( 0.83)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 14 ( 0.61)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 14 ( 0.61)


starting region dump


void tiles(int*, int, collision_table*, float*, int, int*, int)

Dataflow summary:
def_info->table_size = 91, use_info->table_size = 232
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={5d,1u} r4={8d,4u} r5={8d,4u} r6={1d,22u} r7={1d,26u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,22u,1e} r17={42d,8u} r18={4d} r19={4d} r20={1d,29u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r62={1d,2u} r63={2d,6u} r66={1d,1u} r71={1d,1u} r72={2d,2u} r77={1d,1u} r78={1d,5u} r79={1d,4u} r82={2d,1u} r91={2d,2u} r92={2d,4u} r94={1d,1u} r95={2d,5u} r96={2d,1u} r102={1d,1u} r108={1d,1u} r109={1d,8u} r110={1d,1u} r111={1d,1u} r112={1d,8u} r113={1d,1u} r114={1d,3u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r146={1d,2u} r148={1d,1u} r149={1d} r150={1d,1u} r151={1d,1u} r152={1d,2u} r154={1d,1u} r155={1d} r156={1d,1u} r159={1d,1u} r160={1d,1u} r162={2d,3u} r163={2d,3u} r164={2d,2u} 
;;    total ref usage 530{306d,221u,3e} in 107{103 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64
;;  reg->defs[] map:	0[0,0] 1[1,2] 2[3,3] 4[4,5] 5[6,7] 8[8,8] 9[9,9] 10[10,10] 11[11,11] 12[12,12] 13[13,13] 14[14,14] 15[15,15] 17[16,34] 18[35,35] 19[36,36] 21[37,37] 22[38,38] 23[39,39] 24[40,40] 25[41,41] 26[42,42] 27[43,43] 28[44,44] 29[45,45] 30[46,46] 31[47,47] 32[48,48] 33[49,49] 34[50,50] 35[51,51] 36[52,52] 37[53,53] 38[54,54] 39[55,55] 40[56,56] 45[57,57] 46[58,58] 47[59,59] 48[60,60] 49[61,61] 50[62,62] 51[63,63] 52[64,64] 63[65,66] 72[67,68] 78[69,69] 79[70,70] 82[71,72] 91[73,73] 94[74,74] 95[75,75] 96[76,77] 146[78,78] 148[79,79] 149[80,80] 150[81,81] 151[82,82] 152[83,83] 154[84,84] 155[85,85] 156[86,86] 159[87,87] 160[88,88] 163[89,89] 164[90,90] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u111(6){ }u112(7){ }u113(16){ }u114(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 63 72 91 95 163 164
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 17[29],63[65],72[67],91[73],95[75],159[87],163[89],164[90]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 146 193 112 11 62 "" [1 uses])
(note 112 146 174 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164
;; live  out 	 63 72 91 95 163 164
;; rd  out 	(6) 63[65],72[67],91[73],95[75],163[89],164[90]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u115(6){ }u116(7){ }u117(16){ }u118(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 163 164
;; lr  def 	 17 [flags] 78 79
;; live  in  	 63 72 91 95 163 164
;; live  gen 	 17 [flags] 78 79
;; live  kill	
;; rd  in  	(8) 63[65,66],72[67,68],91[73],95[75],163[89],164[90]
;; rd  gen 	(3) 17[16],78[69],79[70]
;; rd  kill	(21) 17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34],78[69],79[70]
;;  UD chains for artificial uses at top

(code_label 174 112 113 12 64 "" [0 uses])
(note 113 174 114 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 114
(debug_insn 114 113 116 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 116
;;      reg 63 { d66(bb 21 insn 14) d65(bb 15 insn 144) }
;;      reg 164 { d90(bb 21 insn 194) }
(insn 116 114 118 12 (set (reg:SI 78 [ D.26056 ])
        (mem:SI (plus:DI (reg/f:DI 164)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32])) tiles.cpp:106 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 118
;;      reg 63 { d66(bb 21 insn 14) d65(bb 15 insn 144) }
;;      reg 163 { d89(bb 21 insn 195) }
(insn 118 116 119 12 (set (reg:SI 79 [ D.26056 ])
        (mem:SI (plus:DI (reg/f:DI 163)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])) tiles.cpp:106 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 119
;;      reg 78 { d69(bb 12 insn 116) }
;;      reg 79 { d70(bb 12 insn 118) }
(insn 119 118 120 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 78 [ D.26056 ])
            (reg:SI 79 [ D.26056 ]))) tiles.cpp:106 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 120
;;      reg 17 { d16(bb 12 insn 119) }
(jump_insn 120 119 121 12 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) tiles.cpp:106 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 127)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 78 79 91 95 109 110 112 162 163 164
;; live  out 	 63 72 78 79 91 95 163 164
;; rd  out 	(10) 63[65,66],72[67,68],78[69],79[70],91[73],95[75],163[89],164[90]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u128(6){ }u129(7){ }u130(16){ }u131(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 78 79 91 95 109 110 112 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78 79 109
;; lr  def 	 17 [flags] 82 146 148 149
;; live  in  	 63 72 78 79 91 95 163 164
;; live  gen 	 82 146 148 149
;; live  kill	 17 [flags]
;; rd  in  	(10) 63[65,66],72[67,68],78[69],79[70],91[73],95[75],163[89],164[90]
;; rd  gen 	(4) 82[71],146[78],148[79],149[80]
;; rd  kill	(24) 17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34],82[71,72],146[78],148[79],149[80]
;;  UD chains for artificial uses at top

(note 121 120 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 122
;;      reg 78 { d69(bb 12 insn 116) }
;;      reg 79 { d70(bb 12 insn 118) }
(insn 122 121 123 13 (parallel [
            (set (reg:SI 146 [ D.26056 ])
                (minus:SI (reg:SI 78 [ D.26056 ])
                    (reg:SI 79 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 123
;;      reg 109 { }
;;      reg 109 { }
;;      reg 146 { d78(bb 13 insn 122) }
;;      reg 146 { d78(bb 13 insn 122) }
(insn 123 122 124 13 (parallel [
            (set (reg:SI 149)
                (div:SI (reg:SI 146 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (set (reg:SI 148 [ D.26056 ])
                (mod:SI (reg:SI 146 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 146 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:SI 149)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 124
;;      reg 78 { d69(bb 12 insn 116) }
;;      reg 148 { d79(bb 13 insn 123) }
(insn 124 123 127 13 (parallel [
            (set (reg:SI 82 [ D.26056 ])
                (minus:SI (reg:SI 78 [ D.26056 ])
                    (reg:SI 148 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 148 [ D.26056 ])
        (expr_list:REG_DEAD (reg:SI 78 [ D.26056 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 79 82 91 95 109 110 112 162 163 164
;; live  out 	 63 72 79 82 91 95 163 164
;; rd  out 	(10) 63[65,66],72[67,68],79[70],82[71],91[73],95[75],163[89],164[90]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u140(6){ }u141(7){ }u142(16){ }u143(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 78 79 91 95 109 110 112 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78 79 109
;; lr  def 	 17 [flags] 82 150 151 152 154 155 156
;; live  in  	 63 72 78 79 91 95 163 164
;; live  gen 	 82 150 151 152 154 155 156
;; live  kill	 17 [flags]
;; rd  in  	(10) 63[65,66],72[67,68],78[69],79[70],91[73],95[75],163[89],164[90]
;; rd  gen 	(7) 82[72],150[81],151[82],152[83],154[84],155[85],156[86]
;; rd  kill	(27) 17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34],82[71,72],150[81],151[82],152[83],154[84],155[85],156[86]
;;  UD chains for artificial uses at top

(code_label 127 124 128 14 60 "" [1 uses])
(note 128 127 129 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 129
;;      reg 78 { d69(bb 12 insn 116) }
(insn 129 128 130 14 (parallel [
            (set (reg:SI 150 [ D.26056 ])
                (plus:SI (reg:SI 78 [ D.26056 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 130
;;      reg 78 { d69(bb 12 insn 116) }
;;      reg 79 { d70(bb 12 insn 118) }
(insn 130 129 131 14 (parallel [
            (set (reg:SI 151 [ D.26056 ])
                (minus:SI (reg:SI 79 [ D.26056 ])
                    (reg:SI 78 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 78 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 131
;;      reg 151 { d82(bb 14 insn 130) }
(insn 131 130 132 14 (parallel [
            (set (reg:SI 152 [ D.26056 ])
                (plus:SI (reg:SI 151 [ D.26056 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 151 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 132
;;      reg 109 { }
;;      reg 109 { }
;;      reg 152 { d83(bb 14 insn 131) }
;;      reg 152 { d83(bb 14 insn 131) }
(insn 132 131 133 14 (parallel [
            (set (reg:SI 155)
                (div:SI (reg:SI 152 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (set (reg:SI 154 [ D.26056 ])
                (mod:SI (reg:SI 152 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 152 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:SI 155)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 4 uid 133
;;      reg 150 { d81(bb 14 insn 129) }
;;      reg 154 { d84(bb 14 insn 132) }
(insn 133 132 134 14 (parallel [
            (set (reg:SI 156 [ D.26056 ])
                (plus:SI (reg:SI 150 [ D.26056 ])
                    (reg:SI 154 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 154 [ D.26056 ])
        (expr_list:REG_DEAD (reg:SI 150 [ D.26056 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 5 uid 134
;;      reg 109 { }
;;      reg 156 { d86(bb 14 insn 133) }
(insn 134 133 135 14 (parallel [
            (set (reg:SI 82 [ D.26056 ])
                (minus:SI (reg:SI 156 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 156 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 79 82 91 95 109 110 112 162 163 164
;; live  out 	 63 72 79 82 91 95 163 164
;; rd  out 	(10) 63[65,66],72[67,68],79[70],82[72],91[73],95[75],163[89],164[90]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u156(6){ }u157(7){ }u158(16){ }u159(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 79 82 91 95 109 110 112 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 79 82 162 163
;; lr  def 	 17 [flags] 63 72 159
;; live  in  	 63 72 79 82 91 95 163 164
;; live  gen 	 17 [flags] 63 72 159
;; live  kill	 17 [flags]
;; rd  in  	(11) 63[65,66],72[67,68],79[70],82[71,72],91[73],95[75],163[89],164[90]
;; rd  gen 	(4) 17[29],63[65],72[67],159[87]
;; rd  kill	(24) 17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34],63[65,66],72[67,68],159[87]
;;  UD chains for artificial uses at top

(code_label 135 134 136 15 61 "" [0 uses])
(note 136 135 138 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 138
;;      reg 63 { d66(bb 21 insn 14) d65(bb 15 insn 144) }
;;      reg 82 { d72(bb 14 insn 134) d71(bb 13 insn 124) }
;;      reg 162 { }
(insn 138 136 140 15 (set (mem:SI (plus:DI (reg/f:DI 162)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: coordinates, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
        (reg:SI 82 [ D.26056 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 82 [ D.26056 ])
        (nil)))
;;   UD chains for insn luid 1 uid 140
;;      reg 72 { d68(bb 21 insn 13) d67(bb 15 insn 145) }
;;      reg 79 { d70(bb 12 insn 118) }
(insn 140 138 141 15 (parallel [
            (set (reg:SI 159)
                (plus:SI (reg:SI 79 [ D.26056 ])
                    (reg:SI 72 [ ivtmp.127 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:112 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 79 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 141
;;      reg 63 { d66(bb 21 insn 14) d65(bb 15 insn 144) }
;;      reg 159 { d87(bb 15 insn 140) }
;;      reg 163 { d89(bb 21 insn 195) }
(insn 141 140 143 15 (set (mem:SI (plus:DI (reg/f:DI 163)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
        (reg:SI 159)) tiles.cpp:112 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
;;   UD chains for insn luid 3 uid 143
(debug_insn 143 141 144 15 (var_location:SI i (debug_expr:SI D#8)) -1
     (nil))
;;   UD chains for insn luid 4 uid 144
;;      reg 63 { d66(bb 21 insn 14) d65(bb 15 insn 144) }
(insn 144 143 145 15 (parallel [
            (set (reg:DI 63 [ ivtmp.121 ])
                (plus:DI (reg:DI 63 [ ivtmp.121 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 5 uid 145
;;      reg 72 { d68(bb 21 insn 13) d67(bb 15 insn 145) }
(insn 145 144 147 15 (parallel [
            (set (reg:SI 72 [ ivtmp.127 ])
                (plus:SI (reg:SI 72 [ ivtmp.127 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 6 uid 147
;;      reg 63 { d65(bb 15 insn 144) }
;;      reg 71 { }
(insn 147 145 148 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 63 [ ivtmp.121 ])
            (reg:DI 71 [ D.26059 ]))) tiles.cpp:103 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 7 uid 148
;;      reg 17 { d29(bb 15 insn 147) }
(jump_insn 148 147 181 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) tiles.cpp:103 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 146)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164
;; live  out 	 63 72 91 95 163 164
;; rd  out 	(6) 63[65],72[67],91[73],95[75],163[89],164[90]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u175(6){ }u176(7){ }u177(16){ }u178(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  def 	 96
;; live  in  	 91 95
;; live  gen 	 96
;; live  kill	
;; rd  in  	(6) 63[65],72[67],91[73],95[75],163[89],164[90]
;; rd  gen 	(1) 96[76]
;; rd  kill	(2) 96[76,77]
;;  UD chains for artificial uses at top

(note 181 148 15 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 15
;;      reg 112 { }
(insn 15 181 185 16 (set (reg/v:SI 96 [ num_floats ])
        (reg/v:SI 112 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 96 109 110 112 162
;; live  out 	 91 95 96
;; rd  out 	(3) 91[73],95[75],96[76]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u180(6){ }u181(7){ }u182(16){ }u183(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 96
;; live  in  	 91 95
;; live  gen 	 96
;; live  kill	
;; rd  in  	(2) 91[73],95[75]
;; rd  gen 	(1) 96[77]
;; rd  kill	(2) 96[76,77]
;;  UD chains for artificial uses at top

(code_label 185 15 184 17 65 "" [1 uses])
(note 184 185 16 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 16
(insn 16 184 170 17 (set (reg/v:SI 96 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:103 89 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 96 109 110 112 162
;; live  out 	 91 95 96
;; rd  out 	(3) 91[73],95[75],96[77]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u184(6){ }u185(7){ }u186(16){ }u187(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 96 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 91 95 96 109 110 162
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 91 94 95 160
;; live  in  	 91 95 96
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 91 94 95 160
;; live  kill	 17 [flags]
;; rd  in  	(4) 91[73],95[75],96[76,77]
;; rd  gen 	(6) 0[0],17[33],91[73],94[74],95[75],160[88]
;; rd  kill	(24) 0[0],17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34],91[73],94[74],95[75],160[88]
;;  UD chains for artificial uses at top

(code_label 170 16 149 18 63 "" [0 uses])
(note 149 170 150 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 150
;;      reg 96 { d77(bb 17 insn 16) d76(bb 16 insn 15) }
(insn 150 149 151 18 (set (reg:DI 160 [ num_floats ])
        (sign_extend:DI (reg/v:SI 96 [ num_floats ]))) tiles.cpp:115 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 96 [ num_floats ])
        (nil)))
;;   UD chains for insn luid 1 uid 151
;;      reg 20 { }
;;      reg 95 { d75(bb 18 insn 159) }
;;      reg 160 { d88(bb 18 insn 150) }
(insn 151 150 153 18 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 160 [ num_floats ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 95 [ j ])) tiles.cpp:115 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 160 [ num_floats ])
        (nil)))
;;   UD chains for insn luid 2 uid 153
;;      reg 110 { }
(insn 153 151 154 18 (set (reg:DI 1 dx)
        (reg/v/f:DI 110 [ ctable ])) tiles.cpp:117 87 {*movdi_internal_rex64}
     (nil))
;;   UD chains for insn luid 3 uid 154
;;      reg 62 { }
(insn 154 153 155 18 (set (reg:SI 4 si)
        (reg/v:SI 62 [ num_coordinates ])) tiles.cpp:117 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 155
;;      reg 162 { }
;;   eq_note reg 20 { }
(insn 155 154 156 18 (set (reg:DI 5 di)
        (reg/f:DI 162)) tiles.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
;;   UD chains for insn luid 5 uid 156
;;      reg 7 { }
;;      reg 1 { d1(bb 18 insn 153) }
;;      reg 4 { d4(bb 18 insn 154) }
;;      reg 5 { d6(bb 18 insn 155) }
(call_insn 156 155 157 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z4hashPiiP15collision_table") [flags 0x1]  <function_decl 0x2b82f1f16800 hash>) [0 hash S1 A8])
            (const_int 0 [0]))) tiles.cpp:117 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;   UD chains for insn luid 6 uid 157
;;      reg 0 { d0(bb 18 insn 156) }
(insn 157 156 158 18 (set (reg:SI 94 [ D.26056 ])
        (reg:SI 0 ax)) tiles.cpp:117 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 7 uid 158
;;      reg 91 { d73(bb 18 insn 162) }
;;      reg 94 { d74(bb 18 insn 157) }
(insn 158 157 159 18 (set (mem:SI (reg:DI 91 [ ivtmp.132 ]) [0 MEM[base: _31, offset: 0B]+0 S4 A32])
        (reg:SI 94 [ D.26056 ])) tiles.cpp:117 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 94 [ D.26056 ])
        (nil)))
;;   UD chains for insn luid 8 uid 159
;;      reg 95 { d75(bb 18 insn 159) }
(insn 159 158 161 18 (parallel [
            (set (reg/v:SI 95 [ j ])
                (plus:SI (reg/v:SI 95 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:100 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 9 uid 161
;;      reg 95 { d75(bb 18 insn 159) }
(debug_insn 161 159 162 18 (var_location:SI j (reg/v:SI 95 [ j ])) -1
     (nil))
;;   UD chains for insn luid 10 uid 162
;;      reg 91 { d73(bb 18 insn 162) }
(insn 162 161 163 18 (parallel [
            (set (reg:DI 91 [ ivtmp.132 ])
                (plus:DI (reg:DI 91 [ ivtmp.132 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 11 uid 163
;;      reg 95 { d75(bb 18 insn 159) }
;;      reg 109 { }
(insn 163 162 164 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 95 [ j ])
            (reg/v:SI 109 [ num_tilings ]))) tiles.cpp:100 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 12 uid 164
;;      reg 17 { d33(bb 18 insn 163) }
(jump_insn 164 163 165 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 179)
            (pc))) tiles.cpp:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 179)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; live  out 	 91 95
;; rd  out 	(2) 91[73],95[75]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u210(6){ }u211(7){ }u212(16){ }u213(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 91 95
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 0[0],17[33],91[73],94[74],95[75],160[88]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 165 164 166 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; live  out 	 91 95
;; rd  out 	(2) 91[73],95[75]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u214(6){ }u215(7){ }u216(16){ }u217(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  def 	 17 [flags]
;; live  in  	 91 95
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 91[73],95[75]
;; rd  gen 	(1) 17[34]
;; rd  kill	(19) 17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34]
;;  UD chains for artificial uses at top

(code_label 166 165 167 20 59 "" [0 uses])
(note 167 166 168 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 168
;;      reg 95 { d75(bb 18 insn 159) }
(debug_insn 168 167 169 20 (var_location:SI j (reg/v:SI 95 [ j ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 169
(debug_insn 169 168 171 20 (var_location:SI i (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 2 uid 171
;;      reg 112 { }
(insn 171 169 172 20 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 112 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:103 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 3 uid 172
;;      reg 17 { d34(bb 20 insn 171) }
(jump_insn 172 171 173 20 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 185)
            (pc))) tiles.cpp:103 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 185)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; live  out 	 91 95
;; rd  out 	(2) 91[73],95[75]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u221(6){ }u222(7){ }u223(16){ }u224(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 63 72 163 164
;; live  in  	 91 95
;; live  gen 	 63 72 163 164
;; live  kill	
;; rd  in  	(2) 91[73],95[75]
;; rd  gen 	(4) 63[66],72[68],163[89],164[90]
;; rd  kill	(6) 63[65,66],72[67,68],163[89],164[90]
;;  UD chains for artificial uses at top

(note 173 172 13 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 13
(insn 13 173 14 21 (set (reg:SI 72 [ ivtmp.127 ])
        (const_int 1 [0x1])) tiles.cpp:103 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 14
(insn 14 13 194 21 (set (reg:DI 63 [ ivtmp.121 ])
        (const_int 0 [0])) tiles.cpp:103 87 {*movdi_internal_rex64}
     (nil))
;;   UD chains for insn luid 2 uid 194
;;      reg 20 { }
(insn 194 14 195 21 (set (reg/f:DI 164)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
;;   UD chains for insn luid 3 uid 195
;;      reg 20 { }
(insn 195 194 179 21 (set (reg/f:DI 163)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00]))) 267 {*leadi}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164
;; live  out 	 63 72 91 95 163 164
;; rd  out 	(6) 63[66],72[68],91[73],95[75],163[89],164[90]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 3 ******
Set in insn 13 is invariant (0), cost 4, depends on 
Set in insn 14 is invariant (1), cost 4, depends on 
Set in insn 194 is invariant (2), cost 10, depends on 
Set in insn 195 is invariant (3), cost 10, depends on 
Set in insn 15 is invariant (4), cost 4, depends on 
Set in insn 16 is invariant (5), cost 4, depends on 
Set in insn 153 is invariant (6), cost 0, depends on 
Set in insn 154 is invariant (7), cost 0, depends on 
Set in insn 155 is invariant (8), cost 0, depends on 
*****starting processing of loop 5 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 7, 8
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 2 (0.087)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 2 (0.087)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 30 count 3 ( 0.13)


starting region dump


void tiles(int*, int, collision_table*, float*, int, int*, int)

Dataflow summary:
def_info->table_size = 51, use_info->table_size = 232
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={5d,1u} r4={8d,4u} r5={8d,4u} r6={1d,22u} r7={1d,26u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,22u,1e} r17={42d,8u} r18={4d} r19={4d} r20={1d,29u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r62={1d,2u} r63={2d,6u} r66={1d,1u} r71={1d,1u} r72={2d,2u} r77={1d,1u} r78={1d,5u} r79={1d,4u} r82={2d,1u} r91={2d,2u} r92={2d,4u} r94={1d,1u} r95={2d,5u} r96={2d,1u} r102={1d,1u} r108={1d,1u} r109={1d,8u} r110={1d,1u} r111={1d,1u} r112={1d,8u} r113={1d,1u} r114={1d,3u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r146={1d,2u} r148={1d,1u} r149={1d} r150={1d,1u} r151={1d,1u} r152={1d,2u} r154={1d,1u} r155={1d} r156={1d,1u} r159={1d,1u} r160={1d,1u} r162={2d,3u} r163={2d,3u} r164={2d,2u} 
;;    total ref usage 530{306d,221u,3e} in 107{103 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 4[3,3] 5[4,4] 8[5,5] 9[6,6] 10[7,7] 11[8,8] 12[9,9] 13[10,10] 14[11,11] 15[12,12] 17[13,15] 18[16,16] 19[17,17] 21[18,19] 22[20,20] 23[21,21] 24[22,22] 25[23,23] 26[24,24] 27[25,25] 28[26,26] 29[27,27] 30[28,28] 31[29,29] 32[30,30] 33[31,31] 34[32,32] 35[33,33] 36[34,34] 37[35,35] 38[36,36] 39[37,37] 40[38,38] 45[39,39] 46[40,40] 47[41,41] 48[42,42] 49[43,43] 50[44,44] 51[45,45] 52[46,46] 66[47,47] 92[48,48] 131[49,49] 133[50,50] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77 92 102 111 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77 92 102 111 164
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 66 92 131 133
;; live  in  	 92
;; live  gen 	 17 [flags] 21 [xmm0] 66 92 131 133
;; live  kill	 17 [flags]
;; rd  in  	(1) 92[48]
;; rd  gen 	(6) 17[15],21[19],66[47],92[48],131[49],133[50]
;; rd  kill	(9) 17[13,14,15],21[18,19],66[47],92[48],131[49],133[50]
;;  UD chains for artificial uses at top

(code_label 85 192 70 7 58 "" [0 uses])
(note 70 85 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 71
(debug_insn 71 70 72 7 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 72
;;      reg 92 { d48(bb 7 insn 81) }
;;      reg 102 { }
;;      reg 111 { }
(insn 72 71 73 7 (set (reg:SF 131 [ D.26057 ])
        (mult:SF (reg:SF 102 [ D.26057 ])
            (mem:SF (plus:DI (reg/v/f:DI 111 [ floats ])
                    (reg:DI 92 [ ivtmp.138 ])) [0 MEM[base: floats_26(D), index: ivtmp.138_58, offset: 0B]+0 S4 A32]))) tiles.cpp:95 777 {*fop_sf_comm_sse}
     (nil))
;;   UD chains for insn luid 2 uid 73
;;      reg 131 { d49(bb 7 insn 72) }
(insn 73 72 74 7 (set (reg:SF 21 xmm0)
        (reg:SF 131 [ D.26057 ])) tiles.cpp:95 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 131 [ D.26057 ])
        (nil)))
;;   UD chains for insn luid 3 uid 74
;;      reg 7 { }
;;      reg 21 { d18(bb 7 insn 73) }
(call_insn/u 74 73 75 7 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b82f0867a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:95 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
;;   UD chains for insn luid 4 uid 75
;;      reg 21 { d19(bb 7 insn 74) }
(insn 75 74 77 7 (set (reg:SF 66 [ D.26057 ])
        (reg:SF 21 xmm0)) tiles.cpp:95 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0)
        (nil)))
;;   UD chains for insn luid 5 uid 77
;;      reg 66 { d47(bb 7 insn 75) }
(insn 77 75 78 7 (set (reg:SI 133)
        (fix:SI (reg:SF 66 [ D.26057 ]))) tiles.cpp:95 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 66 [ D.26057 ])
        (nil)))
;;   UD chains for insn luid 6 uid 78
;;      reg 92 { d48(bb 7 insn 81) }
;;      reg 133 { d50(bb 7 insn 77) }
;;      reg 164 { }
(insn 78 77 80 7 (set (mem:SI (plus:DI (reg/f:DI 164)
                (reg:DI 92 [ ivtmp.138 ])) [0 MEM[symbol: qstate, index: ivtmp.138_58, offset: 0B]+0 S4 A32])
        (reg:SI 133)) tiles.cpp:95 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
;;   UD chains for insn luid 7 uid 80
(debug_insn 80 78 81 7 (var_location:SI i (debug_expr:SI D#9)) -1
     (nil))
;;   UD chains for insn luid 8 uid 81
;;      reg 92 { d48(bb 7 insn 81) }
(insn 81 80 82 7 (parallel [
            (set (reg:DI 92 [ ivtmp.138 ])
                (plus:DI (reg:DI 92 [ ivtmp.138 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 9 uid 82
;;      reg 77 { }
;;      reg 92 { d48(bb 7 insn 81) }
(insn 82 81 83 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 92 [ ivtmp.138 ])
            (reg:DI 77 [ D.26059 ]))) tiles.cpp:94 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 10 uid 83
;;      reg 17 { d15(bb 7 insn 82) }
(jump_insn 83 82 84 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) tiles.cpp:94 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 88)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77 92 102 111 164
;; live  out 	 92
;; rd  out 	(1) 92[48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u81(6){ }u82(7){ }u83(16){ }u84(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77 92 102 111 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 92
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 17[15],21[19],66[47],92[48],131[49],133[50]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 84 83 88 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77 92 102 111 164
;; live  out 	 92
;; rd  out 	(1) 92[48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 5 ******
starting the processing of deferred insns
ending the processing of deferred insns


void tiles(int*, int, collision_table*, float*, int, int*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={5d,1u} r4={8d,4u} r5={8d,4u} r6={1d,22u} r7={1d,26u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,22u,1e} r17={42d,8u} r18={4d} r19={4d} r20={1d,29u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r62={1d,2u} r63={2d,6u} r66={1d,1u} r71={1d,1u} r72={2d,2u} r77={1d,1u} r78={1d,5u} r79={1d,4u} r82={2d,1u} r91={2d,2u} r92={2d,4u} r94={1d,1u} r95={2d,5u} r96={2d,1u} r102={1d,1u} r108={1d,1u} r109={1d,8u} r110={1d,1u} r111={1d,1u} r112={1d,8u} r113={1d,1u} r114={1d,3u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r146={1d,2u} r148={1d,1u} r149={1d} r150={1d,1u} r151={1d,1u} r152={1d,2u} r154={1d,1u} r155={1d} r156={1d,1u} r159={1d,1u} r160={1d,1u} r162={2d,3u} r163={2d,3u} r164={2d,2u} 
;;    total ref usage 530{306d,221u,3e} in 107{103 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 17 [flags] 62 108 109 110 111 112 113 114 115
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 17 [flags] 62 108 109 110 111 112 113 114 115
;; live  kill	 17 [flags]
(note 18 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 18 5 2 (set (reg/v/f:DI 108 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 109 [ num_tilings ])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:84 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 6 5 7 2 (set (reg/v/f:DI 110 [ ctable ])
        (reg:DI 1 dx [ ctable ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ctable ])
        (nil)))
(insn 7 6 8 2 (set (reg/v/f:DI 111 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 112 [ num_floats ])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:84 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ num_floats ])
        (nil)))
(insn 9 8 10 2 (set (reg/v/f:DI 113 [ ints ])
        (reg:DI 38 r9 [ ints ])) tiles.cpp:84 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ ints ])
        (nil)))
(insn 10 9 11 2 (set (reg/v:SI 114 [ num_ints ])
        (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])) tiles.cpp:84 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:DI 16 argp) [0 num_ints+0 S4 A64])
        (nil)))
(note 11 10 20 2 NOTE_INSN_FUNCTION_BEG)
(insn 20 11 21 2 (parallel [
            (set (reg:SI 115 [ D.26056 ])
                (plus:SI (reg/v:SI 112 [ num_floats ])
                    (reg/v:SI 114 [ num_ints ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:89 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 21 20 22 2 (parallel [
            (set (reg/v:SI 62 [ num_coordinates ])
                (plus:SI (reg:SI 115 [ D.26056 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:89 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 115 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 22 21 24 2 (var_location:SI num_coordinates (reg/v:SI 62 [ num_coordinates ])) tiles.cpp:89 -1
     (nil))
(debug_insn 24 22 25 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 25 24 26 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 114 [ num_ints ])
            (const_int 0 [0]))) tiles.cpp:91 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 26 25 52 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) tiles.cpp:91 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
            (nil)))
 -> 34)
;;  succ:       4 [97.6%] 
;;              3 [2.4%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112 113 114
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112 113 114

;; basic block 3, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [2.4%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 52 26 27 3 54 "" [0 uses])
(note 27 52 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 29 28 30 3 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 112 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:94 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 30 29 34 3 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 63)
            (pc))) tiles.cpp:94 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 63)
;;  succ:       6 [95.2%] 
;;              5 [4.8%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112

;; basic block 4, loop depth 0, count 0, freq 46, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [97.6%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112 113 114
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112 113 114
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 117 118 119 120 121 122 162
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112 113 114
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 117 118 119 120 121 122 162
;; live  kill	 17 [flags]
(code_label 34 30 35 4 51 "" [1 uses])
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 4 (parallel [
            (set (reg/f:DI 162)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:91 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 37 36 38 4 (set (reg:DI 117 [ D.26059 ])
        (sign_extend:DI (reg/v:SI 112 [ num_floats ]))) tiles.cpp:91 149 {*extendsidi2_rex64}
     (nil))
(insn 38 37 39 4 (parallel [
            (set (reg:DI 118 [ D.26059 ])
                (ashift:DI (reg:DI 117 [ D.26059 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:91 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 117 [ D.26059 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 39 38 40 4 (parallel [
            (set (reg:DI 119 [ D.26062 ])
                (plus:DI (reg:DI 118 [ D.26059 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:91 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 118 [ D.26059 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 40 39 41 4 (parallel [
            (set (reg:DI 120 [ D.26061 ])
                (plus:DI (reg/f:DI 162)
                    (reg:DI 119 [ D.26062 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:91 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 162)
        (expr_list:REG_DEAD (reg:DI 119 [ D.26062 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 41 40 42 4 (set (reg:DI 121 [ D.26059 ])
        (sign_extend:DI (reg/v:SI 114 [ num_ints ]))) tiles.cpp:91 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 114 [ num_ints ])
        (nil)))
(insn 42 41 46 4 (parallel [
            (set (reg:DI 122 [ D.26059 ])
                (ashift:DI (reg:DI 121 [ D.26059 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:91 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 121 [ D.26059 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 46 42 47 4 (set (reg:DI 1 dx)
        (reg:DI 122 [ D.26059 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 122 [ D.26059 ])
        (nil)))
(insn 47 46 48 4 (set (reg:DI 4 si)
        (reg/v/f:DI 113 [ ints ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 113 [ ints ])
        (nil)))
(insn 48 47 49 4 (set (reg:DI 5 di)
        (reg:DI 120 [ D.26061 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 120 [ D.26061 ])
        (nil)))
(call_insn 49 48 55 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b82f20da500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112

;; basic block 5, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [100.0%]  (FALLTHRU)
;;              3 [4.8%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(6){ }u47(7){ }u48(16){ }u49(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 55 49 56 5 53 "" [0 uses])
(note 56 55 57 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 5 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 58 57 59 5 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 109 [ num_tilings ])
            (const_int 0 [0]))) tiles.cpp:100 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 59 58 63 5 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) tiles.cpp:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 103)
;;  succ:       10 [91.0%] 
;;              22 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112

;; basic block 6, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [95.2%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 109 112
;; lr  def 	 17 [flags] 77 92 102 128 129 130 164
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 111 112
;; live  gen 	 77 92 102 128 129 130 164
;; live  kill	 17 [flags]
(code_label 63 59 64 6 52 "" [1 uses])
(note 64 63 65 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 6 (set (reg:SF 102 [ D.26057 ])
        (float:SF (reg/v:SI 109 [ num_tilings ]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 66 65 67 6 (parallel [
            (set (reg:SI 128 [ D.26058 ])
                (plus:SI (reg/v:SI 112 [ num_floats ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 67 66 68 6 (set (reg:DI 129 [ D.26059 ])
        (zero_extend:DI (reg:SI 128 [ D.26058 ]))) 139 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 128 [ D.26058 ])
        (nil)))
(insn 68 67 69 6 (parallel [
            (set (reg:DI 130 [ D.26059 ])
                (plus:DI (reg:DI 129 [ D.26059 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 129 [ D.26059 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 69 68 12 6 (parallel [
            (set (reg:DI 77 [ D.26059 ])
                (ashift:DI (reg:DI 130 [ D.26059 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 130 [ D.26059 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 12 69 192 6 (set (reg:DI 92 [ ivtmp.138 ])
        (const_int 0 [0])) tiles.cpp:94 87 {*movdi_internal_rex64}
     (nil))
(insn 192 12 85 6 (set (reg/f:DI 164)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 77 92 102 108 109 110 111 112 164
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 77 92 102 108 109 110 111 112 164

;; basic block 7, loop depth 1, count 0, freq 942, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU,DFS_BACK)
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77 92 102 111 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77 92 102 111 164
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 66 92 131 133
;; live  in  	 92
;; live  gen 	 17 [flags] 21 [xmm0] 66 92 131 133
;; live  kill	 17 [flags]
(code_label 85 192 70 7 58 "" [0 uses])
(note 70 85 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 7 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 72 71 73 7 (set (reg:SF 131 [ D.26057 ])
        (mult:SF (reg:SF 102 [ D.26057 ])
            (mem:SF (plus:DI (reg/v/f:DI 111 [ floats ])
                    (reg:DI 92 [ ivtmp.138 ])) [0 MEM[base: floats_26(D), index: ivtmp.138_58, offset: 0B]+0 S4 A32]))) tiles.cpp:95 777 {*fop_sf_comm_sse}
     (nil))
(insn 73 72 74 7 (set (reg:SF 21 xmm0)
        (reg:SF 131 [ D.26057 ])) tiles.cpp:95 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 131 [ D.26057 ])
        (nil)))
(call_insn/u 74 73 75 7 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b82f0867a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:95 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 75 74 77 7 (set (reg:SF 66 [ D.26057 ])
        (reg:SF 21 xmm0)) tiles.cpp:95 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0)
        (nil)))
(insn 77 75 78 7 (set (reg:SI 133)
        (fix:SI (reg:SF 66 [ D.26057 ]))) tiles.cpp:95 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 66 [ D.26057 ])
        (nil)))
(insn 78 77 80 7 (set (mem:SI (plus:DI (reg/f:DI 164)
                (reg:DI 92 [ ivtmp.138 ])) [0 MEM[symbol: qstate, index: ivtmp.138_58, offset: 0B]+0 S4 A32])
        (reg:SI 133)) tiles.cpp:95 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(debug_insn 80 78 81 7 (var_location:SI i (debug_expr:SI D#9)) -1
     (nil))
(insn 81 80 82 7 (parallel [
            (set (reg:DI 92 [ ivtmp.138 ])
                (plus:DI (reg:DI 92 [ ivtmp.138 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 82 81 83 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 92 [ ivtmp.138 ])
            (reg:DI 77 [ D.26059 ]))) tiles.cpp:94 8 {*cmpdi_1}
     (nil))
(jump_insn 83 82 84 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) tiles.cpp:94 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 88)
;;  succ:       8 [95.2%]  (FALLTHRU)
;;              9 [4.8%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77 92 102 111 164
;; live  out 	 92

;; basic block 8, loop depth 1, count 0, freq 897, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [95.2%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u81(6){ }u82(7){ }u83(16){ }u84(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77 92 102 111 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 92
;; live  gen 	
;; live  kill	
(note 84 83 88 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;  succ:       7 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77 92 102 111 164
;; live  out 	 92

;; basic block 9, loop depth 0, count 0, freq 45, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [4.8%]  (LOOP_EXIT)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u85(6){ }u86(7){ }u87(16){ }u88(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 134 135 163
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 134 135 163
;; live  kill	 17 [flags]
(code_label 88 84 89 9 57 "" [1 uses])
(note 89 88 90 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 91 9 (set (reg:DI 134 [ D.26059 ])
        (sign_extend:DI (reg/v:SI 112 [ num_floats ]))) tiles.cpp:96 149 {*extendsidi2_rex64}
     (nil))
(insn 91 90 92 9 (parallel [
            (set (reg:DI 135 [ D.26059 ])
                (ashift:DI (reg:DI 134 [ D.26059 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:96 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 134 [ D.26059 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 92 91 95 9 (parallel [
            (set (reg/f:DI 163)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 95 92 96 9 (set (reg:DI 1 dx)
        (reg:DI 135 [ D.26059 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 135 [ D.26059 ])
        (nil)))
(insn 96 95 97 9 (set (reg:SI 4 si)
        (const_int 0 [0])) 89 {*movsi_internal}
     (nil))
(insn 97 96 98 9 (set (reg:DI 5 di)
        (reg/f:DI 163)) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 163)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -256 [0xffffffffffffff00]))
            (nil))))
(call_insn 98 97 103 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b82f20da600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112

;; basic block 10, loop depth 0, count 0, freq 43, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [91.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u102(6){ }u103(7){ }u104(16){ }u105(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 108 112
;; lr  def 	 17 [flags] 71 91 95 141 142 143 162
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 108 109 110 112
;; live  gen 	 71 91 95 141 142 143 162
;; live  kill	 17 [flags]
(code_label 103 98 104 10 55 "" [1 uses])
(note 104 103 105 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 10 (set (reg:DI 91 [ ivtmp.132 ])
        (reg/v/f:DI 108 [ the_tiles ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 108 [ the_tiles ])
        (nil)))
(insn 106 105 107 10 (parallel [
            (set (reg:SI 141 [ D.26058 ])
                (plus:SI (reg/v:SI 112 [ num_floats ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 107 106 108 10 (set (reg:DI 142 [ D.26059 ])
        (zero_extend:DI (reg:SI 141 [ D.26058 ]))) 139 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 141 [ D.26058 ])
        (nil)))
(insn 108 107 109 10 (parallel [
            (set (reg:DI 143 [ D.26059 ])
                (plus:DI (reg:DI 142 [ D.26059 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 142 [ D.26059 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 109 108 17 10 (parallel [
            (set (reg:DI 71 [ D.26059 ])
                (ashift:DI (reg:DI 143 [ D.26059 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 143 [ D.26059 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 17 109 193 10 (set (reg/v:SI 95 [ j ])
        (const_int 0 [0])) tiles.cpp:100 89 {*movsi_internal}
     (nil))
(insn 193 17 146 10 (set (reg/f:DI 162)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))) 267 {*leadi}
     (nil))
;;  succ:       20 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162

;; basic block 11, loop depth 2, count 0, freq 9071, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [95.2%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u111(6){ }u112(7){ }u113(16){ }u114(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 63 72 91 95 163 164
;; live  gen 	
;; live  kill	
(code_label 146 193 112 11 62 "" [1 uses])
(note 112 146 174 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;  succ:       12 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164
;; live  out 	 63 72 91 95 163 164

;; basic block 12, loop depth 2, count 0, freq 9524, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU,DFS_BACK)
;;              21 [100.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u115(6){ }u116(7){ }u117(16){ }u118(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 163 164
;; lr  def 	 17 [flags] 78 79
;; live  in  	 63 72 91 95 163 164
;; live  gen 	 17 [flags] 78 79
;; live  kill	
(code_label 174 112 113 12 64 "" [0 uses])
(note 113 174 114 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 116 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 116 114 118 12 (set (reg:SI 78 [ D.26056 ])
        (mem:SI (plus:DI (reg/f:DI 164)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: qstate, index: ivtmp.121_15, offset: 0B]+0 S4 A32])) tiles.cpp:106 89 {*movsi_internal}
     (nil))
(insn 118 116 119 12 (set (reg:SI 79 [ D.26056 ])
        (mem:SI (plus:DI (reg/f:DI 163)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])) tiles.cpp:106 89 {*movsi_internal}
     (nil))
(insn 119 118 120 12 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 78 [ D.26056 ])
            (reg:SI 79 [ D.26056 ]))) tiles.cpp:106 7 {*cmpsi_1}
     (nil))
(jump_insn 120 119 121 12 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) tiles.cpp:106 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 127)
;;  succ:       13 [50.0%]  (FALLTHRU)
;;              14 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 78 79 91 95 109 110 112 162 163 164
;; live  out 	 63 72 78 79 91 95 163 164

;; basic block 13, loop depth 2, count 0, freq 4762, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u128(6){ }u129(7){ }u130(16){ }u131(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 78 79 91 95 109 110 112 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78 79 109
;; lr  def 	 17 [flags] 82 146 148 149
;; live  in  	 63 72 78 79 91 95 163 164
;; live  gen 	 82 146 148 149
;; live  kill	 17 [flags]
(note 121 120 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 122 121 123 13 (parallel [
            (set (reg:SI 146 [ D.26056 ])
                (minus:SI (reg:SI 78 [ D.26056 ])
                    (reg:SI 79 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 123 122 124 13 (parallel [
            (set (reg:SI 149)
                (div:SI (reg:SI 146 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (set (reg:SI 148 [ D.26056 ])
                (mod:SI (reg:SI 146 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 146 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:SI 149)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 124 123 127 13 (parallel [
            (set (reg:SI 82 [ D.26056 ])
                (minus:SI (reg:SI 78 [ D.26056 ])
                    (reg:SI 148 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:107 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 148 [ D.26056 ])
        (expr_list:REG_DEAD (reg:SI 78 [ D.26056 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 79 82 91 95 109 110 112 162 163 164
;; live  out 	 63 72 79 82 91 95 163 164

;; basic block 14, loop depth 2, count 0, freq 4762, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u140(6){ }u141(7){ }u142(16){ }u143(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 78 79 91 95 109 110 112 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78 79 109
;; lr  def 	 17 [flags] 82 150 151 152 154 155 156
;; live  in  	 63 72 78 79 91 95 163 164
;; live  gen 	 82 150 151 152 154 155 156
;; live  kill	 17 [flags]
(code_label 127 124 128 14 60 "" [1 uses])
(note 128 127 129 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 130 14 (parallel [
            (set (reg:SI 150 [ D.26056 ])
                (plus:SI (reg:SI 78 [ D.26056 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 130 129 131 14 (parallel [
            (set (reg:SI 151 [ D.26056 ])
                (minus:SI (reg:SI 79 [ D.26056 ])
                    (reg:SI 78 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 78 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 131 130 132 14 (parallel [
            (set (reg:SI 152 [ D.26056 ])
                (plus:SI (reg:SI 151 [ D.26056 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 151 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 132 131 133 14 (parallel [
            (set (reg:SI 155)
                (div:SI (reg:SI 152 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (set (reg:SI 154 [ D.26056 ])
                (mod:SI (reg:SI 152 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 152 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:SI 155)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 133 132 134 14 (parallel [
            (set (reg:SI 156 [ D.26056 ])
                (plus:SI (reg:SI 150 [ D.26056 ])
                    (reg:SI 154 [ D.26056 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 154 [ D.26056 ])
        (expr_list:REG_DEAD (reg:SI 150 [ D.26056 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 134 133 135 14 (parallel [
            (set (reg:SI 82 [ D.26056 ])
                (minus:SI (reg:SI 156 [ D.26056 ])
                    (reg/v:SI 109 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:109 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 156 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 79 82 91 95 109 110 112 162 163 164
;; live  out 	 63 72 79 82 91 95 163 164

;; basic block 15, loop depth 2, count 0, freq 9524, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [100.0%]  (FALLTHRU)
;;              14 [100.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u156(6){ }u157(7){ }u158(16){ }u159(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 79 82 91 95 109 110 112 162 163 164
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 79 82 162 163
;; lr  def 	 17 [flags] 63 72 159
;; live  in  	 63 72 79 82 91 95 163 164
;; live  gen 	 17 [flags] 63 72 159
;; live  kill	 17 [flags]
(code_label 135 134 136 15 61 "" [0 uses])
(note 136 135 138 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 138 136 140 15 (set (mem:SI (plus:DI (reg/f:DI 162)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: coordinates, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
        (reg:SI 82 [ D.26056 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 82 [ D.26056 ])
        (nil)))
(insn 140 138 141 15 (parallel [
            (set (reg:SI 159)
                (plus:SI (reg:SI 79 [ D.26056 ])
                    (reg:SI 72 [ ivtmp.127 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:112 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 79 [ D.26056 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 141 140 143 15 (set (mem:SI (plus:DI (reg/f:DI 163)
                (reg:DI 63 [ ivtmp.121 ])) [0 MEM[symbol: base, index: ivtmp.121_15, offset: 0B]+0 S4 A32])
        (reg:SI 159)) tiles.cpp:112 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(debug_insn 143 141 144 15 (var_location:SI i (debug_expr:SI D#8)) -1
     (nil))
(insn 144 143 145 15 (parallel [
            (set (reg:DI 63 [ ivtmp.121 ])
                (plus:DI (reg:DI 63 [ ivtmp.121 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 145 144 147 15 (parallel [
            (set (reg:SI 72 [ ivtmp.127 ])
                (plus:SI (reg:SI 72 [ ivtmp.127 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 147 145 148 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 63 [ ivtmp.121 ])
            (reg:DI 71 [ D.26059 ]))) tiles.cpp:103 8 {*cmpdi_1}
     (nil))
(jump_insn 148 147 181 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) tiles.cpp:103 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 146)
;;  succ:       11 [95.2%] 
;;              16 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164
;; live  out 	 63 72 91 95 163 164

;; basic block 16, loop depth 1, count 0, freq 453, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u175(6){ }u176(7){ }u177(16){ }u178(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  def 	 96
;; live  in  	 91 95
;; live  gen 	 96
;; live  kill	
(note 181 148 15 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 15 181 185 16 (set (reg/v:SI 96 [ num_floats ])
        (reg/v:SI 112 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 96 109 110 112 162
;; live  out 	 91 95 96

;; basic block 17, loop depth 1, count 0, freq 23, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [4.8%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u180(6){ }u181(7){ }u182(16){ }u183(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 96
;; live  in  	 91 95
;; live  gen 	 96
;; live  kill	
(code_label 185 15 184 17 65 "" [1 uses])
(note 184 185 16 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 16 184 170 17 (set (reg/v:SI 96 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:103 89 {*movsi_internal}
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 96 109 110 112 162
;; live  out 	 91 95 96

;; basic block 18, loop depth 1, count 0, freq 476, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u184(6){ }u185(7){ }u186(16){ }u187(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 96 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 91 95 96 109 110 162
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 91 94 95 160
;; live  in  	 91 95 96
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 91 94 95 160
;; live  kill	 17 [flags]
(code_label 170 16 149 18 63 "" [0 uses])
(note 149 170 150 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 150 149 151 18 (set (reg:DI 160 [ num_floats ])
        (sign_extend:DI (reg/v:SI 96 [ num_floats ]))) tiles.cpp:115 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 96 [ num_floats ])
        (nil)))
(insn 151 150 153 18 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 160 [ num_floats ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 95 [ j ])) tiles.cpp:115 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 160 [ num_floats ])
        (nil)))
(insn 153 151 154 18 (set (reg:DI 1 dx)
        (reg/v/f:DI 110 [ ctable ])) tiles.cpp:117 87 {*movdi_internal_rex64}
     (nil))
(insn 154 153 155 18 (set (reg:SI 4 si)
        (reg/v:SI 62 [ num_coordinates ])) tiles.cpp:117 89 {*movsi_internal}
     (nil))
(insn 155 154 156 18 (set (reg:DI 5 di)
        (reg/f:DI 162)) tiles.cpp:117 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 156 155 157 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z4hashPiiP15collision_table") [flags 0x1]  <function_decl 0x2b82f1f16800 hash>) [0 hash S1 A8])
            (const_int 0 [0]))) tiles.cpp:117 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 157 156 158 18 (set (reg:SI 94 [ D.26056 ])
        (reg:SI 0 ax)) tiles.cpp:117 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 158 157 159 18 (set (mem:SI (reg:DI 91 [ ivtmp.132 ]) [0 MEM[base: _31, offset: 0B]+0 S4 A32])
        (reg:SI 94 [ D.26056 ])) tiles.cpp:117 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 94 [ D.26056 ])
        (nil)))
(insn 159 158 161 18 (parallel [
            (set (reg/v:SI 95 [ j ])
                (plus:SI (reg/v:SI 95 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:100 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 161 159 162 18 (var_location:SI j (reg/v:SI 95 [ j ])) -1
     (nil))
(insn 162 161 163 18 (parallel [
            (set (reg:DI 91 [ ivtmp.132 ])
                (plus:DI (reg:DI 91 [ ivtmp.132 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 163 162 164 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 95 [ j ])
            (reg/v:SI 109 [ num_tilings ]))) tiles.cpp:100 7 {*cmpsi_1}
     (nil))
(jump_insn 164 163 165 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 179)
            (pc))) tiles.cpp:100 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 179)
;;  succ:       19 [91.0%]  (FALLTHRU)
;;              22 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; live  out 	 91 95

;; basic block 19, loop depth 1, count 0, freq 433, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [91.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u210(6){ }u211(7){ }u212(16){ }u213(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 91 95
;; live  gen 	
;; live  kill	
(note 165 164 166 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;  succ:       20 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; live  out 	 91 95

;; basic block 20, loop depth 1, count 0, freq 476, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [100.0%]  (FALLTHRU,DFS_BACK)
;;              10 [100.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u214(6){ }u215(7){ }u216(16){ }u217(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  def 	 17 [flags]
;; live  in  	 91 95
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 166 165 167 20 59 "" [0 uses])
(note 167 166 168 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 168 167 169 20 (var_location:SI j (reg/v:SI 95 [ j ])) -1
     (nil))
(debug_insn 169 168 171 20 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 171 169 172 20 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 112 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:103 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 172 171 173 20 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 185)
            (pc))) tiles.cpp:103 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 185)
;;  succ:       21 [95.2%]  (FALLTHRU)
;;              17 [4.8%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; live  out 	 91 95

;; basic block 21, loop depth 1, count 0, freq 453, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [95.2%]  (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u221(6){ }u222(7){ }u223(16){ }u224(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 91 95 109 110 112 162
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 63 72 163 164
;; live  in  	 91 95
;; live  gen 	 63 72 163 164
;; live  kill	
(note 173 172 13 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 13 173 14 21 (set (reg:SI 72 [ ivtmp.127 ])
        (const_int 1 [0x1])) tiles.cpp:103 89 {*movsi_internal}
     (nil))
(insn 14 13 194 21 (set (reg:DI 63 [ ivtmp.121 ])
        (const_int 0 [0])) tiles.cpp:103 87 {*movdi_internal_rex64}
     (nil))
(insn 194 14 195 21 (set (reg/f:DI 164)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
(insn 195 194 179 21 (set (reg/f:DI 163)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -256 [0xffffffffffffff00]))) 267 {*leadi}
     (nil))
;;  succ:       12 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 71 72 91 95 109 110 112 162 163 164
;; live  out 	 63 72 91 95 163 164

;; basic block 22, loop depth 0, count 0, freq 47, maybe hot
;;  prev block 21, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [9.0%]  (LOOP_EXIT)
;;              5 [9.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u225(6){ }u226(7){ }u227(16){ }u228(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 179 195 180 22 50 "" [1 uses])
(note 180 179 0 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void collision_table::reset() (_ZN15collision_table5resetEv, funcdef_no=1065, decl_uid=23655, cgraph_uid=309)

*****starting processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 5, 7
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 2 ( 0.25)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 2 ( 0.25)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 3 ( 0.38)


starting region dump


void collision_table::reset()

Dataflow summary:
def_info->table_size = 7, use_info->table_size = 45
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,7u} r7={1d,7u} r16={1d,6u} r17={4d,2u} r20={1d,7u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} r63={2d,4u} r65={2d,2u} r66={1d,6u} r67={1d,1u} 
;;    total ref usage 74{30d,44u,0e} in 19{19 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2
;;  reg->defs[] map:	17[0,2] 59[3,3] 63[4,4] 65[5,5] 67[6,6] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 63 65
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 17[2],59[3],63[4],65[5],67[6]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 34 33 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; live  out 	 63 65
;; rd  out 	(2) 63[4],65[5]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; lr  def 	 17 [flags] 59 63 65 67
;; live  in  	 63 65
;; live  gen 	 17 [flags] 59 63 65 67
;; live  kill	 17 [flags]
;; rd  in  	(2) 63[4],65[5]
;; rd  gen 	(5) 17[2],59[3],63[4],65[5],67[6]
;; rd  kill	(7) 17[0,1,2],59[3],63[4],65[5],67[6]
;;  UD chains for artificial uses at top

(note 40 20 21 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 21
;;      reg 63 { d4(bb 7 insn 30) }
(debug_insn 21 40 22 7 (var_location:SI i (plus:SI (subreg:SI (reg:DI 63 [ ivtmp.147 ]) 0)
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 22
;;      reg 66 { }
(insn 22 21 24 7 (set (reg/f:DI 67 [ this_5(D)->data ])
        (mem/f/j:DI (plus:DI (reg/f:DI 66 [ this ])
                (const_int 8 [0x8])) [0 this_5(D)->data+0 S8 A64])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
;;   UD chains for insn luid 2 uid 24
;;      reg 65 { d5(bb 7 insn 29) }
;;      reg 67 { d6(bb 7 insn 22) }
(insn 24 22 25 7 (set (mem:DI (plus:DI (reg/f:DI 67 [ this_5(D)->data ])
                (reg:DI 65 [ ivtmp.146 ])) [0 *_10+0 S8 A64])
        (const_int -1 [0xffffffffffffffff])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67 [ this_5(D)->data ])
        (nil)))
;;   UD chains for insn luid 3 uid 25
;;      reg 63 { d4(bb 7 insn 30) }
(debug_insn 25 24 27 7 (var_location:SI D#10 (subreg:SI (reg:DI 63 [ ivtmp.147 ]) 0)) -1
     (nil))
;;   UD chains for insn luid 4 uid 27
(debug_insn 27 25 28 7 (var_location:SI i (debug_expr:SI D#10)) -1
     (nil))
;;   UD chains for insn luid 5 uid 28
;;      reg 63 { d4(bb 7 insn 30) }
(insn 28 27 29 7 (set (reg:DI 59 [ D.26075 ])
        (reg:DI 63 [ ivtmp.147 ])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
;;   UD chains for insn luid 6 uid 29
;;      reg 65 { d5(bb 7 insn 29) }
(insn 29 28 30 7 (parallel [
            (set (reg:DI 65 [ ivtmp.146 ])
                (plus:DI (reg:DI 65 [ ivtmp.146 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 7 uid 30
;;      reg 63 { d4(bb 7 insn 30) }
(insn 30 29 32 7 (parallel [
            (set (reg:DI 63 [ ivtmp.147 ])
                (plus:DI (reg:DI 63 [ ivtmp.147 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 8 uid 32
;;      reg 59 { d3(bb 7 insn 28) }
;;      reg 66 { }
(insn 32 30 33 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 59 [ D.26075 ])
            (mem/j:DI (reg/f:DI 66 [ this ]) [0 this_5(D)->m+0 S8 A64]))) tiles.cpp:202 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 59 [ D.26075 ])
        (nil)))
;;   UD chains for insn luid 9 uid 33
;;      reg 17 { d2(bb 7 insn 32) }
(jump_insn 33 32 34 7 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) tiles.cpp:202 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 31)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; live  out 	 63 65
;; rd  out 	(2) 63[4],65[5]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns


void collision_table::reset()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,7u} r7={1d,7u} r16={1d,6u} r17={4d,2u} r20={1d,7u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r59={1d,1u} r63={2d,4u} r65={2d,2u} r66={1d,6u} r67={1d,1u} 
;;    total ref usage 74{30d,44u,0e} in 19{19 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 63 65 66
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 63 65 66
;; live  kill	
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/f:DI 66 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:201 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 3 2 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 4 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 4 9 5 2 (set (reg:DI 63 [ ivtmp.147 ])
        (const_int 1 [0x1])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
(insn 5 4 10 2 (set (reg:DI 65 [ ivtmp.146 ])
        (const_int 0 [0])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
(insn 10 5 11 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/j:DI (reg/f:DI 66 [ this ]) [0 this_5(D)->m+0 S8 A64])
            (const_int 0 [0]))) tiles.cpp:202 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 11 10 31 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 35)
            (pc))) tiles.cpp:202 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 35)
;;  succ:       4 [91.0%] 
;;              3 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66

;; basic block 3, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%]  (FALLTHRU)
;;              7 [9.0%]  (LOOP_EXIT)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; live  gen 	
;; live  kill	
(code_label 31 11 12 3 71 "" [1 uses])
(note 12 31 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (mem/j:DI (plus:DI (reg/f:DI 66 [ this ])
                (const_int 24 [0x18])) [0 this_5(D)->calls+0 S8 A64])
        (const_int 0 [0])) tiles.cpp:203 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 15 3 (set (mem/j:DI (plus:DI (reg/f:DI 66 [ this ])
                (const_int 32 [0x20])) [0 this_5(D)->clearhits+0 S8 A64])
        (const_int 0 [0])) tiles.cpp:204 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 35 3 (set (mem/j:DI (plus:DI (reg/f:DI 66 [ this ])
                (const_int 40 [0x28])) [0 this_5(D)->collisions+0 S8 A64])
        (const_int 0 [0])) tiles.cpp:205 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66 [ this ])
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 3, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; live  gen 	
;; live  kill	
(code_label 35 15 20 4 72 "" [1 uses])
(note 20 35 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66

;; basic block 7, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 4, next block 5, flags: (NEW, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; lr  def 	 17 [flags] 59 63 65 67
;; live  in  	 63 65
;; live  gen 	 17 [flags] 59 63 65 67
;; live  kill	 17 [flags]
(note 40 20 21 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 40 22 7 (var_location:SI i (plus:SI (subreg:SI (reg:DI 63 [ ivtmp.147 ]) 0)
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(insn 22 21 24 7 (set (reg/f:DI 67 [ this_5(D)->data ])
        (mem/f/j:DI (plus:DI (reg/f:DI 66 [ this ])
                (const_int 8 [0x8])) [0 this_5(D)->data+0 S8 A64])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
(insn 24 22 25 7 (set (mem:DI (plus:DI (reg/f:DI 67 [ this_5(D)->data ])
                (reg:DI 65 [ ivtmp.146 ])) [0 *_10+0 S8 A64])
        (const_int -1 [0xffffffffffffffff])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67 [ this_5(D)->data ])
        (nil)))
(debug_insn 25 24 27 7 (var_location:SI D#10 (subreg:SI (reg:DI 63 [ ivtmp.147 ]) 0)) -1
     (nil))
(debug_insn 27 25 28 7 (var_location:SI i (debug_expr:SI D#10)) -1
     (nil))
(insn 28 27 29 7 (set (reg:DI 59 [ D.26075 ])
        (reg:DI 63 [ ivtmp.147 ])) tiles.cpp:202 87 {*movdi_internal_rex64}
     (nil))
(insn 29 28 30 7 (parallel [
            (set (reg:DI 65 [ ivtmp.146 ])
                (plus:DI (reg:DI 65 [ ivtmp.146 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 30 29 32 7 (parallel [
            (set (reg:DI 63 [ ivtmp.147 ])
                (plus:DI (reg:DI 63 [ ivtmp.147 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 32 30 33 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 59 [ D.26075 ])
            (mem/j:DI (reg/f:DI 66 [ this ]) [0 this_5(D)->m+0 S8 A64]))) tiles.cpp:202 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 59 [ D.26075 ])
        (nil)))
(jump_insn 33 32 34 7 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) tiles.cpp:202 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 31)
;;  succ:       5 [91.0%]  (FALLTHRU)
;;              3 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; live  out 	 63 65

;; basic block 5, loop depth 1, count 0, freq 8281, maybe hot
;;  prev block 7, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [91.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 63 65
;; live  gen 	
;; live  kill	
(note 34 33 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       7 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 65 66
;; live  out 	 63 65

;; basic block 6, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 39 34 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function collision_table::collision_table(int, int) (_ZN15collision_tableC2Eii, funcdef_no=1067, decl_uid=23671, cgraph_uid=311)

*****starting processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 4, 5, 8
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 3 (  0.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 3 (  0.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 4 (  0.4)


starting region dump


collision_table::collision_table(int, int)

Dataflow summary:
def_info->table_size = 6, use_info->table_size = 93
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,2u} r1={6d,2u} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,9u} r7={1d,13u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,8u} r17={14d,5u} r18={4d} r19={4d} r20={1d,9u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r59={1d,1u} r62={2d,5u} r64={1d,1u} r68={1d,4u} r69={1d,6u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,2u} r75={1d,4u,1e} r76={1d,1u} r77={1d,1u} 
;;    total ref usage 309{225d,83u,1e} in 41{37 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3
;;  reg->defs[] map:	17[0,3] 62[4,4] 72[5,5] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(6){ }u18(7){ }u19(16){ }u20(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 17 [flags] 72
;; live  in  	 62
;; live  gen 	 17 [flags] 72
;; live  kill	 17 [flags]
;; rd  in  	(2) 17[3],62[4]
;; rd  gen 	(2) 17[1],72[5]
;; rd  kill	(5) 17[0,1,2,3],72[5]
;;  UD chains for artificial uses at top

(code_label 47 17 21 4 80 "" [1 uses])
(note 21 47 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 22
;;      reg 62 { d4(bb 8 insn 44) }
(insn 22 21 23 4 (parallel [
            (set (reg:SI 72 [ D.26079 ])
                (and:SI (reg/v:SI 62 [ size ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:211 393 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 23
;;      reg 72 { d5(bb 4 insn 22) }
(insn 23 22 24 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 72 [ D.26079 ])
            (const_int 0 [0]))) tiles.cpp:211 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 72 [ D.26079 ])
        (nil)))
;;   UD chains for insn luid 2 uid 24
;;      reg 17 { d1(bb 4 insn 23) }
(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) tiles.cpp:211 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil)))
 -> 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 62
;; rd  out 	(1) 62[4]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 62
;; live  gen 	
;; live  kill	
;; rd  in  	(1) 62[4]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 25 24 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 62
;; rd  out 	(1) 62[4]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 17 [flags] 62
;; live  in  	 62
;; live  gen 	 17 [flags] 62
;; live  kill	 17 [flags]
;; rd  in  	(1) 62[4]
;; rd  gen 	(2) 17[3],62[4]
;; rd  kill	(5) 17[0,1,2,3],62[4]
;;  UD chains for artificial uses at top

(code_label 41 6 42 8 79 "" [0 uses])
(note 42 41 43 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 43
;;      reg 62 { d4(bb 8 insn 44) }
(debug_insn 43 42 44 8 (var_location:SI tmp (reg/v:SI 62 [ size ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 44
;;      reg 62 { d4(bb 8 insn 44) }
(insn 44 43 46 8 (parallel [
            (set (reg/v:SI 62 [ size ])
                (ashiftrt:SI (reg/v:SI 62 [ size ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:215 546 {*ashrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 46
;;      reg 62 { d4(bb 8 insn 44) }
(debug_insn 46 44 48 8 (var_location:SI tmp (reg/v:SI 62 [ size ])) -1
     (nil))
;;   UD chains for insn luid 3 uid 48
;;      reg 62 { d4(bb 8 insn 44) }
(insn 48 46 49 8 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 62 [ size ])
            (const_int 2 [0x2]))) tiles.cpp:210 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 49
;;      reg 17 { d3(bb 8 insn 48) }
(jump_insn 49 48 50 8 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) tiles.cpp:210 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil)))
 -> 47)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 62
;; rd  out 	(1) 62[4]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns


collision_table::collision_table(int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,2u} r1={6d,2u} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,9u} r7={1d,13u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,8u} r17={14d,5u} r18={4d} r19={4d} r20={1d,9u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r59={1d,1u} r62={2d,5u} r64={1d,1u} r68={1d,4u} r69={1d,6u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,2u} r75={1d,4u,1e} r76={1d,1u} r77={1d,1u} 
;;    total ref usage 309{225d,83u,1e} in 41{37 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 454, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 68 69 70
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 68 69 70
;; live  kill	
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/f:DI 68 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:208 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 69 [ size ])
        (reg:SI 4 si [ size ])) tiles.cpp:208 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ size ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 70 [ safety ])
        (reg:SI 1 dx [ safety ])) tiles.cpp:208 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ safety ])
        (nil)))
(note 5 4 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 5 12 2 (var_location:SI tmp (reg/v:SI 69 [ size ])) -1
     (nil))
(insn 12 11 13 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 69 [ size ])
            (const_int 2 [0x2]))) tiles.cpp:210 7 {*cmpsi_1}
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) tiles.cpp:210 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil)))
 -> 50)
;;  succ:       3 [95.5%]  (FALLTHRU)
;;              9 [4.5%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70

;; basic block 3, loop depth 0, count 0, freq 430, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [95.5%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  def 	 17 [flags] 71
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; live  gen 	 17 [flags] 71
;; live  kill	 17 [flags]
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 3 (parallel [
            (set (reg:SI 71 [ D.26079 ])
                (and:SI (reg/v:SI 69 [ size ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:211 393 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 16 15 17 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 71 [ D.26079 ])
            (const_int 0 [0]))) tiles.cpp:211 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 71 [ D.26079 ])
        (nil)))
(jump_insn 17 16 47 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) tiles.cpp:211 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil)))
 -> 28)
;;  succ:       6 [0.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70

;; basic block 4, loop depth 1, count 0, freq 9120, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [95.5%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(6){ }u18(7){ }u19(16){ }u20(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 17 [flags] 72
;; live  in  	 62
;; live  gen 	 17 [flags] 72
;; live  kill	 17 [flags]
(code_label 47 17 21 4 80 "" [1 uses])
(note 21 47 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 4 (parallel [
            (set (reg:SI 72 [ D.26079 ])
                (and:SI (reg/v:SI 62 [ size ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:211 393 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 23 22 24 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 72 [ D.26079 ])
            (const_int 0 [0]))) tiles.cpp:211 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 72 [ D.26079 ])
        (nil)))
(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) tiles.cpp:211 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil)))
 -> 28)
;;  succ:       6 [0.0%]  (LOOP_EXIT)
;;              5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 62

;; basic block 5, loop depth 1, count 0, freq 9116, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 62
;; live  gen 	
;; live  kill	
(note 25 24 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       8 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 62

;; basic block 6, loop depth 0, count 0, freq 4, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [0.0%]  (LOOP_EXIT)
;;              3 [0.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 28 25 29 6 77 "" [2 uses])
(note 29 28 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 6 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b82f85a0130 *.LC1>)) -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 1 dx)
        (reg/v:SI 69 [ size ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 69 [ size ])
        (nil)))
(insn 32 31 33 6 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b82f85a0130 *.LC1>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 33 32 34 6 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 34 33 35 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 91 {*movqi_internal}
     (nil))
(call_insn 35 34 36 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2b82f0908600 __printf_chk>) [0 __builtin___printf_chk S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_BR_PRED (use (reg:SI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (nil))))))
(insn 36 35 37 6 (set (reg:SI 5 di)
        (const_int 0 [0])) tiles.cpp:213 89 {*movsi_internal}
     (nil))
(call_insn 37 36 40 6 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x2b82f08ee700 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) tiles.cpp:213 656 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 430, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; live  gen 	 62
;; live  kill	
(note 40 37 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 6 40 41 7 (set (reg/v:SI 62 [ size ])
        (reg/v:SI 69 [ size ])) tiles.cpp:211 89 {*movsi_internal}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 68 69 70
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 68 69 70

;; basic block 8, loop depth 1, count 0, freq 9546, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU,DFS_BACK)
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 17 [flags] 62
;; live  in  	 62
;; live  gen 	 17 [flags] 62
;; live  kill	 17 [flags]
(code_label 41 6 42 8 79 "" [0 uses])
(note 42 41 43 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 8 (var_location:SI tmp (reg/v:SI 62 [ size ])) -1
     (nil))
(insn 44 43 46 8 (parallel [
            (set (reg/v:SI 62 [ size ])
                (ashiftrt:SI (reg/v:SI 62 [ size ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:215 546 {*ashrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 46 44 48 8 (var_location:SI tmp (reg/v:SI 62 [ size ])) -1
     (nil))
(insn 48 46 49 8 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 62 [ size ])
            (const_int 2 [0x2]))) tiles.cpp:210 7 {*cmpsi_1}
     (nil))
(jump_insn 49 48 50 8 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) tiles.cpp:210 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil)))
 -> 47)
;;  succ:       4 [95.5%] 
;;              9 [4.5%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 62

;; basic block 9, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 8, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [4.5%]  (FALLTHRU,LOOP_EXIT)
;;              2 [4.5%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u54(6){ }u55(7){ }u56(16){ }u57(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 64 73 75 76 77
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 69 70
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 59 64 73 75 76 77
;; live  kill	 17 [flags]
(code_label 50 49 51 9 76 "" [1 uses])
(note 51 50 52 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 9 (set (reg:DI 75 [ size ])
        (sign_extend:DI (reg/v:SI 69 [ size ]))) tiles.cpp:217 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 69 [ size ])
        (nil)))
(insn 53 52 54 9 (set (reg:DI 73)
        (const_int 1143914305352105984 [0xfe0000000000000])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (nil))
(insn 54 53 78 9 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 75 [ size ])
            (reg:DI 73))) tiles.cpp:217 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 73)
        (expr_list:REG_EQUAL (compare:CC (reg:DI 75 [ size ])
                (const_int 1143914305352105984 [0xfe0000000000000]))
            (nil))))
(insn 78 54 80 9 (parallel [
            (set (reg:DI 76)
                (ashift:DI (reg:DI 75 [ size ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:217 513 {*ashldi3_1}
     (nil))
(insn 80 78 79 9 (set (reg:DI 77)
        (const_int -1 [0xffffffffffffffff])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (nil))
(insn 79 80 81 9 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 75 [ size ])
            (reg:DI 73))) tiles.cpp:217 8 {*cmpdi_1}
     (nil))
(insn 81 79 60 9 (set (reg:DI 59 [ iftmp.7 ])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:DI 76)
            (reg:DI 77))) tiles.cpp:217 934 {*movdicc_noc}
     (nil))
(insn 60 81 61 9 (set (reg:DI 5 di)
        (reg:DI 59 [ iftmp.7 ])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 59 [ iftmp.7 ])
        (nil)))
(call_insn 61 60 62 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Znam") [flags 0x41]  <function_decl 0x2b82f096c800 operator new []>) [0 operator new [] S1 A8])
            (const_int 0 [0]))) tiles.cpp:217 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 62 61 63 9 (set (reg/f:DI 64 [ D.26081 ])
        (reg:DI 0 ax)) tiles.cpp:217 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 63 62 65 9 (set (mem/f/j:DI (plus:DI (reg/f:DI 68 [ this ])
                (const_int 8 [0x8])) [0 this_14(D)->data+0 S8 A64])
        (reg/f:DI 64 [ D.26081 ])) tiles.cpp:217 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 64 [ D.26081 ])
        (nil)))
(insn 65 63 66 9 (set (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_14(D)->m+0 S8 A64])
        (reg:DI 75 [ size ])) tiles.cpp:218 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 75 [ size ])
        (nil)))
(insn 66 65 67 9 (set (mem/j:SI (plus:DI (reg/f:DI 68 [ this ])
                (const_int 16 [0x10])) [0 this_14(D)->safe+0 S4 A64])
        (reg/v:SI 70 [ safety ])) tiles.cpp:219 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 70 [ safety ])
        (nil)))
(insn 67 66 68 9 (set (reg:DI 5 di)
        (reg/f:DI 68 [ this ])) tiles.cpp:220 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 68 [ this ])
        (nil)))
(call_insn/j 68 67 0 9 (call (mem:QI (symbol_ref:DI ("_ZN15collision_table5resetEv") [flags 0x1]  <function_decl 0x2b82f1f05500 reset>) [0 reset S1 A8])
        (const_int 0 [0])) tiles.cpp:220 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function collision_table::~collision_table() (_ZN15collision_tableD2Ev, funcdef_no=1070, decl_uid=23678, cgraph_uid=314)

starting the processing of deferred insns
ending the processing of deferred insns


collision_table::~collision_table()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,4u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={2d,1u} r18={1d} r19={1d} r20={1d,4u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,2u} r60={1d,1u} 
;;    total ref usage 89{67d,22u,0e} in 6{5 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 59 60
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:DI 60 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:223 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:DI 59 [ D.26086 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 60 [ this ])
                (const_int 8 [0x8])) [0 this_3(D)->data+0 S8 A64])) tiles.cpp:224 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 60 [ this ])
        (nil)))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 59 [ D.26086 ])
            (const_int 0 [0]))) tiles.cpp:224 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 15)
            (pc))) tiles.cpp:224 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil)))
 -> 15)
;;  succ:       3 [78.3%]  (FALLTHRU)
;;              4 [21.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59

;; basic block 3, loop depth 0, count 0, freq 7835, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [78.3%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 5 [di]
;; live  kill	
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 3 (set (reg:DI 5 di)
        (reg/f:DI 59 [ D.26086 ])) tiles.cpp:224 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 59 [ D.26086 ])
        (nil)))
(call_insn/j 11 10 15 3 (call (mem:QI (symbol_ref:DI ("_ZdaPv") [flags 0x41]  <function_decl 0x2b82f096ca00 operator delete []>) [0 operator delete [] S1 A8])
        (const_int 0 [0])) tiles.cpp:224 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 2165, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [21.6%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 15 11 16 4 85 "" [1 uses])
(note 16 15 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int collision_table::usage() (_ZN15collision_table5usageEv, funcdef_no=1072, decl_uid=23657, cgraph_uid=316)

*****starting processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 4, 5
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 2 ( 0.25)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 2 ( 0.25)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 3 ( 0.38)


starting region dump


int collision_table::usage()

Dataflow summary:
def_info->table_size = 7, use_info->table_size = 50
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,7u} r7={1d,7u} r16={1d,6u} r17={7d,3u} r20={1d,7u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r81={3d,4u} r84={2d,4u} r86={1d,1u} r87={1d,2u} r88={1d,1u} r92={1d,2u} r93={1d,1u} 
;;    total ref usage 85{37d,48u,0e} in 24{24 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3
;;  reg->defs[] map:	17[0,3] 81[4,4] 84[5,5] 86[6,6] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; lr  def 	 17 [flags] 81 84 86
;; live  in  	 81 84
;; live  gen 	 17 [flags] 81 84 86
;; live  kill	 17 [flags]
;; rd  in  	(2) 81[4],84[5]
;; rd  gen 	(4) 17[3],81[4],84[5],86[6]
;; rd  kill	(7) 17[0,1,2,3],81[4],84[5],86[6]
;;  UD chains for artificial uses at top

(code_label 57 26 41 4 89 "" [0 uses])
(note 41 57 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 42
(debug_insn 42 41 43 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 43
(debug_insn 43 42 44 4 (var_location:SI count (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 2 uid 44
;;      reg 81 { d4(bb 4 insn 47) }
(insn 44 43 45 4 (parallel [
            (set (reg/v:SI 86 [ count ])
                (plus:SI (reg/v:SI 81 [ count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:232 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 45
(debug_insn 45 44 46 4 (var_location:SI count (clobber (const_int 0 [0]))) tiles.cpp:232 -1
     (nil))
;;   UD chains for insn luid 4 uid 46
;;      reg 84 { d5(bb 4 insn 53) }
(insn 46 45 47 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:DI (reg:DI 84 [ ivtmp.157 ]) [0 MEM[base: _3, offset: 0B]+0 S8 A64])
            (const_int -1 [0xffffffffffffffff]))) 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 5 uid 47
;;      reg 17 { d1(bb 4 insn 46) }
;;      reg 81 { d4(bb 4 insn 47) }
;;      reg 86 { d6(bb 4 insn 44) }
(insn 47 46 51 4 (set (reg/v:SI 81 [ count ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/v:SI 86 [ count ])
            (reg/v:SI 81 [ count ]))) 933 {*movsicc_noc}
     (expr_list:REG_DEAD (reg/v:SI 86 [ count ])
        (expr_list:REG_DEAD (reg:CCZ 17 flags)
            (nil))))
;;   UD chains for insn luid 6 uid 51
(debug_insn 51 47 52 4 (var_location:SI i (debug_expr:SI D#11)) -1
     (nil))
;;   UD chains for insn luid 7 uid 52
;;      reg 81 { d4(bb 4 insn 47) }
(debug_insn 52 51 53 4 (var_location:SI count (reg/v:SI 81 [ count ])) -1
     (nil))
;;   UD chains for insn luid 8 uid 53
;;      reg 84 { d5(bb 4 insn 53) }
(insn 53 52 54 4 (parallel [
            (set (reg:DI 84 [ ivtmp.157 ])
                (plus:DI (reg:DI 84 [ ivtmp.157 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 9 uid 54
;;      reg 84 { d5(bb 4 insn 53) }
;;      reg 88 { }
(insn 54 53 55 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 84 [ ivtmp.157 ])
            (reg:DI 88 [ D.26095 ]))) tiles.cpp:229 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 10 uid 55
;;      reg 17 { d3(bb 4 insn 54) }
(jump_insn 55 54 56 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) tiles.cpp:229 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 60)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; live  out 	 81 84
;; rd  out 	(2) 81[4],84[5]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(6){ }u32(7){ }u33(16){ }u34(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 81 84
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 17[3],81[4],84[5],86[6]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 56 55 72 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; live  out 	 81 84
;; rd  out 	(2) 81[4],84[5]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns


int collision_table::usage()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,7u} r7={1d,7u} r16={1d,6u} r17={7d,3u} r20={1d,7u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r81={3d,4u} r84={2d,4u} r86={1d,1u} r87={1d,2u} r88={1d,1u} r92={1d,2u} r93={1d,1u} 
;;    total ref usage 85{37d,48u,0e} in 24{24 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 92
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87 92
;; live  kill	
(note 28 0 24 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 24 28 25 2 (set (reg/f:DI 92 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:227 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 25 24 32 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 32 25 33 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 33 32 34 2 (var_location:SI count (const_int 0 [0])) -1
     (nil))
(insn 34 33 35 2 (set (reg:DI 87 [ D.26097 ])
        (mem/j:DI (reg/f:DI 92 [ this ]) [0 this_6(D)->m+0 S8 A64])) tiles.cpp:229 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:DI 87 [ D.26097 ])
            (const_int 0 [0]))) tiles.cpp:229 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 36 35 37 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 72)
            (pc))) tiles.cpp:229 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 72)
;;  succ:       3 [91.0%]  (FALLTHRU)
;;              6 [9.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 92

;; basic block 3, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 92
;; lr  def 	 17 [flags] 81 84 88 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 92
;; live  gen 	 81 84 88 93
;; live  kill	 17 [flags]
(note 37 36 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 3 (set (reg:DI 84 [ ivtmp.157 ])
        (mem/f/j:DI (plus:DI (reg/f:DI 92 [ this ])
                (const_int 8 [0x8])) [0 this_6(D)->data+0 S8 A64])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 92 [ this ])
        (nil)))
(insn 39 38 40 3 (parallel [
            (set (reg:DI 93 [ D.26095 ])
                (ashift:DI (reg:DI 87 [ D.26097 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 87 [ D.26097 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 40 39 26 3 (parallel [
            (set (reg:DI 88 [ D.26095 ])
                (plus:DI (reg:DI 84 [ ivtmp.157 ])
                    (reg:DI 93 [ D.26095 ])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 93 [ D.26095 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 26 40 57 3 (set (reg/v:SI 81 [ count ])
        (const_int 0 [0])) tiles.cpp:228 89 {*movsi_internal}
     (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88

;; basic block 4, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU,DFS_BACK)
;;              3 [100.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; lr  def 	 17 [flags] 81 84 86
;; live  in  	 81 84
;; live  gen 	 17 [flags] 81 84 86
;; live  kill	 17 [flags]
(code_label 57 26 41 4 89 "" [0 uses])
(note 41 57 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI count (clobber (const_int 0 [0]))) -1
     (nil))
(insn 44 43 45 4 (parallel [
            (set (reg/v:SI 86 [ count ])
                (plus:SI (reg/v:SI 81 [ count ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:232 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 45 44 46 4 (var_location:SI count (clobber (const_int 0 [0]))) tiles.cpp:232 -1
     (nil))
(insn 46 45 47 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:DI (reg:DI 84 [ ivtmp.157 ]) [0 MEM[base: _3, offset: 0B]+0 S8 A64])
            (const_int -1 [0xffffffffffffffff]))) 8 {*cmpdi_1}
     (nil))
(insn 47 46 51 4 (set (reg/v:SI 81 [ count ])
        (if_then_else:SI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/v:SI 86 [ count ])
            (reg/v:SI 81 [ count ]))) 933 {*movsicc_noc}
     (expr_list:REG_DEAD (reg/v:SI 86 [ count ])
        (expr_list:REG_DEAD (reg:CCZ 17 flags)
            (nil))))
(debug_insn 51 47 52 4 (var_location:SI i (debug_expr:SI D#11)) -1
     (nil))
(debug_insn 52 51 53 4 (var_location:SI count (reg/v:SI 81 [ count ])) -1
     (nil))
(insn 53 52 54 4 (parallel [
            (set (reg:DI 84 [ ivtmp.157 ])
                (plus:DI (reg:DI 84 [ ivtmp.157 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 54 53 55 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 84 [ ivtmp.157 ])
            (reg:DI 88 [ D.26095 ]))) tiles.cpp:229 8 {*cmpdi_1}
     (nil))
(jump_insn 55 54 56 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) tiles.cpp:229 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 60)
;;  succ:       5 [91.0%]  (FALLTHRU)
;;              7 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; live  out 	 81 84

;; basic block 5, loop depth 1, count 0, freq 8281, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [91.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(6){ }u32(7){ }u33(16){ }u34(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 81 84
;; live  gen 	
;; live  kill	
(note 56 55 72 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       4 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 84 88
;; live  out 	 81 84

;; basic block 6, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 81
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 81
;; live  kill	
(code_label 72 56 71 6 90 "" [1 uses])
(note 71 72 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 27 71 60 6 (set (reg/v:SI 81 [ count ])
        (const_int 0 [0])) tiles.cpp:228 89 {*movsi_internal}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81

;; basic block 7, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 6, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [9.0%]  (LOOP_EXIT)
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 60 27 61 7 88 "" [1 uses])
(note 61 60 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 66 61 69 7 (set (reg/i:SI 0 ax)
        (reg/v:SI 81 [ count ])) tiles.cpp:236 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 81 [ count ])
        (nil)))
(insn 69 66 0 7 (use (reg/i:SI 0 ax)) tiles.cpp:236 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void collision_table::print() (_ZN15collision_table5printEv, funcdef_no=1073, decl_uid=23659, cgraph_uid=317)

starting the processing of deferred insns
ending the processing of deferred insns


void collision_table::print()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={4d,2u} r1={4d,1u} r2={4d,1u} r4={4d,1u} r5={5d,3u} r6={1d,2u} r7={1d,6u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={4d,1u} r38={4d,1u} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r64={1d,5u} r65={1d,1u} 
;;    total ref usage 152{121d,31u,0e} in 18{16 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 64 65
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 64 65
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/f:DI 64 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:238 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 59 [ D.26101 ])
        (mem/j:DI (plus:DI (reg/f:DI 64 [ this ])
                (const_int 40 [0x28])) [0 this_2(D)->collisions+0 S8 A64])) tiles.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 7 6 8 2 (set (reg:DI 60 [ D.26101 ])
        (mem/j:DI (plus:DI (reg/f:DI 64 [ this ])
                (const_int 24 [0x18])) [0 this_2(D)->calls+0 S8 A64])) tiles.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 9 2 (set (reg:DI 61 [ D.26101 ])
        (mem/j:DI (reg/f:DI 64 [ this ]) [0 this_2(D)->m+0 S8 A64])) tiles.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(insn 9 8 10 2 (set (reg:DI 5 di)
        (reg/f:DI 64 [ this ])) tiles.cpp:239 87 {*movdi_internal_rex64}
     (nil))
(call_insn 10 9 11 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZN15collision_table5usageEv") [flags 0x1]  <function_decl 0x2b82f1f05900 usage>) [0 usage S1 A8])
            (const_int 0 [0]))) tiles.cpp:239 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 11 10 12 2 (set (reg:SI 62 [ D.26102 ])
        (reg:SI 0 ax)) tiles.cpp:239 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 12 11 13 2 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2b82f85b8c78 *.LC2>)) tiles.cpp:239 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 65 [ this_2(D)->safe ])
        (mem/j:SI (plus:DI (reg/f:DI 64 [ this ])
                (const_int 16 [0x10])) [0 this_2(D)->safe+0 S4 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 64 [ this ])
        (nil)))
(insn 14 13 15 2 (set (mem:DI (reg/f:DI 7 sp) [0  S8 A64])
        (reg:DI 59 [ D.26101 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 59 [ D.26101 ])
        (nil)))
(insn 15 14 16 2 (set (reg:DI 38 r9)
        (reg:DI 60 [ D.26101 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 60 [ D.26101 ])
        (nil)))
(insn 16 15 17 2 (set (reg:DI 37 r8)
        (reg:DI 61 [ D.26101 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 61 [ D.26101 ])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 2 cx)
        (reg:SI 62 [ D.26102 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ D.26102 ])
        (nil)))
(insn 18 17 19 2 (set (reg:SI 1 dx)
        (reg:SI 65 [ this_2(D)->safe ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 65 [ this_2(D)->safe ])
        (nil)))
(insn 19 18 20 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2b82f85b8c78 *.LC2>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 87 {*movdi_internal_rex64}
     (nil))
(insn 20 19 21 2 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 89 {*movsi_internal}
     (nil))
(insn 21 20 22 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 91 {*movqi_internal}
     (nil))
(call_insn 22 21 0 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2b82f0908600 __printf_chk>) [0 __builtin___printf_chk S1 A8])
            (const_int 8 [0x8]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:104 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:SI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:SI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (expr_list:REG_UNUSED (reg:SI 0 ax)
                                (nil))))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_BR_PRED (use (reg:SI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 37 r8))
                            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                                (expr_list:REG_FRAME_RELATED_EXPR (use (mem:DI (reg/f:DI 7 sp) [0  S8 A64]))
                                    (nil))))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void collision_table::save(int) (_ZN15collision_table4saveEi, funcdef_no=1074, decl_uid=23662, cgraph_uid=318)

starting the processing of deferred insns
ending the processing of deferred insns


void collision_table::save(int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={7d} r1={13d,6u} r2={7d} r4={13d,7u} r5={13d,7u} r6={1d,2u} r7={1d,8u} r8={6d} r9={6d} r10={6d} r11={6d} r12={6d} r13={6d} r14={6d} r15={6d} r16={1d,1u} r17={11d} r18={6d} r19={6d} r20={1d,2u} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={7d} r38={7d} r39={6d} r40={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r68={1d,7u,1e} r69={1d,6u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} 
;;    total ref usage 369{315d,53u,1e} in 33{27 regular + 6 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 68 69 70 71 72 73 74 75 76
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 68 69 70 71 72 73 74 75 76
;; live  kill	 17 [flags]
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:DI 68 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:242 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 69 [ file ])
        (reg:SI 4 si [ file ])) tiles.cpp:242 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ file ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:243 87 {*movdi_internal_rex64}
     (nil))
(insn 8 7 9 2 (set (reg:DI 4 si)
        (reg/f:DI 68 [ this ])) tiles.cpp:243 87 {*movdi_internal_rex64}
     (nil))
(insn 9 8 10 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:243 89 {*movsi_internal}
     (nil))
(call_insn 10 9 11 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b82f1e8d900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:243 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 11 10 12 2 (parallel [
            (set (reg/f:DI 70 [ D.26107 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:244 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 12 11 13 2 (set (reg:DI 1 dx)
        (const_int 4 [0x4])) tiles.cpp:244 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (reg:DI 4 si)
        (reg/f:DI 70 [ D.26107 ])) tiles.cpp:244 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 70 [ D.26107 ])
        (nil)))
(insn 14 13 15 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:244 89 {*movsi_internal}
     (nil))
(call_insn 15 14 16 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b82f1e8d900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:244 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 16 15 17 2 (parallel [
            (set (reg/f:DI 71 [ D.26106 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:245 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 17 16 18 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:245 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 19 2 (set (reg:DI 4 si)
        (reg/f:DI 71 [ D.26106 ])) tiles.cpp:245 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 71 [ D.26106 ])
        (nil)))
(insn 19 18 20 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:245 89 {*movsi_internal}
     (nil))
(call_insn 20 19 21 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b82f1e8d900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:245 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 21 20 22 2 (parallel [
            (set (reg/f:DI 72 [ D.26106 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:246 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 22 21 23 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:246 87 {*movdi_internal_rex64}
     (nil))
(insn 23 22 24 2 (set (reg:DI 4 si)
        (reg/f:DI 72 [ D.26106 ])) tiles.cpp:246 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 72 [ D.26106 ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:246 89 {*movsi_internal}
     (nil))
(call_insn 25 24 26 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b82f1e8d900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:246 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 26 25 27 2 (parallel [
            (set (reg/f:DI 73 [ D.26106 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 40 [0x28])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:247 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 27 26 28 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) tiles.cpp:247 87 {*movdi_internal_rex64}
     (nil))
(insn 28 27 29 2 (set (reg:DI 4 si)
        (reg/f:DI 73 [ D.26106 ])) tiles.cpp:247 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 73 [ D.26106 ])
        (nil)))
(insn 29 28 30 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:247 89 {*movsi_internal}
     (nil))
(call_insn 30 29 31 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b82f1e8d900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:247 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 31 30 32 2 (set (reg:DI 75 [ this_1(D)->m ])
        (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])) tiles.cpp:248 87 {*movdi_internal_rex64}
     (nil))
(insn 32 31 33 2 (parallel [
            (set (reg:DI 74 [ D.26109 ])
                (ashift:DI (reg:DI 75 [ this_1(D)->m ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:248 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 75 [ this_1(D)->m ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 33 32 34 2 (set (reg/f:DI 76 [ this_1(D)->data ])
        (mem/f/j:DI (plus:DI (reg/f:DI 68 [ this ])
                (const_int 8 [0x8])) [0 this_1(D)->data+0 S8 A64])) tiles.cpp:248 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 68 [ this ])
        (nil)))
(insn 34 33 35 2 (set (reg:DI 1 dx)
        (reg:DI 74 [ D.26109 ])) tiles.cpp:248 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 74 [ D.26109 ])
        (nil)))
(insn 35 34 36 2 (set (reg:DI 4 si)
        (reg/f:DI 76 [ this_1(D)->data ])) tiles.cpp:248 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 76 [ this_1(D)->data ])
        (nil)))
(insn 36 35 37 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) tiles.cpp:248 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 69 [ file ])
        (nil)))
(call_insn/j 37 36 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b82f1e8d900 write>) [0 write S1 A8])
            (const_int 0 [0]))) tiles.cpp:248 665 {*sibcall_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void collision_table::restore(int) (_ZN15collision_table7restoreEi, funcdef_no=1075, decl_uid=23665, cgraph_uid=319)

starting the processing of deferred insns
ending the processing of deferred insns


void collision_table::restore(int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={7d} r1={13d,6u} r2={7d} r4={13d,7u} r5={13d,7u} r6={1d,2u} r7={1d,8u} r8={6d} r9={6d} r10={6d} r11={6d} r12={6d} r13={6d} r14={6d} r15={6d} r16={1d,1u} r17={11d} r18={6d} r19={6d} r20={1d,2u} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={7d} r38={7d} r39={6d} r40={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r68={1d,14u,1e} r69={1d,12u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} 
;;    total ref usage 382{315d,66u,1e} in 51{45 regular + 6 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 68 69 70 71 72 73 74 75 76
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 68 69 70 71 72 73 74 75 76
;; live  kill	 17 [flags]
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:DI 68 [ this ])
        (reg:DI 5 di [ this ])) tiles.cpp:251 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 69 [ file ])
        (reg:SI 4 si [ file ])) tiles.cpp:251 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ file ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:252 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:DI __buf (reg/f:DI 68 [ this ])) tiles.cpp:252 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:252 -1
     (nil))
(insn 10 9 11 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:DI 4 si)
        (reg/f:DI 68 [ this ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 13 12 14 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b82f1ee4500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 14 13 15 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:253 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:DI __buf (plus:DI (reg/f:DI 68 [ this ])
        (const_int 16 [0x10]))) tiles.cpp:253 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:DI __nbytes (const_int 4 [0x4])) tiles.cpp:253 -1
     (nil))
(insn 17 16 18 2 (parallel [
            (set (reg/f:DI 70 [ D.26113 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:253 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 18 17 19 2 (set (reg:DI 1 dx)
        (const_int 4 [0x4])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 19 18 20 2 (set (reg:DI 4 si)
        (reg/f:DI 70 [ D.26113 ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 70 [ D.26113 ])
        (nil)))
(insn 20 19 21 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 21 20 22 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b82f1ee4500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 22 21 23 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:254 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:DI __buf (plus:DI (reg/f:DI 68 [ this ])
        (const_int 24 [0x18]))) tiles.cpp:254 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:254 -1
     (nil))
(insn 25 24 26 2 (parallel [
            (set (reg/f:DI 71 [ D.26112 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:254 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 26 25 27 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 27 26 28 2 (set (reg:DI 4 si)
        (reg/f:DI 71 [ D.26112 ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 71 [ D.26112 ])
        (nil)))
(insn 28 27 29 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 29 28 30 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b82f1ee4500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 30 29 31 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:255 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:DI __buf (plus:DI (reg/f:DI 68 [ this ])
        (const_int 32 [0x20]))) tiles.cpp:255 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:255 -1
     (nil))
(insn 33 32 34 2 (parallel [
            (set (reg/f:DI 72 [ D.26112 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:255 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 34 33 35 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 35 34 36 2 (set (reg:DI 4 si)
        (reg/f:DI 72 [ D.26112 ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 72 [ D.26112 ])
        (nil)))
(insn 36 35 37 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 37 36 38 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b82f1ee4500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 38 37 39 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:256 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:DI __buf (plus:DI (reg/f:DI 68 [ this ])
        (const_int 40 [0x28]))) tiles.cpp:256 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:DI __nbytes (const_int 8 [0x8])) tiles.cpp:256 -1
     (nil))
(insn 41 40 42 2 (parallel [
            (set (reg/f:DI 73 [ D.26112 ])
                (plus:DI (reg/f:DI 68 [ this ])
                    (const_int 40 [0x28])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:256 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 42 41 43 2 (set (reg:DI 1 dx)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (nil))
(insn 43 42 44 2 (set (reg:DI 4 si)
        (reg/f:DI 73 [ D.26112 ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 73 [ D.26112 ])
        (nil)))
(insn 44 43 45 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (nil))
(call_insn 45 44 46 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b82f1ee4500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 663 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 46 45 47 2 (var_location:SI __fd (reg/v:SI 69 [ file ])) tiles.cpp:257 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:DI __buf (mem/f/j:DI (plus:DI (reg/f:DI 68 [ this ])
            (const_int 8 [0x8])) [0 this_1(D)->data+0 S8 A64])) tiles.cpp:257 -1
     (nil))
(debug_insn 48 47 49 2 (var_location:DI __nbytes (ashift:DI (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])
        (const_int 3 [0x3]))) tiles.cpp:257 -1
     (nil))
(insn 49 48 50 2 (set (reg:DI 75 [ this_1(D)->m ])
        (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])) tiles.cpp:257 87 {*movdi_internal_rex64}
     (nil))
(insn 50 49 51 2 (parallel [
            (set (reg:DI 74 [ D.26115 ])
                (ashift:DI (reg:DI 75 [ this_1(D)->m ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:257 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 75 [ this_1(D)->m ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/j:DI (reg/f:DI 68 [ this ]) [0 this_1(D)->m+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 51 50 52 2 (set (reg/f:DI 76 [ this_1(D)->data ])
        (mem/f/j:DI (plus:DI (reg/f:DI 68 [ this ])
                (const_int 8 [0x8])) [0 this_1(D)->data+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 68 [ this ])
        (nil)))
(insn 52 51 53 2 (set (reg:DI 1 dx)
        (reg:DI 74 [ D.26115 ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 74 [ D.26115 ])
        (nil)))
(insn 53 52 54 2 (set (reg:DI 4 si)
        (reg/f:DI 76 [ this_1(D)->data ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 76 [ this_1(D)->data ])
        (nil)))
(insn 54 53 55 2 (set (reg:SI 5 di)
        (reg/v:SI 69 [ file ])) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 69 [ file ])
        (nil)))
(call_insn/j 55 54 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*read") [flags 0x41]  <function_decl 0x2b82f1ee4500 __read_alias>) [0 __read_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/unistd.h:44 665 {*sibcall_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, int, float*, int) (_Z5tilesPiiiPfi, funcdef_no=1076, decl_uid=23709, cgraph_uid=320)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles(int*, int, int, float*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} 
;;    total ref usage 102{75d,27u,0e} in 14{13 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64
;; live  kill	
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:275 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:275 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:275 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:275 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:275 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ nf ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:276 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:276 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (reg:DI 38 r9)
        (reg:DI 64)) tiles.cpp:276 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 64)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 13 12 14 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:276 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ nf ])
        (nil)))
(insn 14 13 15 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:276 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 15 14 16 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:276 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 16 15 17 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:276 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 17 16 18 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:276 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 18 17 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:276 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, collision_table*, float*, int) (_Z5tilesPiiP15collision_tablePfi, funcdef_no=1077, decl_uid=23715, cgraph_uid=321)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles(int*, int, collision_table*, float*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} 
;;    total ref usage 102{75d,27u,0e} in 14{13 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64
;; live  kill	
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:278 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:278 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:278 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:278 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:278 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ nf ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:279 89 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:279 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (reg:DI 38 r9)
        (reg:DI 64)) tiles.cpp:279 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 64)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 13 12 14 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:279 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ nf ])
        (nil)))
(insn 14 13 15 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:279 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 15 14 16 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:279 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 16 15 17 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:279 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 17 16 18 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:279 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 18 17 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:279 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, int, float*, int, int) (_Z5tilesPiiiPfii, funcdef_no=1078, decl_uid=23722, cgraph_uid=322)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles(int*, int, int, float*, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,2u} 
;;    total ref usage 106{76d,30u,0e} in 16{15 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:283 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:283 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:283 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:283 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:283 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ nf ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:283 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:284 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SI (reg/f:DI 65) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:284 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 13 12 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:285 89 {*movsi_internal}
     (nil))
(insn 15 13 16 2 (set (reg:DI 38 r9)
        (reg/f:DI 65)) tiles.cpp:285 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 16 15 17 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:285 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ nf ])
        (nil)))
(insn 17 16 18 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:285 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 18 17 19 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:285 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 19 18 20 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:285 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 20 19 21 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:285 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 21 20 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:285 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, collision_table*, float*, int, int) (_Z5tilesPiiP15collision_tablePfii, funcdef_no=1079, decl_uid=23729, cgraph_uid=323)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles(int*, int, collision_table*, float*, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,2u} 
;;    total ref usage 106{76d,30u,0e} in 16{15 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:287 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:287 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:287 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:287 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:287 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ nf ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:287 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:288 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SI (reg/f:DI 65) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:288 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 13 12 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:289 89 {*movsi_internal}
     (nil))
(insn 15 13 16 2 (set (reg:DI 38 r9)
        (reg/f:DI 65)) tiles.cpp:289 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 16 15 17 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:289 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ nf ])
        (nil)))
(insn 17 16 18 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:289 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 18 17 19 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:289 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 19 18 20 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:289 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 20 19 21 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:289 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 21 20 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:289 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, int, float*, int, int, int) (_Z5tilesPiiiPfiii, funcdef_no=1080, decl_uid=23737, cgraph_uid=324)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles(int*, int, int, float*, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,4u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,3u} 
;;    total ref usage 110{77d,33u,0e} in 18{17 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66
;; live  kill	
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:293 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:293 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:293 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:293 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:293 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ nf ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:293 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])) tiles.cpp:293 89 {*movsi_internal}
     (nil))
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:294 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 15 2 (set (mem/j/c:SI (reg/f:DI 66) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:294 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 15 13 16 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 66)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:295 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 65 [ h2 ])
        (nil)))
(insn 16 15 18 2 (set (mem:SI (reg/f:DI 16 argp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:296 89 {*movsi_internal}
     (nil))
(insn 18 16 19 2 (set (reg:DI 38 r9)
        (reg/f:DI 66)) tiles.cpp:296 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 19 18 20 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:296 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ nf ])
        (nil)))
(insn 20 19 21 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:296 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:296 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 22 21 23 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:296 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 23 22 24 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:296 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn/j 24 23 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:296 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, collision_table*, float*, int, int, int) (_Z5tilesPiiP15collision_tablePfiii, funcdef_no=1081, decl_uid=23745, cgraph_uid=325)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles(int*, int, collision_table*, float*, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,4u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,3u} 
;;    total ref usage 110{77d,33u,0e} in 18{17 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66
;; live  kill	
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:298 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:298 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:298 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:298 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:298 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ nf ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:298 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])) tiles.cpp:298 89 {*movsi_internal}
     (nil))
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:299 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 15 2 (set (mem/j/c:SI (reg/f:DI 66) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:299 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 15 13 16 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 66)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:300 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 65 [ h2 ])
        (nil)))
(insn 16 15 18 2 (set (mem:SI (reg/f:DI 16 argp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:301 89 {*movsi_internal}
     (nil))
(insn 18 16 19 2 (set (reg:DI 38 r9)
        (reg/f:DI 66)) tiles.cpp:301 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 19 18 20 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:301 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ nf ])
        (nil)))
(insn 20 19 21 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:301 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 21 20 22 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:301 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 22 21 23 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:301 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 23 22 24 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:301 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn/j 24 23 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:301 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, int, float*, int, int, int, int) (_Z5tilesPiiiPfiiii, funcdef_no=1082, decl_uid=23754, cgraph_uid=326)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles(int*, int, int, float*, int, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,5u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,4u} 
;;    total ref usage 114{78d,36u,0e} in 20{19 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 67
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 67
;; live  kill	
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:305 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:305 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:305 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:305 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:305 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ nf ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:305 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])) tiles.cpp:305 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 66 [ h3 ])
        (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 h3+0 S4 A64])) tiles.cpp:305 89 {*movsi_internal}
     (nil))
(note 10 9 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:306 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 16 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:306 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 16 14 18 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:307 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 65 [ h2 ])
        (nil)))
(insn 18 16 19 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 66 [ h3 ])) tiles.cpp:308 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 66 [ h3 ])
        (nil)))
(insn 19 18 21 2 (set (mem:SI (reg/f:DI 16 argp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:309 89 {*movsi_internal}
     (nil))
(insn 21 19 22 2 (set (reg:DI 38 r9)
        (reg/f:DI 67)) tiles.cpp:309 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 22 21 23 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:309 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ nf ])
        (nil)))
(insn 23 22 24 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:309 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:309 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 25 24 26 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:309 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 26 25 27 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:309 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn/j 27 26 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:309 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles(int*, int, collision_table*, float*, int, int, int, int) (_Z5tilesPiiP15collision_tablePfiiii, funcdef_no=1083, decl_uid=23763, cgraph_uid=327)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles(int*, int, collision_table*, float*, int, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,5u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,4u} 
;;    total ref usage 114{78d,36u,0e} in 20{19 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 67
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 67
;; live  kill	
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:311 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:311 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:311 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v/f:DI 62 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:311 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ nf ])
        (reg:SI 37 r8 [ nf ])) tiles.cpp:311 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ nf ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 38 r9 [ h1 ])) tiles.cpp:311 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h1 ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (mem/c:SI (reg/f:DI 16 argp) [0 h2+0 S4 A64])) tiles.cpp:311 89 {*movsi_internal}
     (nil))
(insn 9 8 10 2 (set (reg/v:SI 66 [ h3 ])
        (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 h3+0 S4 A64])) tiles.cpp:311 89 {*movsi_internal}
     (nil))
(note 10 9 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:312 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 16 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:312 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 16 14 18 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:313 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 65 [ h2 ])
        (nil)))
(insn 18 16 19 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 66 [ h3 ])) tiles.cpp:314 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 66 [ h3 ])
        (nil)))
(insn 19 18 21 2 (set (mem:SI (reg/f:DI 16 argp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:315 89 {*movsi_internal}
     (nil))
(insn 21 19 22 2 (set (reg:DI 38 r9)
        (reg/f:DI 67)) tiles.cpp:315 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 22 21 23 2 (set (reg:SI 37 r8)
        (reg/v:SI 63 [ nf ])) tiles.cpp:315 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ nf ])
        (nil)))
(insn 23 22 24 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 62 [ floats ])) tiles.cpp:315 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ floats ])
        (nil)))
(insn 24 23 25 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:315 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 25 24 26 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:315 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 26 25 27 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:315 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn/j 27 26 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:315 659 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 16 argp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, int, float) (_Z6tiles1Piiif, funcdef_no=1084, decl_uid=23768, cgraph_uid=328)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles1(int*, int, int, float)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,1u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,2u} r64={1d,1u} 
;;    total ref usage 102{75d,27u,0e} in 15{14 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64
;; live  kill	
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:319 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:319 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:319 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:319 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg/f:DI 63)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:320 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (mem/j/c:SF (reg/f:DI 63) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:320 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 11 10 12 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:321 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:321 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (reg:DI 38 r9)
        (reg:DI 64)) tiles.cpp:321 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 64)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 14 13 16 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:321 89 {*movsi_internal}
     (nil))
(insn 16 14 17 2 (set (reg:DI 2 cx)
        (reg/f:DI 63)) tiles.cpp:321 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 63)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 17 16 18 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:321 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 18 17 19 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:321 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:321 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 20 19 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:321 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, collision_table*, float) (_Z6tiles1PiiP15collision_tablef, funcdef_no=1085, decl_uid=23773, cgraph_uid=329)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles1(int*, int, collision_table*, float)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,1u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,2u} r64={1d,1u} 
;;    total ref usage 102{75d,27u,0e} in 15{14 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64
;; live  kill	
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:323 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:323 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:323 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:323 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg/f:DI 63)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:324 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (mem/j/c:SF (reg/f:DI 63) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:324 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 11 10 12 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:325 89 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:325 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (reg:DI 38 r9)
        (reg:DI 64)) tiles.cpp:325 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 64)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 14 13 16 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:325 89 {*movsi_internal}
     (nil))
(insn 16 14 17 2 (set (reg:DI 2 cx)
        (reg/f:DI 63)) tiles.cpp:325 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 63)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 17 16 18 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:325 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 18 17 19 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:325 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:325 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 20 19 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:325 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, int, float, int) (_Z6tiles1Piiifi, funcdef_no=1086, decl_uid=23779, cgraph_uid=330)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles1(int*, int, int, float, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,2u} r65={1d,2u} 
;;    total ref usage 106{76d,30u,0e} in 17{16 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65
;; live  kill	
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:329 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:329 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:329 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:329 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:329 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:330 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (mem/j/c:SF (reg/f:DI 64) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:330 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 12 11 13 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:331 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SI (reg/f:DI 65) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:331 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ h1 ])
        (nil)))
(insn 14 13 16 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:332 89 {*movsi_internal}
     (nil))
(insn 16 14 17 2 (set (reg:DI 38 r9)
        (reg/f:DI 65)) tiles.cpp:332 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 17 16 19 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:332 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 2 cx)
        (reg/f:DI 64)) tiles.cpp:332 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 64)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 20 19 21 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:332 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:332 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 22 21 23 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:332 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 23 22 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:332 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, collision_table*, float, int) (_Z6tiles1PiiP15collision_tablefi, funcdef_no=1087, decl_uid=23785, cgraph_uid=331)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles1(int*, int, collision_table*, float, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,2u} r65={1d,2u} 
;;    total ref usage 106{76d,30u,0e} in 17{16 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65
;; live  kill	
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:334 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:334 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:334 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:334 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:334 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:335 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (mem/j/c:SF (reg/f:DI 64) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:335 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 12 11 13 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:336 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SI (reg/f:DI 65) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:336 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ h1 ])
        (nil)))
(insn 14 13 16 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:337 89 {*movsi_internal}
     (nil))
(insn 16 14 17 2 (set (reg:DI 38 r9)
        (reg/f:DI 65)) tiles.cpp:337 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 17 16 19 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:337 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 2 cx)
        (reg/f:DI 64)) tiles.cpp:337 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 64)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 20 19 21 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:337 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:337 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 22 21 23 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:337 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 23 22 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:337 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, int, float, int, int) (_Z6tiles1Piiifii, funcdef_no=1088, decl_uid=23792, cgraph_uid=332)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles1(int*, int, int, float, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,2u} r66={1d,3u} 
;;    total ref usage 110{77d,33u,0e} in 19{18 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:341 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:341 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:341 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:341 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:341 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:341 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:342 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SF (reg/f:DI 65) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:342 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 13 12 14 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:343 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 16 2 (set (mem/j/c:SI (reg/f:DI 66) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:343 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ h1 ])
        (nil)))
(insn 16 14 17 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 66)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 64 [ h2 ])) tiles.cpp:344 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h2 ])
        (nil)))
(insn 17 16 19 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:345 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 38 r9)
        (reg/f:DI 66)) tiles.cpp:345 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 20 19 22 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:345 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 2 cx)
        (reg/f:DI 65)) tiles.cpp:345 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 23 22 24 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:345 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:345 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 25 24 26 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:345 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 26 25 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:345 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, collision_table*, float, int, int) (_Z6tiles1PiiP15collision_tablefii, funcdef_no=1089, decl_uid=23799, cgraph_uid=333)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles1(int*, int, collision_table*, float, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,2u} r66={1d,3u} 
;;    total ref usage 110{77d,33u,0e} in 19{18 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:347 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:347 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:347 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:347 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:347 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:347 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:348 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SF (reg/f:DI 65) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:348 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 13 12 14 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:349 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 16 2 (set (mem/j/c:SI (reg/f:DI 66) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:349 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ h1 ])
        (nil)))
(insn 16 14 17 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 66)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 64 [ h2 ])) tiles.cpp:350 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h2 ])
        (nil)))
(insn 17 16 19 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:351 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 38 r9)
        (reg/f:DI 66)) tiles.cpp:351 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 20 19 22 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:351 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 2 cx)
        (reg/f:DI 65)) tiles.cpp:351 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 23 22 24 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:351 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:351 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 25 24 26 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:351 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 26 25 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:351 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, int, float, int, int, int) (_Z6tiles1Piiifiii, funcdef_no=1090, decl_uid=23807, cgraph_uid=334)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles1(int*, int, int, float, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,2u} r67={1d,4u} 
;;    total ref usage 114{78d,36u,0e} in 21{20 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 67
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 67
;; live  kill	
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:355 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:355 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:355 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:355 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:355 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:355 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h3 ])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:355 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h3 ])
        (nil)))
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:356 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SF (reg/f:DI 66) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:356 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 14 13 15 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:357 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 17 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:357 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ h1 ])
        (nil)))
(insn 17 15 19 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 64 [ h2 ])) tiles.cpp:358 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h2 ])
        (nil)))
(insn 19 17 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 65 [ h3 ])) tiles.cpp:359 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 65 [ h3 ])
        (nil)))
(insn 20 19 22 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:360 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 38 r9)
        (reg/f:DI 67)) tiles.cpp:360 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 23 22 25 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:360 89 {*movsi_internal}
     (nil))
(insn 25 23 26 2 (set (reg:DI 2 cx)
        (reg/f:DI 66)) tiles.cpp:360 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 26 25 27 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:360 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 27 26 28 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:360 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 28 27 29 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:360 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 29 28 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:360 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles1(int*, int, collision_table*, float, int, int, int) (_Z6tiles1PiiP15collision_tablefiii, funcdef_no=1091, decl_uid=23815, cgraph_uid=335)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles1(int*, int, collision_table*, float, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,2u} r67={1d,4u} 
;;    total ref usage 114{78d,36u,0e} in 21{20 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 67
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 67
;; live  kill	
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:362 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:362 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:362 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:362 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 63 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:362 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:362 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h3 ])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:362 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h3 ])
        (nil)))
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:363 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SF (reg/f:DI 66) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:363 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 14 13 15 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:364 87 {*movdi_internal_rex64}
     (nil))
(insn 15 14 17 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 63 [ h1 ])) tiles.cpp:364 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 63 [ h1 ])
        (nil)))
(insn 17 15 19 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 64 [ h2 ])) tiles.cpp:365 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h2 ])
        (nil)))
(insn 19 17 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 67)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 65 [ h3 ])) tiles.cpp:366 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 65 [ h3 ])
        (nil)))
(insn 20 19 22 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:367 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 38 r9)
        (reg/f:DI 67)) tiles.cpp:367 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 23 22 25 2 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) tiles.cpp:367 89 {*movsi_internal}
     (nil))
(insn 25 23 26 2 (set (reg:DI 2 cx)
        (reg/f:DI 66)) tiles.cpp:367 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 26 25 27 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:367 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 27 26 28 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:367 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 28 27 29 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:367 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 29 28 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:367 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, int, float, float) (_Z6tiles2Piiiff, funcdef_no=1092, decl_uid=23821, cgraph_uid=336)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles2(int*, int, int, float, float)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,1u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,3u} r66={1d,1u} 
;;    total ref usage 106{76d,30u,0e} in 17{16 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 66
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 66
;; live  kill	
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:371 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:371 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:371 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:371 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:371 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:372 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 13 2 (set (mem/j/c:SF (reg/f:DI 64) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:372 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 13 11 14 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 64)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:373 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 63 [ f2 ])
        (nil)))
(insn 14 13 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:374 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:374 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (reg:DI 38 r9)
        (reg:DI 66)) tiles.cpp:374 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 17 16 19 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:374 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 2 cx)
        (reg/f:DI 64)) tiles.cpp:374 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 64)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 20 19 21 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:374 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:374 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 22 21 23 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:374 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 23 22 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:374 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, collision_table*, float, float) (_Z6tiles2PiiP15collision_tableff, funcdef_no=1093, decl_uid=23827, cgraph_uid=337)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles2(int*, int, collision_table*, float, float)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,1u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,3u} r66={1d,1u} 
;;    total ref usage 106{76d,30u,0e} in 17{16 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 66
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 66
;; live  kill	
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:376 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:376 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:376 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:376 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:376 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:DI 64)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:377 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 13 2 (set (mem/j/c:SF (reg/f:DI 64) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:377 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 13 11 14 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 64)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:378 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 63 [ f2 ])
        (nil)))
(insn 14 13 15 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 0 [0])) tiles.cpp:379 89 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (reg:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:379 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (reg:DI 38 r9)
        (reg:DI 66)) tiles.cpp:379 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 17 16 19 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:379 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 2 cx)
        (reg/f:DI 64)) tiles.cpp:379 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 64)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 20 19 21 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:379 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:379 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 22 21 23 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:379 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 23 22 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:379 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, int, float, float, int) (_Z6tiles2Piiiffi, funcdef_no=1094, decl_uid=23834, cgraph_uid=338)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles2(int*, int, int, float, float, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,3u} r67={1d,2u} 
;;    total ref usage 110{77d,33u,0e} in 19{18 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 67
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 67
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:383 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:383 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:383 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:383 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:383 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:383 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:384 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 14 2 (set (mem/j/c:SF (reg/f:DI 65) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:384 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 14 12 15 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 65)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:385 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 63 [ f2 ])
        (nil)))
(insn 15 14 16 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:386 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:386 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 17 16 19 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:387 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 38 r9)
        (reg/f:DI 67)) tiles.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 20 19 22 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:387 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 2 cx)
        (reg/f:DI 65)) tiles.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 23 22 24 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:387 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:387 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 25 24 26 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:387 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 26 25 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:387 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, collision_table*, float, float, int) (_Z6tiles2PiiP15collision_tableffi, funcdef_no=1095, decl_uid=23841, cgraph_uid=339)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles2(int*, int, collision_table*, float, float, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,3u} r67={1d,2u} 
;;    total ref usage 110{77d,33u,0e} in 19{18 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 67
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 67
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:389 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:389 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:389 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:389 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:389 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:389 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 65)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:390 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 14 2 (set (mem/j/c:SF (reg/f:DI 65) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:390 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 14 12 15 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 65)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:391 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 63 [ f2 ])
        (nil)))
(insn 15 14 16 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:392 87 {*movdi_internal_rex64}
     (nil))
(insn 16 15 17 2 (set (mem/j/c:SI (reg/f:DI 67) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:392 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 17 16 19 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 1 [0x1])) tiles.cpp:393 89 {*movsi_internal}
     (nil))
(insn 19 17 20 2 (set (reg:DI 38 r9)
        (reg/f:DI 67)) tiles.cpp:393 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 20 19 22 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:393 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 2 cx)
        (reg/f:DI 65)) tiles.cpp:393 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 65)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 23 22 24 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:393 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:393 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 25 24 26 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:393 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 26 25 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:393 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, int, float, float, int, int) (_Z6tiles2Piiiffii, funcdef_no=1096, decl_uid=23849, cgraph_uid=340)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles2(int*, int, int, float, float, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,3u} r68={1d,3u} 
;;    total ref usage 114{78d,36u,0e} in 21{20 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 68
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 68
;; live  kill	
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:397 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:397 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:397 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:397 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:397 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:397 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:397 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:398 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 15 2 (set (mem/j/c:SF (reg/f:DI 66) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:398 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 15 13 16 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 66)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:399 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 63 [ f2 ])
        (nil)))
(insn 16 15 17 2 (set (reg/f:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:400 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 19 2 (set (mem/j/c:SI (reg/f:DI 68) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:400 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 19 17 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 68)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:401 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 65 [ h2 ])
        (nil)))
(insn 20 19 22 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:402 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 38 r9)
        (reg/f:DI 68)) tiles.cpp:402 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 68)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 23 22 25 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:402 89 {*movsi_internal}
     (nil))
(insn 25 23 26 2 (set (reg:DI 2 cx)
        (reg/f:DI 66)) tiles.cpp:402 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 26 25 27 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:402 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 27 26 28 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:402 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 28 27 29 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:402 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 29 28 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:402 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, collision_table*, float, float, int, int) (_Z6tiles2PiiP15collision_tableffii, funcdef_no=1097, decl_uid=23857, cgraph_uid=341)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles2(int*, int, collision_table*, float, float, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,1u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,3u} r68={1d,3u} 
;;    total ref usage 114{78d,36u,0e} in 21{20 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 68
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 68
;; live  kill	
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:404 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:404 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:404 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:404 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:404 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:404 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:404 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(note 9 8 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 9 13 2 (set (reg/f:DI 66)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:405 87 {*movdi_internal_rex64}
     (nil))
(insn 13 12 15 2 (set (mem/j/c:SF (reg/f:DI 66) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:405 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 15 13 16 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 66)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:406 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 63 [ f2 ])
        (nil)))
(insn 16 15 17 2 (set (reg/f:DI 68)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:407 87 {*movdi_internal_rex64}
     (nil))
(insn 17 16 19 2 (set (mem/j/c:SI (reg/f:DI 68) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:407 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 19 17 20 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 68)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:408 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 65 [ h2 ])
        (nil)))
(insn 20 19 22 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 2 [0x2])) tiles.cpp:409 89 {*movsi_internal}
     (nil))
(insn 22 20 23 2 (set (reg:DI 38 r9)
        (reg/f:DI 68)) tiles.cpp:409 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 68)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 23 22 25 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:409 89 {*movsi_internal}
     (nil))
(insn 25 23 26 2 (set (reg:DI 2 cx)
        (reg/f:DI 66)) tiles.cpp:409 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 66)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 26 25 27 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:409 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 27 26 28 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:409 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 28 27 29 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:409 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 29 28 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:409 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, int, float, float, int, int, int) (_Z6tiles2Piiiffiii, funcdef_no=1098, decl_uid=23866, cgraph_uid=342)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles2(int*, int, int, float, float, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,3u} r69={1d,4u} 
;;    total ref usage 118{79d,39u,0e} in 23{22 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 67 69
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 67 69
;; live  kill	
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:413 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:413 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 61 [ memory ])
        (reg:SI 1 dx [ memory ])) tiles.cpp:413 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:413 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:413 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:413 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:413 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 9 8 10 2 (set (reg/v:SI 66 [ h3 ])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:413 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h3 ])
        (nil)))
(note 10 9 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:414 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 16 2 (set (mem/j/c:SF (reg/f:DI 67) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:414 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 16 14 17 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:415 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 63 [ f2 ])
        (nil)))
(insn 17 16 18 2 (set (reg/f:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:416 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 20 2 (set (mem/j/c:SI (reg/f:DI 69) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:416 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 20 18 22 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 69)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:417 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 65 [ h2 ])
        (nil)))
(insn 22 20 23 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 69)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 66 [ h3 ])) tiles.cpp:418 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 66 [ h3 ])
        (nil)))
(insn 23 22 25 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:419 89 {*movsi_internal}
     (nil))
(insn 25 23 26 2 (set (reg:DI 38 r9)
        (reg/f:DI 69)) tiles.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 69)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 26 25 28 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:419 89 {*movsi_internal}
     (nil))
(insn 28 26 29 2 (set (reg:DI 2 cx)
        (reg/f:DI 67)) tiles.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 29 28 30 2 (set (reg:SI 1 dx)
        (reg/v:SI 61 [ memory ])) tiles.cpp:419 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 61 [ memory ])
        (nil)))
(insn 30 29 31 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:419 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 31 30 32 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:419 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 32 31 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiiPfiS_i") [flags 0x1]  <function_decl 0x2b82f1f05e00 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:419 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_BR_PRED (use (reg:SI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tiles2(int*, int, collision_table*, float, float, int, int, int) (_Z6tiles2PiiP15collision_tableffiii, funcdef_no=1099, decl_uid=23875, cgraph_uid=343)

starting the processing of deferred insns
ending the processing of deferred insns


void tiles2(int*, int, collision_table*, float, float, int, int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 7[sp] 21[xmm0] 22[xmm1] 37[r8] 38[r9]
;;  ref usage 	r0={2d} r1={3d,2u} r2={3d,2u} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d,1u} r22={2d,1u} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,2u} r38={3d,2u} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,3u} r69={1d,4u} 
;;    total ref usage 118{79d,39u,0e} in 23{22 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 60 61 62 63 64 65 66 67 69
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 37 [r8] 38 [r9]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9] 59 60 61 62 63 64 65 66 67 69
;; live  kill	
(note 11 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/v/f:DI 59 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:421 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 60 [ nt ])
        (reg:SI 4 si [ nt ])) tiles.cpp:421 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ nt ])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:DI 61 [ ct ])
        (reg:DI 1 dx [ ct ])) tiles.cpp:421 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ct ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SF 62 [ f1 ])
        (reg:SF 21 xmm0 [ f1 ])) tiles.cpp:421 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ f1 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SF 63 [ f2 ])
        (reg:SF 22 xmm1 [ f2 ])) tiles.cpp:421 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 22 xmm1 [ f2 ])
        (nil)))
(insn 7 6 8 2 (set (reg/v:SI 64 [ h1 ])
        (reg:SI 2 cx [ h1 ])) tiles.cpp:421 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ h1 ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 65 [ h2 ])
        (reg:SI 37 r8 [ h2 ])) tiles.cpp:421 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ h2 ])
        (nil)))
(insn 9 8 10 2 (set (reg/v:SI 66 [ h3 ])
        (reg:SI 38 r9 [ h3 ])) tiles.cpp:421 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 38 r9 [ h3 ])
        (nil)))
(note 10 9 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 10 14 2 (set (reg/f:DI 67)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:422 87 {*movdi_internal_rex64}
     (nil))
(insn 14 13 16 2 (set (mem/j/c:SF (reg/f:DI 67) [0 f_tmp_arr+0 S4 A256])
        (reg/v:SF 62 [ f1 ])) tiles.cpp:422 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 62 [ f1 ])
        (nil)))
(insn 16 14 17 2 (set (mem/j/c:SF (plus:DI (reg/f:DI 67)
                (const_int 4 [0x4])) [0 f_tmp_arr+4 S4 A32])
        (reg/v:SF 63 [ f2 ])) tiles.cpp:423 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg/v:SF 63 [ f2 ])
        (nil)))
(insn 17 16 18 2 (set (reg/f:DI 69)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tiles.cpp:424 87 {*movdi_internal_rex64}
     (nil))
(insn 18 17 20 2 (set (mem/j/c:SI (reg/f:DI 69) [0 i_tmp_arr+0 S4 A256])
        (reg/v:SI 64 [ h1 ])) tiles.cpp:424 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 64 [ h1 ])
        (nil)))
(insn 20 18 22 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 69)
                (const_int 4 [0x4])) [0 i_tmp_arr+4 S4 A32])
        (reg/v:SI 65 [ h2 ])) tiles.cpp:425 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 65 [ h2 ])
        (nil)))
(insn 22 20 23 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 69)
                (const_int 8 [0x8])) [0 i_tmp_arr+8 S4 A64])
        (reg/v:SI 66 [ h3 ])) tiles.cpp:426 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 66 [ h3 ])
        (nil)))
(insn 23 22 25 2 (set (mem:SI (reg/f:DI 7 sp) [0  S4 A64])
        (const_int 3 [0x3])) tiles.cpp:427 89 {*movsi_internal}
     (nil))
(insn 25 23 26 2 (set (reg:DI 38 r9)
        (reg/f:DI 69)) tiles.cpp:427 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 69)
        (expr_list:REG_EQUAL (symbol_ref:DI ("i_tmp_arr")  <var_decl 0x2b82f1f7ded8 i_tmp_arr>)
            (nil))))
(insn 26 25 28 2 (set (reg:SI 37 r8)
        (const_int 2 [0x2])) tiles.cpp:427 89 {*movsi_internal}
     (nil))
(insn 28 26 29 2 (set (reg:DI 2 cx)
        (reg/f:DI 67)) tiles.cpp:427 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 67)
        (expr_list:REG_EQUAL (symbol_ref:DI ("f_tmp_arr")  <var_decl 0x2b82f1f9d000 f_tmp_arr>)
            (nil))))
(insn 29 28 30 2 (set (reg:DI 1 dx)
        (reg/v/f:DI 61 [ ct ])) tiles.cpp:427 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 61 [ ct ])
        (nil)))
(insn 30 29 31 2 (set (reg:SI 4 si)
        (reg/v:SI 60 [ nt ])) tiles.cpp:427 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ nt ])
        (nil)))
(insn 31 30 32 2 (set (reg:DI 5 di)
        (reg/v/f:DI 59 [ the_tiles ])) tiles.cpp:427 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 59 [ the_tiles ])
        (nil)))
(call_insn 32 31 0 2 (call (mem:QI (symbol_ref:DI ("_Z5tilesPiiP15collision_tablePfiS_i") [flags 0x1]  <function_decl 0x2b82f1f16600 tiles>) [0 tiles S1 A8])
        (const_int 8 [0x8])) tiles.cpp:427 656 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:SI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 2 cx))
                    (expr_list:REG_BR_PRED (use (reg:SI 37 r8))
                        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 38 r9))
                            (expr_list:REG_BR_PRED (use (mem:SI (reg/f:DI 7 sp) [0  S4 A64]))
                                (nil)))))))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tileswrap(int*, int, int, float*, int, int*, int*, int) (_Z9tileswrapPiiiPfiS_S_i, funcdef_no=1100, decl_uid=23884, cgraph_uid=344)

*****starting processing of loop 5 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 32, 34
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 2 (0.049)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 2 (0.049)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 3 (0.073)


starting region dump


void tileswrap(int*, int, int, float*, int, int*, int*, int)

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 476
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={6d,2u} r4={8d,4u} r5={8d,4u} r6={1d,40u} r7={1d,44u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,41u,2e} r17={67d,22u} r18={4d} r19={4d} r20={1d,57u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r63={2d,2u} r66={1d,2u} r71={1d,2u} r72={2d,12u} r75={1d,1u} r79={1d,2u} r80={1d,5u} r81={1d,4u} r83={1d,5u} r84={1d,4u} r93={4d,8u} r94={2d,2u} r104={2d,4u} r106={1d,1u} r107={2d,5u} r110={2d,1u} r114={2d,6u} r122={1d,1u} r129={1d,1u} r131={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,12u} r149={1d,1u} r150={1d,1u} r151={1d,13u} r152={1d,9u} r153={1d,1u} r154={1d,3u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,6u} r186={1d,2u} r187={1d,1u} r188={2d,2u} r189={2d,2u} r190={1d,1u} r191={1d,5u} r192={1d,2u} r193={1d,1u} r194={2d,2u} r195={2d,2u} r196={1d,1u} r198={1d,2u} r199={1d,1u} r200={2d,2u} r201={2d,2u} r202={1d,1u} r204={1d,2u} r205={1d,1u} r206={2d,2u} r207={2d,2u} r208={1d,1u} r210={1d,2u} r211={1d,1u} r212={2d,2u} r213={2d,2u} r214={1d,1u} r216={1d,2u} r218={1d,1u} r219={1d,1u} r220={1d,2u} r222={1d,1u} r223={1d,1u} r224={1d,2u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r233={1d,2u} r235={1d,1u} r236={1d} r237={1d,1u} r238={1d,1u} r239={1d,2u} r241={1d,1u} r242={1d} r243={1d,1u} r245={1d,2u} r247={1d,1u} r248={1d} r251={1d,1u} r252={1d,1u} r254={1d,1u} r256={2d,5u} r257={2d,3u} r258={2d,2u} 
;;    total ref usage 841{395d,442u,4e} in 224{220 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1
;;  reg->defs[] map:	17[0,1] 93[2,2] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u393(6){ }u394(7){ }u395(16){ }u396(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 129
;; lr  def 	 17 [flags] 93
;; live  in  	 93
;; live  gen 	 17 [flags] 93
;; live  kill	 17 [flags]
;; rd  in  	(1) 93[2]
;; rd  gen 	(2) 17[1],93[2]
;; rd  kill	(3) 17[0,1],93[2]
;;  UD chains for artificial uses at top

(code_label 319 306 307 32 163 "" [0 uses])
(note 307 319 308 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 308
;;      reg 93 { d2(bb 32 insn 308) }
;;      reg 129 { }
(insn 308 307 309 32 (parallel [
            (set (reg:SI 93 [ D.26216 ])
                (plus:SI (reg:SI 93 [ D.26216 ])
                    (reg:SI 129 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:470 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 309
;;      reg 93 { d2(bb 32 insn 308) }
(insn 309 308 310 32 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 93 [ D.26216 ])
            (const_int 0 [0]))) tiles.cpp:469 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 2 uid 310
;;      reg 17 { d1(bb 32 insn 309) }
(jump_insn 310 309 311 32 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 317)
            (pc))) tiles.cpp:469 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 317)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 129
;; live  out 	 93
;; rd  out 	(1) 93[2]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u410(6){ }u411(7){ }u412(16){ }u413(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 93
;; live  gen 	
;; live  kill	
;; rd  in  	(2) 17[1],93[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 317 313 318 34 161 "" [1 uses])
(note 318 317 361 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 129
;; live  out 	 93
;; rd  out 	(1) 93[2]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 5 ******
*****starting processing of loop 4 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 27 ( 0.66)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 15 ( 0.37)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 15 ( 0.37)


starting region dump


void tileswrap(int*, int, int, float*, int, int*, int*, int)

Dataflow summary:
def_info->table_size = 44, use_info->table_size = 476
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={6d,2u} r4={8d,4u} r5={8d,4u} r6={1d,40u} r7={1d,44u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,41u,2e} r17={67d,22u} r18={4d} r19={4d} r20={1d,57u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r63={2d,2u} r66={1d,2u} r71={1d,2u} r72={2d,12u} r75={1d,1u} r79={1d,2u} r80={1d,5u} r81={1d,4u} r83={1d,5u} r84={1d,4u} r93={4d,8u} r94={2d,2u} r104={2d,4u} r106={1d,1u} r107={2d,5u} r110={2d,1u} r114={2d,6u} r122={1d,1u} r129={1d,1u} r131={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,12u} r149={1d,1u} r150={1d,1u} r151={1d,13u} r152={1d,9u} r153={1d,1u} r154={1d,3u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,6u} r186={1d,2u} r187={1d,1u} r188={2d,2u} r189={2d,2u} r190={1d,1u} r191={1d,5u} r192={1d,2u} r193={1d,1u} r194={2d,2u} r195={2d,2u} r196={1d,1u} r198={1d,2u} r199={1d,1u} r200={2d,2u} r201={2d,2u} r202={1d,1u} r204={1d,2u} r205={1d,1u} r206={2d,2u} r207={2d,2u} r208={1d,1u} r210={1d,2u} r211={1d,1u} r212={2d,2u} r213={2d,2u} r214={1d,1u} r216={1d,2u} r218={1d,1u} r219={1d,1u} r220={1d,2u} r222={1d,1u} r223={1d,1u} r224={1d,2u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r233={1d,2u} r235={1d,1u} r236={1d} r237={1d,1u} r238={1d,1u} r239={1d,2u} r241={1d,1u} r242={1d} r243={1d,1u} r245={1d,2u} r247={1d,1u} r248={1d} r251={1d,1u} r252={1d,1u} r254={1d,1u} r256={2d,5u} r257={2d,3u} r258={2d,2u} 
;;    total ref usage 841{395d,442u,4e} in 224{220 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
;;  reg->defs[] map:	17[0,20] 63[21,21] 72[22,22] 83[23,23] 84[24,24] 93[25,28] 129[29,29] 233[30,30] 235[31,31] 236[32,32] 237[33,33] 238[34,34] 239[35,35] 241[36,36] 242[37,37] 243[38,38] 245[39,39] 247[40,40] 248[41,41] 251[42,42] 252[43,43] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u287(6){ }u288(7){ }u289(16){ }u290(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 144 148 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 63 72
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 17[17],63[21],72[22],251[42]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 297 372 250 22 159 "" [1 uses])
(note 250 297 348 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 144 148 152 256 257 258
;; live  out 	 63 72
;; rd  out 	(2) 63[21],72[22]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u291(6){ }u292(7){ }u293(16){ }u294(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 144 148 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 257 258
;; lr  def 	 17 [flags] 83 84
;; live  in  	 63 72
;; live  gen 	 17 [flags] 83 84
;; live  kill	
;; rd  in  	(2) 63[21],72[22]
;; rd  gen 	(3) 17[0],83[23],84[24]
;; rd  kill	(23) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],83[23],84[24]
;;  UD chains for artificial uses at top

(code_label 348 250 251 23 164 "" [0 uses])
(note 251 348 252 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 252
(debug_insn 252 251 254 23 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 254
;;      reg 72 { d22(bb 29 insn 295) }
;;      reg 258 { }
(insn 254 252 256 23 (set (reg:SI 83 [ D.26216 ])
        (mem:SI (plus:DI (reg/f:DI 258)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:463 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 256
;;      reg 72 { d22(bb 29 insn 295) }
;;      reg 257 { }
(insn 256 254 257 23 (set (reg:SI 84 [ D.26216 ])
        (mem:SI (plus:DI (reg/f:DI 257)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:463 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 257
;;      reg 83 { d23(bb 23 insn 254) }
;;      reg 84 { d24(bb 23 insn 256) }
(insn 257 256 258 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 83 [ D.26216 ])
            (reg:SI 84 [ D.26216 ]))) tiles.cpp:463 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 258
;;      reg 17 { d0(bb 23 insn 257) }
(jump_insn 258 257 259 23 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 265)
            (pc))) tiles.cpp:463 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 265)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 83 84 144 148 152 256 257 258
;; live  out 	 63 72 83 84
;; rd  out 	(4) 63[21],72[22],83[23],84[24]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u304(6){ }u305(7){ }u306(16){ }u307(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 83 84 144 148 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 148
;; lr  def 	 17 [flags] 93 233 235 236
;; live  in  	 63 72 83 84
;; live  gen 	 93 233 235 236
;; live  kill	 17 [flags]
;; rd  in  	(4) 63[21],72[22],83[23],84[24]
;; rd  gen 	(4) 93[25],233[30],235[31],236[32]
;; rd  kill	(28) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],93[25,26,27,28],233[30],235[31],236[32]
;;  UD chains for artificial uses at top

(note 259 258 260 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 260
;;      reg 83 { d23(bb 23 insn 254) }
;;      reg 84 { d24(bb 23 insn 256) }
(insn 260 259 261 24 (parallel [
            (set (reg:SI 233 [ D.26216 ])
                (minus:SI (reg:SI 83 [ D.26216 ])
                    (reg:SI 84 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 261
;;      reg 148 { }
;;      reg 148 { }
;;      reg 233 { d30(bb 24 insn 260) }
;;      reg 233 { d30(bb 24 insn 260) }
(insn 261 260 262 24 (parallel [
            (set (reg:SI 236)
                (div:SI (reg:SI 233 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (set (reg:SI 235 [ D.26216 ])
                (mod:SI (reg:SI 233 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 233 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:SI 236)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 262
;;      reg 83 { d23(bb 23 insn 254) }
;;      reg 235 { d31(bb 24 insn 261) }
(insn 262 261 265 24 (parallel [
            (set (reg:SI 93 [ D.26216 ])
                (minus:SI (reg:SI 83 [ D.26216 ])
                    (reg:SI 235 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 235 [ D.26216 ])
        (expr_list:REG_DEAD (reg:SI 83 [ D.26216 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 93 144 148 152 256 257 258
;; live  out 	 63 72 84 93
;; rd  out 	(4) 63[21],72[22],84[24],93[25]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u316(6){ }u317(7){ }u318(16){ }u319(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 83 84 144 148 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 148
;; lr  def 	 17 [flags] 93 237 238 239 241 242 243
;; live  in  	 63 72 83 84
;; live  gen 	 93 237 238 239 241 242 243
;; live  kill	 17 [flags]
;; rd  in  	(4) 63[21],72[22],83[23],84[24]
;; rd  gen 	(7) 93[26],237[33],238[34],239[35],241[36],242[37],243[38]
;; rd  kill	(31) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],93[25,26,27,28],237[33],238[34],239[35],241[36],242[37],243[38]
;;  UD chains for artificial uses at top

(code_label 265 262 266 25 155 "" [1 uses])
(note 266 265 267 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 267
;;      reg 83 { d23(bb 23 insn 254) }
(insn 267 266 268 25 (parallel [
            (set (reg:SI 237 [ D.26216 ])
                (plus:SI (reg:SI 83 [ D.26216 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 268
;;      reg 83 { d23(bb 23 insn 254) }
;;      reg 84 { d24(bb 23 insn 256) }
(insn 268 267 269 25 (parallel [
            (set (reg:SI 238 [ D.26216 ])
                (minus:SI (reg:SI 84 [ D.26216 ])
                    (reg:SI 83 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 83 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 269
;;      reg 238 { d34(bb 25 insn 268) }
(insn 269 268 270 25 (parallel [
            (set (reg:SI 239 [ D.26216 ])
                (plus:SI (reg:SI 238 [ D.26216 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 238 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 270
;;      reg 148 { }
;;      reg 148 { }
;;      reg 239 { d35(bb 25 insn 269) }
;;      reg 239 { d35(bb 25 insn 269) }
(insn 270 269 271 25 (parallel [
            (set (reg:SI 242)
                (div:SI (reg:SI 239 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (set (reg:SI 241 [ D.26216 ])
                (mod:SI (reg:SI 239 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 239 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:SI 242)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 4 uid 271
;;      reg 237 { d33(bb 25 insn 267) }
;;      reg 241 { d36(bb 25 insn 270) }
(insn 271 270 272 25 (parallel [
            (set (reg:SI 243 [ D.26216 ])
                (plus:SI (reg:SI 237 [ D.26216 ])
                    (reg:SI 241 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 241 [ D.26216 ])
        (expr_list:REG_DEAD (reg:SI 237 [ D.26216 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 5 uid 272
;;      reg 148 { }
;;      reg 243 { d38(bb 25 insn 271) }
(insn 272 271 273 25 (parallel [
            (set (reg:SI 93 [ D.26216 ])
                (minus:SI (reg:SI 243 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 243 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 93 144 148 152 256 257 258
;; live  out 	 63 72 84 93
;; rd  out 	(4) 63[21],72[22],84[24],93[26]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u332(6){ }u333(7){ }u334(16){ }u335(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 93 144 148 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 93 152 256
;; lr  def 	 17 [flags]
;; live  in  	 63 72 84 93
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(5) 63[21],72[22],84[24],93[25,26]
;; rd  gen 	(1) 17[10]
;; rd  kill	(21) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20]
;;  UD chains for artificial uses at top

(code_label 273 272 274 26 156 "" [0 uses])
(note 274 273 276 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 276
;;      reg 72 { d22(bb 29 insn 295) }
;;      reg 93 { d26(bb 25 insn 272) d25(bb 24 insn 262) }
;;      reg 256 { }
(insn 276 274 277 26 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 93 [ D.26216 ])) 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 277
;;      reg 72 { d22(bb 29 insn 295) }
;;      reg 152 { }
(insn 277 276 278 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.241_108, offset: 0B]+0 S4 A32])
            (const_int 0 [0]))) tiles.cpp:467 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 2 uid 278
;;      reg 17 { d10(bb 26 insn 277) }
(jump_insn 278 277 279 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 285)
            (pc))) tiles.cpp:467 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 285)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 93 144 148 152 256 257 258
;; live  out 	 63 72 84 93
;; rd  out 	(5) 63[21],72[22],84[24],93[25,26]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u343(6){ }u344(7){ }u345(16){ }u346(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 93 144 148 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 93 256
;; lr  def 	 17 [flags] 93 245 247 248
;; live  in  	 63 72 84 93
;; live  gen 	 93 245 247 248
;; live  kill	 17 [flags]
;; rd  in  	(5) 63[21],72[22],84[24],93[25,26]
;; rd  gen 	(4) 93[27],245[39],247[40],248[41]
;; rd  kill	(28) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],93[25,26,27,28],245[39],247[40],248[41]
;;  UD chains for artificial uses at top

(note 279 278 280 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 280
;;      reg 20 { }
(insn 280 279 281 27 (parallel [
            (set (reg/f:DI 245)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:467 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 281
;;      reg 72 { d22(bb 29 insn 295) }
;;      reg 72 { d22(bb 29 insn 295) }
;;      reg 93 { d26(bb 25 insn 272) d25(bb 24 insn 262) }
;;      reg 93 { d26(bb 25 insn 272) d25(bb 24 insn 262) }
;;      reg 245 { d39(bb 27 insn 280) }
;;      reg 245 { d39(bb 27 insn 280) }
(insn 281 280 282 27 (parallel [
            (set (reg:SI 248)
                (div:SI (reg:SI 93 [ D.26216 ])
                    (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                            (reg/f:DI 245)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
            (set (reg:SI 247)
                (mod:SI (reg:SI 93 [ D.26216 ])
                    (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                            (reg/f:DI 245)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:467 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg/f:DI 245)
        (expr_list:REG_DEAD (reg:SI 93 [ D.26216 ])
            (expr_list:REG_UNUSED (reg:SI 248)
                (expr_list:REG_UNUSED (reg:CC 17 flags)
                    (nil))))))
;;   UD chains for insn luid 2 uid 282
;;      reg 247 { d40(bb 27 insn 281) }
(insn 282 281 284 27 (set (reg:SI 93 [ D.26216 ])
        (reg:SI 247)) tiles.cpp:467 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 284
;;      reg 72 { d22(bb 29 insn 295) }
;;      reg 93 { d27(bb 27 insn 282) }
;;      reg 256 { }
(insn 284 282 285 27 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 93 [ D.26216 ])) tiles.cpp:467 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 247)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 93 144 148 152 256 257 258
;; live  out 	 63 72 84 93
;; rd  out 	(4) 63[21],72[22],84[24],93[27]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u360(6){ }u361(7){ }u362(16){ }u363(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 93 144 148 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 17 [flags]
;; live  in  	 63 72 84 93
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(6) 63[21],72[22],84[24],93[25,26,27]
;; rd  gen 	(1) 17[13]
;; rd  kill	(21) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20]
;;  UD chains for artificial uses at top

(code_label 285 284 286 28 157 "" [1 uses])
(note 286 285 287 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 287
;;      reg 93 { d27(bb 27 insn 282) d26(bb 25 insn 272) d25(bb 24 insn 262) }
(insn 287 286 288 28 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 93 [ D.26216 ])
            (const_int 0 [0]))) tiles.cpp:469 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 288
;;      reg 17 { d13(bb 28 insn 287) }
(jump_insn 288 287 314 28 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 303)
            (pc))) tiles.cpp:469 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 303)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 93 144 148 152 256 257 258
;; live  out 	 63 72 84 93
;; rd  out 	(6) 63[21],72[22],84[24],93[25,26,27]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u366(6){ }u367(7){ }u368(16){ }u369(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 144 148 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 144 257
;; lr  def 	 17 [flags] 63 72 251
;; live  in  	 63 72 84
;; live  gen 	 17 [flags] 63 72 251
;; live  kill	 17 [flags]
;; rd  in  	(6) 63[21],72[22],84[24],93[25,26,27]
;; rd  gen 	(4) 17[17],63[21],72[22],251[42]
;; rd  kill	(24) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],63[21],72[22],251[42]
;;  UD chains for artificial uses at top

(code_label 314 288 289 29 162 "" [0 uses])
(note 289 314 291 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 291
;;      reg 63 { d21(bb 29 insn 296) }
;;      reg 84 { d24(bb 23 insn 256) }
(insn 291 289 292 29 (parallel [
            (set (reg:SI 251)
                (plus:SI (reg:SI 84 [ D.26216 ])
                    (reg:SI 63 [ ivtmp.245 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:473 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 84 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 292
;;      reg 72 { d22(bb 29 insn 295) }
;;      reg 251 { d42(bb 29 insn 291) }
;;      reg 257 { }
(insn 292 291 294 29 (set (mem:SI (plus:DI (reg/f:DI 257)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 251)) tiles.cpp:473 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 251)
        (nil)))
;;   UD chains for insn luid 2 uid 294
(debug_insn 294 292 295 29 (var_location:SI i (debug_expr:SI D#13)) -1
     (nil))
;;   UD chains for insn luid 3 uid 295
;;      reg 72 { d22(bb 29 insn 295) }
(insn 295 294 296 29 (parallel [
            (set (reg:DI 72 [ ivtmp.241 ])
                (plus:DI (reg:DI 72 [ ivtmp.241 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 296
;;      reg 63 { d21(bb 29 insn 296) }
(insn 296 295 298 29 (parallel [
            (set (reg:SI 63 [ ivtmp.245 ])
                (plus:SI (reg:SI 63 [ ivtmp.245 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 5 uid 298
;;      reg 72 { d22(bb 29 insn 295) }
;;      reg 144 { }
(insn 298 296 299 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 72 [ ivtmp.241 ])
            (reg:DI 144 [ D.26221 ]))) tiles.cpp:460 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 6 uid 299
;;      reg 17 { d17(bb 29 insn 298) }
(jump_insn 299 298 302 29 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 297)
            (pc))) tiles.cpp:460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 297)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 144 148 152 256 257 258
;; live  out 	 63 72
;; rd  out 	(2) 63[21],72[22]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u386(6){ }u387(7){ }u388(16){ }u389(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 93 144 148 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; lr  def 	 17 [flags] 129 252
;; live  in  	 63 72 84 93
;; live  gen 	 129 252
;; live  kill	 17 [flags]
;; rd  in  	(6) 63[21],72[22],84[24],93[25,26,27]
;; rd  gen 	(2) 129[29],252[43]
;; rd  kill	(23) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],129[29],252[43]
;;  UD chains for artificial uses at top

(code_label 303 18 304 31 158 "" [1 uses])
(note 304 303 305 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 305
;;      reg 20 { }
(insn 305 304 306 31 (parallel [
            (set (reg/f:DI 252)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 306
;;      reg 72 { d22(bb 29 insn 295) }
;;      reg 252 { d43(bb 31 insn 305) }
(insn 306 305 319 31 (set (reg:SI 129 [ D.26216 ])
        (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                (reg/f:DI 252)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 252)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 93 129 144 148 152 256 257 258
;; live  out 	 63 72 84 93 129
;; rd  out 	(7) 63[21],72[22],84[24],93[25,26,27],129[29]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u393(6){ }u394(7){ }u395(16){ }u396(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 93 129 144 148 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 129
;; lr  def 	 17 [flags] 93
;; live  in  	 63 72 84 93 129
;; live  gen 	 17 [flags] 93
;; live  kill	 17 [flags]
;; rd  in  	(8) 63[21],72[22],84[24],93[25,26,27,28],129[29]
;; rd  gen 	(2) 17[20],93[28]
;; rd  kill	(25) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],93[25,26,27,28]
;;  UD chains for artificial uses at top

(code_label 319 306 307 32 163 "" [0 uses])
(note 307 319 308 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 308
;;      reg 93 { d28(bb 32 insn 308) d27(bb 27 insn 282) d26(bb 25 insn 272) d25(bb 24 insn 262) }
;;      reg 129 { d29(bb 31 insn 306) }
(insn 308 307 309 32 (parallel [
            (set (reg:SI 93 [ D.26216 ])
                (plus:SI (reg:SI 93 [ D.26216 ])
                    (reg:SI 129 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:470 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 309
;;      reg 93 { d28(bb 32 insn 308) }
(insn 309 308 310 32 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 93 [ D.26216 ])
            (const_int 0 [0]))) tiles.cpp:469 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 2 uid 310
;;      reg 17 { d20(bb 32 insn 309) }
(jump_insn 310 309 311 32 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 317)
            (pc))) tiles.cpp:469 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 317)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 93 129 144 148 152 256 257 258
;; live  out 	 63 72 84 93 129
;; rd  out 	(5) 63[21],72[22],84[24],93[28],129[29]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u401(6){ }u402(7){ }u403(16){ }u404(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 93 144 148 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 93 256
;; lr  def 	
;; live  in  	 63 72 84 93
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 63[21],72[22],84[24],93[28],129[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 311 310 313 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 313
;;      reg 72 { d22(bb 29 insn 295) }
;;      reg 93 { d28(bb 32 insn 308) }
;;      reg 256 { }
(insn 313 311 317 33 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 93 [ D.26216 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 93 [ D.26216 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 144 148 152 256 257 258
;; live  out 	 63 72 84
;; rd  out 	(3) 63[21],72[22],84[24]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u410(6){ }u411(7){ }u412(16){ }u413(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 93 129 144 148 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 63 72 84 93 129
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 17[20],63[21],72[22],84[24],93[28],129[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 317 313 318 34 161 "" [1 uses])
(note 318 317 361 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 93 129 144 148 152 256 257 258
;; live  out 	 63 72 84 93 129
;; rd  out 	(5) 63[21],72[22],84[24],93[28],129[29]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 4 ******
Set in insn 280 is invariant (0), cost 10, depends on 
Set in insn 305 is invariant (1), cost 10, depends on 
Invariant 1 is equivalent to invariant 0.
*****starting processing of loop 3 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 37 (  0.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 23 ( 0.56)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 23 ( 0.56)


starting region dump


void tileswrap(int*, int, int, float*, int, int*, int*, int)

Dataflow summary:
def_info->table_size = 106, use_info->table_size = 476
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={6d,2u} r4={8d,4u} r5={8d,4u} r6={1d,40u} r7={1d,44u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,41u,2e} r17={67d,22u} r18={4d} r19={4d} r20={1d,57u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r63={2d,2u} r66={1d,2u} r71={1d,2u} r72={2d,12u} r75={1d,1u} r79={1d,2u} r80={1d,5u} r81={1d,4u} r83={1d,5u} r84={1d,4u} r93={4d,8u} r94={2d,2u} r104={2d,4u} r106={1d,1u} r107={2d,5u} r110={2d,1u} r114={2d,6u} r122={1d,1u} r129={1d,1u} r131={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,12u} r149={1d,1u} r150={1d,1u} r151={1d,13u} r152={1d,9u} r153={1d,1u} r154={1d,3u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,6u} r186={1d,2u} r187={1d,1u} r188={2d,2u} r189={2d,2u} r190={1d,1u} r191={1d,5u} r192={1d,2u} r193={1d,1u} r194={2d,2u} r195={2d,2u} r196={1d,1u} r198={1d,2u} r199={1d,1u} r200={2d,2u} r201={2d,2u} r202={1d,1u} r204={1d,2u} r205={1d,1u} r206={2d,2u} r207={2d,2u} r208={1d,1u} r210={1d,2u} r211={1d,1u} r212={2d,2u} r213={2d,2u} r214={1d,1u} r216={1d,2u} r218={1d,1u} r219={1d,1u} r220={1d,2u} r222={1d,1u} r223={1d,1u} r224={1d,2u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r233={1d,2u} r235={1d,1u} r236={1d} r237={1d,1u} r238={1d,1u} r239={1d,2u} r241={1d,1u} r242={1d} r243={1d,1u} r245={1d,2u} r247={1d,1u} r248={1d} r251={1d,1u} r252={1d,1u} r254={1d,1u} r256={2d,5u} r257={2d,3u} r258={2d,2u} 
;;    total ref usage 841{395d,442u,4e} in 224{220 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72
;;  reg->defs[] map:	0[0,0] 1[1,2] 2[3,4] 4[5,6] 5[7,8] 8[9,9] 9[10,10] 10[11,11] 11[12,12] 12[13,13] 13[14,14] 14[15,15] 15[16,16] 17[17,42] 18[43,43] 19[44,44] 21[45,45] 22[46,46] 23[47,47] 24[48,48] 25[49,49] 26[50,50] 27[51,51] 28[52,52] 29[53,53] 30[54,54] 31[55,55] 32[56,56] 33[57,57] 34[58,58] 35[59,59] 36[60,60] 37[61,61] 38[62,62] 39[63,63] 40[64,64] 45[65,65] 46[66,66] 47[67,67] 48[68,68] 49[69,69] 50[70,70] 51[71,71] 52[72,72] 63[73,74] 72[75,76] 83[77,77] 84[78,78] 93[79,82] 94[83,83] 106[84,84] 107[85,85] 110[86,87] 129[88,88] 233[89,89] 235[90,90] 236[91,91] 237[92,92] 238[93,93] 239[94,94] 241[95,95] 242[96,96] 243[97,97] 245[98,98] 247[99,99] 248[100,100] 251[101,101] 252[102,102] 254[103,103] 257[104,104] 258[105,105] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u287(6){ }u288(7){ }u289(16){ }u290(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 63 72 94 107 257 258
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 17[34],63[73],72[75],94[83],107[85],251[101],257[104],258[105]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 297 372 250 22 159 "" [1 uses])
(note 250 297 348 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 94 107 257 258
;; rd  out 	(6) 63[73],72[75],94[83],107[85],257[104],258[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u291(6){ }u292(7){ }u293(16){ }u294(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 257 258
;; lr  def 	 17 [flags] 83 84
;; live  in  	 63 72 94 107 257 258
;; live  gen 	 17 [flags] 83 84
;; live  kill	
;; rd  in  	(8) 63[73,74],72[75,76],94[83],107[85],257[104],258[105]
;; rd  gen 	(3) 17[17],83[77],84[78]
;; rd  kill	(28) 17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42],83[77],84[78]
;;  UD chains for artificial uses at top

(code_label 348 250 251 23 164 "" [0 uses])
(note 251 348 252 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 252
(debug_insn 252 251 254 23 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 254
;;      reg 72 { d76(bb 39 insn 16) d75(bb 29 insn 295) }
;;      reg 258 { d105(bb 39 insn 373) }
(insn 254 252 256 23 (set (reg:SI 83 [ D.26216 ])
        (mem:SI (plus:DI (reg/f:DI 258)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:463 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 256
;;      reg 72 { d76(bb 39 insn 16) d75(bb 29 insn 295) }
;;      reg 257 { d104(bb 39 insn 374) }
(insn 256 254 257 23 (set (reg:SI 84 [ D.26216 ])
        (mem:SI (plus:DI (reg/f:DI 257)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:463 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 257
;;      reg 83 { d77(bb 23 insn 254) }
;;      reg 84 { d78(bb 23 insn 256) }
(insn 257 256 258 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 83 [ D.26216 ])
            (reg:SI 84 [ D.26216 ]))) tiles.cpp:463 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 258
;;      reg 17 { d17(bb 23 insn 257) }
(jump_insn 258 257 259 23 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 265)
            (pc))) tiles.cpp:463 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 265)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 83 84 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 83 84 94 107 257 258
;; rd  out 	(10) 63[73,74],72[75,76],83[77],84[78],94[83],107[85],257[104],258[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u304(6){ }u305(7){ }u306(16){ }u307(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 83 84 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 148
;; lr  def 	 17 [flags] 93 233 235 236
;; live  in  	 63 72 83 84 94 107 257 258
;; live  gen 	 93 233 235 236
;; live  kill	 17 [flags]
;; rd  in  	(10) 63[73,74],72[75,76],83[77],84[78],94[83],107[85],257[104],258[105]
;; rd  gen 	(4) 93[79],233[89],235[90],236[91]
;; rd  kill	(33) 17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42],93[79,80,81,82],233[89],235[90],236[91]
;;  UD chains for artificial uses at top

(note 259 258 260 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 260
;;      reg 83 { d77(bb 23 insn 254) }
;;      reg 84 { d78(bb 23 insn 256) }
(insn 260 259 261 24 (parallel [
            (set (reg:SI 233 [ D.26216 ])
                (minus:SI (reg:SI 83 [ D.26216 ])
                    (reg:SI 84 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 261
;;      reg 148 { }
;;      reg 148 { }
;;      reg 233 { d89(bb 24 insn 260) }
;;      reg 233 { d89(bb 24 insn 260) }
(insn 261 260 262 24 (parallel [
            (set (reg:SI 236)
                (div:SI (reg:SI 233 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (set (reg:SI 235 [ D.26216 ])
                (mod:SI (reg:SI 233 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 233 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:SI 236)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 262
;;      reg 83 { d77(bb 23 insn 254) }
;;      reg 235 { d90(bb 24 insn 261) }
(insn 262 261 265 24 (parallel [
            (set (reg:SI 93 [ D.26216 ])
                (minus:SI (reg:SI 83 [ D.26216 ])
                    (reg:SI 235 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 235 [ D.26216 ])
        (expr_list:REG_DEAD (reg:SI 83 [ D.26216 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 257 258
;; rd  out 	(10) 63[73,74],72[75,76],84[78],93[79],94[83],107[85],257[104],258[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u316(6){ }u317(7){ }u318(16){ }u319(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 83 84 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 148
;; lr  def 	 17 [flags] 93 237 238 239 241 242 243
;; live  in  	 63 72 83 84 94 107 257 258
;; live  gen 	 93 237 238 239 241 242 243
;; live  kill	 17 [flags]
;; rd  in  	(10) 63[73,74],72[75,76],83[77],84[78],94[83],107[85],257[104],258[105]
;; rd  gen 	(7) 93[80],237[92],238[93],239[94],241[95],242[96],243[97]
;; rd  kill	(36) 17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42],93[79,80,81,82],237[92],238[93],239[94],241[95],242[96],243[97]
;;  UD chains for artificial uses at top

(code_label 265 262 266 25 155 "" [1 uses])
(note 266 265 267 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 267
;;      reg 83 { d77(bb 23 insn 254) }
(insn 267 266 268 25 (parallel [
            (set (reg:SI 237 [ D.26216 ])
                (plus:SI (reg:SI 83 [ D.26216 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 268
;;      reg 83 { d77(bb 23 insn 254) }
;;      reg 84 { d78(bb 23 insn 256) }
(insn 268 267 269 25 (parallel [
            (set (reg:SI 238 [ D.26216 ])
                (minus:SI (reg:SI 84 [ D.26216 ])
                    (reg:SI 83 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 83 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 269
;;      reg 238 { d93(bb 25 insn 268) }
(insn 269 268 270 25 (parallel [
            (set (reg:SI 239 [ D.26216 ])
                (plus:SI (reg:SI 238 [ D.26216 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 238 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 270
;;      reg 148 { }
;;      reg 148 { }
;;      reg 239 { d94(bb 25 insn 269) }
;;      reg 239 { d94(bb 25 insn 269) }
(insn 270 269 271 25 (parallel [
            (set (reg:SI 242)
                (div:SI (reg:SI 239 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (set (reg:SI 241 [ D.26216 ])
                (mod:SI (reg:SI 239 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 239 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:SI 242)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 4 uid 271
;;      reg 237 { d92(bb 25 insn 267) }
;;      reg 241 { d95(bb 25 insn 270) }
(insn 271 270 272 25 (parallel [
            (set (reg:SI 243 [ D.26216 ])
                (plus:SI (reg:SI 237 [ D.26216 ])
                    (reg:SI 241 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 241 [ D.26216 ])
        (expr_list:REG_DEAD (reg:SI 237 [ D.26216 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 5 uid 272
;;      reg 148 { }
;;      reg 243 { d97(bb 25 insn 271) }
(insn 272 271 273 25 (parallel [
            (set (reg:SI 93 [ D.26216 ])
                (minus:SI (reg:SI 243 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 243 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 257 258
;; rd  out 	(10) 63[73,74],72[75,76],84[78],93[80],94[83],107[85],257[104],258[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u332(6){ }u333(7){ }u334(16){ }u335(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 93 152 256
;; lr  def 	 17 [flags]
;; live  in  	 63 72 84 93 94 107 257 258
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(11) 63[73,74],72[75,76],84[78],93[79,80],94[83],107[85],257[104],258[105]
;; rd  gen 	(1) 17[27]
;; rd  kill	(26) 17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42]
;;  UD chains for artificial uses at top

(code_label 273 272 274 26 156 "" [0 uses])
(note 274 273 276 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 276
;;      reg 72 { d76(bb 39 insn 16) d75(bb 29 insn 295) }
;;      reg 93 { d80(bb 25 insn 272) d79(bb 24 insn 262) }
;;      reg 256 { }
(insn 276 274 277 26 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 93 [ D.26216 ])) 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 277
;;      reg 72 { d76(bb 39 insn 16) d75(bb 29 insn 295) }
;;      reg 152 { }
(insn 277 276 278 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.241_108, offset: 0B]+0 S4 A32])
            (const_int 0 [0]))) tiles.cpp:467 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 2 uid 278
;;      reg 17 { d27(bb 26 insn 277) }
(jump_insn 278 277 279 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 285)
            (pc))) tiles.cpp:467 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 285)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 257 258
;; rd  out 	(11) 63[73,74],72[75,76],84[78],93[79,80],94[83],107[85],257[104],258[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u343(6){ }u344(7){ }u345(16){ }u346(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 93 256
;; lr  def 	 17 [flags] 93 245 247 248
;; live  in  	 63 72 84 93 94 107 257 258
;; live  gen 	 93 245 247 248
;; live  kill	 17 [flags]
;; rd  in  	(11) 63[73,74],72[75,76],84[78],93[79,80],94[83],107[85],257[104],258[105]
;; rd  gen 	(4) 93[81],245[98],247[99],248[100]
;; rd  kill	(33) 17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42],93[79,80,81,82],245[98],247[99],248[100]
;;  UD chains for artificial uses at top

(note 279 278 280 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 280
;;      reg 20 { }
(insn 280 279 281 27 (parallel [
            (set (reg/f:DI 245)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:467 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 281
;;      reg 72 { d76(bb 39 insn 16) d75(bb 29 insn 295) }
;;      reg 72 { d76(bb 39 insn 16) d75(bb 29 insn 295) }
;;      reg 93 { d80(bb 25 insn 272) d79(bb 24 insn 262) }
;;      reg 93 { d80(bb 25 insn 272) d79(bb 24 insn 262) }
;;      reg 245 { d98(bb 27 insn 280) }
;;      reg 245 { d98(bb 27 insn 280) }
(insn 281 280 282 27 (parallel [
            (set (reg:SI 248)
                (div:SI (reg:SI 93 [ D.26216 ])
                    (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                            (reg/f:DI 245)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
            (set (reg:SI 247)
                (mod:SI (reg:SI 93 [ D.26216 ])
                    (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                            (reg/f:DI 245)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:467 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg/f:DI 245)
        (expr_list:REG_DEAD (reg:SI 93 [ D.26216 ])
            (expr_list:REG_UNUSED (reg:SI 248)
                (expr_list:REG_UNUSED (reg:CC 17 flags)
                    (nil))))))
;;   UD chains for insn luid 2 uid 282
;;      reg 247 { d99(bb 27 insn 281) }
(insn 282 281 284 27 (set (reg:SI 93 [ D.26216 ])
        (reg:SI 247)) tiles.cpp:467 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 284
;;      reg 72 { d76(bb 39 insn 16) d75(bb 29 insn 295) }
;;      reg 93 { d81(bb 27 insn 282) }
;;      reg 256 { }
(insn 284 282 285 27 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 93 [ D.26216 ])) tiles.cpp:467 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 247)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 257 258
;; rd  out 	(10) 63[73,74],72[75,76],84[78],93[81],94[83],107[85],257[104],258[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u360(6){ }u361(7){ }u362(16){ }u363(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 17 [flags]
;; live  in  	 63 72 84 93 94 107 257 258
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(12) 63[73,74],72[75,76],84[78],93[79,80,81],94[83],107[85],257[104],258[105]
;; rd  gen 	(1) 17[30]
;; rd  kill	(26) 17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42]
;;  UD chains for artificial uses at top

(code_label 285 284 286 28 157 "" [1 uses])
(note 286 285 287 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 287
;;      reg 93 { d81(bb 27 insn 282) d80(bb 25 insn 272) d79(bb 24 insn 262) }
(insn 287 286 288 28 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 93 [ D.26216 ])
            (const_int 0 [0]))) tiles.cpp:469 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 288
;;      reg 17 { d30(bb 28 insn 287) }
(jump_insn 288 287 314 28 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 303)
            (pc))) tiles.cpp:469 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 303)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 257 258
;; rd  out 	(12) 63[73,74],72[75,76],84[78],93[79,80,81],94[83],107[85],257[104],258[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u366(6){ }u367(7){ }u368(16){ }u369(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 144 257
;; lr  def 	 17 [flags] 63 72 251
;; live  in  	 63 72 84 94 107 257 258
;; live  gen 	 17 [flags] 63 72 251
;; live  kill	 17 [flags]
;; rd  in  	(12) 63[73,74],72[75,76],84[78],93[79,80,81],94[83],107[85],257[104],258[105]
;; rd  gen 	(4) 17[34],63[73],72[75],251[101]
;; rd  kill	(31) 17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42],63[73,74],72[75,76],251[101]
;;  UD chains for artificial uses at top

(code_label 314 288 289 29 162 "" [0 uses])
(note 289 314 291 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 291
;;      reg 63 { d74(bb 39 insn 15) d73(bb 29 insn 296) }
;;      reg 84 { d78(bb 23 insn 256) }
(insn 291 289 292 29 (parallel [
            (set (reg:SI 251)
                (plus:SI (reg:SI 84 [ D.26216 ])
                    (reg:SI 63 [ ivtmp.245 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:473 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 84 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 292
;;      reg 72 { d76(bb 39 insn 16) d75(bb 29 insn 295) }
;;      reg 251 { d101(bb 29 insn 291) }
;;      reg 257 { d104(bb 39 insn 374) }
(insn 292 291 294 29 (set (mem:SI (plus:DI (reg/f:DI 257)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 251)) tiles.cpp:473 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 251)
        (nil)))
;;   UD chains for insn luid 2 uid 294
(debug_insn 294 292 295 29 (var_location:SI i (debug_expr:SI D#13)) -1
     (nil))
;;   UD chains for insn luid 3 uid 295
;;      reg 72 { d76(bb 39 insn 16) d75(bb 29 insn 295) }
(insn 295 294 296 29 (parallel [
            (set (reg:DI 72 [ ivtmp.241 ])
                (plus:DI (reg:DI 72 [ ivtmp.241 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 296
;;      reg 63 { d74(bb 39 insn 15) d73(bb 29 insn 296) }
(insn 296 295 298 29 (parallel [
            (set (reg:SI 63 [ ivtmp.245 ])
                (plus:SI (reg:SI 63 [ ivtmp.245 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 5 uid 298
;;      reg 72 { d75(bb 29 insn 295) }
;;      reg 144 { }
(insn 298 296 299 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 72 [ ivtmp.241 ])
            (reg:DI 144 [ D.26221 ]))) tiles.cpp:460 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 6 uid 299
;;      reg 17 { d34(bb 29 insn 298) }
(jump_insn 299 298 302 29 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 297)
            (pc))) tiles.cpp:460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 297)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 94 107 257 258
;; rd  out 	(6) 63[73],72[75],94[83],107[85],257[104],258[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u381(6){ }u382(7){ }u383(16){ }u384(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  def 	 110
;; live  in  	 94 107
;; live  gen 	 110
;; live  kill	
;; rd  in  	(6) 63[73],72[75],94[83],107[85],257[104],258[105]
;; rd  gen 	(1) 110[86]
;; rd  kill	(2) 110[86,87]
;;  UD chains for artificial uses at top

(note 302 299 18 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 18
;;      reg 151 { }
(insn 18 302 303 30 (set (reg/v:SI 110 [ num_floats ])
        (reg/v:SI 151 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 110 122 144 148 151 152 256
;; live  out 	 94 107 110
;; rd  out 	(3) 94[83],107[85],110[86]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u386(6){ }u387(7){ }u388(16){ }u389(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; lr  def 	 17 [flags] 129 252
;; live  in  	 63 72 84 93 94 107 257 258
;; live  gen 	 129 252
;; live  kill	 17 [flags]
;; rd  in  	(12) 63[73,74],72[75,76],84[78],93[79,80,81],94[83],107[85],257[104],258[105]
;; rd  gen 	(2) 129[88],252[102]
;; rd  kill	(28) 17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42],129[88],252[102]
;;  UD chains for artificial uses at top

(code_label 303 18 304 31 158 "" [1 uses])
(note 304 303 305 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 305
;;      reg 20 { }
(insn 305 304 306 31 (parallel [
            (set (reg/f:DI 252)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 306
;;      reg 72 { d76(bb 39 insn 16) d75(bb 29 insn 295) }
;;      reg 252 { d102(bb 31 insn 305) }
(insn 306 305 319 31 (set (reg:SI 129 [ D.26216 ])
        (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                (reg/f:DI 252)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 252)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 129 257 258
;; rd  out 	(13) 63[73,74],72[75,76],84[78],93[79,80,81],94[83],107[85],129[88],257[104],258[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u393(6){ }u394(7){ }u395(16){ }u396(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 129
;; lr  def 	 17 [flags] 93
;; live  in  	 63 72 84 93 94 107 129 257 258
;; live  gen 	 17 [flags] 93
;; live  kill	 17 [flags]
;; rd  in  	(14) 63[73,74],72[75,76],84[78],93[79,80,81,82],94[83],107[85],129[88],257[104],258[105]
;; rd  gen 	(2) 17[37],93[82]
;; rd  kill	(30) 17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42],93[79,80,81,82]
;;  UD chains for artificial uses at top

(code_label 319 306 307 32 163 "" [0 uses])
(note 307 319 308 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 308
;;      reg 93 { d82(bb 32 insn 308) d81(bb 27 insn 282) d80(bb 25 insn 272) d79(bb 24 insn 262) }
;;      reg 129 { d88(bb 31 insn 306) }
(insn 308 307 309 32 (parallel [
            (set (reg:SI 93 [ D.26216 ])
                (plus:SI (reg:SI 93 [ D.26216 ])
                    (reg:SI 129 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:470 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 309
;;      reg 93 { d82(bb 32 insn 308) }
(insn 309 308 310 32 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 93 [ D.26216 ])
            (const_int 0 [0]))) tiles.cpp:469 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 2 uid 310
;;      reg 17 { d37(bb 32 insn 309) }
(jump_insn 310 309 311 32 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 317)
            (pc))) tiles.cpp:469 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 317)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 129 257 258
;; rd  out 	(11) 63[73,74],72[75,76],84[78],93[82],94[83],107[85],129[88],257[104],258[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u401(6){ }u402(7){ }u403(16){ }u404(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 93 256
;; lr  def 	
;; live  in  	 63 72 84 93 94 107 257 258
;; live  gen 	
;; live  kill	
;; rd  in  	(11) 63[73,74],72[75,76],84[78],93[82],94[83],107[85],129[88],257[104],258[105]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 311 310 313 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 313
;;      reg 72 { d76(bb 39 insn 16) d75(bb 29 insn 295) }
;;      reg 93 { d82(bb 32 insn 308) }
;;      reg 256 { }
(insn 313 311 317 33 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 93 [ D.26216 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 93 [ D.26216 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 84 94 107 257 258
;; rd  out 	(9) 63[73,74],72[75,76],84[78],94[83],107[85],257[104],258[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u410(6){ }u411(7){ }u412(16){ }u413(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 63 72 84 93 94 107 129 257 258
;; live  gen 	
;; live  kill	
;; rd  in  	(12) 17[37],63[73,74],72[75,76],84[78],93[82],94[83],107[85],129[88],257[104],258[105]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 317 313 318 34 161 "" [1 uses])
(note 318 317 361 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 129 257 258
;; rd  out 	(11) 63[73,74],72[75,76],84[78],93[82],94[83],107[85],129[88],257[104],258[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u414(6){ }u415(7){ }u416(16){ }u417(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 110
;; live  in  	 94 107
;; live  gen 	 110
;; live  kill	
;; rd  in  	(2) 94[83],107[85]
;; rd  gen 	(1) 110[87]
;; rd  kill	(2) 110[86,87]
;;  UD chains for artificial uses at top

(code_label 361 318 360 35 166 "" [1 uses])
(note 360 361 19 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 19
(insn 19 360 322 35 (set (reg/v:SI 110 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:460 89 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 110 122 144 148 151 152 256
;; live  out 	 94 107 110
;; rd  out 	(3) 94[83],107[85],110[87]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u418(6){ }u419(7){ }u420(16){ }u421(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 110 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 110 122 148 256
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 94 106 107 254
;; live  in  	 94 107 110
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 94 106 107 254
;; live  kill	 17 [flags]
;; rd  in  	(4) 94[83],107[85],110[86,87]
;; rd  gen 	(6) 0[0],17[41],94[83],106[84],107[85],254[103]
;; rd  kill	(31) 0[0],17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42],94[83],106[84],107[85],254[103]
;;  UD chains for artificial uses at top

(code_label 322 19 323 36 160 "" [0 uses])
(note 323 322 324 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 324
;;      reg 110 { d87(bb 35 insn 19) d86(bb 30 insn 18) }
(insn 324 323 325 36 (set (reg:DI 254 [ num_floats ])
        (sign_extend:DI (reg/v:SI 110 [ num_floats ]))) tiles.cpp:476 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 110 [ num_floats ])
        (nil)))
;;   UD chains for insn luid 1 uid 325
;;      reg 20 { }
;;      reg 107 { d85(bb 36 insn 334) }
;;      reg 254 { d103(bb 36 insn 324) }
(insn 325 324 327 36 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 254 [ num_floats ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 107 [ j ])) tiles.cpp:476 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 254 [ num_floats ])
        (nil)))
;;   UD chains for insn luid 2 uid 327
(insn 327 325 328 36 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:478 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 328
;;      reg 122 { }
(insn 328 327 329 36 (set (reg:DI 1 dx)
        (reg:DI 122 [ D.26224 ])) tiles.cpp:478 87 {*movdi_internal_rex64}
     (nil))
;;   UD chains for insn luid 4 uid 329
;;      reg 71 { }
(insn 329 328 330 36 (set (reg:SI 4 si)
        (reg/v:SI 71 [ num_coordinates ])) tiles.cpp:478 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 330
;;      reg 256 { }
;;   eq_note reg 20 { }
(insn 330 329 331 36 (set (reg:DI 5 di)
        (reg/f:DI 256)) tiles.cpp:478 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
;;   UD chains for insn luid 6 uid 331
;;      reg 7 { }
;;      reg 1 { d1(bb 36 insn 328) }
;;      reg 2 { d3(bb 36 insn 327) }
;;      reg 4 { d5(bb 36 insn 329) }
;;      reg 5 { d7(bb 36 insn 330) }
(call_insn 331 330 332 36 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b82f1f16700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:478 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
;;   UD chains for insn luid 7 uid 332
;;      reg 0 { d0(bb 36 insn 331) }
(insn 332 331 333 36 (set (reg:SI 106 [ D.26216 ])
        (reg:SI 0 ax)) tiles.cpp:478 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 8 uid 333
;;      reg 94 { d83(bb 36 insn 337) }
;;      reg 106 { d84(bb 36 insn 332) }
(insn 333 332 334 36 (set (mem:SI (reg:DI 94 [ ivtmp.255 ]) [0 MEM[base: _77, offset: 0B]+0 S4 A32])
        (reg:SI 106 [ D.26216 ])) tiles.cpp:478 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 106 [ D.26216 ])
        (nil)))
;;   UD chains for insn luid 9 uid 334
;;      reg 107 { d85(bb 36 insn 334) }
(insn 334 333 336 36 (parallel [
            (set (reg/v:SI 107 [ j ])
                (plus:SI (reg/v:SI 107 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:457 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 10 uid 336
;;      reg 107 { d85(bb 36 insn 334) }
(debug_insn 336 334 337 36 (var_location:SI j (reg/v:SI 107 [ j ])) -1
     (nil))
;;   UD chains for insn luid 11 uid 337
;;      reg 94 { d83(bb 36 insn 337) }
(insn 337 336 338 36 (parallel [
            (set (reg:DI 94 [ ivtmp.255 ])
                (plus:DI (reg:DI 94 [ ivtmp.255 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 12 uid 338
;;      reg 107 { d85(bb 36 insn 334) }
;;      reg 148 { }
(insn 338 337 339 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 107 [ j ])
            (reg/v:SI 148 [ num_tilings ]))) tiles.cpp:457 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 13 uid 339
;;      reg 17 { d41(bb 36 insn 338) }
(jump_insn 339 338 340 36 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 353)
            (pc))) tiles.cpp:457 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 353)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; live  out 	 94 107
;; rd  out 	(2) 94[83],107[85]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u445(6){ }u446(7){ }u447(16){ }u448(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 94 107
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 0[0],17[41],94[83],106[84],107[85],254[103]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 340 339 341 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; live  out 	 94 107
;; rd  out 	(2) 94[83],107[85]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u449(6){ }u450(7){ }u451(16){ }u452(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  def 	 17 [flags]
;; live  in  	 94 107
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 94[83],107[85]
;; rd  gen 	(1) 17[42]
;; rd  kill	(26) 17[17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42]
;;  UD chains for artificial uses at top

(code_label 341 340 342 38 154 "" [0 uses])
(note 342 341 343 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 343
;;      reg 107 { d85(bb 36 insn 334) }
(debug_insn 343 342 344 38 (var_location:SI j (reg/v:SI 107 [ j ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 344
(debug_insn 344 343 345 38 (var_location:SI i (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 2 uid 345
;;      reg 151 { }
(insn 345 344 346 38 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 151 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:460 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 3 uid 346
;;      reg 17 { d42(bb 38 insn 345) }
(jump_insn 346 345 347 38 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 361)
            (pc))) tiles.cpp:460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 361)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; live  out 	 94 107
;; rd  out 	(2) 94[83],107[85]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u456(6){ }u457(7){ }u458(16){ }u459(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 63 72 257 258
;; live  in  	 94 107
;; live  gen 	 63 72 257 258
;; live  kill	
;; rd  in  	(2) 94[83],107[85]
;; rd  gen 	(4) 63[74],72[76],257[104],258[105]
;; rd  kill	(6) 63[73,74],72[75,76],257[104],258[105]
;;  UD chains for artificial uses at top

(note 347 346 15 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 15
(insn 15 347 16 39 (set (reg:SI 63 [ ivtmp.245 ])
        (const_int 1 [0x1])) tiles.cpp:460 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 16
(insn 16 15 373 39 (set (reg:DI 72 [ ivtmp.241 ])
        (const_int 0 [0])) tiles.cpp:460 87 {*movdi_internal_rex64}
     (nil))
;;   UD chains for insn luid 2 uid 373
;;      reg 20 { }
(insn 373 16 374 39 (set (reg/f:DI 258)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))) 267 {*leadi}
     (nil))
;;   UD chains for insn luid 3 uid 374
;;      reg 20 { }
(insn 374 373 353 39 (set (reg/f:DI 257)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 94 107 257 258
;; rd  out 	(6) 63[74],72[76],94[83],107[85],257[104],258[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 3 ******
Set in insn 15 is invariant (0), cost 4, depends on 
Set in insn 16 is invariant (1), cost 4, depends on 
Set in insn 373 is invariant (2), cost 10, depends on 
Set in insn 374 is invariant (3), cost 10, depends on 
Set in insn 305 is invariant (4), cost 10, depends on 
Set in insn 18 is invariant (5), cost 4, depends on 
Set in insn 280 is invariant (6), cost 10, depends on 
Set in insn 19 is invariant (7), cost 4, depends on 
Set in insn 327 is invariant (8), cost 0, depends on 
Set in insn 328 is invariant (9), cost 0, depends on 
Set in insn 329 is invariant (10), cost 0, depends on 
Set in insn 330 is invariant (11), cost 0, depends on 
Invariant 6 is equivalent to invariant 4.
*****starting processing of loop 6 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 7, 8
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 2 (0.049)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 2 (0.049)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 3 (0.073)


starting region dump


void tileswrap(int*, int, int, float*, int, int*, int*, int)

Dataflow summary:
def_info->table_size = 51, use_info->table_size = 476
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={6d,2u} r4={8d,4u} r5={8d,4u} r6={1d,40u} r7={1d,44u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,41u,2e} r17={67d,22u} r18={4d} r19={4d} r20={1d,57u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r63={2d,2u} r66={1d,2u} r71={1d,2u} r72={2d,12u} r75={1d,1u} r79={1d,2u} r80={1d,5u} r81={1d,4u} r83={1d,5u} r84={1d,4u} r93={4d,8u} r94={2d,2u} r104={2d,4u} r106={1d,1u} r107={2d,5u} r110={2d,1u} r114={2d,6u} r122={1d,1u} r129={1d,1u} r131={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,12u} r149={1d,1u} r150={1d,1u} r151={1d,13u} r152={1d,9u} r153={1d,1u} r154={1d,3u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,6u} r186={1d,2u} r187={1d,1u} r188={2d,2u} r189={2d,2u} r190={1d,1u} r191={1d,5u} r192={1d,2u} r193={1d,1u} r194={2d,2u} r195={2d,2u} r196={1d,1u} r198={1d,2u} r199={1d,1u} r200={2d,2u} r201={2d,2u} r202={1d,1u} r204={1d,2u} r205={1d,1u} r206={2d,2u} r207={2d,2u} r208={1d,1u} r210={1d,2u} r211={1d,1u} r212={2d,2u} r213={2d,2u} r214={1d,1u} r216={1d,2u} r218={1d,1u} r219={1d,1u} r220={1d,2u} r222={1d,1u} r223={1d,1u} r224={1d,2u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r233={1d,2u} r235={1d,1u} r236={1d} r237={1d,1u} r238={1d,1u} r239={1d,2u} r241={1d,1u} r242={1d} r243={1d,1u} r245={1d,2u} r247={1d,1u} r248={1d} r251={1d,1u} r252={1d,1u} r254={1d,1u} r256={2d,5u} r257={2d,3u} r258={2d,2u} 
;;    total ref usage 841{395d,442u,4e} in 224{220 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 4[3,3] 5[4,4] 8[5,5] 9[6,6] 10[7,7] 11[8,8] 12[9,9] 13[10,10] 14[11,11] 15[12,12] 17[13,15] 18[16,16] 19[17,17] 21[18,19] 22[20,20] 23[21,21] 24[22,22] 25[23,23] 26[24,24] 27[25,25] 28[26,26] 29[27,27] 30[28,28] 31[29,29] 32[30,30] 33[31,31] 34[32,32] 35[33,33] 36[34,34] 37[35,35] 38[36,36] 39[37,37] 40[38,38] 45[39,39] 46[40,40] 47[41,41] 48[42,42] 49[43,43] 50[44,44] 51[45,45] 52[46,46] 75[47,47] 104[48,48] 171[49,49] 173[50,50] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 131 146 150 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 131 146 150 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 75 104 171 173
;; live  in  	 104
;; live  gen 	 17 [flags] 21 [xmm0] 75 104 171 173
;; live  kill	 17 [flags]
;; rd  in  	(1) 104[48]
;; rd  gen 	(6) 17[15],21[19],75[47],104[48],171[49],173[50]
;; rd  kill	(9) 17[13,14,15],21[18,19],75[47],104[48],171[49],173[50]
;;  UD chains for artificial uses at top

(code_label 90 371 75 7 149 "" [0 uses])
(note 75 90 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 76
(debug_insn 76 75 77 7 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 77
;;      reg 104 { d48(bb 7 insn 86) }
;;      reg 131 { }
;;      reg 150 { }
(insn 77 76 78 7 (set (reg:SF 171 [ D.26217 ])
        (mult:SF (reg:SF 131 [ D.26217 ])
            (mem:SF (plus:DI (reg/v/f:DI 150 [ floats ])
                    (reg:DI 104 [ ivtmp.261 ])) [0 MEM[base: floats_29(D), index: ivtmp.261_79, offset: 0B]+0 S4 A32]))) tiles.cpp:451 777 {*fop_sf_comm_sse}
     (nil))
;;   UD chains for insn luid 2 uid 78
;;      reg 171 { d49(bb 7 insn 77) }
(insn 78 77 79 7 (set (reg:SF 21 xmm0)
        (reg:SF 171 [ D.26217 ])) tiles.cpp:451 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 171 [ D.26217 ])
        (nil)))
;;   UD chains for insn luid 3 uid 79
;;      reg 7 { }
;;      reg 21 { d18(bb 7 insn 78) }
(call_insn/u 79 78 80 7 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b82f0867a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:451 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
;;   UD chains for insn luid 4 uid 80
;;      reg 21 { d19(bb 7 insn 79) }
(insn 80 79 82 7 (set (reg:SF 75 [ D.26217 ])
        (reg:SF 21 xmm0)) tiles.cpp:451 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0)
        (nil)))
;;   UD chains for insn luid 5 uid 82
;;      reg 75 { d47(bb 7 insn 80) }
(insn 82 80 83 7 (set (reg:SI 173)
        (fix:SI (reg:SF 75 [ D.26217 ]))) tiles.cpp:451 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 75 [ D.26217 ])
        (nil)))
;;   UD chains for insn luid 6 uid 83
;;      reg 104 { d48(bb 7 insn 86) }
;;      reg 173 { d50(bb 7 insn 82) }
;;      reg 258 { }
(insn 83 82 85 7 (set (mem:SI (plus:DI (reg/f:DI 258)
                (reg:DI 104 [ ivtmp.261 ])) [0 MEM[symbol: qstate, index: ivtmp.261_79, offset: 0B]+0 S4 A32])
        (reg:SI 173)) tiles.cpp:451 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
;;   UD chains for insn luid 7 uid 85
(debug_insn 85 83 86 7 (var_location:SI i (debug_expr:SI D#14)) -1
     (nil))
;;   UD chains for insn luid 8 uid 86
;;      reg 104 { d48(bb 7 insn 86) }
(insn 86 85 87 7 (parallel [
            (set (reg:DI 104 [ ivtmp.261 ])
                (plus:DI (reg:DI 104 [ ivtmp.261 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 9 uid 87
;;      reg 104 { d48(bb 7 insn 86) }
;;      reg 146 { }
(insn 87 86 88 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 104 [ ivtmp.261 ])
            (reg:DI 146 [ D.26221 ]))) tiles.cpp:450 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 10 uid 88
;;      reg 17 { d15(bb 7 insn 87) }
(jump_insn 88 87 89 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 93)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 93)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 131 146 150 258
;; live  out 	 104
;; rd  out 	(1) 104[48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u84(6){ }u85(7){ }u86(16){ }u87(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 131 146 150 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 104
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 17[15],21[19],75[47],104[48],171[49],173[50]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 89 88 93 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 131 146 150 258
;; live  out 	 104
;; rd  out 	(1) 104[48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 6 ******
starting the processing of deferred insns
ending the processing of deferred insns


void tileswrap(int*, int, int, float*, int, int*, int*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={6d,2u} r4={8d,4u} r5={8d,4u} r6={1d,40u} r7={1d,44u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,41u,2e} r17={67d,22u} r18={4d} r19={4d} r20={1d,57u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r63={2d,2u} r66={1d,2u} r71={1d,2u} r72={2d,12u} r75={1d,1u} r79={1d,2u} r80={1d,5u} r81={1d,4u} r83={1d,5u} r84={1d,4u} r93={4d,8u} r94={2d,2u} r104={2d,4u} r106={1d,1u} r107={2d,5u} r110={2d,1u} r114={2d,6u} r122={1d,1u} r129={1d,1u} r131={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,12u} r149={1d,1u} r150={1d,1u} r151={1d,13u} r152={1d,9u} r153={1d,1u} r154={1d,3u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,6u} r186={1d,2u} r187={1d,1u} r188={2d,2u} r189={2d,2u} r190={1d,1u} r191={1d,5u} r192={1d,2u} r193={1d,1u} r194={2d,2u} r195={2d,2u} r196={1d,1u} r198={1d,2u} r199={1d,1u} r200={2d,2u} r201={2d,2u} r202={1d,1u} r204={1d,2u} r205={1d,1u} r206={2d,2u} r207={2d,2u} r208={1d,1u} r210={1d,2u} r211={1d,1u} r212={2d,2u} r213={2d,2u} r214={1d,1u} r216={1d,2u} r218={1d,1u} r219={1d,1u} r220={1d,2u} r222={1d,1u} r223={1d,1u} r224={1d,2u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r233={1d,2u} r235={1d,1u} r236={1d} r237={1d,1u} r238={1d,1u} r239={1d,2u} r241={1d,1u} r242={1d} r243={1d,1u} r245={1d,2u} r247={1d,1u} r248={1d} r251={1d,1u} r252={1d,1u} r254={1d,1u} r256={2d,5u} r257={2d,3u} r258={2d,2u} 
;;    total ref usage 841{395d,442u,4e} in 224{220 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 17 [flags] 71 147 148 149 150 151 152 153 154 155
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 17 [flags] 71 147 148 149 150 151 152 153 154 155
;; live  kill	 17 [flags]
(note 21 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 21 5 2 (set (reg/v/f:DI 147 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 148 [ num_tilings ])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:439 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 149 [ memory_size ])
        (reg:SI 1 dx [ memory_size ])) tiles.cpp:439 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ memory_size ])
        (nil)))
(insn 7 6 8 2 (set (reg/v/f:DI 150 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 151 [ num_floats ])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:439 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ num_floats ])
        (nil)))
(insn 9 8 10 2 (set (reg/v/f:DI 152 [ wrap_widths ])
        (reg:DI 38 r9 [ wrap_widths ])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ wrap_widths ])
        (nil)))
(insn 10 9 11 2 (set (reg/v/f:DI 153 [ ints ])
        (mem/f/c:DI (reg/f:DI 16 argp) [0 ints+0 S8 A64])) tiles.cpp:439 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/f/c:DI (reg/f:DI 16 argp) [0 ints+0 S8 A64])
        (nil)))
(insn 11 10 12 2 (set (reg/v:SI 154 [ num_ints ])
        (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 num_ints+0 S4 A64])) tiles.cpp:439 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 num_ints+0 S4 A64])
        (nil)))
(note 12 11 23 2 NOTE_INSN_FUNCTION_BEG)
(insn 23 12 24 2 (parallel [
            (set (reg:SI 155 [ D.26216 ])
                (plus:SI (reg/v:SI 151 [ num_floats ])
                    (reg/v:SI 154 [ num_ints ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:445 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 24 23 25 2 (parallel [
            (set (reg/v:SI 71 [ num_coordinates ])
                (plus:SI (reg:SI 155 [ D.26216 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:445 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 155 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 25 24 27 2 (var_location:SI num_coordinates (reg/v:SI 71 [ num_coordinates ])) tiles.cpp:445 -1
     (nil))
(debug_insn 27 25 28 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 28 27 29 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 154 [ num_ints ])
            (const_int 0 [0]))) tiles.cpp:447 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 29 28 55 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) tiles.cpp:447 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
            (nil)))
 -> 37)
;;  succ:       4 [97.6%] 
;;              3 [2.4%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152 153 154
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152 153 154

;; basic block 3, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [2.4%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 55 29 30 3 145 "" [0 uses])
(note 30 55 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 32 31 33 3 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 151 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:450 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 33 32 37 3 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 67)
;;  succ:       6 [95.2%] 
;;              5 [4.8%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152

;; basic block 4, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [97.6%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152 153 154
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 153 154
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 157 158 159 160 161 162 256
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152 153 154
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 157 158 159 160 161 162 256
;; live  kill	 17 [flags]
(code_label 37 33 38 4 142 "" [1 uses])
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 4 (parallel [
            (set (reg/f:DI 256)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:447 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 40 39 41 4 (set (reg:DI 157 [ D.26221 ])
        (sign_extend:DI (reg/v:SI 151 [ num_floats ]))) tiles.cpp:447 149 {*extendsidi2_rex64}
     (nil))
(insn 41 40 42 4 (parallel [
            (set (reg:DI 158 [ D.26221 ])
                (ashift:DI (reg:DI 157 [ D.26221 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:447 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 157 [ D.26221 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 42 41 43 4 (parallel [
            (set (reg:DI 159 [ D.26215 ])
                (plus:DI (reg:DI 158 [ D.26221 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:447 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 158 [ D.26221 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 43 42 44 4 (parallel [
            (set (reg:DI 160 [ D.26220 ])
                (plus:DI (reg/f:DI 256)
                    (reg:DI 159 [ D.26215 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:447 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 256)
        (expr_list:REG_DEAD (reg:DI 159 [ D.26215 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 44 43 45 4 (set (reg:DI 161 [ D.26221 ])
        (sign_extend:DI (reg/v:SI 154 [ num_ints ]))) tiles.cpp:447 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 154 [ num_ints ])
        (nil)))
(insn 45 44 49 4 (parallel [
            (set (reg:DI 162 [ D.26221 ])
                (ashift:DI (reg:DI 161 [ D.26221 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:447 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 161 [ D.26221 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 49 45 50 4 (set (reg:DI 1 dx)
        (reg:DI 162 [ D.26221 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 162 [ D.26221 ])
        (nil)))
(insn 50 49 51 4 (set (reg:DI 4 si)
        (reg/v/f:DI 153 [ ints ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 153 [ ints ])
        (nil)))
(insn 51 50 52 4 (set (reg:DI 5 di)
        (reg:DI 160 [ D.26220 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 160 [ D.26220 ])
        (nil)))
(call_insn 52 51 59 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b82f20da500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152

;; basic block 5, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [25.0%]  (FALLTHRU)
;;              3 [4.8%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU)
;;              17 [33.3%] 
;;              19 [25.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u48(6){ }u49(7){ }u50(16){ }u51(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 59 52 60 5 144 "" [2 uses])
(note 60 59 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 5 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 62 61 63 5 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 148 [ num_tilings ])
            (const_int 0 [0]))) tiles.cpp:457 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 63 62 67 5 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) tiles.cpp:457 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 240)
;;  succ:       21 [91.0%] 
;;              40 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152

;; basic block 6, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [95.2%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u54(6){ }u55(7){ }u56(16){ }u57(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 151
;; lr  def 	 17 [flags] 104 131 146 168 169 170 258
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 150 151 152
;; live  gen 	 104 131 146 168 169 170 258
;; live  kill	 17 [flags]
(code_label 67 63 68 6 143 "" [1 uses])
(note 68 67 69 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 71 6 (set (reg:SF 131 [ D.26217 ])
        (float:SF (reg/v:SI 148 [ num_tilings ]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 71 69 72 6 (parallel [
            (set (reg:SI 168 [ D.26214 ])
                (plus:SI (reg/v:SI 151 [ num_floats ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 72 71 73 6 (set (reg:DI 169 [ D.26221 ])
        (zero_extend:DI (reg:SI 168 [ D.26214 ]))) 139 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 168 [ D.26214 ])
        (nil)))
(insn 73 72 74 6 (parallel [
            (set (reg:DI 170 [ D.26221 ])
                (plus:DI (reg:DI 169 [ D.26221 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 169 [ D.26221 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 74 73 13 6 (parallel [
            (set (reg:DI 146 [ D.26221 ])
                (ashift:DI (reg:DI 170 [ D.26221 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 170 [ D.26221 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 13 74 371 6 (set (reg:DI 104 [ ivtmp.261 ])
        (const_int 0 [0])) tiles.cpp:450 87 {*movdi_internal_rex64}
     (nil))
(insn 371 13 90 6 (set (reg/f:DI 258)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))) 267 {*leadi}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 104 131 146 147 148 149 150 151 152 258
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 104 131 146 147 148 149 150 151 152 258

;; basic block 7, loop depth 1, count 0, freq 330, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU,DFS_BACK)
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 131 146 150 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 131 146 150 258
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 75 104 171 173
;; live  in  	 104
;; live  gen 	 17 [flags] 21 [xmm0] 75 104 171 173
;; live  kill	 17 [flags]
(code_label 90 371 75 7 149 "" [0 uses])
(note 75 90 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 7 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 77 76 78 7 (set (reg:SF 171 [ D.26217 ])
        (mult:SF (reg:SF 131 [ D.26217 ])
            (mem:SF (plus:DI (reg/v/f:DI 150 [ floats ])
                    (reg:DI 104 [ ivtmp.261 ])) [0 MEM[base: floats_29(D), index: ivtmp.261_79, offset: 0B]+0 S4 A32]))) tiles.cpp:451 777 {*fop_sf_comm_sse}
     (nil))
(insn 78 77 79 7 (set (reg:SF 21 xmm0)
        (reg:SF 171 [ D.26217 ])) tiles.cpp:451 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 171 [ D.26217 ])
        (nil)))
(call_insn/u 79 78 80 7 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b82f0867a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:451 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 80 79 82 7 (set (reg:SF 75 [ D.26217 ])
        (reg:SF 21 xmm0)) tiles.cpp:451 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0)
        (nil)))
(insn 82 80 83 7 (set (reg:SI 173)
        (fix:SI (reg:SF 75 [ D.26217 ]))) tiles.cpp:451 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 75 [ D.26217 ])
        (nil)))
(insn 83 82 85 7 (set (mem:SI (plus:DI (reg/f:DI 258)
                (reg:DI 104 [ ivtmp.261 ])) [0 MEM[symbol: qstate, index: ivtmp.261_79, offset: 0B]+0 S4 A32])
        (reg:SI 173)) tiles.cpp:451 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(debug_insn 85 83 86 7 (var_location:SI i (debug_expr:SI D#14)) -1
     (nil))
(insn 86 85 87 7 (parallel [
            (set (reg:DI 104 [ ivtmp.261 ])
                (plus:DI (reg:DI 104 [ ivtmp.261 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 87 86 88 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 104 [ ivtmp.261 ])
            (reg:DI 146 [ D.26221 ]))) tiles.cpp:450 8 {*cmpdi_1}
     (nil))
(jump_insn 88 87 89 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 93)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 93)
;;  succ:       8 [95.2%]  (FALLTHRU)
;;              9 [4.8%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 131 146 150 258
;; live  out 	 104

;; basic block 8, loop depth 1, count 0, freq 314, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [95.2%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u84(6){ }u85(7){ }u86(16){ }u87(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 131 146 150 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 104
;; live  gen 	
;; live  kill	
(note 89 88 93 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;  succ:       7 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 131 146 150 258
;; live  out 	 104

;; basic block 9, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [4.8%]  (LOOP_EXIT)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u88(6){ }u89(7){ }u90(16){ }u91(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 79 80 174 175 182 257
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 79 80 174 175 182 257
;; live  kill	 17 [flags]
(code_label 93 89 94 9 148 "" [1 uses])
(note 94 93 95 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 9 (set (reg:DI 174 [ D.26221 ])
        (sign_extend:DI (reg/v:SI 151 [ num_floats ]))) tiles.cpp:452 149 {*extendsidi2_rex64}
     (nil))
(insn 96 95 97 9 (parallel [
            (set (reg:DI 175 [ D.26221 ])
                (ashift:DI (reg:DI 174 [ D.26221 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:452 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 174 [ D.26221 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 97 96 100 9 (parallel [
            (set (reg/f:DI 257)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 100 97 101 9 (set (reg:DI 1 dx)
        (reg:DI 175 [ D.26221 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 175 [ D.26221 ])
        (nil)))
(insn 101 100 102 9 (set (reg:SI 4 si)
        (const_int 0 [0])) 89 {*movsi_internal}
     (nil))
(insn 102 101 103 9 (set (reg:DI 5 di)
        (reg/f:DI 257)) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 257)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -336 [0xfffffffffffffeb0]))
            (nil))))
(call_insn 103 102 106 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b82f20da600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 106 103 107 9 (parallel [
            (set (reg:SI 80 [ bnd.218 ])
                (lshiftrt:SI (reg/v:SI 151 [ num_floats ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 107 106 108 9 (parallel [
            (set (reg:SI 79 [ ratio_mult_vf.219 ])
                (ashift:SI (reg:SI 80 [ bnd.218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 108 107 109 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 79 [ ratio_mult_vf.219 ])
            (const_int 0 [0]))) 3 {*cmpsi_ccno_1}
     (nil))
(insn 109 108 110 9 (set (reg:QI 182 [ D.26223 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) 608 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 110 109 111 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 182 [ D.26223 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 182 [ D.26223 ])
        (nil)))
(jump_insn 111 110 362 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 359)
;;  succ:       18 [33.3%] 
;;              10 [66.7%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152

;; basic block 10, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [66.7%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u111(6){ }u112(7){ }u113(16){ }u114(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  def 	 17 [flags] 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152
;; live  gen 	 17 [flags] 184
;; live  kill	
(note 362 111 112 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 112 362 113 10 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 151 [ num_floats ])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(insn 113 112 114 10 (set (reg:QI 184 [ D.26223 ])
        (leu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) 608 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))
(insn 114 113 115 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 184 [ D.26223 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 184 [ D.26223 ])
        (nil)))
(jump_insn 115 114 116 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 359)
;;  succ:       11 [66.7%]  (FALLTHRU)
;;              18 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152

;; basic block 11, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [66.7%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u119(6){ }u120(7){ }u121(16){ }u122(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 148 152
;; lr  def 	 17 [flags] 185 186 187 188 189 190 191
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152
;; live  gen 	 17 [flags] 185 186 187 188 189 190 191
;; live  kill	
(note 116 115 117 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 119 11 (set (reg:V4SI 185)
        (vec_duplicate:V4SI (reg/v:SI 148 [ num_tilings ]))) 1643 {*vec_dupv4si}
     (nil))
(debug_insn 119 117 120 11 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 120 119 121 11 (set (subreg:V16QI (reg:V4SI 186 [ vect_var_.225 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (reg/v/f:DI 152 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 121 120 122 11 (set (subreg:V2DI (reg:V4SI 188) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 186 [ vect_var_.225 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 122 121 123 11 (set (reg:V2DI 190)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 186 [ vect_var_.225 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 186 [ vect_var_.225 ])
        (nil)))
(insn 123 122 124 11 (set (reg:V2DI 191)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (nil))
(insn 124 123 125 11 (set (subreg:V2DI (reg:V4SI 189) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 190)
        (nil)))
(insn 125 124 126 11 (set (reg:V4SI 188)
        (vec_select:V4SI (reg:V4SI 188)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 126 125 127 11 (set (reg:V4SI 189)
        (vec_select:V4SI (reg:V4SI 189)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 127 126 128 11 (set (reg:V4SI 187 [ vect_var_.226 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 188)
                (reg:V4SI 189))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 189)
        (expr_list:REG_DEAD (reg:V4SI 188)
            (nil))))
(insn 128 127 130 11 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
        (reg:V4SI 187 [ vect_var_.226 ])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 187 [ vect_var_.226 ])
        (nil)))
(debug_insn 130 128 131 11 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 131 130 132 11 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 80 [ bnd.218 ])
            (const_int 1 [0x1]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 132 131 133 11 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       12 [66.7%]  (FALLTHRU)
;;              17 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191

;; basic block 12, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [66.7%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u140(6){ }u141(7){ }u142(16){ }u143(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 152 185 191
;; lr  def 	 17 [flags] 192 193 194 195 196
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; live  gen 	 17 [flags] 192 193 194 195 196
;; live  kill	
(note 133 132 134 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 134 133 135 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 135 134 136 12 (set (subreg:V16QI (reg:V4SI 192 [ vect_var_.225 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                        (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 136 135 137 12 (set (subreg:V2DI (reg:V4SI 194) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 192 [ vect_var_.225 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 137 136 139 12 (set (reg:V2DI 196)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 192 [ vect_var_.225 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 192 [ vect_var_.225 ])
        (nil)))
(insn 139 137 140 12 (set (subreg:V2DI (reg:V4SI 195) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 196) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 196)
        (nil)))
(insn 140 139 141 12 (set (reg:V4SI 194)
        (vec_select:V4SI (reg:V4SI 194)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 141 140 142 12 (set (reg:V4SI 195)
        (vec_select:V4SI (reg:V4SI 195)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 142 141 143 12 (set (reg:V4SI 193 [ vect_var_.226 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 194)
                (reg:V4SI 195))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 195)
        (expr_list:REG_DEAD (reg:V4SI 194)
            (nil))))
(insn 143 142 145 12 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
        (reg:V4SI 193 [ vect_var_.226 ])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 193 [ vect_var_.226 ])
        (nil)))
(debug_insn 145 143 146 12 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 146 145 147 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 80 [ bnd.218 ])
            (const_int 2 [0x2]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 147 146 148 12 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       13 [66.7%]  (FALLTHRU)
;;              17 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191

;; basic block 13, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [66.7%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u159(6){ }u160(7){ }u161(16){ }u162(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 152 185 191
;; lr  def 	 17 [flags] 198 199 200 201 202
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; live  gen 	 17 [flags] 198 199 200 201 202
;; live  kill	
(note 148 147 149 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 150 149 151 13 (set (subreg:V16QI (reg:V4SI 198 [ vect_var_.225 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                        (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 151 150 152 13 (set (subreg:V2DI (reg:V4SI 200) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 198 [ vect_var_.225 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 152 151 154 13 (set (reg:V2DI 202)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 198 [ vect_var_.225 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 198 [ vect_var_.225 ])
        (nil)))
(insn 154 152 155 13 (set (subreg:V2DI (reg:V4SI 201) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 202) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 202)
        (nil)))
(insn 155 154 156 13 (set (reg:V4SI 200)
        (vec_select:V4SI (reg:V4SI 200)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 156 155 157 13 (set (reg:V4SI 201)
        (vec_select:V4SI (reg:V4SI 201)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 157 156 158 13 (set (reg:V4SI 199 [ vect_var_.226 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 200)
                (reg:V4SI 201))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 201)
        (expr_list:REG_DEAD (reg:V4SI 200)
            (nil))))
(insn 158 157 160 13 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
        (reg:V4SI 199 [ vect_var_.226 ])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 199 [ vect_var_.226 ])
        (nil)))
(debug_insn 160 158 161 13 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 161 160 162 13 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 80 [ bnd.218 ])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 162 161 163 13 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       14 [66.7%]  (FALLTHRU)
;;              17 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191

;; basic block 14, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [66.7%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u178(6){ }u179(7){ }u180(16){ }u181(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 152 185 191
;; lr  def 	 17 [flags] 204 205 206 207 208
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 80 147 148 149 151 152 185 191
;; live  gen 	 17 [flags] 204 205 206 207 208
;; live  kill	
(note 163 162 164 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 14 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 165 164 166 14 (set (subreg:V16QI (reg:V4SI 204 [ vect_var_.225 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                        (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 166 165 167 14 (set (subreg:V2DI (reg:V4SI 206) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 204 [ vect_var_.225 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 167 166 169 14 (set (reg:V2DI 208)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 204 [ vect_var_.225 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 204 [ vect_var_.225 ])
        (nil)))
(insn 169 167 170 14 (set (subreg:V2DI (reg:V4SI 207) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 208) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 208)
        (nil)))
(insn 170 169 171 14 (set (reg:V4SI 206)
        (vec_select:V4SI (reg:V4SI 206)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 171 170 172 14 (set (reg:V4SI 207)
        (vec_select:V4SI (reg:V4SI 207)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 172 171 173 14 (set (reg:V4SI 205 [ vect_var_.226 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 206)
                (reg:V4SI 207))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 207)
        (expr_list:REG_DEAD (reg:V4SI 206)
            (nil))))
(insn 173 172 175 14 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
        (reg:V4SI 205 [ vect_var_.226 ])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 205 [ vect_var_.226 ])
        (nil)))
(debug_insn 175 173 176 14 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
(insn 176 175 177 14 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 80 [ bnd.218 ])
            (const_int 4 [0x4]))) 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 80 [ bnd.218 ])
        (nil)))
(jump_insn 177 176 178 14 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       15 [66.7%]  (FALLTHRU)
;;              17 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152 185 191
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152 185 191

;; basic block 15, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [66.7%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u197(6){ }u198(7){ }u199(16){ }u200(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152 185 191
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 185 191
;; lr  def 	 210 211 212 213 214
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152 185 191
;; live  gen 	 210 211 212 213 214
;; live  kill	
(note 178 177 179 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 180 15 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 180 179 181 15 (set (subreg:V16QI (reg:V4SI 210 [ vect_var_.225 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                        (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:453 1162 {sse2_loaddqu}
     (nil))
(insn 181 180 182 15 (set (subreg:V2DI (reg:V4SI 212) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 210 [ vect_var_.225 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V4SI 185)
        (nil)))
(insn 182 181 184 15 (set (reg:V2DI 214)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 210 [ vect_var_.225 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:453 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 210 [ vect_var_.225 ])
        (nil)))
(insn 184 182 185 15 (set (subreg:V2DI (reg:V4SI 213) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 214) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 191) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:453 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 214)
        (expr_list:REG_DEAD (reg:V2DI 191)
            (nil))))
(insn 185 184 186 15 (set (reg:V4SI 212)
        (vec_select:V4SI (reg:V4SI 212)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 186 185 187 15 (set (reg:V4SI 213)
        (vec_select:V4SI (reg:V4SI 213)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:453 1631 {sse2_pshufd_1}
     (nil))
(insn 187 186 188 15 (set (reg:V4SI 211 [ vect_var_.226 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 212)
                (reg:V4SI 213))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:453 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 213)
        (expr_list:REG_DEAD (reg:V4SI 212)
            (nil))))
(insn 188 187 190 15 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
        (reg:V4SI 211 [ vect_var_.226 ])) tiles.cpp:453 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 211 [ vect_var_.226 ])
        (nil)))
(debug_insn 190 188 234 15 (var_location:SI i (debug_expr:SI D#12)) -1
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152

;; basic block 16, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [75.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u214(6){ }u215(7){ }u216(16){ }u217(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 71 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 148 152
;; lr  def 	 17 [flags] 216 218 219
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 71 147 148 149 151 152
;; live  gen 	 216 218 219
;; live  kill	 17 [flags]
(code_label 234 190 193 16 153 "" [1 uses])
(note 193 234 194 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 194 193 195 16 (var_location:SI i (debug_expr:SI D#16)) -1
     (nil))
(insn 195 194 197 16 (set (reg:DI 216 [ i ])
        (sign_extend:DI (reg/v:SI 66 [ i ]))) tiles.cpp:453 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 66 [ i ])
        (nil)))
(insn 197 195 198 16 (set (reg:SI 219 [ *_152 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 216 [ i ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 152 [ wrap_widths ])) [0 *_152+0 S4 A32])) tiles.cpp:453 89 {*movsi_internal}
     (nil))
(insn 198 197 199 16 (parallel [
            (set (reg:SI 218 [ D.26216 ])
                (mult:SI (reg:SI 219 [ *_152 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:453 344 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 219 [ *_152 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 199 198 200 16 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 216 [ i ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 218 [ D.26216 ])) tiles.cpp:453 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 218 [ D.26216 ])
        (expr_list:REG_DEAD (reg:DI 216 [ i ])
            (nil))))
(debug_insn 200 199 202 16 (var_location:SI D#15 (plus:SI (debug_expr:SI D#16)
        (const_int 1 [0x1]))) tiles.cpp:450 -1
     (nil))
(debug_insn 202 200 206 16 (var_location:SI i (debug_expr:SI D#15)) -1
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152

;; basic block 17, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              11 [33.3%] 
;;              12 [33.3%] 
;;              13 [33.3%] 
;;              14 [33.3%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u227(6){ }u228(7){ }u229(16){ }u230(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 79 151
;; lr  def 	 17 [flags] 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 79 147 148 149 151 152
;; live  gen 	 17 [flags] 114
;; live  kill	
(code_label 206 202 207 17 151 "" [4 uses])
(note 207 206 208 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 208 207 209 17 (set (reg/v:SI 114 [ i ])
        (reg:SI 79 [ ratio_mult_vf.219 ])) 89 {*movsi_internal}
     (nil))
(insn 209 208 210 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 114 [ i ])
            (reg/v:SI 151 [ num_floats ]))) 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 79 [ ratio_mult_vf.219 ])
        (nil)))
(jump_insn 210 209 359 17 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 59)
;;  succ:       19 [66.7%]  (FALLTHRU)
;;              5 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 114 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 114 147 148 149 151 152

;; basic block 18, loop depth 0, count 0, freq 5, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [33.3%] 
;;              9 [33.3%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u235(6){ }u236(7){ }u237(16){ }u238(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; live  gen 	 114
;; live  kill	
(code_label 359 210 358 18 165 "" [2 uses])
(note 358 359 14 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 14 358 211 18 (set (reg/v:SI 114 [ i ])
        (const_int 0 [0])) tiles.cpp:452 89 {*movsi_internal}
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 114 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 114 147 148 149 151 152

;; basic block 19, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [100.0%]  (FALLTHRU)
;;              17 [66.7%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u239(6){ }u240(7){ }u241(16){ }u242(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 114 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 114 148 151 152
;; lr  def 	 17 [flags] 81 220 222 223
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 114 147 148 149 151 152
;; live  gen 	 17 [flags] 81 220 222 223
;; live  kill	 17 [flags]
(code_label 211 14 212 19 150 "" [0 uses])
(note 212 211 213 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 213 212 214 19 (var_location:SI i (reg/v:SI 114 [ i ])) -1
     (nil))
(insn 214 213 216 19 (set (reg:DI 220 [ i ])
        (sign_extend:DI (reg/v:SI 114 [ i ]))) tiles.cpp:453 149 {*extendsidi2_rex64}
     (nil))
(insn 216 214 217 19 (set (reg:SI 223 [ *_109 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 220 [ i ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 152 [ wrap_widths ])) [0 *_109+0 S4 A32])) tiles.cpp:453 89 {*movsi_internal}
     (nil))
(insn 217 216 218 19 (parallel [
            (set (reg:SI 222 [ D.26216 ])
                (mult:SI (reg:SI 223 [ *_109 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:453 344 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 223 [ *_109 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 218 217 219 19 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 220 [ i ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 222 [ D.26216 ])) tiles.cpp:453 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 222 [ D.26216 ])
        (expr_list:REG_DEAD (reg:DI 220 [ i ])
            (nil))))
(insn 219 218 221 19 (parallel [
            (set (reg/v:SI 81 [ i ])
                (plus:SI (reg/v:SI 114 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:450 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 221 219 222 19 (var_location:SI i (reg/v:SI 81 [ i ])) -1
     (nil))
(insn 222 221 223 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 151 [ num_floats ])
            (reg/v:SI 81 [ i ]))) tiles.cpp:450 7 {*cmpsi_1}
     (nil))
(jump_insn 223 222 224 19 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil)))
 -> 59)
;;  succ:       20 [75.0%]  (FALLTHRU)
;;              5 [25.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 81 114 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 81 114 147 148 149 151 152

;; basic block 20, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [75.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u258(6){ }u259(7){ }u260(16){ }u261(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 81 114 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 114 148 151 152
;; lr  def 	 17 [flags] 66 224 226 227
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 81 114 147 148 149 151 152
;; live  gen 	 17 [flags] 66 224 226 227
;; live  kill	 17 [flags]
(note 224 223 225 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 20 (var_location:SI i (reg/v:SI 81 [ i ])) -1
     (nil))
(insn 226 225 228 20 (set (reg:DI 224 [ i ])
        (sign_extend:DI (reg/v:SI 81 [ i ]))) tiles.cpp:453 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 81 [ i ])
        (nil)))
(insn 228 226 229 20 (set (reg:SI 227 [ *_33 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 224 [ i ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 152 [ wrap_widths ])) [0 *_33+0 S4 A32])) tiles.cpp:453 89 {*movsi_internal}
     (nil))
(insn 229 228 230 20 (parallel [
            (set (reg:SI 226 [ D.26216 ])
                (mult:SI (reg:SI 227 [ *_33 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:453 344 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 227 [ *_33 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 230 229 363 20 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 224 [ i ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 226 [ D.26216 ])) tiles.cpp:453 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 226 [ D.26216 ])
        (expr_list:REG_DEAD (reg:DI 224 [ i ])
            (nil))))
(debug_insn 363 230 231 20 (var_location:SI D#16 (plus:SI (reg/v:SI 114 [ i ])
        (const_int 2 [0x2]))) -1
     (nil))
(insn 231 363 233 20 (parallel [
            (set (reg/v:SI 66 [ i ])
                (plus:SI (reg/v:SI 114 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:450 273 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:SI 114 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 233 231 235 20 (var_location:SI i (debug_expr:SI D#16)) -1
     (nil))
(insn 235 233 236 20 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 66 [ i ])
            (reg/v:SI 151 [ num_floats ]))) tiles.cpp:450 7 {*cmpsi_1}
     (nil))
(jump_insn 236 235 240 20 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) tiles.cpp:450 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 7500 [0x1d4c])
            (nil)))
 -> 234)
;;  succ:       16 [75.0%] 
;;              5 [25.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 71 147 148 149 151 152
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 71 147 148 149 151 152

;; basic block 21, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [91.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u277(6){ }u278(7){ }u279(16){ }u280(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 149 151
;; lr  def 	 17 [flags] 94 107 122 144 228 229 230 256
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 147 148 149 151 152
;; live  gen 	 94 107 122 144 228 229 230 256
;; live  kill	 17 [flags]
(code_label 240 236 241 21 146 "" [1 uses])
(note 241 240 242 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 242 241 243 21 (set (reg:DI 122 [ D.26224 ])
        (sign_extend:DI (reg/v:SI 149 [ memory_size ]))) 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 149 [ memory_size ])
        (nil)))
(insn 243 242 244 21 (set (reg:DI 94 [ ivtmp.255 ])
        (reg/v/f:DI 147 [ the_tiles ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 147 [ the_tiles ])
        (nil)))
(insn 244 243 245 21 (parallel [
            (set (reg:SI 228 [ D.26214 ])
                (plus:SI (reg/v:SI 151 [ num_floats ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 245 244 246 21 (set (reg:DI 229 [ D.26221 ])
        (zero_extend:DI (reg:SI 228 [ D.26214 ]))) 139 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 228 [ D.26214 ])
        (nil)))
(insn 246 245 247 21 (parallel [
            (set (reg:DI 230 [ D.26221 ])
                (plus:DI (reg:DI 229 [ D.26221 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 229 [ D.26221 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 247 246 20 21 (parallel [
            (set (reg:DI 144 [ D.26221 ])
                (ashift:DI (reg:DI 230 [ D.26221 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 230 [ D.26221 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 20 247 372 21 (set (reg/v:SI 107 [ j ])
        (const_int 0 [0])) tiles.cpp:457 89 {*movsi_internal}
     (nil))
(insn 372 20 297 21 (set (reg/f:DI 256)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))) 267 {*leadi}
     (nil))
;;  succ:       38 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256

;; basic block 22, loop depth 2, count 0, freq 3174, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 [95.2%] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u287(6){ }u288(7){ }u289(16){ }u290(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 63 72 94 107 257 258
;; live  gen 	
;; live  kill	
(code_label 297 372 250 22 159 "" [1 uses])
(note 250 297 348 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;  succ:       23 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 94 107 257 258

;; basic block 23, loop depth 2, count 0, freq 3333, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [100.0%]  (FALLTHRU,DFS_BACK)
;;              39 [100.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u291(6){ }u292(7){ }u293(16){ }u294(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 257 258
;; lr  def 	 17 [flags] 83 84
;; live  in  	 63 72 94 107 257 258
;; live  gen 	 17 [flags] 83 84
;; live  kill	
(code_label 348 250 251 23 164 "" [0 uses])
(note 251 348 252 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 252 251 254 23 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 254 252 256 23 (set (reg:SI 83 [ D.26216 ])
        (mem:SI (plus:DI (reg/f:DI 258)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: qstate, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:463 89 {*movsi_internal}
     (nil))
(insn 256 254 257 23 (set (reg:SI 84 [ D.26216 ])
        (mem:SI (plus:DI (reg/f:DI 257)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) tiles.cpp:463 89 {*movsi_internal}
     (nil))
(insn 257 256 258 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 83 [ D.26216 ])
            (reg:SI 84 [ D.26216 ]))) tiles.cpp:463 7 {*cmpsi_1}
     (nil))
(jump_insn 258 257 259 23 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 265)
            (pc))) tiles.cpp:463 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 265)
;;  succ:       24 [50.0%]  (FALLTHRU)
;;              25 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 83 84 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 83 84 94 107 257 258

;; basic block 24, loop depth 2, count 0, freq 1667, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [50.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u304(6){ }u305(7){ }u306(16){ }u307(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 83 84 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 148
;; lr  def 	 17 [flags] 93 233 235 236
;; live  in  	 63 72 83 84 94 107 257 258
;; live  gen 	 93 233 235 236
;; live  kill	 17 [flags]
(note 259 258 260 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 24 (parallel [
            (set (reg:SI 233 [ D.26216 ])
                (minus:SI (reg:SI 83 [ D.26216 ])
                    (reg:SI 84 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 261 260 262 24 (parallel [
            (set (reg:SI 236)
                (div:SI (reg:SI 233 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (set (reg:SI 235 [ D.26216 ])
                (mod:SI (reg:SI 233 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 233 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:SI 236)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 262 261 265 24 (parallel [
            (set (reg:SI 93 [ D.26216 ])
                (minus:SI (reg:SI 83 [ D.26216 ])
                    (reg:SI 235 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:464 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 235 [ D.26216 ])
        (expr_list:REG_DEAD (reg:SI 83 [ D.26216 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 257 258

;; basic block 25, loop depth 2, count 0, freq 1667, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [50.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u316(6){ }u317(7){ }u318(16){ }u319(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 83 84 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 148
;; lr  def 	 17 [flags] 93 237 238 239 241 242 243
;; live  in  	 63 72 83 84 94 107 257 258
;; live  gen 	 93 237 238 239 241 242 243
;; live  kill	 17 [flags]
(code_label 265 262 266 25 155 "" [1 uses])
(note 266 265 267 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 267 266 268 25 (parallel [
            (set (reg:SI 237 [ D.26216 ])
                (plus:SI (reg:SI 83 [ D.26216 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 268 267 269 25 (parallel [
            (set (reg:SI 238 [ D.26216 ])
                (minus:SI (reg:SI 84 [ D.26216 ])
                    (reg:SI 83 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 83 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 269 268 270 25 (parallel [
            (set (reg:SI 239 [ D.26216 ])
                (plus:SI (reg:SI 238 [ D.26216 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 238 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 270 269 271 25 (parallel [
            (set (reg:SI 242)
                (div:SI (reg:SI 239 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (set (reg:SI 241 [ D.26216 ])
                (mod:SI (reg:SI 239 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 239 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:SI 242)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 271 270 272 25 (parallel [
            (set (reg:SI 243 [ D.26216 ])
                (plus:SI (reg:SI 237 [ D.26216 ])
                    (reg:SI 241 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 241 [ D.26216 ])
        (expr_list:REG_DEAD (reg:SI 237 [ D.26216 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 272 271 273 25 (parallel [
            (set (reg:SI 93 [ D.26216 ])
                (minus:SI (reg:SI 243 [ D.26216 ])
                    (reg/v:SI 148 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:466 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 243 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 257 258

;; basic block 26, loop depth 2, count 0, freq 3333, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [100.0%]  (FALLTHRU)
;;              25 [100.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u332(6){ }u333(7){ }u334(16){ }u335(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 93 152 256
;; lr  def 	 17 [flags]
;; live  in  	 63 72 84 93 94 107 257 258
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 273 272 274 26 156 "" [0 uses])
(note 274 273 276 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 276 274 277 26 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 93 [ D.26216 ])) 89 {*movsi_internal}
     (nil))
(insn 277 276 278 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/v/f:DI 152 [ wrap_widths ])
                    (reg:DI 72 [ ivtmp.241 ])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.241_108, offset: 0B]+0 S4 A32])
            (const_int 0 [0]))) tiles.cpp:467 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 278 277 279 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 285)
            (pc))) tiles.cpp:467 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 285)
;;  succ:       27 [50.0%]  (FALLTHRU)
;;              28 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 257 258

;; basic block 27, loop depth 2, count 0, freq 1667, maybe hot
;;  prev block 26, next block 28, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [50.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u343(6){ }u344(7){ }u345(16){ }u346(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 93 256
;; lr  def 	 17 [flags] 93 245 247 248
;; live  in  	 63 72 84 93 94 107 257 258
;; live  gen 	 93 245 247 248
;; live  kill	 17 [flags]
(note 279 278 280 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 280 279 281 27 (parallel [
            (set (reg/f:DI 245)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:467 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 281 280 282 27 (parallel [
            (set (reg:SI 248)
                (div:SI (reg:SI 93 [ D.26216 ])
                    (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                            (reg/f:DI 245)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
            (set (reg:SI 247)
                (mod:SI (reg:SI 93 [ D.26216 ])
                    (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                            (reg/f:DI 245)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:467 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg/f:DI 245)
        (expr_list:REG_DEAD (reg:SI 93 [ D.26216 ])
            (expr_list:REG_UNUSED (reg:SI 248)
                (expr_list:REG_UNUSED (reg:CC 17 flags)
                    (nil))))))
(insn 282 281 284 27 (set (reg:SI 93 [ D.26216 ])
        (reg:SI 247)) tiles.cpp:467 89 {*movsi_internal}
     (nil))
(insn 284 282 285 27 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 93 [ D.26216 ])) tiles.cpp:467 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 247)
        (nil)))
;;  succ:       28 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 257 258

;; basic block 28, loop depth 2, count 0, freq 3333, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [50.0%] 
;;              27 [100.0%]  (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u360(6){ }u361(7){ }u362(16){ }u363(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 17 [flags]
;; live  in  	 63 72 84 93 94 107 257 258
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 285 284 286 28 157 "" [1 uses])
(note 286 285 287 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 287 286 288 28 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 93 [ D.26216 ])
            (const_int 0 [0]))) tiles.cpp:469 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 288 287 314 28 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 303)
            (pc))) tiles.cpp:469 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 303)
;;  succ:       31 [91.0%] 
;;              29 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 257 258

;; basic block 29, loop depth 2, count 0, freq 3333, maybe hot
;; Invalid sum of incoming frequencies 1119, should be 3333
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 [100.0%]  (FALLTHRU)
;;              28 [9.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u366(6){ }u367(7){ }u368(16){ }u369(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 72 84 144 257
;; lr  def 	 17 [flags] 63 72 251
;; live  in  	 63 72 84 94 107 257 258
;; live  gen 	 17 [flags] 63 72 251
;; live  kill	 17 [flags]
(code_label 314 288 289 29 162 "" [0 uses])
(note 289 314 291 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 291 289 292 29 (parallel [
            (set (reg:SI 251)
                (plus:SI (reg:SI 84 [ D.26216 ])
                    (reg:SI 63 [ ivtmp.245 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:473 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 84 [ D.26216 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 292 291 294 29 (set (mem:SI (plus:DI (reg/f:DI 257)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: base, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 251)) tiles.cpp:473 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 251)
        (nil)))
(debug_insn 294 292 295 29 (var_location:SI i (debug_expr:SI D#13)) -1
     (nil))
(insn 295 294 296 29 (parallel [
            (set (reg:DI 72 [ ivtmp.241 ])
                (plus:DI (reg:DI 72 [ ivtmp.241 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 296 295 298 29 (parallel [
            (set (reg:SI 63 [ ivtmp.245 ])
                (plus:SI (reg:SI 63 [ ivtmp.245 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 298 296 299 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 72 [ ivtmp.241 ])
            (reg:DI 144 [ D.26221 ]))) tiles.cpp:460 8 {*cmpdi_1}
     (nil))
(jump_insn 299 298 302 29 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 297)
            (pc))) tiles.cpp:460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 297)
;;  succ:       22 [95.2%] 
;;              30 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 94 107 257 258

;; basic block 30, loop depth 1, count 0, freq 159, maybe hot
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u381(6){ }u382(7){ }u383(16){ }u384(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  def 	 110
;; live  in  	 94 107
;; live  gen 	 110
;; live  kill	
(note 302 299 18 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 18 302 303 30 (set (reg/v:SI 110 [ num_floats ])
        (reg/v:SI 151 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;;  succ:       36 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 110 122 144 148 151 152 256
;; live  out 	 94 107 110

;; basic block 31, loop depth 2, count 0, freq 819, maybe hot
;; Invalid sum of incoming frequencies 3033, should be 819
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [91.0%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u386(6){ }u387(7){ }u388(16){ }u389(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72
;; lr  def 	 17 [flags] 129 252
;; live  in  	 63 72 84 93 94 107 257 258
;; live  gen 	 129 252
;; live  kill	 17 [flags]
(code_label 303 18 304 31 158 "" [1 uses])
(note 304 303 305 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 305 304 306 31 (parallel [
            (set (reg/f:DI 252)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 306 305 319 31 (set (reg:SI 129 [ D.26216 ])
        (mem:SI (plus:DI (reg:DI 72 [ ivtmp.241 ])
                (reg/f:DI 252)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.241_108, offset: 0B]+0 S4 A32])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 252)
        (nil)))
;;  succ:       32 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 129 257 258

;; basic block 32, loop depth 3, count 0, freq 9100, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       34 [100.0%]  (FALLTHRU,DFS_BACK)
;;              31 [100.0%]  (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u393(6){ }u394(7){ }u395(16){ }u396(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 129
;; lr  def 	 17 [flags] 93
;; live  in  	 63 72 84 93 94 107 129 257 258
;; live  gen 	 17 [flags] 93
;; live  kill	 17 [flags]
(code_label 319 306 307 32 163 "" [0 uses])
(note 307 319 308 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 308 307 309 32 (parallel [
            (set (reg:SI 93 [ D.26216 ])
                (plus:SI (reg:SI 93 [ D.26216 ])
                    (reg:SI 129 [ D.26216 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:470 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 309 308 310 32 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 93 [ D.26216 ])
            (const_int 0 [0]))) tiles.cpp:469 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 310 309 311 32 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 317)
            (pc))) tiles.cpp:469 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 317)
;;  succ:       34 [91.0%] 
;;              33 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 129 257 258

;; basic block 33, loop depth 2, count 0, freq 819, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u401(6){ }u402(7){ }u403(16){ }u404(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 72 93 256
;; lr  def 	
;; live  in  	 63 72 84 93 94 107 257 258
;; live  gen 	
;; live  kill	
(note 311 310 313 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 313 311 317 33 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 72 [ ivtmp.241 ])) [0 MEM[symbol: coordinates, index: ivtmp.241_108, offset: 0B]+0 S4 A32])
        (reg:SI 93 [ D.26216 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 93 [ D.26216 ])
        (nil)))
;;  succ:       29 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 84 94 107 257 258

;; basic block 34, loop depth 3, count 0, freq 8281, maybe hot
;;  prev block 33, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 [91.0%] 
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u410(6){ }u411(7){ }u412(16){ }u413(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 63 72 84 93 94 107 129 257 258
;; live  gen 	
;; live  kill	
(code_label 317 313 318 34 161 "" [1 uses])
(note 318 317 361 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;;  succ:       32 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 84 93 94 107 122 129 144 148 151 152 256 257 258
;; live  out 	 63 72 84 93 94 107 129 257 258

;; basic block 35, loop depth 1, count 0, freq 8, maybe hot
;;  prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [4.8%] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u414(6){ }u415(7){ }u416(16){ }u417(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 110
;; live  in  	 94 107
;; live  gen 	 110
;; live  kill	
(code_label 361 318 360 35 166 "" [1 uses])
(note 360 361 19 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 19 360 322 35 (set (reg/v:SI 110 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:460 89 {*movsi_internal}
     (nil))
;;  succ:       36 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 110 122 144 148 151 152 256
;; live  out 	 94 107 110

;; basic block 36, loop depth 1, count 0, freq 167, maybe hot
;;  prev block 35, next block 37, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       35 [100.0%]  (FALLTHRU)
;;              30 [100.0%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u418(6){ }u419(7){ }u420(16){ }u421(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 110 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 110 122 148 256
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 94 106 107 254
;; live  in  	 94 107 110
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 94 106 107 254
;; live  kill	 17 [flags]
(code_label 322 19 323 36 160 "" [0 uses])
(note 323 322 324 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 324 323 325 36 (set (reg:DI 254 [ num_floats ])
        (sign_extend:DI (reg/v:SI 110 [ num_floats ]))) tiles.cpp:476 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 110 [ num_floats ])
        (nil)))
(insn 325 324 327 36 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 254 [ num_floats ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 107 [ j ])) tiles.cpp:476 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 254 [ num_floats ])
        (nil)))
(insn 327 325 328 36 (set (reg:SI 2 cx)
        (const_int 449 [0x1c1])) tiles.cpp:478 89 {*movsi_internal}
     (nil))
(insn 328 327 329 36 (set (reg:DI 1 dx)
        (reg:DI 122 [ D.26224 ])) tiles.cpp:478 87 {*movdi_internal_rex64}
     (nil))
(insn 329 328 330 36 (set (reg:SI 4 si)
        (reg/v:SI 71 [ num_coordinates ])) tiles.cpp:478 89 {*movsi_internal}
     (nil))
(insn 330 329 331 36 (set (reg:DI 5 di)
        (reg/f:DI 256)) tiles.cpp:478 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 331 330 332 36 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z8hash_UNHPiili") [flags 0x1]  <function_decl 0x2b82f1f16700 hash_UNH>) [0 hash_UNH S1 A8])
            (const_int 0 [0]))) tiles.cpp:478 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
                    (nil))))))
(insn 332 331 333 36 (set (reg:SI 106 [ D.26216 ])
        (reg:SI 0 ax)) tiles.cpp:478 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 333 332 334 36 (set (mem:SI (reg:DI 94 [ ivtmp.255 ]) [0 MEM[base: _77, offset: 0B]+0 S4 A32])
        (reg:SI 106 [ D.26216 ])) tiles.cpp:478 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 106 [ D.26216 ])
        (nil)))
(insn 334 333 336 36 (parallel [
            (set (reg/v:SI 107 [ j ])
                (plus:SI (reg/v:SI 107 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:457 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 336 334 337 36 (var_location:SI j (reg/v:SI 107 [ j ])) -1
     (nil))
(insn 337 336 338 36 (parallel [
            (set (reg:DI 94 [ ivtmp.255 ])
                (plus:DI (reg:DI 94 [ ivtmp.255 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 338 337 339 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 107 [ j ])
            (reg/v:SI 148 [ num_tilings ]))) tiles.cpp:457 7 {*cmpsi_1}
     (nil))
(jump_insn 339 338 340 36 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 353)
            (pc))) tiles.cpp:457 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 353)
;;  succ:       37 [91.0%]  (FALLTHRU)
;;              40 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; live  out 	 94 107

;; basic block 37, loop depth 1, count 0, freq 152, maybe hot
;;  prev block 36, next block 38, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [91.0%]  (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u445(6){ }u446(7){ }u447(16){ }u448(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 94 107
;; live  gen 	
;; live  kill	
(note 340 339 341 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
;;  succ:       38 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; live  out 	 94 107

;; basic block 38, loop depth 1, count 0, freq 167, maybe hot
;;  prev block 37, next block 39, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       37 [100.0%]  (FALLTHRU,DFS_BACK)
;;              21 [100.0%]  (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u449(6){ }u450(7){ }u451(16){ }u452(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151
;; lr  def 	 17 [flags]
;; live  in  	 94 107
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 341 340 342 38 154 "" [0 uses])
(note 342 341 343 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 343 342 344 38 (var_location:SI j (reg/v:SI 107 [ j ])) -1
     (nil))
(debug_insn 344 343 345 38 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 345 344 346 38 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 151 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:460 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 346 345 347 38 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 361)
            (pc))) tiles.cpp:460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 361)
;;  succ:       39 [95.2%]  (FALLTHRU)
;;              35 [4.8%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; live  out 	 94 107

;; basic block 39, loop depth 1, count 0, freq 159, maybe hot
;;  prev block 38, next block 40, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [95.2%]  (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u456(6){ }u457(7){ }u458(16){ }u459(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 94 107 122 144 148 151 152 256
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 63 72 257 258
;; live  in  	 94 107
;; live  gen 	 63 72 257 258
;; live  kill	
(note 347 346 15 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 15 347 16 39 (set (reg:SI 63 [ ivtmp.245 ])
        (const_int 1 [0x1])) tiles.cpp:460 89 {*movsi_internal}
     (nil))
(insn 16 15 373 39 (set (reg:DI 72 [ ivtmp.241 ])
        (const_int 0 [0])) tiles.cpp:460 87 {*movdi_internal_rex64}
     (nil))
(insn 373 16 374 39 (set (reg/f:DI 258)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))) 267 {*leadi}
     (nil))
(insn 374 373 353 39 (set (reg/f:DI 257)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
;;  succ:       23 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63 71 72 94 107 122 144 148 151 152 256 257 258
;; live  out 	 63 72 94 107 257 258

;; basic block 40, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 39, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [9.0%]  (LOOP_EXIT)
;;              5 [9.0%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u460(6){ }u461(7){ }u462(16){ }u463(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 353 374 354 40 141 "" [1 uses])
(note 354 353 0 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void tileswrap(int*, int, collision_table*, float*, int, int*, int*, int) (_Z9tileswrapPiiP15collision_tablePfiS_S_i, funcdef_no=1101, decl_uid=23893, cgraph_uid=345)

*****starting processing of loop 5 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 32, 34
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 2 (0.049)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 2 (0.049)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 3 (0.073)


starting region dump


void tileswrap(int*, int, collision_table*, float*, int, int*, int*, int)

Dataflow summary:
def_info->table_size = 3, use_info->table_size = 474
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={5d,1u} r4={8d,4u} r5={8d,4u} r6={1d,40u} r7={1d,44u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,41u,2e} r17={67d,22u} r18={4d} r19={4d} r20={1d,57u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r62={2d,2u} r65={1d,2u} r70={1d,2u} r71={2d,12u} r74={1d,1u} r78={1d,2u} r79={1d,5u} r80={1d,4u} r82={1d,5u} r83={1d,4u} r92={4d,8u} r93={2d,2u} r103={2d,4u} r105={1d,1u} r106={2d,5u} r110={2d,1u} r113={2d,6u} r127={1d,1u} r129={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,12u} r148={1d,1u} r149={1d,1u} r150={1d,13u} r151={1d,9u} r152={1d,1u} r153={1d,3u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r181={1d,1u} r183={1d,1u} r184={1d,6u} r185={1d,2u} r186={1d,1u} r187={2d,2u} r188={2d,2u} r189={1d,1u} r190={1d,5u} r191={1d,2u} r192={1d,1u} r193={2d,2u} r194={2d,2u} r195={1d,1u} r197={1d,2u} r198={1d,1u} r199={2d,2u} r200={2d,2u} r201={1d,1u} r203={1d,2u} r204={1d,1u} r205={2d,2u} r206={2d,2u} r207={1d,1u} r209={1d,2u} r210={1d,1u} r211={2d,2u} r212={2d,2u} r213={1d,1u} r215={1d,2u} r217={1d,1u} r218={1d,1u} r219={1d,2u} r221={1d,1u} r222={1d,1u} r223={1d,2u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r232={1d,2u} r234={1d,1u} r235={1d} r236={1d,1u} r237={1d,1u} r238={1d,2u} r240={1d,1u} r241={1d} r242={1d,1u} r244={1d,2u} r246={1d,1u} r247={1d} r250={1d,1u} r251={1d,1u} r253={1d,1u} r255={2d,5u} r256={2d,3u} r257={2d,2u} 
;;    total ref usage 837{393d,440u,4e} in 222{218 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1
;;  reg->defs[] map:	17[0,1] 92[2,2] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u392(6){ }u393(7){ }u394(16){ }u395(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 127
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 127
;; lr  def 	 17 [flags] 92
;; live  in  	 92
;; live  gen 	 17 [flags] 92
;; live  kill	 17 [flags]
;; rd  in  	(1) 92[2]
;; rd  gen 	(2) 17[1],92[2]
;; rd  kill	(3) 17[0,1],92[2]
;;  UD chains for artificial uses at top

(code_label 318 305 306 32 190 "" [0 uses])
(note 306 318 307 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 307
;;      reg 92 { d2(bb 32 insn 307) }
;;      reg 127 { }
(insn 307 306 308 32 (parallel [
            (set (reg:SI 92 [ D.26281 ])
                (plus:SI (reg:SI 92 [ D.26281 ])
                    (reg:SI 127 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:524 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 308
;;      reg 92 { d2(bb 32 insn 307) }
(insn 308 307 309 32 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 92 [ D.26281 ])
            (const_int 0 [0]))) tiles.cpp:523 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 2 uid 309
;;      reg 17 { d1(bb 32 insn 308) }
(jump_insn 309 308 310 32 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 316)
            (pc))) tiles.cpp:523 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 316)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 127
;; live  out 	 92
;; rd  out 	(1) 92[2]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u409(6){ }u410(7){ }u411(16){ }u412(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 127
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 92
;; live  gen 	
;; live  kill	
;; rd  in  	(2) 17[1],92[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 316 312 317 34 188 "" [1 uses])
(note 317 316 359 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 127
;; live  out 	 92
;; rd  out 	(1) 92[2]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 5 ******
*****starting processing of loop 4 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 27 ( 0.66)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 15 ( 0.37)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 15 ( 0.37)


starting region dump


void tileswrap(int*, int, collision_table*, float*, int, int*, int*, int)

Dataflow summary:
def_info->table_size = 44, use_info->table_size = 474
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={5d,1u} r4={8d,4u} r5={8d,4u} r6={1d,40u} r7={1d,44u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,41u,2e} r17={67d,22u} r18={4d} r19={4d} r20={1d,57u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r62={2d,2u} r65={1d,2u} r70={1d,2u} r71={2d,12u} r74={1d,1u} r78={1d,2u} r79={1d,5u} r80={1d,4u} r82={1d,5u} r83={1d,4u} r92={4d,8u} r93={2d,2u} r103={2d,4u} r105={1d,1u} r106={2d,5u} r110={2d,1u} r113={2d,6u} r127={1d,1u} r129={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,12u} r148={1d,1u} r149={1d,1u} r150={1d,13u} r151={1d,9u} r152={1d,1u} r153={1d,3u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r181={1d,1u} r183={1d,1u} r184={1d,6u} r185={1d,2u} r186={1d,1u} r187={2d,2u} r188={2d,2u} r189={1d,1u} r190={1d,5u} r191={1d,2u} r192={1d,1u} r193={2d,2u} r194={2d,2u} r195={1d,1u} r197={1d,2u} r198={1d,1u} r199={2d,2u} r200={2d,2u} r201={1d,1u} r203={1d,2u} r204={1d,1u} r205={2d,2u} r206={2d,2u} r207={1d,1u} r209={1d,2u} r210={1d,1u} r211={2d,2u} r212={2d,2u} r213={1d,1u} r215={1d,2u} r217={1d,1u} r218={1d,1u} r219={1d,2u} r221={1d,1u} r222={1d,1u} r223={1d,2u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r232={1d,2u} r234={1d,1u} r235={1d} r236={1d,1u} r237={1d,1u} r238={1d,2u} r240={1d,1u} r241={1d} r242={1d,1u} r244={1d,2u} r246={1d,1u} r247={1d} r250={1d,1u} r251={1d,1u} r253={1d,1u} r255={2d,5u} r256={2d,3u} r257={2d,2u} 
;;    total ref usage 837{393d,440u,4e} in 222{218 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
;;  reg->defs[] map:	17[0,20] 62[21,21] 71[22,22] 82[23,23] 83[24,24] 92[25,28] 127[29,29] 232[30,30] 234[31,31] 235[32,32] 236[33,33] 237[34,34] 238[35,35] 240[36,36] 241[37,37] 242[38,38] 244[39,39] 246[40,40] 247[41,41] 250[42,42] 251[43,43] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u286(6){ }u287(7){ }u288(16){ }u289(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 143 147 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 62 71
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 17[17],62[21],71[22],250[42]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 296 370 249 22 186 "" [1 uses])
(note 249 296 346 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 143 147 151 255 256 257
;; live  out 	 62 71
;; rd  out 	(2) 62[21],71[22]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u290(6){ }u291(7){ }u292(16){ }u293(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 143 147 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 256 257
;; lr  def 	 17 [flags] 82 83
;; live  in  	 62 71
;; live  gen 	 17 [flags] 82 83
;; live  kill	
;; rd  in  	(2) 62[21],71[22]
;; rd  gen 	(3) 17[0],82[23],83[24]
;; rd  kill	(23) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],82[23],83[24]
;;  UD chains for artificial uses at top

(code_label 346 249 250 23 191 "" [0 uses])
(note 250 346 251 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 251
(debug_insn 251 250 253 23 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 253
;;      reg 71 { d22(bb 29 insn 294) }
;;      reg 257 { }
(insn 253 251 255 23 (set (reg:SI 82 [ D.26281 ])
        (mem:SI (plus:DI (reg/f:DI 257)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:516 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 255
;;      reg 71 { d22(bb 29 insn 294) }
;;      reg 256 { }
(insn 255 253 256 23 (set (reg:SI 83 [ D.26281 ])
        (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:516 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 256
;;      reg 82 { d23(bb 23 insn 253) }
;;      reg 83 { d24(bb 23 insn 255) }
(insn 256 255 257 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 82 [ D.26281 ])
            (reg:SI 83 [ D.26281 ]))) tiles.cpp:516 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 257
;;      reg 17 { d0(bb 23 insn 256) }
(jump_insn 257 256 258 23 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 264)
            (pc))) tiles.cpp:516 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 264)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 82 83 143 147 151 255 256 257
;; live  out 	 62 71 82 83
;; rd  out 	(4) 62[21],71[22],82[23],83[24]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u303(6){ }u304(7){ }u305(16){ }u306(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 82 83 143 147 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 83 147
;; lr  def 	 17 [flags] 92 232 234 235
;; live  in  	 62 71 82 83
;; live  gen 	 92 232 234 235
;; live  kill	 17 [flags]
;; rd  in  	(4) 62[21],71[22],82[23],83[24]
;; rd  gen 	(4) 92[25],232[30],234[31],235[32]
;; rd  kill	(28) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],92[25,26,27,28],232[30],234[31],235[32]
;;  UD chains for artificial uses at top

(note 258 257 259 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 259
;;      reg 82 { d23(bb 23 insn 253) }
;;      reg 83 { d24(bb 23 insn 255) }
(insn 259 258 260 24 (parallel [
            (set (reg:SI 232 [ D.26281 ])
                (minus:SI (reg:SI 82 [ D.26281 ])
                    (reg:SI 83 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 260
;;      reg 147 { }
;;      reg 147 { }
;;      reg 232 { d30(bb 24 insn 259) }
;;      reg 232 { d30(bb 24 insn 259) }
(insn 260 259 261 24 (parallel [
            (set (reg:SI 235)
                (div:SI (reg:SI 232 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (set (reg:SI 234 [ D.26281 ])
                (mod:SI (reg:SI 232 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 232 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:SI 235)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 261
;;      reg 82 { d23(bb 23 insn 253) }
;;      reg 234 { d31(bb 24 insn 260) }
(insn 261 260 264 24 (parallel [
            (set (reg:SI 92 [ D.26281 ])
                (minus:SI (reg:SI 82 [ D.26281 ])
                    (reg:SI 234 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 234 [ D.26281 ])
        (expr_list:REG_DEAD (reg:SI 82 [ D.26281 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 92 143 147 151 255 256 257
;; live  out 	 62 71 83 92
;; rd  out 	(4) 62[21],71[22],83[24],92[25]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u315(6){ }u316(7){ }u317(16){ }u318(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 82 83 143 147 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 83 147
;; lr  def 	 17 [flags] 92 236 237 238 240 241 242
;; live  in  	 62 71 82 83
;; live  gen 	 92 236 237 238 240 241 242
;; live  kill	 17 [flags]
;; rd  in  	(4) 62[21],71[22],82[23],83[24]
;; rd  gen 	(7) 92[26],236[33],237[34],238[35],240[36],241[37],242[38]
;; rd  kill	(31) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],92[25,26,27,28],236[33],237[34],238[35],240[36],241[37],242[38]
;;  UD chains for artificial uses at top

(code_label 264 261 265 25 182 "" [1 uses])
(note 265 264 266 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 266
;;      reg 82 { d23(bb 23 insn 253) }
(insn 266 265 267 25 (parallel [
            (set (reg:SI 236 [ D.26281 ])
                (plus:SI (reg:SI 82 [ D.26281 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 267
;;      reg 82 { d23(bb 23 insn 253) }
;;      reg 83 { d24(bb 23 insn 255) }
(insn 267 266 268 25 (parallel [
            (set (reg:SI 237 [ D.26281 ])
                (minus:SI (reg:SI 83 [ D.26281 ])
                    (reg:SI 82 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 82 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 268
;;      reg 237 { d34(bb 25 insn 267) }
(insn 268 267 269 25 (parallel [
            (set (reg:SI 238 [ D.26281 ])
                (plus:SI (reg:SI 237 [ D.26281 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 237 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 269
;;      reg 147 { }
;;      reg 147 { }
;;      reg 238 { d35(bb 25 insn 268) }
;;      reg 238 { d35(bb 25 insn 268) }
(insn 269 268 270 25 (parallel [
            (set (reg:SI 241)
                (div:SI (reg:SI 238 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (set (reg:SI 240 [ D.26281 ])
                (mod:SI (reg:SI 238 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 238 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:SI 241)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 4 uid 270
;;      reg 236 { d33(bb 25 insn 266) }
;;      reg 240 { d36(bb 25 insn 269) }
(insn 270 269 271 25 (parallel [
            (set (reg:SI 242 [ D.26281 ])
                (plus:SI (reg:SI 236 [ D.26281 ])
                    (reg:SI 240 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 240 [ D.26281 ])
        (expr_list:REG_DEAD (reg:SI 236 [ D.26281 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 5 uid 271
;;      reg 147 { }
;;      reg 242 { d38(bb 25 insn 270) }
(insn 271 270 272 25 (parallel [
            (set (reg:SI 92 [ D.26281 ])
                (minus:SI (reg:SI 242 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 242 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 92 143 147 151 255 256 257
;; live  out 	 62 71 83 92
;; rd  out 	(4) 62[21],71[22],83[24],92[26]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u331(6){ }u332(7){ }u333(16){ }u334(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 92 143 147 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 92 151 255
;; lr  def 	 17 [flags]
;; live  in  	 62 71 83 92
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(5) 62[21],71[22],83[24],92[25,26]
;; rd  gen 	(1) 17[10]
;; rd  kill	(21) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20]
;;  UD chains for artificial uses at top

(code_label 272 271 273 26 183 "" [0 uses])
(note 273 272 275 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 275
;;      reg 71 { d22(bb 29 insn 294) }
;;      reg 92 { d26(bb 25 insn 271) d25(bb 24 insn 261) }
;;      reg 255 { }
(insn 275 273 276 26 (set (mem:SI (plus:DI (reg/f:DI 255)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 92 [ D.26281 ])) 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 276
;;      reg 71 { d22(bb 29 insn 294) }
;;      reg 151 { }
(insn 276 275 277 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.291_105, offset: 0B]+0 S4 A32])
            (const_int 0 [0]))) tiles.cpp:521 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 2 uid 277
;;      reg 17 { d10(bb 26 insn 276) }
(jump_insn 277 276 278 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 284)
            (pc))) tiles.cpp:521 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 284)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 92 143 147 151 255 256 257
;; live  out 	 62 71 83 92
;; rd  out 	(5) 62[21],71[22],83[24],92[25,26]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u342(6){ }u343(7){ }u344(16){ }u345(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 92 143 147 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 92 255
;; lr  def 	 17 [flags] 92 244 246 247
;; live  in  	 62 71 83 92
;; live  gen 	 92 244 246 247
;; live  kill	 17 [flags]
;; rd  in  	(5) 62[21],71[22],83[24],92[25,26]
;; rd  gen 	(4) 92[27],244[39],246[40],247[41]
;; rd  kill	(28) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],92[25,26,27,28],244[39],246[40],247[41]
;;  UD chains for artificial uses at top

(note 278 277 279 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 279
;;      reg 20 { }
(insn 279 278 280 27 (parallel [
            (set (reg/f:DI 244)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:521 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 280
;;      reg 71 { d22(bb 29 insn 294) }
;;      reg 71 { d22(bb 29 insn 294) }
;;      reg 92 { d26(bb 25 insn 271) d25(bb 24 insn 261) }
;;      reg 92 { d26(bb 25 insn 271) d25(bb 24 insn 261) }
;;      reg 244 { d39(bb 27 insn 279) }
;;      reg 244 { d39(bb 27 insn 279) }
(insn 280 279 281 27 (parallel [
            (set (reg:SI 247)
                (div:SI (reg:SI 92 [ D.26281 ])
                    (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                            (reg/f:DI 244)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
            (set (reg:SI 246)
                (mod:SI (reg:SI 92 [ D.26281 ])
                    (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                            (reg/f:DI 244)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:521 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg/f:DI 244)
        (expr_list:REG_DEAD (reg:SI 92 [ D.26281 ])
            (expr_list:REG_UNUSED (reg:SI 247)
                (expr_list:REG_UNUSED (reg:CC 17 flags)
                    (nil))))))
;;   UD chains for insn luid 2 uid 281
;;      reg 246 { d40(bb 27 insn 280) }
(insn 281 280 283 27 (set (reg:SI 92 [ D.26281 ])
        (reg:SI 246)) tiles.cpp:521 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 283
;;      reg 71 { d22(bb 29 insn 294) }
;;      reg 92 { d27(bb 27 insn 281) }
;;      reg 255 { }
(insn 283 281 284 27 (set (mem:SI (plus:DI (reg/f:DI 255)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 92 [ D.26281 ])) tiles.cpp:521 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 92 143 147 151 255 256 257
;; live  out 	 62 71 83 92
;; rd  out 	(4) 62[21],71[22],83[24],92[27]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u359(6){ }u360(7){ }u361(16){ }u362(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 92 143 147 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 17 [flags]
;; live  in  	 62 71 83 92
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(6) 62[21],71[22],83[24],92[25,26,27]
;; rd  gen 	(1) 17[13]
;; rd  kill	(21) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20]
;;  UD chains for artificial uses at top

(code_label 284 283 285 28 184 "" [1 uses])
(note 285 284 286 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 286
;;      reg 92 { d27(bb 27 insn 281) d26(bb 25 insn 271) d25(bb 24 insn 261) }
(insn 286 285 287 28 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 92 [ D.26281 ])
            (const_int 0 [0]))) tiles.cpp:523 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 287
;;      reg 17 { d13(bb 28 insn 286) }
(jump_insn 287 286 313 28 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) tiles.cpp:523 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 302)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 92 143 147 151 255 256 257
;; live  out 	 62 71 83 92
;; rd  out 	(6) 62[21],71[22],83[24],92[25,26,27]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u365(6){ }u366(7){ }u367(16){ }u368(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 143 147 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 143 256
;; lr  def 	 17 [flags] 62 71 250
;; live  in  	 62 71 83
;; live  gen 	 17 [flags] 62 71 250
;; live  kill	 17 [flags]
;; rd  in  	(6) 62[21],71[22],83[24],92[25,26,27]
;; rd  gen 	(4) 17[17],62[21],71[22],250[42]
;; rd  kill	(24) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],62[21],71[22],250[42]
;;  UD chains for artificial uses at top

(code_label 313 287 288 29 189 "" [0 uses])
(note 288 313 290 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 290
;;      reg 62 { d21(bb 29 insn 295) }
;;      reg 83 { d24(bb 23 insn 255) }
(insn 290 288 291 29 (parallel [
            (set (reg:SI 250)
                (plus:SI (reg:SI 83 [ D.26281 ])
                    (reg:SI 62 [ ivtmp.295 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:527 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 83 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 291
;;      reg 71 { d22(bb 29 insn 294) }
;;      reg 250 { d42(bb 29 insn 290) }
;;      reg 256 { }
(insn 291 290 293 29 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 250)) tiles.cpp:527 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 250)
        (nil)))
;;   UD chains for insn luid 2 uid 293
(debug_insn 293 291 294 29 (var_location:SI i (debug_expr:SI D#18)) -1
     (nil))
;;   UD chains for insn luid 3 uid 294
;;      reg 71 { d22(bb 29 insn 294) }
(insn 294 293 295 29 (parallel [
            (set (reg:DI 71 [ ivtmp.291 ])
                (plus:DI (reg:DI 71 [ ivtmp.291 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 295
;;      reg 62 { d21(bb 29 insn 295) }
(insn 295 294 297 29 (parallel [
            (set (reg:SI 62 [ ivtmp.295 ])
                (plus:SI (reg:SI 62 [ ivtmp.295 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 5 uid 297
;;      reg 71 { d22(bb 29 insn 294) }
;;      reg 143 { }
(insn 297 295 298 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 71 [ ivtmp.291 ])
            (reg:DI 143 [ D.26282 ]))) tiles.cpp:513 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 6 uid 298
;;      reg 17 { d17(bb 29 insn 297) }
(jump_insn 298 297 301 29 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) tiles.cpp:513 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 296)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 143 147 151 255 256 257
;; live  out 	 62 71
;; rd  out 	(2) 62[21],71[22]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u385(6){ }u386(7){ }u387(16){ }u388(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 92 143 147 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71
;; lr  def 	 17 [flags] 127 251
;; live  in  	 62 71 83 92
;; live  gen 	 127 251
;; live  kill	 17 [flags]
;; rd  in  	(6) 62[21],71[22],83[24],92[25,26,27]
;; rd  gen 	(2) 127[29],251[43]
;; rd  kill	(23) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],127[29],251[43]
;;  UD chains for artificial uses at top

(code_label 302 18 303 31 185 "" [1 uses])
(note 303 302 304 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 304
;;      reg 20 { }
(insn 304 303 305 31 (parallel [
            (set (reg/f:DI 251)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 305
;;      reg 71 { d22(bb 29 insn 294) }
;;      reg 251 { d43(bb 31 insn 304) }
(insn 305 304 318 31 (set (reg:SI 127 [ D.26281 ])
        (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                (reg/f:DI 251)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 251)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 92 127 143 147 151 255 256 257
;; live  out 	 62 71 83 92 127
;; rd  out 	(7) 62[21],71[22],83[24],92[25,26,27],127[29]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u392(6){ }u393(7){ }u394(16){ }u395(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 92 127 143 147 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 127
;; lr  def 	 17 [flags] 92
;; live  in  	 62 71 83 92 127
;; live  gen 	 17 [flags] 92
;; live  kill	 17 [flags]
;; rd  in  	(8) 62[21],71[22],83[24],92[25,26,27,28],127[29]
;; rd  gen 	(2) 17[20],92[28]
;; rd  kill	(25) 17[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],92[25,26,27,28]
;;  UD chains for artificial uses at top

(code_label 318 305 306 32 190 "" [0 uses])
(note 306 318 307 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 307
;;      reg 92 { d28(bb 32 insn 307) d27(bb 27 insn 281) d26(bb 25 insn 271) d25(bb 24 insn 261) }
;;      reg 127 { d29(bb 31 insn 305) }
(insn 307 306 308 32 (parallel [
            (set (reg:SI 92 [ D.26281 ])
                (plus:SI (reg:SI 92 [ D.26281 ])
                    (reg:SI 127 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:524 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 308
;;      reg 92 { d28(bb 32 insn 307) }
(insn 308 307 309 32 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 92 [ D.26281 ])
            (const_int 0 [0]))) tiles.cpp:523 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 2 uid 309
;;      reg 17 { d20(bb 32 insn 308) }
(jump_insn 309 308 310 32 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 316)
            (pc))) tiles.cpp:523 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 316)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 92 127 143 147 151 255 256 257
;; live  out 	 62 71 83 92 127
;; rd  out 	(5) 62[21],71[22],83[24],92[28],127[29]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u400(6){ }u401(7){ }u402(16){ }u403(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 92 143 147 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 92 255
;; lr  def 	
;; live  in  	 62 71 83 92
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 62[21],71[22],83[24],92[28],127[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 310 309 312 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 312
;;      reg 71 { d22(bb 29 insn 294) }
;;      reg 92 { d28(bb 32 insn 307) }
;;      reg 255 { }
(insn 312 310 316 33 (set (mem:SI (plus:DI (reg/f:DI 255)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 92 [ D.26281 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 92 [ D.26281 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 143 147 151 255 256 257
;; live  out 	 62 71 83
;; rd  out 	(3) 62[21],71[22],83[24]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u409(6){ }u410(7){ }u411(16){ }u412(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 92 127 143 147 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 62 71 83 92 127
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 17[20],62[21],71[22],83[24],92[28],127[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 316 312 317 34 188 "" [1 uses])
(note 317 316 359 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 92 127 143 147 151 255 256 257
;; live  out 	 62 71 83 92 127
;; rd  out 	(5) 62[21],71[22],83[24],92[28],127[29]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 4 ******
Set in insn 279 is invariant (0), cost 10, depends on 
Set in insn 304 is invariant (1), cost 10, depends on 
Invariant 1 is equivalent to invariant 0.
*****starting processing of loop 3 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 37 (  0.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 23 ( 0.56)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 23 ( 0.56)


starting region dump


void tileswrap(int*, int, collision_table*, float*, int, int*, int*, int)

Dataflow summary:
def_info->table_size = 105, use_info->table_size = 474
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={5d,1u} r4={8d,4u} r5={8d,4u} r6={1d,40u} r7={1d,44u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,41u,2e} r17={67d,22u} r18={4d} r19={4d} r20={1d,57u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r62={2d,2u} r65={1d,2u} r70={1d,2u} r71={2d,12u} r74={1d,1u} r78={1d,2u} r79={1d,5u} r80={1d,4u} r82={1d,5u} r83={1d,4u} r92={4d,8u} r93={2d,2u} r103={2d,4u} r105={1d,1u} r106={2d,5u} r110={2d,1u} r113={2d,6u} r127={1d,1u} r129={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,12u} r148={1d,1u} r149={1d,1u} r150={1d,13u} r151={1d,9u} r152={1d,1u} r153={1d,3u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r181={1d,1u} r183={1d,1u} r184={1d,6u} r185={1d,2u} r186={1d,1u} r187={2d,2u} r188={2d,2u} r189={1d,1u} r190={1d,5u} r191={1d,2u} r192={1d,1u} r193={2d,2u} r194={2d,2u} r195={1d,1u} r197={1d,2u} r198={1d,1u} r199={2d,2u} r200={2d,2u} r201={1d,1u} r203={1d,2u} r204={1d,1u} r205={2d,2u} r206={2d,2u} r207={1d,1u} r209={1d,2u} r210={1d,1u} r211={2d,2u} r212={2d,2u} r213={1d,1u} r215={1d,2u} r217={1d,1u} r218={1d,1u} r219={1d,2u} r221={1d,1u} r222={1d,1u} r223={1d,2u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r232={1d,2u} r234={1d,1u} r235={1d} r236={1d,1u} r237={1d,1u} r238={1d,2u} r240={1d,1u} r241={1d} r242={1d,1u} r244={1d,2u} r246={1d,1u} r247={1d} r250={1d,1u} r251={1d,1u} r253={1d,1u} r255={2d,5u} r256={2d,3u} r257={2d,2u} 
;;    total ref usage 837{393d,440u,4e} in 222{218 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71
;;  reg->defs[] map:	0[0,0] 1[1,2] 2[3,3] 4[4,5] 5[6,7] 8[8,8] 9[9,9] 10[10,10] 11[11,11] 12[12,12] 13[13,13] 14[14,14] 15[15,15] 17[16,41] 18[42,42] 19[43,43] 21[44,44] 22[45,45] 23[46,46] 24[47,47] 25[48,48] 26[49,49] 27[50,50] 28[51,51] 29[52,52] 30[53,53] 31[54,54] 32[55,55] 33[56,56] 34[57,57] 35[58,58] 36[59,59] 37[60,60] 38[61,61] 39[62,62] 40[63,63] 45[64,64] 46[65,65] 47[66,66] 48[67,67] 49[68,68] 50[69,69] 51[70,70] 52[71,71] 62[72,73] 71[74,75] 82[76,76] 83[77,77] 92[78,81] 93[82,82] 105[83,83] 106[84,84] 110[85,86] 127[87,87] 232[88,88] 234[89,89] 235[90,90] 236[91,91] 237[92,92] 238[93,93] 240[94,94] 241[95,95] 242[96,96] 244[97,97] 246[98,98] 247[99,99] 250[100,100] 251[101,101] 253[102,102] 256[103,103] 257[104,104] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u286(6){ }u287(7){ }u288(16){ }u289(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 62 71 93 106 256 257
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 17[33],62[72],71[74],93[82],106[84],250[100],256[103],257[104]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 296 370 249 22 186 "" [1 uses])
(note 249 296 346 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 93 106 256 257
;; rd  out 	(6) 62[72],71[74],93[82],106[84],256[103],257[104]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u290(6){ }u291(7){ }u292(16){ }u293(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 256 257
;; lr  def 	 17 [flags] 82 83
;; live  in  	 62 71 93 106 256 257
;; live  gen 	 17 [flags] 82 83
;; live  kill	
;; rd  in  	(8) 62[72,73],71[74,75],93[82],106[84],256[103],257[104]
;; rd  gen 	(3) 17[16],82[76],83[77]
;; rd  kill	(28) 17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41],82[76],83[77]
;;  UD chains for artificial uses at top

(code_label 346 249 250 23 191 "" [0 uses])
(note 250 346 251 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 251
(debug_insn 251 250 253 23 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 253
;;      reg 71 { d75(bb 39 insn 16) d74(bb 29 insn 294) }
;;      reg 257 { d104(bb 39 insn 371) }
(insn 253 251 255 23 (set (reg:SI 82 [ D.26281 ])
        (mem:SI (plus:DI (reg/f:DI 257)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:516 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 255
;;      reg 71 { d75(bb 39 insn 16) d74(bb 29 insn 294) }
;;      reg 256 { d103(bb 39 insn 372) }
(insn 255 253 256 23 (set (reg:SI 83 [ D.26281 ])
        (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:516 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 256
;;      reg 82 { d76(bb 23 insn 253) }
;;      reg 83 { d77(bb 23 insn 255) }
(insn 256 255 257 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 82 [ D.26281 ])
            (reg:SI 83 [ D.26281 ]))) tiles.cpp:516 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 257
;;      reg 17 { d16(bb 23 insn 256) }
(jump_insn 257 256 258 23 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 264)
            (pc))) tiles.cpp:516 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 264)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 82 83 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 82 83 93 106 256 257
;; rd  out 	(10) 62[72,73],71[74,75],82[76],83[77],93[82],106[84],256[103],257[104]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u303(6){ }u304(7){ }u305(16){ }u306(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 82 83 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 83 147
;; lr  def 	 17 [flags] 92 232 234 235
;; live  in  	 62 71 82 83 93 106 256 257
;; live  gen 	 92 232 234 235
;; live  kill	 17 [flags]
;; rd  in  	(10) 62[72,73],71[74,75],82[76],83[77],93[82],106[84],256[103],257[104]
;; rd  gen 	(4) 92[78],232[88],234[89],235[90]
;; rd  kill	(33) 17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41],92[78,79,80,81],232[88],234[89],235[90]
;;  UD chains for artificial uses at top

(note 258 257 259 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 259
;;      reg 82 { d76(bb 23 insn 253) }
;;      reg 83 { d77(bb 23 insn 255) }
(insn 259 258 260 24 (parallel [
            (set (reg:SI 232 [ D.26281 ])
                (minus:SI (reg:SI 82 [ D.26281 ])
                    (reg:SI 83 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 260
;;      reg 147 { }
;;      reg 147 { }
;;      reg 232 { d88(bb 24 insn 259) }
;;      reg 232 { d88(bb 24 insn 259) }
(insn 260 259 261 24 (parallel [
            (set (reg:SI 235)
                (div:SI (reg:SI 232 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (set (reg:SI 234 [ D.26281 ])
                (mod:SI (reg:SI 232 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 232 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:SI 235)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 261
;;      reg 82 { d76(bb 23 insn 253) }
;;      reg 234 { d89(bb 24 insn 260) }
(insn 261 260 264 24 (parallel [
            (set (reg:SI 92 [ D.26281 ])
                (minus:SI (reg:SI 82 [ D.26281 ])
                    (reg:SI 234 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 234 [ D.26281 ])
        (expr_list:REG_DEAD (reg:SI 82 [ D.26281 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 256 257
;; rd  out 	(10) 62[72,73],71[74,75],83[77],92[78],93[82],106[84],256[103],257[104]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u315(6){ }u316(7){ }u317(16){ }u318(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 82 83 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 83 147
;; lr  def 	 17 [flags] 92 236 237 238 240 241 242
;; live  in  	 62 71 82 83 93 106 256 257
;; live  gen 	 92 236 237 238 240 241 242
;; live  kill	 17 [flags]
;; rd  in  	(10) 62[72,73],71[74,75],82[76],83[77],93[82],106[84],256[103],257[104]
;; rd  gen 	(7) 92[79],236[91],237[92],238[93],240[94],241[95],242[96]
;; rd  kill	(36) 17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41],92[78,79,80,81],236[91],237[92],238[93],240[94],241[95],242[96]
;;  UD chains for artificial uses at top

(code_label 264 261 265 25 182 "" [1 uses])
(note 265 264 266 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 266
;;      reg 82 { d76(bb 23 insn 253) }
(insn 266 265 267 25 (parallel [
            (set (reg:SI 236 [ D.26281 ])
                (plus:SI (reg:SI 82 [ D.26281 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 267
;;      reg 82 { d76(bb 23 insn 253) }
;;      reg 83 { d77(bb 23 insn 255) }
(insn 267 266 268 25 (parallel [
            (set (reg:SI 237 [ D.26281 ])
                (minus:SI (reg:SI 83 [ D.26281 ])
                    (reg:SI 82 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 82 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 268
;;      reg 237 { d92(bb 25 insn 267) }
(insn 268 267 269 25 (parallel [
            (set (reg:SI 238 [ D.26281 ])
                (plus:SI (reg:SI 237 [ D.26281 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 237 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 269
;;      reg 147 { }
;;      reg 147 { }
;;      reg 238 { d93(bb 25 insn 268) }
;;      reg 238 { d93(bb 25 insn 268) }
(insn 269 268 270 25 (parallel [
            (set (reg:SI 241)
                (div:SI (reg:SI 238 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (set (reg:SI 240 [ D.26281 ])
                (mod:SI (reg:SI 238 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 238 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:SI 241)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 4 uid 270
;;      reg 236 { d91(bb 25 insn 266) }
;;      reg 240 { d94(bb 25 insn 269) }
(insn 270 269 271 25 (parallel [
            (set (reg:SI 242 [ D.26281 ])
                (plus:SI (reg:SI 236 [ D.26281 ])
                    (reg:SI 240 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 240 [ D.26281 ])
        (expr_list:REG_DEAD (reg:SI 236 [ D.26281 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 5 uid 271
;;      reg 147 { }
;;      reg 242 { d96(bb 25 insn 270) }
(insn 271 270 272 25 (parallel [
            (set (reg:SI 92 [ D.26281 ])
                (minus:SI (reg:SI 242 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 242 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 256 257
;; rd  out 	(10) 62[72,73],71[74,75],83[77],92[79],93[82],106[84],256[103],257[104]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u331(6){ }u332(7){ }u333(16){ }u334(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 92 151 255
;; lr  def 	 17 [flags]
;; live  in  	 62 71 83 92 93 106 256 257
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(11) 62[72,73],71[74,75],83[77],92[78,79],93[82],106[84],256[103],257[104]
;; rd  gen 	(1) 17[26]
;; rd  kill	(26) 17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41]
;;  UD chains for artificial uses at top

(code_label 272 271 273 26 183 "" [0 uses])
(note 273 272 275 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 275
;;      reg 71 { d75(bb 39 insn 16) d74(bb 29 insn 294) }
;;      reg 92 { d79(bb 25 insn 271) d78(bb 24 insn 261) }
;;      reg 255 { }
(insn 275 273 276 26 (set (mem:SI (plus:DI (reg/f:DI 255)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 92 [ D.26281 ])) 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 276
;;      reg 71 { d75(bb 39 insn 16) d74(bb 29 insn 294) }
;;      reg 151 { }
(insn 276 275 277 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.291_105, offset: 0B]+0 S4 A32])
            (const_int 0 [0]))) tiles.cpp:521 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 2 uid 277
;;      reg 17 { d26(bb 26 insn 276) }
(jump_insn 277 276 278 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 284)
            (pc))) tiles.cpp:521 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 284)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 256 257
;; rd  out 	(11) 62[72,73],71[74,75],83[77],92[78,79],93[82],106[84],256[103],257[104]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u342(6){ }u343(7){ }u344(16){ }u345(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 92 255
;; lr  def 	 17 [flags] 92 244 246 247
;; live  in  	 62 71 83 92 93 106 256 257
;; live  gen 	 92 244 246 247
;; live  kill	 17 [flags]
;; rd  in  	(11) 62[72,73],71[74,75],83[77],92[78,79],93[82],106[84],256[103],257[104]
;; rd  gen 	(4) 92[80],244[97],246[98],247[99]
;; rd  kill	(33) 17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41],92[78,79,80,81],244[97],246[98],247[99]
;;  UD chains for artificial uses at top

(note 278 277 279 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 279
;;      reg 20 { }
(insn 279 278 280 27 (parallel [
            (set (reg/f:DI 244)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:521 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 280
;;      reg 71 { d75(bb 39 insn 16) d74(bb 29 insn 294) }
;;      reg 71 { d75(bb 39 insn 16) d74(bb 29 insn 294) }
;;      reg 92 { d79(bb 25 insn 271) d78(bb 24 insn 261) }
;;      reg 92 { d79(bb 25 insn 271) d78(bb 24 insn 261) }
;;      reg 244 { d97(bb 27 insn 279) }
;;      reg 244 { d97(bb 27 insn 279) }
(insn 280 279 281 27 (parallel [
            (set (reg:SI 247)
                (div:SI (reg:SI 92 [ D.26281 ])
                    (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                            (reg/f:DI 244)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
            (set (reg:SI 246)
                (mod:SI (reg:SI 92 [ D.26281 ])
                    (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                            (reg/f:DI 244)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:521 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg/f:DI 244)
        (expr_list:REG_DEAD (reg:SI 92 [ D.26281 ])
            (expr_list:REG_UNUSED (reg:SI 247)
                (expr_list:REG_UNUSED (reg:CC 17 flags)
                    (nil))))))
;;   UD chains for insn luid 2 uid 281
;;      reg 246 { d98(bb 27 insn 280) }
(insn 281 280 283 27 (set (reg:SI 92 [ D.26281 ])
        (reg:SI 246)) tiles.cpp:521 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 283
;;      reg 71 { d75(bb 39 insn 16) d74(bb 29 insn 294) }
;;      reg 92 { d80(bb 27 insn 281) }
;;      reg 255 { }
(insn 283 281 284 27 (set (mem:SI (plus:DI (reg/f:DI 255)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 92 [ D.26281 ])) tiles.cpp:521 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 256 257
;; rd  out 	(10) 62[72,73],71[74,75],83[77],92[80],93[82],106[84],256[103],257[104]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u359(6){ }u360(7){ }u361(16){ }u362(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 17 [flags]
;; live  in  	 62 71 83 92 93 106 256 257
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(12) 62[72,73],71[74,75],83[77],92[78,79,80],93[82],106[84],256[103],257[104]
;; rd  gen 	(1) 17[29]
;; rd  kill	(26) 17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41]
;;  UD chains for artificial uses at top

(code_label 284 283 285 28 184 "" [1 uses])
(note 285 284 286 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 286
;;      reg 92 { d80(bb 27 insn 281) d79(bb 25 insn 271) d78(bb 24 insn 261) }
(insn 286 285 287 28 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 92 [ D.26281 ])
            (const_int 0 [0]))) tiles.cpp:523 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 287
;;      reg 17 { d29(bb 28 insn 286) }
(jump_insn 287 286 313 28 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) tiles.cpp:523 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 302)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 256 257
;; rd  out 	(12) 62[72,73],71[74,75],83[77],92[78,79,80],93[82],106[84],256[103],257[104]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u365(6){ }u366(7){ }u367(16){ }u368(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 143 256
;; lr  def 	 17 [flags] 62 71 250
;; live  in  	 62 71 83 93 106 256 257
;; live  gen 	 17 [flags] 62 71 250
;; live  kill	 17 [flags]
;; rd  in  	(12) 62[72,73],71[74,75],83[77],92[78,79,80],93[82],106[84],256[103],257[104]
;; rd  gen 	(4) 17[33],62[72],71[74],250[100]
;; rd  kill	(31) 17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41],62[72,73],71[74,75],250[100]
;;  UD chains for artificial uses at top

(code_label 313 287 288 29 189 "" [0 uses])
(note 288 313 290 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 290
;;      reg 62 { d73(bb 39 insn 15) d72(bb 29 insn 295) }
;;      reg 83 { d77(bb 23 insn 255) }
(insn 290 288 291 29 (parallel [
            (set (reg:SI 250)
                (plus:SI (reg:SI 83 [ D.26281 ])
                    (reg:SI 62 [ ivtmp.295 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:527 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 83 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 291
;;      reg 71 { d75(bb 39 insn 16) d74(bb 29 insn 294) }
;;      reg 250 { d100(bb 29 insn 290) }
;;      reg 256 { d103(bb 39 insn 372) }
(insn 291 290 293 29 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 250)) tiles.cpp:527 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 250)
        (nil)))
;;   UD chains for insn luid 2 uid 293
(debug_insn 293 291 294 29 (var_location:SI i (debug_expr:SI D#18)) -1
     (nil))
;;   UD chains for insn luid 3 uid 294
;;      reg 71 { d75(bb 39 insn 16) d74(bb 29 insn 294) }
(insn 294 293 295 29 (parallel [
            (set (reg:DI 71 [ ivtmp.291 ])
                (plus:DI (reg:DI 71 [ ivtmp.291 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 295
;;      reg 62 { d73(bb 39 insn 15) d72(bb 29 insn 295) }
(insn 295 294 297 29 (parallel [
            (set (reg:SI 62 [ ivtmp.295 ])
                (plus:SI (reg:SI 62 [ ivtmp.295 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 5 uid 297
;;      reg 71 { d74(bb 29 insn 294) }
;;      reg 143 { }
(insn 297 295 298 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 71 [ ivtmp.291 ])
            (reg:DI 143 [ D.26282 ]))) tiles.cpp:513 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 6 uid 298
;;      reg 17 { d33(bb 29 insn 297) }
(jump_insn 298 297 301 29 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) tiles.cpp:513 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 296)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 93 106 256 257
;; rd  out 	(6) 62[72],71[74],93[82],106[84],256[103],257[104]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u380(6){ }u381(7){ }u382(16){ }u383(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150
;; lr  def 	 110
;; live  in  	 93 106
;; live  gen 	 110
;; live  kill	
;; rd  in  	(6) 62[72],71[74],93[82],106[84],256[103],257[104]
;; rd  gen 	(1) 110[85]
;; rd  kill	(2) 110[85,86]
;;  UD chains for artificial uses at top

(note 301 298 18 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 18
;;      reg 150 { }
(insn 18 301 302 30 (set (reg/v:SI 110 [ num_floats ])
        (reg/v:SI 150 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 110 143 147 148 150 151 255
;; live  out 	 93 106 110
;; rd  out 	(3) 93[82],106[84],110[85]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u385(6){ }u386(7){ }u387(16){ }u388(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71
;; lr  def 	 17 [flags] 127 251
;; live  in  	 62 71 83 92 93 106 256 257
;; live  gen 	 127 251
;; live  kill	 17 [flags]
;; rd  in  	(12) 62[72,73],71[74,75],83[77],92[78,79,80],93[82],106[84],256[103],257[104]
;; rd  gen 	(2) 127[87],251[101]
;; rd  kill	(28) 17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41],127[87],251[101]
;;  UD chains for artificial uses at top

(code_label 302 18 303 31 185 "" [1 uses])
(note 303 302 304 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 304
;;      reg 20 { }
(insn 304 303 305 31 (parallel [
            (set (reg/f:DI 251)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 305
;;      reg 71 { d75(bb 39 insn 16) d74(bb 29 insn 294) }
;;      reg 251 { d101(bb 31 insn 304) }
(insn 305 304 318 31 (set (reg:SI 127 [ D.26281 ])
        (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                (reg/f:DI 251)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 251)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 127 256 257
;; rd  out 	(13) 62[72,73],71[74,75],83[77],92[78,79,80],93[82],106[84],127[87],256[103],257[104]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u392(6){ }u393(7){ }u394(16){ }u395(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 127
;; lr  def 	 17 [flags] 92
;; live  in  	 62 71 83 92 93 106 127 256 257
;; live  gen 	 17 [flags] 92
;; live  kill	 17 [flags]
;; rd  in  	(14) 62[72,73],71[74,75],83[77],92[78,79,80,81],93[82],106[84],127[87],256[103],257[104]
;; rd  gen 	(2) 17[36],92[81]
;; rd  kill	(30) 17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41],92[78,79,80,81]
;;  UD chains for artificial uses at top

(code_label 318 305 306 32 190 "" [0 uses])
(note 306 318 307 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 307
;;      reg 92 { d81(bb 32 insn 307) d80(bb 27 insn 281) d79(bb 25 insn 271) d78(bb 24 insn 261) }
;;      reg 127 { d87(bb 31 insn 305) }
(insn 307 306 308 32 (parallel [
            (set (reg:SI 92 [ D.26281 ])
                (plus:SI (reg:SI 92 [ D.26281 ])
                    (reg:SI 127 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:524 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 308
;;      reg 92 { d81(bb 32 insn 307) }
(insn 308 307 309 32 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 92 [ D.26281 ])
            (const_int 0 [0]))) tiles.cpp:523 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 2 uid 309
;;      reg 17 { d36(bb 32 insn 308) }
(jump_insn 309 308 310 32 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 316)
            (pc))) tiles.cpp:523 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 316)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 127 256 257
;; rd  out 	(11) 62[72,73],71[74,75],83[77],92[81],93[82],106[84],127[87],256[103],257[104]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u400(6){ }u401(7){ }u402(16){ }u403(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 92 255
;; lr  def 	
;; live  in  	 62 71 83 92 93 106 256 257
;; live  gen 	
;; live  kill	
;; rd  in  	(11) 62[72,73],71[74,75],83[77],92[81],93[82],106[84],127[87],256[103],257[104]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 310 309 312 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 312
;;      reg 71 { d75(bb 39 insn 16) d74(bb 29 insn 294) }
;;      reg 92 { d81(bb 32 insn 307) }
;;      reg 255 { }
(insn 312 310 316 33 (set (mem:SI (plus:DI (reg/f:DI 255)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 92 [ D.26281 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 92 [ D.26281 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 93 106 256 257
;; rd  out 	(9) 62[72,73],71[74,75],83[77],93[82],106[84],256[103],257[104]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u409(6){ }u410(7){ }u411(16){ }u412(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 62 71 83 92 93 106 127 256 257
;; live  gen 	
;; live  kill	
;; rd  in  	(12) 17[36],62[72,73],71[74,75],83[77],92[81],93[82],106[84],127[87],256[103],257[104]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 316 312 317 34 188 "" [1 uses])
(note 317 316 359 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 127 256 257
;; rd  out 	(11) 62[72,73],71[74,75],83[77],92[81],93[82],106[84],127[87],256[103],257[104]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u413(6){ }u414(7){ }u415(16){ }u416(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 110
;; live  in  	 93 106
;; live  gen 	 110
;; live  kill	
;; rd  in  	(2) 93[82],106[84]
;; rd  gen 	(1) 110[86]
;; rd  kill	(2) 110[85,86]
;;  UD chains for artificial uses at top

(code_label 359 317 358 35 193 "" [1 uses])
(note 358 359 19 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 19
(insn 19 358 321 35 (set (reg/v:SI 110 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:513 89 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 110 143 147 148 150 151 255
;; live  out 	 93 106 110
;; rd  out 	(3) 93[82],106[84],110[86]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u417(6){ }u418(7){ }u419(16){ }u420(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 110 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 110 147 148 255
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 93 105 106 253
;; live  in  	 93 106 110
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 93 105 106 253
;; live  kill	 17 [flags]
;; rd  in  	(4) 93[82],106[84],110[85,86]
;; rd  gen 	(6) 0[0],17[40],93[82],105[83],106[84],253[102]
;; rd  kill	(31) 0[0],17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41],93[82],105[83],106[84],253[102]
;;  UD chains for artificial uses at top

(code_label 321 19 322 36 187 "" [0 uses])
(note 322 321 323 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 323
;;      reg 110 { d86(bb 35 insn 19) d85(bb 30 insn 18) }
(insn 323 322 324 36 (set (reg:DI 253 [ num_floats ])
        (sign_extend:DI (reg/v:SI 110 [ num_floats ]))) tiles.cpp:530 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 110 [ num_floats ])
        (nil)))
;;   UD chains for insn luid 1 uid 324
;;      reg 20 { }
;;      reg 106 { d84(bb 36 insn 332) }
;;      reg 253 { d102(bb 36 insn 323) }
(insn 324 323 326 36 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 253 [ num_floats ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 106 [ j ])) tiles.cpp:530 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 253 [ num_floats ])
        (nil)))
;;   UD chains for insn luid 2 uid 326
;;      reg 148 { }
(insn 326 324 327 36 (set (reg:DI 1 dx)
        (reg/v/f:DI 148 [ ctable ])) tiles.cpp:532 87 {*movdi_internal_rex64}
     (nil))
;;   UD chains for insn luid 3 uid 327
;;      reg 70 { }
(insn 327 326 328 36 (set (reg:SI 4 si)
        (reg/v:SI 70 [ num_coordinates ])) tiles.cpp:532 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 328
;;      reg 255 { }
;;   eq_note reg 20 { }
(insn 328 327 329 36 (set (reg:DI 5 di)
        (reg/f:DI 255)) tiles.cpp:532 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
;;   UD chains for insn luid 5 uid 329
;;      reg 7 { }
;;      reg 1 { d1(bb 36 insn 326) }
;;      reg 4 { d4(bb 36 insn 327) }
;;      reg 5 { d6(bb 36 insn 328) }
(call_insn 329 328 330 36 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z4hashPiiP15collision_table") [flags 0x1]  <function_decl 0x2b82f1f16800 hash>) [0 hash S1 A8])
            (const_int 0 [0]))) tiles.cpp:532 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;   UD chains for insn luid 6 uid 330
;;      reg 0 { d0(bb 36 insn 329) }
(insn 330 329 331 36 (set (reg:SI 105 [ D.26281 ])
        (reg:SI 0 ax)) tiles.cpp:532 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 7 uid 331
;;      reg 93 { d82(bb 36 insn 335) }
;;      reg 105 { d83(bb 36 insn 330) }
(insn 331 330 332 36 (set (mem:SI (reg:DI 93 [ ivtmp.305 ]) [0 MEM[base: _77, offset: 0B]+0 S4 A32])
        (reg:SI 105 [ D.26281 ])) tiles.cpp:532 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 105 [ D.26281 ])
        (nil)))
;;   UD chains for insn luid 8 uid 332
;;      reg 106 { d84(bb 36 insn 332) }
(insn 332 331 334 36 (parallel [
            (set (reg/v:SI 106 [ j ])
                (plus:SI (reg/v:SI 106 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:510 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 9 uid 334
;;      reg 106 { d84(bb 36 insn 332) }
(debug_insn 334 332 335 36 (var_location:SI j (reg/v:SI 106 [ j ])) -1
     (nil))
;;   UD chains for insn luid 10 uid 335
;;      reg 93 { d82(bb 36 insn 335) }
(insn 335 334 336 36 (parallel [
            (set (reg:DI 93 [ ivtmp.305 ])
                (plus:DI (reg:DI 93 [ ivtmp.305 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 11 uid 336
;;      reg 106 { d84(bb 36 insn 332) }
;;      reg 147 { }
(insn 336 335 337 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 106 [ j ])
            (reg/v:SI 147 [ num_tilings ]))) tiles.cpp:510 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 12 uid 337
;;      reg 17 { d40(bb 36 insn 336) }
(jump_insn 337 336 338 36 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 351)
            (pc))) tiles.cpp:510 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 351)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; live  out 	 93 106
;; rd  out 	(2) 93[82],106[84]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u443(6){ }u444(7){ }u445(16){ }u446(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 93 106
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 0[0],17[40],93[82],105[83],106[84],253[102]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 338 337 339 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; live  out 	 93 106
;; rd  out 	(2) 93[82],106[84]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u447(6){ }u448(7){ }u449(16){ }u450(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150
;; lr  def 	 17 [flags]
;; live  in  	 93 106
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 93[82],106[84]
;; rd  gen 	(1) 17[41]
;; rd  kill	(26) 17[16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41]
;;  UD chains for artificial uses at top

(code_label 339 338 340 38 181 "" [0 uses])
(note 340 339 341 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 341
;;      reg 106 { d84(bb 36 insn 332) }
(debug_insn 341 340 342 38 (var_location:SI j (reg/v:SI 106 [ j ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 342
(debug_insn 342 341 343 38 (var_location:SI i (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 2 uid 343
;;      reg 150 { }
(insn 343 342 344 38 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 150 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:513 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 3 uid 344
;;      reg 17 { d41(bb 38 insn 343) }
(jump_insn 344 343 345 38 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) tiles.cpp:513 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 359)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; live  out 	 93 106
;; rd  out 	(2) 93[82],106[84]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u454(6){ }u455(7){ }u456(16){ }u457(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 62 71 256 257
;; live  in  	 93 106
;; live  gen 	 62 71 256 257
;; live  kill	
;; rd  in  	(2) 93[82],106[84]
;; rd  gen 	(4) 62[73],71[75],256[103],257[104]
;; rd  kill	(6) 62[72,73],71[74,75],256[103],257[104]
;;  UD chains for artificial uses at top

(note 345 344 15 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 15
(insn 15 345 16 39 (set (reg:SI 62 [ ivtmp.295 ])
        (const_int 1 [0x1])) tiles.cpp:513 89 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 16
(insn 16 15 371 39 (set (reg:DI 71 [ ivtmp.291 ])
        (const_int 0 [0])) tiles.cpp:513 87 {*movdi_internal_rex64}
     (nil))
;;   UD chains for insn luid 2 uid 371
;;      reg 20 { }
(insn 371 16 372 39 (set (reg/f:DI 257)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))) 267 {*leadi}
     (nil))
;;   UD chains for insn luid 3 uid 372
;;      reg 20 { }
(insn 372 371 351 39 (set (reg/f:DI 256)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 93 106 256 257
;; rd  out 	(6) 62[73],71[75],93[82],106[84],256[103],257[104]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 3 ******
Set in insn 15 is invariant (0), cost 4, depends on 
Set in insn 16 is invariant (1), cost 4, depends on 
Set in insn 371 is invariant (2), cost 10, depends on 
Set in insn 372 is invariant (3), cost 10, depends on 
Set in insn 304 is invariant (4), cost 10, depends on 
Set in insn 18 is invariant (5), cost 4, depends on 
Set in insn 279 is invariant (6), cost 10, depends on 
Set in insn 19 is invariant (7), cost 4, depends on 
Set in insn 326 is invariant (8), cost 0, depends on 
Set in insn 327 is invariant (9), cost 0, depends on 
Set in insn 328 is invariant (10), cost 0, depends on 
Invariant 6 is equivalent to invariant 4.
*****starting processing of loop 6 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 7, 8
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 2 (0.049)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 2 (0.049)
df_worklist_dataflow_doublequeue:n_basic_blocks 41 n_edges 60 count 3 (0.073)


starting region dump


void tileswrap(int*, int, collision_table*, float*, int, int*, int*, int)

Dataflow summary:
def_info->table_size = 51, use_info->table_size = 474
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={5d,1u} r4={8d,4u} r5={8d,4u} r6={1d,40u} r7={1d,44u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,41u,2e} r17={67d,22u} r18={4d} r19={4d} r20={1d,57u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r62={2d,2u} r65={1d,2u} r70={1d,2u} r71={2d,12u} r74={1d,1u} r78={1d,2u} r79={1d,5u} r80={1d,4u} r82={1d,5u} r83={1d,4u} r92={4d,8u} r93={2d,2u} r103={2d,4u} r105={1d,1u} r106={2d,5u} r110={2d,1u} r113={2d,6u} r127={1d,1u} r129={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,12u} r148={1d,1u} r149={1d,1u} r150={1d,13u} r151={1d,9u} r152={1d,1u} r153={1d,3u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r181={1d,1u} r183={1d,1u} r184={1d,6u} r185={1d,2u} r186={1d,1u} r187={2d,2u} r188={2d,2u} r189={1d,1u} r190={1d,5u} r191={1d,2u} r192={1d,1u} r193={2d,2u} r194={2d,2u} r195={1d,1u} r197={1d,2u} r198={1d,1u} r199={2d,2u} r200={2d,2u} r201={1d,1u} r203={1d,2u} r204={1d,1u} r205={2d,2u} r206={2d,2u} r207={1d,1u} r209={1d,2u} r210={1d,1u} r211={2d,2u} r212={2d,2u} r213={1d,1u} r215={1d,2u} r217={1d,1u} r218={1d,1u} r219={1d,2u} r221={1d,1u} r222={1d,1u} r223={1d,2u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r232={1d,2u} r234={1d,1u} r235={1d} r236={1d,1u} r237={1d,1u} r238={1d,2u} r240={1d,1u} r241={1d} r242={1d,1u} r244={1d,2u} r246={1d,1u} r247={1d} r250={1d,1u} r251={1d,1u} r253={1d,1u} r255={2d,5u} r256={2d,3u} r257={2d,2u} 
;;    total ref usage 837{393d,440u,4e} in 222{218 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 4[3,3] 5[4,4] 8[5,5] 9[6,6] 10[7,7] 11[8,8] 12[9,9] 13[10,10] 14[11,11] 15[12,12] 17[13,15] 18[16,16] 19[17,17] 21[18,19] 22[20,20] 23[21,21] 24[22,22] 25[23,23] 26[24,24] 27[25,25] 28[26,26] 29[27,27] 30[28,28] 31[29,29] 32[30,30] 33[31,31] 34[32,32] 35[33,33] 36[34,34] 37[35,35] 38[36,36] 39[37,37] 40[38,38] 45[39,39] 46[40,40] 47[41,41] 48[42,42] 49[43,43] 50[44,44] 51[45,45] 52[46,46] 74[47,47] 103[48,48] 170[49,49] 172[50,50] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 129 145 149 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 129 145 149 257
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 74 103 170 172
;; live  in  	 103
;; live  gen 	 17 [flags] 21 [xmm0] 74 103 170 172
;; live  kill	 17 [flags]
;; rd  in  	(1) 103[48]
;; rd  gen 	(6) 17[15],21[19],74[47],103[48],170[49],172[50]
;; rd  kill	(9) 17[13,14,15],21[18,19],74[47],103[48],170[49],172[50]
;;  UD chains for artificial uses at top

(code_label 90 369 75 7 176 "" [0 uses])
(note 75 90 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 76
(debug_insn 76 75 77 7 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 77
;;      reg 103 { d48(bb 7 insn 86) }
;;      reg 129 { }
;;      reg 149 { }
(insn 77 76 78 7 (set (reg:SF 170 [ D.26283 ])
        (mult:SF (reg:SF 129 [ D.26283 ])
            (mem:SF (plus:DI (reg/v/f:DI 149 [ floats ])
                    (reg:DI 103 [ ivtmp.311 ])) [0 MEM[base: floats_29(D), index: ivtmp.311_79, offset: 0B]+0 S4 A32]))) tiles.cpp:504 777 {*fop_sf_comm_sse}
     (nil))
;;   UD chains for insn luid 2 uid 78
;;      reg 170 { d49(bb 7 insn 77) }
(insn 78 77 79 7 (set (reg:SF 21 xmm0)
        (reg:SF 170 [ D.26283 ])) tiles.cpp:504 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 170 [ D.26283 ])
        (nil)))
;;   UD chains for insn luid 3 uid 79
;;      reg 7 { }
;;      reg 21 { d18(bb 7 insn 78) }
(call_insn/u 79 78 80 7 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b82f0867a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:504 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
;;   UD chains for insn luid 4 uid 80
;;      reg 21 { d19(bb 7 insn 79) }
(insn 80 79 82 7 (set (reg:SF 74 [ D.26283 ])
        (reg:SF 21 xmm0)) tiles.cpp:504 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0)
        (nil)))
;;   UD chains for insn luid 5 uid 82
;;      reg 74 { d47(bb 7 insn 80) }
(insn 82 80 83 7 (set (reg:SI 172)
        (fix:SI (reg:SF 74 [ D.26283 ]))) tiles.cpp:504 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 74 [ D.26283 ])
        (nil)))
;;   UD chains for insn luid 6 uid 83
;;      reg 103 { d48(bb 7 insn 86) }
;;      reg 172 { d50(bb 7 insn 82) }
;;      reg 257 { }
(insn 83 82 85 7 (set (mem:SI (plus:DI (reg/f:DI 257)
                (reg:DI 103 [ ivtmp.311 ])) [0 MEM[symbol: qstate, index: ivtmp.311_79, offset: 0B]+0 S4 A32])
        (reg:SI 172)) tiles.cpp:504 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
;;   UD chains for insn luid 7 uid 85
(debug_insn 85 83 86 7 (var_location:SI i (debug_expr:SI D#19)) -1
     (nil))
;;   UD chains for insn luid 8 uid 86
;;      reg 103 { d48(bb 7 insn 86) }
(insn 86 85 87 7 (parallel [
            (set (reg:DI 103 [ ivtmp.311 ])
                (plus:DI (reg:DI 103 [ ivtmp.311 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 9 uid 87
;;      reg 103 { d48(bb 7 insn 86) }
;;      reg 145 { }
(insn 87 86 88 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 103 [ ivtmp.311 ])
            (reg:DI 145 [ D.26282 ]))) tiles.cpp:503 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 10 uid 88
;;      reg 17 { d15(bb 7 insn 87) }
(jump_insn 88 87 89 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 93)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 93)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 129 145 149 257
;; live  out 	 103
;; rd  out 	(1) 103[48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u84(6){ }u85(7){ }u86(16){ }u87(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 129 145 149 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 103
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 17[15],21[19],74[47],103[48],170[49],172[50]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 89 88 93 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 129 145 149 257
;; live  out 	 103
;; rd  out 	(1) 103[48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 6 ******
starting the processing of deferred insns
ending the processing of deferred insns


void tileswrap(int*, int, collision_table*, float*, int, int*, int*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={5d,1u} r1={8d,4u} r2={5d,1u} r4={8d,4u} r5={8d,4u} r6={1d,40u} r7={1d,44u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,41u,2e} r17={67d,22u} r18={4d} r19={4d} r20={1d,57u,2e} r21={6d,2u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d,1u} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r62={2d,2u} r65={1d,2u} r70={1d,2u} r71={2d,12u} r74={1d,1u} r78={1d,2u} r79={1d,5u} r80={1d,4u} r82={1d,5u} r83={1d,4u} r92={4d,8u} r93={2d,2u} r103={2d,4u} r105={1d,1u} r106={2d,5u} r110={2d,1u} r113={2d,6u} r127={1d,1u} r129={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,12u} r148={1d,1u} r149={1d,1u} r150={1d,13u} r151={1d,9u} r152={1d,1u} r153={1d,3u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r181={1d,1u} r183={1d,1u} r184={1d,6u} r185={1d,2u} r186={1d,1u} r187={2d,2u} r188={2d,2u} r189={1d,1u} r190={1d,5u} r191={1d,2u} r192={1d,1u} r193={2d,2u} r194={2d,2u} r195={1d,1u} r197={1d,2u} r198={1d,1u} r199={2d,2u} r200={2d,2u} r201={1d,1u} r203={1d,2u} r204={1d,1u} r205={2d,2u} r206={2d,2u} r207={1d,1u} r209={1d,2u} r210={1d,1u} r211={2d,2u} r212={2d,2u} r213={1d,1u} r215={1d,2u} r217={1d,1u} r218={1d,1u} r219={1d,2u} r221={1d,1u} r222={1d,1u} r223={1d,2u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r232={1d,2u} r234={1d,1u} r235={1d} r236={1d,1u} r237={1d,1u} r238={1d,2u} r240={1d,1u} r241={1d} r242={1d,1u} r244={1d,2u} r246={1d,1u} r247={1d} r250={1d,1u} r251={1d,1u} r253={1d,1u} r255={2d,5u} r256={2d,3u} r257={2d,2u} 
;;    total ref usage 837{393d,440u,4e} in 222{218 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	 17 [flags] 70 146 147 148 149 150 151 152 153 154
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; live  gen 	 17 [flags] 70 146 147 148 149 150 151 152 153 154
;; live  kill	 17 [flags]
(note 21 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 21 5 2 (set (reg/v/f:DI 146 [ the_tiles ])
        (reg:DI 5 di [ the_tiles ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ the_tiles ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 147 [ num_tilings ])
        (reg:SI 4 si [ num_tilings ])) tiles.cpp:492 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ num_tilings ])
        (nil)))
(insn 6 5 7 2 (set (reg/v/f:DI 148 [ ctable ])
        (reg:DI 1 dx [ ctable ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 1 dx [ ctable ])
        (nil)))
(insn 7 6 8 2 (set (reg/v/f:DI 149 [ floats ])
        (reg:DI 2 cx [ floats ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ floats ])
        (nil)))
(insn 8 7 9 2 (set (reg/v:SI 150 [ num_floats ])
        (reg:SI 37 r8 [ num_floats ])) tiles.cpp:492 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 37 r8 [ num_floats ])
        (nil)))
(insn 9 8 10 2 (set (reg/v/f:DI 151 [ wrap_widths ])
        (reg:DI 38 r9 [ wrap_widths ])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 38 r9 [ wrap_widths ])
        (nil)))
(insn 10 9 11 2 (set (reg/v/f:DI 152 [ ints ])
        (mem/f/c:DI (reg/f:DI 16 argp) [0 ints+0 S8 A64])) tiles.cpp:492 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUIV (mem/f/c:DI (reg/f:DI 16 argp) [0 ints+0 S8 A64])
        (nil)))
(insn 11 10 12 2 (set (reg/v:SI 153 [ num_ints ])
        (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 num_ints+0 S4 A64])) tiles.cpp:492 89 {*movsi_internal}
     (expr_list:REG_EQUIV (mem/c:SI (plus:DI (reg/f:DI 16 argp)
                (const_int 8 [0x8])) [0 num_ints+0 S4 A64])
        (nil)))
(note 12 11 23 2 NOTE_INSN_FUNCTION_BEG)
(insn 23 12 24 2 (parallel [
            (set (reg:SI 154 [ D.26281 ])
                (plus:SI (reg/v:SI 150 [ num_floats ])
                    (reg/v:SI 153 [ num_ints ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:498 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 24 23 25 2 (parallel [
            (set (reg/v:SI 70 [ num_coordinates ])
                (plus:SI (reg:SI 154 [ D.26281 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:498 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 154 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 25 24 27 2 (var_location:SI num_coordinates (reg/v:SI 70 [ num_coordinates ])) tiles.cpp:498 -1
     (nil))
(debug_insn 27 25 28 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 28 27 29 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 153 [ num_ints ])
            (const_int 0 [0]))) tiles.cpp:500 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 29 28 55 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) tiles.cpp:500 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9762 [0x2622])
            (nil)))
 -> 37)
;;  succ:       4 [97.6%] 
;;              3 [2.4%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151 152 153
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151 152 153

;; basic block 3, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [2.4%]  (FALLTHRU)
;;              4 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 55 29 30 3 172 "" [0 uses])
(note 30 55 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 32 31 33 3 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 150 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:503 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 33 32 37 3 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 67)
;;  succ:       6 [95.2%] 
;;              5 [4.8%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151

;; basic block 4, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [97.6%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151 152 153
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150 152 153
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 156 157 158 159 160 161 255
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151 152 153
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 156 157 158 159 160 161 255
;; live  kill	 17 [flags]
(code_label 37 33 38 4 169 "" [1 uses])
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 4 (parallel [
            (set (reg/f:DI 255)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -176 [0xffffffffffffff50])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:500 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 40 39 41 4 (set (reg:DI 156 [ D.26282 ])
        (sign_extend:DI (reg/v:SI 150 [ num_floats ]))) tiles.cpp:500 149 {*extendsidi2_rex64}
     (nil))
(insn 41 40 42 4 (parallel [
            (set (reg:DI 157 [ D.26282 ])
                (ashift:DI (reg:DI 156 [ D.26282 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:500 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 156 [ D.26282 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 42 41 43 4 (parallel [
            (set (reg:DI 158 [ D.26287 ])
                (plus:DI (reg:DI 157 [ D.26282 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:500 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 157 [ D.26282 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 43 42 44 4 (parallel [
            (set (reg:DI 159 [ D.26289 ])
                (plus:DI (reg/f:DI 255)
                    (reg:DI 158 [ D.26287 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:500 274 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 255)
        (expr_list:REG_DEAD (reg:DI 158 [ D.26287 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 44 43 45 4 (set (reg:DI 160 [ D.26282 ])
        (sign_extend:DI (reg/v:SI 153 [ num_ints ]))) tiles.cpp:500 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 153 [ num_ints ])
        (nil)))
(insn 45 44 49 4 (parallel [
            (set (reg:DI 161 [ D.26282 ])
                (ashift:DI (reg:DI 160 [ D.26282 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:500 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 160 [ D.26282 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 49 45 50 4 (set (reg:DI 1 dx)
        (reg:DI 161 [ D.26282 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 161 [ D.26282 ])
        (nil)))
(insn 50 49 51 4 (set (reg:DI 4 si)
        (reg/v/f:DI 152 [ ints ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 152 [ ints ])
        (nil)))
(insn 51 50 52 4 (set (reg:DI 5 di)
        (reg:DI 159 [ D.26289 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 159 [ D.26289 ])
        (nil)))
(call_insn 52 51 59 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b82f20da500 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
                (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                    (nil))))))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151

;; basic block 5, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [25.0%]  (FALLTHRU)
;;              3 [4.8%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU)
;;              17 [33.3%] 
;;              19 [25.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u48(6){ }u49(7){ }u50(16){ }u51(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 59 52 60 5 171 "" [2 uses])
(note 60 59 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 5 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(insn 62 61 63 5 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 147 [ num_tilings ])
            (const_int 0 [0]))) tiles.cpp:510 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 63 62 67 5 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) tiles.cpp:510 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 240)
;;  succ:       21 [91.0%] 
;;              40 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151

;; basic block 6, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [95.2%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u54(6){ }u55(7){ }u56(16){ }u57(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 150
;; lr  def 	 17 [flags] 103 129 145 167 168 169 257
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 149 150 151
;; live  gen 	 103 129 145 167 168 169 257
;; live  kill	 17 [flags]
(code_label 67 63 68 6 170 "" [1 uses])
(note 68 67 69 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 71 6 (set (reg:SF 129 [ D.26283 ])
        (float:SF (reg/v:SI 147 [ num_tilings ]))) 240 {*floatsisf2_sse_interunit}
     (nil))
(insn 71 69 72 6 (parallel [
            (set (reg:SI 167 [ D.26280 ])
                (plus:SI (reg/v:SI 150 [ num_floats ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 72 71 73 6 (set (reg:DI 168 [ D.26282 ])
        (zero_extend:DI (reg:SI 167 [ D.26280 ]))) 139 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 167 [ D.26280 ])
        (nil)))
(insn 73 72 74 6 (parallel [
            (set (reg:DI 169 [ D.26282 ])
                (plus:DI (reg:DI 168 [ D.26282 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 168 [ D.26282 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 74 73 13 6 (parallel [
            (set (reg:DI 145 [ D.26282 ])
                (ashift:DI (reg:DI 169 [ D.26282 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 169 [ D.26282 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 13 74 369 6 (set (reg:DI 103 [ ivtmp.311 ])
        (const_int 0 [0])) tiles.cpp:503 87 {*movdi_internal_rex64}
     (nil))
(insn 369 13 90 6 (set (reg/f:DI 257)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))) 267 {*leadi}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 103 129 145 146 147 148 149 150 151 257
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 103 129 145 146 147 148 149 150 151 257

;; basic block 7, loop depth 1, count 0, freq 330, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU,DFS_BACK)
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 129 145 149 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 129 145 149 257
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 74 103 170 172
;; live  in  	 103
;; live  gen 	 17 [flags] 21 [xmm0] 74 103 170 172
;; live  kill	 17 [flags]
(code_label 90 369 75 7 176 "" [0 uses])
(note 75 90 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 77 7 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 77 76 78 7 (set (reg:SF 170 [ D.26283 ])
        (mult:SF (reg:SF 129 [ D.26283 ])
            (mem:SF (plus:DI (reg/v/f:DI 149 [ floats ])
                    (reg:DI 103 [ ivtmp.311 ])) [0 MEM[base: floats_29(D), index: ivtmp.311_79, offset: 0B]+0 S4 A32]))) tiles.cpp:504 777 {*fop_sf_comm_sse}
     (nil))
(insn 78 77 79 7 (set (reg:SF 21 xmm0)
        (reg:SF 170 [ D.26283 ])) tiles.cpp:504 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 170 [ D.26283 ])
        (nil)))
(call_insn/u 79 78 80 7 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("floorf") [flags 0x41]  <function_decl 0x2b82f0867a00 __builtin_floorf>) [0 __builtin_floorf S1 A8])
            (const_int 0 [0]))) tiles.cpp:504 663 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 80 79 82 7 (set (reg:SF 74 [ D.26283 ])
        (reg:SF 21 xmm0)) tiles.cpp:504 135 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0)
        (nil)))
(insn 82 80 83 7 (set (reg:SI 172)
        (fix:SI (reg:SF 74 [ D.26283 ]))) tiles.cpp:504 177 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 74 [ D.26283 ])
        (nil)))
(insn 83 82 85 7 (set (mem:SI (plus:DI (reg/f:DI 257)
                (reg:DI 103 [ ivtmp.311 ])) [0 MEM[symbol: qstate, index: ivtmp.311_79, offset: 0B]+0 S4 A32])
        (reg:SI 172)) tiles.cpp:504 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(debug_insn 85 83 86 7 (var_location:SI i (debug_expr:SI D#19)) -1
     (nil))
(insn 86 85 87 7 (parallel [
            (set (reg:DI 103 [ ivtmp.311 ])
                (plus:DI (reg:DI 103 [ ivtmp.311 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 87 86 88 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 103 [ ivtmp.311 ])
            (reg:DI 145 [ D.26282 ]))) tiles.cpp:503 8 {*cmpdi_1}
     (nil))
(jump_insn 88 87 89 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 93)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 93)
;;  succ:       8 [95.2%]  (FALLTHRU)
;;              9 [4.8%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 129 145 149 257
;; live  out 	 103

;; basic block 8, loop depth 1, count 0, freq 314, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [95.2%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u84(6){ }u85(7){ }u86(16){ }u87(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 129 145 149 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 103
;; live  gen 	
;; live  kill	
(note 89 88 93 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;  succ:       7 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 129 145 149 257
;; live  out 	 103

;; basic block 9, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [4.8%]  (LOOP_EXIT)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u88(6){ }u89(7){ }u90(16){ }u91(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 78 79 173 174 181 256
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 78 79 173 174 181 256
;; live  kill	 17 [flags]
(code_label 93 89 94 9 175 "" [1 uses])
(note 94 93 95 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 9 (set (reg:DI 173 [ D.26282 ])
        (sign_extend:DI (reg/v:SI 150 [ num_floats ]))) tiles.cpp:505 149 {*extendsidi2_rex64}
     (nil))
(insn 96 95 97 9 (parallel [
            (set (reg:DI 174 [ D.26282 ])
                (ashift:DI (reg:DI 173 [ D.26282 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:505 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 173 [ D.26282 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 97 96 100 9 (parallel [
            (set (reg/f:DI 256)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 100 97 101 9 (set (reg:DI 1 dx)
        (reg:DI 174 [ D.26282 ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 174 [ D.26282 ])
        (nil)))
(insn 101 100 102 9 (set (reg:SI 4 si)
        (const_int 0 [0])) 89 {*movsi_internal}
     (nil))
(insn 102 101 103 9 (set (reg:DI 5 di)
        (reg/f:DI 256)) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 256)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -336 [0xfffffffffffffeb0]))
            (nil))))
(call_insn 103 102 106 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memset") [flags 0x41]  <function_decl 0x2b82f20da600 memset>) [0 memset S1 A8])
            (const_int 0 [0]))) 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 106 103 107 9 (parallel [
            (set (reg:SI 79 [ bnd.268 ])
                (lshiftrt:SI (reg/v:SI 150 [ num_floats ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 545 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 107 106 108 9 (parallel [
            (set (reg:SI 78 [ ratio_mult_vf.269 ])
                (ashift:SI (reg:SI 79 [ bnd.268 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 108 107 109 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 78 [ ratio_mult_vf.269 ])
            (const_int 0 [0]))) 3 {*cmpsi_ccno_1}
     (nil))
(insn 109 108 110 9 (set (reg:QI 181 [ D.26288 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) 608 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 110 109 111 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 181 [ D.26288 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 181 [ D.26288 ])
        (nil)))
(jump_insn 111 110 360 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 357)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 357)
;;  succ:       18 [33.3%] 
;;              10 [66.7%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151

;; basic block 10, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [66.7%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u111(6){ }u112(7){ }u113(16){ }u114(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150
;; lr  def 	 17 [flags] 183
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151
;; live  gen 	 17 [flags] 183
;; live  kill	
(note 360 111 112 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 112 360 113 10 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 150 [ num_floats ])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(insn 113 112 114 10 (set (reg:QI 183 [ D.26288 ])
        (leu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) 608 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))
(insn 114 113 115 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 183 [ D.26288 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 183 [ D.26288 ])
        (nil)))
(jump_insn 115 114 116 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 357)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 357)
;;  succ:       11 [66.7%]  (FALLTHRU)
;;              18 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151

;; basic block 11, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [66.7%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u119(6){ }u120(7){ }u121(16){ }u122(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 79 147 151
;; lr  def 	 17 [flags] 184 185 186 187 188 189 190
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151
;; live  gen 	 17 [flags] 184 185 186 187 188 189 190
;; live  kill	
(note 116 115 117 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 119 11 (set (reg:V4SI 184)
        (vec_duplicate:V4SI (reg/v:SI 147 [ num_tilings ]))) 1643 {*vec_dupv4si}
     (nil))
(debug_insn 119 117 120 11 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 120 119 121 11 (set (subreg:V16QI (reg:V4SI 185 [ vect_var_.275 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (reg/v/f:DI 151 [ wrap_widths ]) [0 MEM[(int *)wrap_widths_39(D)]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 121 120 122 11 (set (subreg:V2DI (reg:V4SI 187) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 185 [ vect_var_.275 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 122 121 123 11 (set (reg:V2DI 189)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 185 [ vect_var_.275 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 185 [ vect_var_.275 ])
        (nil)))
(insn 123 122 124 11 (set (reg:V2DI 190)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 184) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (nil))
(insn 124 123 125 11 (set (subreg:V2DI (reg:V4SI 188) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 189) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 189)
        (nil)))
(insn 125 124 126 11 (set (reg:V4SI 187)
        (vec_select:V4SI (reg:V4SI 187)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 126 125 127 11 (set (reg:V4SI 188)
        (vec_select:V4SI (reg:V4SI 188)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 127 126 128 11 (set (reg:V4SI 186 [ vect_var_.276 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 187)
                (reg:V4SI 188))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 188)
        (expr_list:REG_DEAD (reg:V4SI 187)
            (nil))))
(insn 128 127 130 11 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -256 [0xffffffffffffff00])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings]+0 S16 A128])
        (reg:V4SI 186 [ vect_var_.276 ])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 186 [ vect_var_.276 ])
        (nil)))
(debug_insn 130 128 131 11 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 131 130 132 11 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 79 [ bnd.268 ])
            (const_int 1 [0x1]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 132 131 133 11 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       12 [66.7%]  (FALLTHRU)
;;              17 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190

;; basic block 12, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [66.7%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u140(6){ }u141(7){ }u142(16){ }u143(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 79 151 184 190
;; lr  def 	 17 [flags] 191 192 193 194 195
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; live  gen 	 17 [flags] 191 192 193 194 195
;; live  kill	
(note 133 132 134 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 134 133 135 12 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 135 134 136 12 (set (subreg:V16QI (reg:V4SI 191 [ vect_var_.275 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                        (const_int 16 [0x10])) [0 MEM[(int *)wrap_widths_39(D) + 16B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 136 135 137 12 (set (subreg:V2DI (reg:V4SI 193) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 191 [ vect_var_.275 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 137 136 139 12 (set (reg:V2DI 195)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 191 [ vect_var_.275 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 191 [ vect_var_.275 ])
        (nil)))
(insn 139 137 140 12 (set (subreg:V2DI (reg:V4SI 194) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 195) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 195)
        (nil)))
(insn 140 139 141 12 (set (reg:V4SI 193)
        (vec_select:V4SI (reg:V4SI 193)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 141 140 142 12 (set (reg:V4SI 194)
        (vec_select:V4SI (reg:V4SI 194)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 142 141 143 12 (set (reg:V4SI 192 [ vect_var_.276 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 193)
                (reg:V4SI 194))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 194)
        (expr_list:REG_DEAD (reg:V4SI 193)
            (nil))))
(insn 143 142 145 12 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -240 [0xffffffffffffff10])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 16B]+0 S16 A128])
        (reg:V4SI 192 [ vect_var_.276 ])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 192 [ vect_var_.276 ])
        (nil)))
(debug_insn 145 143 146 12 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 146 145 147 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 79 [ bnd.268 ])
            (const_int 2 [0x2]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 147 146 148 12 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       13 [66.7%]  (FALLTHRU)
;;              17 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190

;; basic block 13, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 [66.7%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u159(6){ }u160(7){ }u161(16){ }u162(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 79 151 184 190
;; lr  def 	 17 [flags] 197 198 199 200 201
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; live  gen 	 17 [flags] 197 198 199 200 201
;; live  kill	
(note 148 147 149 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 13 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 150 149 151 13 (set (subreg:V16QI (reg:V4SI 197 [ vect_var_.275 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                        (const_int 32 [0x20])) [0 MEM[(int *)wrap_widths_39(D) + 32B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 151 150 152 13 (set (subreg:V2DI (reg:V4SI 199) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 197 [ vect_var_.275 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 152 151 154 13 (set (reg:V2DI 201)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 197 [ vect_var_.275 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 197 [ vect_var_.275 ])
        (nil)))
(insn 154 152 155 13 (set (subreg:V2DI (reg:V4SI 200) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 201) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 201)
        (nil)))
(insn 155 154 156 13 (set (reg:V4SI 199)
        (vec_select:V4SI (reg:V4SI 199)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 156 155 157 13 (set (reg:V4SI 200)
        (vec_select:V4SI (reg:V4SI 200)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 157 156 158 13 (set (reg:V4SI 198 [ vect_var_.276 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 199)
                (reg:V4SI 200))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 200)
        (expr_list:REG_DEAD (reg:V4SI 199)
            (nil))))
(insn 158 157 160 13 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -224 [0xffffffffffffff20])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 32B]+0 S16 A128])
        (reg:V4SI 198 [ vect_var_.276 ])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 198 [ vect_var_.276 ])
        (nil)))
(debug_insn 160 158 161 13 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 161 160 162 13 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 79 [ bnd.268 ])
            (const_int 3 [0x3]))) 7 {*cmpsi_1}
     (nil))
(jump_insn 162 161 163 13 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       14 [66.7%]  (FALLTHRU)
;;              17 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190

;; basic block 14, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [66.7%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u178(6){ }u179(7){ }u180(16){ }u181(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 79 151 184 190
;; lr  def 	 17 [flags] 203 204 205 206 207
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 79 146 147 148 150 151 184 190
;; live  gen 	 17 [flags] 203 204 205 206 207
;; live  kill	
(note 163 162 164 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 14 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 165 164 166 14 (set (subreg:V16QI (reg:V4SI 203 [ vect_var_.275 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                        (const_int 48 [0x30])) [0 MEM[(int *)wrap_widths_39(D) + 48B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 166 165 167 14 (set (subreg:V2DI (reg:V4SI 205) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 203 [ vect_var_.275 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (nil))
(insn 167 166 169 14 (set (reg:V2DI 207)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 203 [ vect_var_.275 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 203 [ vect_var_.275 ])
        (nil)))
(insn 169 167 170 14 (set (subreg:V2DI (reg:V4SI 206) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 207) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 207)
        (nil)))
(insn 170 169 171 14 (set (reg:V4SI 205)
        (vec_select:V4SI (reg:V4SI 205)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 171 170 172 14 (set (reg:V4SI 206)
        (vec_select:V4SI (reg:V4SI 206)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 172 171 173 14 (set (reg:V4SI 204 [ vect_var_.276 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 205)
                (reg:V4SI 206))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 206)
        (expr_list:REG_DEAD (reg:V4SI 205)
            (nil))))
(insn 173 172 175 14 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -208 [0xffffffffffffff30])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 48B]+0 S16 A128])
        (reg:V4SI 204 [ vect_var_.276 ])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 204 [ vect_var_.276 ])
        (nil)))
(debug_insn 175 173 176 14 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
(insn 176 175 177 14 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 79 [ bnd.268 ])
            (const_int 4 [0x4]))) 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 79 [ bnd.268 ])
        (nil)))
(jump_insn 177 176 178 14 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil)))
 -> 206)
;;  succ:       15 [66.7%]  (FALLTHRU)
;;              17 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151 184 190
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151 184 190

;; basic block 15, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [66.7%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u197(6){ }u198(7){ }u199(16){ }u200(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151 184 190
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 184 190
;; lr  def 	 209 210 211 212 213
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151 184 190
;; live  gen 	 209 210 211 212 213
;; live  kill	
(note 178 177 179 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 180 15 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 180 179 181 15 (set (subreg:V16QI (reg:V4SI 209 [ vect_var_.275 ]) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                        (const_int 64 [0x40])) [0 MEM[(int *)wrap_widths_39(D) + 64B]+0 S16 A32])
            ] UNSPEC_LOADU)) tiles.cpp:506 1162 {sse2_loaddqu}
     (nil))
(insn 181 180 182 15 (set (subreg:V2DI (reg:V4SI 211) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 209 [ vect_var_.275 ])
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (reg:V4SI 184)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V4SI 184)
        (nil)))
(insn 182 181 184 15 (set (reg:V2DI 213)
        (lshiftrt:V2DI (subreg:V2DI (reg:V4SI 209 [ vect_var_.275 ]) 0)
            (const_int 32 [0x20]))) tiles.cpp:506 1522 {lshrv2di3}
     (expr_list:REG_DEAD (reg:V4SI 209 [ vect_var_.275 ])
        (nil)))
(insn 184 182 185 15 (set (subreg:V2DI (reg:V4SI 212) 0)
        (mult:V2DI (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 213) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ])))
            (zero_extend:V2DI (vec_select:V2SI (subreg:V4SI (reg:V2DI 190) 0)
                    (parallel [
                            (const_int 0 [0])
                            (const_int 2 [0x2])
                        ]))))) tiles.cpp:506 1500 {*vec_widen_umult_even_v4si}
     (expr_list:REG_DEAD (reg:V2DI 213)
        (expr_list:REG_DEAD (reg:V2DI 190)
            (nil))))
(insn 185 184 186 15 (set (reg:V4SI 211)
        (vec_select:V4SI (reg:V4SI 211)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 186 185 187 15 (set (reg:V4SI 212)
        (vec_select:V4SI (reg:V4SI 212)
            (parallel [
                    (const_int 0 [0])
                    (const_int 2 [0x2])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ]))) tiles.cpp:506 1631 {sse2_pshufd_1}
     (nil))
(insn 187 186 188 15 (set (reg:V4SI 210 [ vect_var_.276 ])
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 211)
                (reg:V4SI 212))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) tiles.cpp:506 1616 {vec_interleave_lowv4si}
     (expr_list:REG_DEAD (reg:V4SI 212)
        (expr_list:REG_DEAD (reg:V4SI 211)
            (nil))))
(insn 188 187 190 15 (set (mem/c:V4SI (plus:DI (reg/f:DI 20 frame)
                (const_int -192 [0xffffffffffffff40])) [0 MEM[(int[20] *)&wrap_widths_times_num_tilings + 64B]+0 S16 A128])
        (reg:V4SI 210 [ vect_var_.276 ])) tiles.cpp:506 1142 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 210 [ vect_var_.276 ])
        (nil)))
(debug_insn 190 188 234 15 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151

;; basic block 16, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [75.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u214(6){ }u215(7){ }u216(16){ }u217(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 70 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 147 151
;; lr  def 	 17 [flags] 215 217 218
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 70 146 147 148 150 151
;; live  gen 	 215 217 218
;; live  kill	 17 [flags]
(code_label 234 190 193 16 180 "" [1 uses])
(note 193 234 194 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 194 193 195 16 (var_location:SI i (debug_expr:SI D#21)) -1
     (nil))
(insn 195 194 197 16 (set (reg:DI 215 [ i ])
        (sign_extend:DI (reg/v:SI 65 [ i ]))) tiles.cpp:506 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 65 [ i ])
        (nil)))
(insn 197 195 198 16 (set (reg:SI 218 [ *_149 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 215 [ i ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 151 [ wrap_widths ])) [0 *_149+0 S4 A32])) tiles.cpp:506 89 {*movsi_internal}
     (nil))
(insn 198 197 199 16 (parallel [
            (set (reg:SI 217 [ D.26281 ])
                (mult:SI (reg:SI 218 [ *_149 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:506 344 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 218 [ *_149 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 199 198 200 16 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 215 [ i ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 217 [ D.26281 ])) tiles.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 217 [ D.26281 ])
        (expr_list:REG_DEAD (reg:DI 215 [ i ])
            (nil))))
(debug_insn 200 199 202 16 (var_location:SI D#20 (plus:SI (debug_expr:SI D#21)
        (const_int 1 [0x1]))) tiles.cpp:503 -1
     (nil))
(debug_insn 202 200 206 16 (var_location:SI i (debug_expr:SI D#20)) -1
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151

;; basic block 17, loop depth 0, count 0, freq 10, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              11 [33.3%] 
;;              12 [33.3%] 
;;              13 [33.3%] 
;;              14 [33.3%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u227(6){ }u228(7){ }u229(16){ }u230(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78 150
;; lr  def 	 17 [flags] 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 78 146 147 148 150 151
;; live  gen 	 17 [flags] 113
;; live  kill	
(code_label 206 202 207 17 178 "" [4 uses])
(note 207 206 208 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 208 207 209 17 (set (reg/v:SI 113 [ i ])
        (reg:SI 78 [ ratio_mult_vf.269 ])) 89 {*movsi_internal}
     (nil))
(insn 209 208 210 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 113 [ i ])
            (reg/v:SI 150 [ num_floats ]))) 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 78 [ ratio_mult_vf.269 ])
        (nil)))
(jump_insn 210 209 357 17 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3334 [0xd06])
            (nil)))
 -> 59)
;;  succ:       19 [66.7%]  (FALLTHRU)
;;              5 [33.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 113 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 113 146 147 148 150 151

;; basic block 18, loop depth 0, count 0, freq 5, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [33.3%] 
;;              9 [33.3%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u235(6){ }u236(7){ }u237(16){ }u238(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; live  gen 	 113
;; live  kill	
(code_label 357 210 356 18 192 "" [2 uses])
(note 356 357 14 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 14 356 211 18 (set (reg/v:SI 113 [ i ])
        (const_int 0 [0])) tiles.cpp:505 89 {*movsi_internal}
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 113 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 113 146 147 148 150 151

;; basic block 19, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 [100.0%]  (FALLTHRU)
;;              17 [66.7%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u239(6){ }u240(7){ }u241(16){ }u242(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 113 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 113 147 150 151
;; lr  def 	 17 [flags] 80 219 221 222
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 113 146 147 148 150 151
;; live  gen 	 17 [flags] 80 219 221 222
;; live  kill	 17 [flags]
(code_label 211 14 212 19 177 "" [0 uses])
(note 212 211 213 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 213 212 214 19 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
(insn 214 213 216 19 (set (reg:DI 219 [ i ])
        (sign_extend:DI (reg/v:SI 113 [ i ]))) tiles.cpp:506 149 {*extendsidi2_rex64}
     (nil))
(insn 216 214 217 19 (set (reg:SI 222 [ *_107 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 219 [ i ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 151 [ wrap_widths ])) [0 *_107+0 S4 A32])) tiles.cpp:506 89 {*movsi_internal}
     (nil))
(insn 217 216 218 19 (parallel [
            (set (reg:SI 221 [ D.26281 ])
                (mult:SI (reg:SI 222 [ *_107 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:506 344 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 222 [ *_107 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 218 217 219 19 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 219 [ i ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 221 [ D.26281 ])) tiles.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 221 [ D.26281 ])
        (expr_list:REG_DEAD (reg:DI 219 [ i ])
            (nil))))
(insn 219 218 221 19 (parallel [
            (set (reg/v:SI 80 [ i ])
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:503 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 221 219 222 19 (var_location:SI i (reg/v:SI 80 [ i ])) -1
     (nil))
(insn 222 221 223 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 150 [ num_floats ])
            (reg/v:SI 80 [ i ]))) tiles.cpp:503 7 {*cmpsi_1}
     (nil))
(jump_insn 223 222 224 19 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil)))
 -> 59)
;;  succ:       20 [75.0%]  (FALLTHRU)
;;              5 [25.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 80 113 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 80 113 146 147 148 150 151

;; basic block 20, loop depth 0, count 0, freq 12, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [75.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u258(6){ }u259(7){ }u260(16){ }u261(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 80 113 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 113 147 150 151
;; lr  def 	 17 [flags] 65 223 225 226
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 80 113 146 147 148 150 151
;; live  gen 	 17 [flags] 65 223 225 226
;; live  kill	 17 [flags]
(note 224 223 225 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 20 (var_location:SI i (reg/v:SI 80 [ i ])) -1
     (nil))
(insn 226 225 228 20 (set (reg:DI 223 [ i ])
        (sign_extend:DI (reg/v:SI 80 [ i ]))) tiles.cpp:506 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 80 [ i ])
        (nil)))
(insn 228 226 229 20 (set (reg:SI 226 [ *_33 ])
        (mem:SI (plus:DI (mult:DI (reg:DI 223 [ i ])
                    (const_int 4 [0x4]))
                (reg/v/f:DI 151 [ wrap_widths ])) [0 *_33+0 S4 A32])) tiles.cpp:506 89 {*movsi_internal}
     (nil))
(insn 229 228 230 20 (parallel [
            (set (reg:SI 225 [ D.26281 ])
                (mult:SI (reg:SI 226 [ *_33 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:506 344 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 226 [ *_33 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 230 229 361 20 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 223 [ i ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -256 [0xffffffffffffff00])) [0 wrap_widths_times_num_tilings S4 A32])
        (reg:SI 225 [ D.26281 ])) tiles.cpp:506 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 225 [ D.26281 ])
        (expr_list:REG_DEAD (reg:DI 223 [ i ])
            (nil))))
(debug_insn 361 230 231 20 (var_location:SI D#21 (plus:SI (reg/v:SI 113 [ i ])
        (const_int 2 [0x2]))) -1
     (nil))
(insn 231 361 233 20 (parallel [
            (set (reg/v:SI 65 [ i ])
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:503 273 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:SI 113 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 233 231 235 20 (var_location:SI i (debug_expr:SI D#21)) -1
     (nil))
(insn 235 233 236 20 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 65 [ i ])
            (reg/v:SI 150 [ num_floats ]))) tiles.cpp:503 7 {*cmpsi_1}
     (nil))
(jump_insn 236 235 240 20 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) tiles.cpp:503 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 7500 [0x1d4c])
            (nil)))
 -> 234)
;;  succ:       16 [75.0%] 
;;              5 [25.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 70 146 147 148 150 151
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 70 146 147 148 150 151

;; basic block 21, loop depth 0, count 0, freq 15, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [91.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u277(6){ }u278(7){ }u279(16){ }u280(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 146 150
;; lr  def 	 17 [flags] 93 106 143 227 228 229 255
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 146 147 148 150 151
;; live  gen 	 93 106 143 227 228 229 255
;; live  kill	 17 [flags]
(code_label 240 236 241 21 173 "" [1 uses])
(note 241 240 242 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 242 241 243 21 (set (reg:DI 93 [ ivtmp.305 ])
        (reg/v/f:DI 146 [ the_tiles ])) 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 146 [ the_tiles ])
        (nil)))
(insn 243 242 244 21 (parallel [
            (set (reg:SI 227 [ D.26280 ])
                (plus:SI (reg/v:SI 150 [ num_floats ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 244 243 245 21 (set (reg:DI 228 [ D.26282 ])
        (zero_extend:DI (reg:SI 227 [ D.26280 ]))) 139 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 227 [ D.26280 ])
        (nil)))
(insn 245 244 246 21 (parallel [
            (set (reg:DI 229 [ D.26282 ])
                (plus:DI (reg:DI 228 [ D.26282 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 228 [ D.26282 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 246 245 20 21 (parallel [
            (set (reg:DI 143 [ D.26282 ])
                (ashift:DI (reg:DI 229 [ D.26282 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 513 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 229 [ D.26282 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 20 246 370 21 (set (reg/v:SI 106 [ j ])
        (const_int 0 [0])) tiles.cpp:510 89 {*movsi_internal}
     (nil))
(insn 370 20 296 21 (set (reg/f:DI 255)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))) 267 {*leadi}
     (nil))
;;  succ:       38 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255

;; basic block 22, loop depth 2, count 0, freq 3174, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 [95.2%] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u286(6){ }u287(7){ }u288(16){ }u289(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 62 71 93 106 256 257
;; live  gen 	
;; live  kill	
(code_label 296 370 249 22 186 "" [1 uses])
(note 249 296 346 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;  succ:       23 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 93 106 256 257

;; basic block 23, loop depth 2, count 0, freq 3333, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 [100.0%]  (FALLTHRU,DFS_BACK)
;;              39 [100.0%]  (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u290(6){ }u291(7){ }u292(16){ }u293(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 256 257
;; lr  def 	 17 [flags] 82 83
;; live  in  	 62 71 93 106 256 257
;; live  gen 	 17 [flags] 82 83
;; live  kill	
(code_label 346 249 250 23 191 "" [0 uses])
(note 250 346 251 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 251 250 253 23 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 253 251 255 23 (set (reg:SI 82 [ D.26281 ])
        (mem:SI (plus:DI (reg/f:DI 257)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: qstate, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:516 89 {*movsi_internal}
     (nil))
(insn 255 253 256 23 (set (reg:SI 83 [ D.26281 ])
        (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) tiles.cpp:516 89 {*movsi_internal}
     (nil))
(insn 256 255 257 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 82 [ D.26281 ])
            (reg:SI 83 [ D.26281 ]))) tiles.cpp:516 7 {*cmpsi_1}
     (nil))
(jump_insn 257 256 258 23 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 264)
            (pc))) tiles.cpp:516 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 264)
;;  succ:       24 [50.0%]  (FALLTHRU)
;;              25 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 82 83 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 82 83 93 106 256 257

;; basic block 24, loop depth 2, count 0, freq 1667, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [50.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u303(6){ }u304(7){ }u305(16){ }u306(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 82 83 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 83 147
;; lr  def 	 17 [flags] 92 232 234 235
;; live  in  	 62 71 82 83 93 106 256 257
;; live  gen 	 92 232 234 235
;; live  kill	 17 [flags]
(note 258 257 259 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 259 258 260 24 (parallel [
            (set (reg:SI 232 [ D.26281 ])
                (minus:SI (reg:SI 82 [ D.26281 ])
                    (reg:SI 83 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 309 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 260 259 261 24 (parallel [
            (set (reg:SI 235)
                (div:SI (reg:SI 232 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (set (reg:SI 234 [ D.26281 ])
                (mod:SI (reg:SI 232 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 232 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:SI 235)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 261 260 264 24 (parallel [
            (set (reg:SI 92 [ D.26281 ])
                (minus:SI (reg:SI 82 [ D.26281 ])
                    (reg:SI 234 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:517 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 234 [ D.26281 ])
        (expr_list:REG_DEAD (reg:SI 82 [ D.26281 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 256 257

;; basic block 25, loop depth 2, count 0, freq 1667, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [50.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u315(6){ }u316(7){ }u317(16){ }u318(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 82 83 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 83 147
;; lr  def 	 17 [flags] 92 236 237 238 240 241 242
;; live  in  	 62 71 82 83 93 106 256 257
;; live  gen 	 92 236 237 238 240 241 242
;; live  kill	 17 [flags]
(code_label 264 261 265 25 182 "" [1 uses])
(note 265 264 266 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 266 265 267 25 (parallel [
            (set (reg:SI 236 [ D.26281 ])
                (plus:SI (reg:SI 82 [ D.26281 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 267 266 268 25 (parallel [
            (set (reg:SI 237 [ D.26281 ])
                (minus:SI (reg:SI 83 [ D.26281 ])
                    (reg:SI 82 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 82 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 268 267 269 25 (parallel [
            (set (reg:SI 238 [ D.26281 ])
                (plus:SI (reg:SI 237 [ D.26281 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 237 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 269 268 270 25 (parallel [
            (set (reg:SI 241)
                (div:SI (reg:SI 238 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (set (reg:SI 240 [ D.26281 ])
                (mod:SI (reg:SI 238 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 238 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:SI 241)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 270 269 271 25 (parallel [
            (set (reg:SI 242 [ D.26281 ])
                (plus:SI (reg:SI 236 [ D.26281 ])
                    (reg:SI 240 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 240 [ D.26281 ])
        (expr_list:REG_DEAD (reg:SI 236 [ D.26281 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 271 270 272 25 (parallel [
            (set (reg:SI 92 [ D.26281 ])
                (minus:SI (reg:SI 242 [ D.26281 ])
                    (reg/v:SI 147 [ num_tilings ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:519 309 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 242 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;  succ:       26 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 256 257

;; basic block 26, loop depth 2, count 0, freq 3333, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [100.0%]  (FALLTHRU)
;;              25 [100.0%]  (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u331(6){ }u332(7){ }u333(16){ }u334(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 92 151 255
;; lr  def 	 17 [flags]
;; live  in  	 62 71 83 92 93 106 256 257
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 272 271 273 26 183 "" [0 uses])
(note 273 272 275 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 275 273 276 26 (set (mem:SI (plus:DI (reg/f:DI 255)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 92 [ D.26281 ])) 89 {*movsi_internal}
     (nil))
(insn 276 275 277 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/v/f:DI 151 [ wrap_widths ])
                    (reg:DI 71 [ ivtmp.291 ])) [0 MEM[base: wrap_widths_39(D), index: ivtmp.291_105, offset: 0B]+0 S4 A32])
            (const_int 0 [0]))) tiles.cpp:521 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 277 276 278 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 284)
            (pc))) tiles.cpp:521 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil)))
 -> 284)
;;  succ:       27 [50.0%]  (FALLTHRU)
;;              28 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 256 257

;; basic block 27, loop depth 2, count 0, freq 1667, maybe hot
;;  prev block 26, next block 28, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [50.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u342(6){ }u343(7){ }u344(16){ }u345(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 92 255
;; lr  def 	 17 [flags] 92 244 246 247
;; live  in  	 62 71 83 92 93 106 256 257
;; live  gen 	 92 244 246 247
;; live  kill	 17 [flags]
(note 278 277 279 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 279 278 280 27 (parallel [
            (set (reg/f:DI 244)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:521 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 280 279 281 27 (parallel [
            (set (reg:SI 247)
                (div:SI (reg:SI 92 [ D.26281 ])
                    (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                            (reg/f:DI 244)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
            (set (reg:SI 246)
                (mod:SI (reg:SI 92 [ D.26281 ])
                    (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                            (reg/f:DI 244)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:521 366 {*divmodsi4}
     (expr_list:REG_DEAD (reg/f:DI 244)
        (expr_list:REG_DEAD (reg:SI 92 [ D.26281 ])
            (expr_list:REG_UNUSED (reg:SI 247)
                (expr_list:REG_UNUSED (reg:CC 17 flags)
                    (nil))))))
(insn 281 280 283 27 (set (reg:SI 92 [ D.26281 ])
        (reg:SI 246)) tiles.cpp:521 89 {*movsi_internal}
     (nil))
(insn 283 281 284 27 (set (mem:SI (plus:DI (reg/f:DI 255)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 92 [ D.26281 ])) tiles.cpp:521 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))
;;  succ:       28 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 256 257

;; basic block 28, loop depth 2, count 0, freq 3333, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [50.0%] 
;;              27 [100.0%]  (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u359(6){ }u360(7){ }u361(16){ }u362(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 17 [flags]
;; live  in  	 62 71 83 92 93 106 256 257
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 284 283 285 28 184 "" [1 uses])
(note 285 284 286 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 286 285 287 28 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 92 [ D.26281 ])
            (const_int 0 [0]))) tiles.cpp:523 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 287 286 313 28 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) tiles.cpp:523 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 302)
;;  succ:       31 [91.0%] 
;;              29 [9.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 256 257

;; basic block 29, loop depth 2, count 0, freq 3333, maybe hot
;; Invalid sum of incoming frequencies 1119, should be 3333
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 [100.0%]  (FALLTHRU)
;;              28 [9.0%]  (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u365(6){ }u366(7){ }u367(16){ }u368(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 71 83 143 256
;; lr  def 	 17 [flags] 62 71 250
;; live  in  	 62 71 83 93 106 256 257
;; live  gen 	 17 [flags] 62 71 250
;; live  kill	 17 [flags]
(code_label 313 287 288 29 189 "" [0 uses])
(note 288 313 290 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 290 288 291 29 (parallel [
            (set (reg:SI 250)
                (plus:SI (reg:SI 83 [ D.26281 ])
                    (reg:SI 62 [ ivtmp.295 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:527 273 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 83 [ D.26281 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 291 290 293 29 (set (mem:SI (plus:DI (reg/f:DI 256)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: base, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 250)) tiles.cpp:527 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 250)
        (nil)))
(debug_insn 293 291 294 29 (var_location:SI i (debug_expr:SI D#18)) -1
     (nil))
(insn 294 293 295 29 (parallel [
            (set (reg:DI 71 [ ivtmp.291 ])
                (plus:DI (reg:DI 71 [ ivtmp.291 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 295 294 297 29 (parallel [
            (set (reg:SI 62 [ ivtmp.295 ])
                (plus:SI (reg:SI 62 [ ivtmp.295 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 297 295 298 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 71 [ ivtmp.291 ])
            (reg:DI 143 [ D.26282 ]))) tiles.cpp:513 8 {*cmpdi_1}
     (nil))
(jump_insn 298 297 301 29 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) tiles.cpp:513 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9524 [0x2534])
            (nil)))
 -> 296)
;;  succ:       22 [95.2%] 
;;              30 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 93 106 256 257

;; basic block 30, loop depth 1, count 0, freq 159, maybe hot
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 [4.8%]  (FALLTHRU,LOOP_EXIT)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u380(6){ }u381(7){ }u382(16){ }u383(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150
;; lr  def 	 110
;; live  in  	 93 106
;; live  gen 	 110
;; live  kill	
(note 301 298 18 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 18 301 302 30 (set (reg/v:SI 110 [ num_floats ])
        (reg/v:SI 150 [ num_floats ])) 89 {*movsi_internal}
     (nil))
;;  succ:       36 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 110 143 147 148 150 151 255
;; live  out 	 93 106 110

;; basic block 31, loop depth 2, count 0, freq 819, maybe hot
;; Invalid sum of incoming frequencies 3033, should be 819
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 [91.0%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u385(6){ }u386(7){ }u387(16){ }u388(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71
;; lr  def 	 17 [flags] 127 251
;; live  in  	 62 71 83 92 93 106 256 257
;; live  gen 	 127 251
;; live  kill	 17 [flags]
(code_label 302 18 303 31 185 "" [1 uses])
(note 303 302 304 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 304 303 305 31 (parallel [
            (set (reg/f:DI 251)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -256 [0xffffffffffffff00])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 305 304 318 31 (set (reg:SI 127 [ D.26281 ])
        (mem:SI (plus:DI (reg:DI 71 [ ivtmp.291 ])
                (reg/f:DI 251)) [0 MEM[symbol: wrap_widths_times_num_tilings, index: ivtmp.291_105, offset: 0B]+0 S4 A32])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 251)
        (nil)))
;;  succ:       32 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 127 256 257

;; basic block 32, loop depth 3, count 0, freq 9100, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       34 [100.0%]  (FALLTHRU,DFS_BACK)
;;              31 [100.0%]  (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u392(6){ }u393(7){ }u394(16){ }u395(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 127
;; lr  def 	 17 [flags] 92
;; live  in  	 62 71 83 92 93 106 127 256 257
;; live  gen 	 17 [flags] 92
;; live  kill	 17 [flags]
(code_label 318 305 306 32 190 "" [0 uses])
(note 306 318 307 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 307 306 308 32 (parallel [
            (set (reg:SI 92 [ D.26281 ])
                (plus:SI (reg:SI 92 [ D.26281 ])
                    (reg:SI 127 [ D.26281 ])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:524 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 308 307 309 32 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 92 [ D.26281 ])
            (const_int 0 [0]))) tiles.cpp:523 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 309 308 310 32 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 316)
            (pc))) tiles.cpp:523 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 316)
;;  succ:       34 [91.0%] 
;;              33 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 127 256 257

;; basic block 33, loop depth 2, count 0, freq 819, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u400(6){ }u401(7){ }u402(16){ }u403(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 92 255
;; lr  def 	
;; live  in  	 62 71 83 92 93 106 256 257
;; live  gen 	
;; live  kill	
(note 310 309 312 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 312 310 316 33 (set (mem:SI (plus:DI (reg/f:DI 255)
                (reg:DI 71 [ ivtmp.291 ])) [0 MEM[symbol: coordinates, index: ivtmp.291_105, offset: 0B]+0 S4 A32])
        (reg:SI 92 [ D.26281 ])) 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 92 [ D.26281 ])
        (nil)))
;;  succ:       29 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 93 106 256 257

;; basic block 34, loop depth 3, count 0, freq 8281, maybe hot
;;  prev block 33, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 [91.0%] 
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u409(6){ }u410(7){ }u411(16){ }u412(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 62 71 83 92 93 106 127 256 257
;; live  gen 	
;; live  kill	
(code_label 316 312 317 34 188 "" [1 uses])
(note 317 316 359 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;;  succ:       32 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 83 92 93 106 127 143 147 148 150 151 255 256 257
;; live  out 	 62 71 83 92 93 106 127 256 257

;; basic block 35, loop depth 1, count 0, freq 8, maybe hot
;;  prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [4.8%] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u413(6){ }u414(7){ }u415(16){ }u416(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 110
;; live  in  	 93 106
;; live  gen 	 110
;; live  kill	
(code_label 359 317 358 35 193 "" [1 uses])
(note 358 359 19 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 19 358 321 35 (set (reg/v:SI 110 [ num_floats ])
        (const_int 0 [0])) tiles.cpp:513 89 {*movsi_internal}
     (nil))
;;  succ:       36 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 110 143 147 148 150 151 255
;; live  out 	 93 106 110

;; basic block 36, loop depth 1, count 0, freq 167, maybe hot
;;  prev block 35, next block 37, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       35 [100.0%]  (FALLTHRU)
;;              30 [100.0%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u417(6){ }u418(7){ }u419(16){ }u420(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 110 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 110 147 148 255
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 93 105 106 253
;; live  in  	 93 106 110
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 93 105 106 253
;; live  kill	 17 [flags]
(code_label 321 19 322 36 187 "" [0 uses])
(note 322 321 323 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 323 322 324 36 (set (reg:DI 253 [ num_floats ])
        (sign_extend:DI (reg/v:SI 110 [ num_floats ]))) tiles.cpp:530 149 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 110 [ num_floats ])
        (nil)))
(insn 324 323 326 36 (set (mem/j:SI (plus:DI (plus:DI (mult:DI (reg:DI 253 [ num_floats ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -176 [0xffffffffffffff50])) [0 coordinates S4 A32])
        (reg/v:SI 106 [ j ])) tiles.cpp:530 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 253 [ num_floats ])
        (nil)))
(insn 326 324 327 36 (set (reg:DI 1 dx)
        (reg/v/f:DI 148 [ ctable ])) tiles.cpp:532 87 {*movdi_internal_rex64}
     (nil))
(insn 327 326 328 36 (set (reg:SI 4 si)
        (reg/v:SI 70 [ num_coordinates ])) tiles.cpp:532 89 {*movsi_internal}
     (nil))
(insn 328 327 329 36 (set (reg:DI 5 di)
        (reg/f:DI 255)) tiles.cpp:532 87 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -176 [0xffffffffffffff50]))
        (nil)))
(call_insn 329 328 330 36 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z4hashPiiP15collision_table") [flags 0x1]  <function_decl 0x2b82f1f16800 hash>) [0 hash S1 A8])
            (const_int 0 [0]))) tiles.cpp:532 663 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_BR_PRED (use (reg:SI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
(insn 330 329 331 36 (set (reg:SI 105 [ D.26281 ])
        (reg:SI 0 ax)) tiles.cpp:532 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 331 330 332 36 (set (mem:SI (reg:DI 93 [ ivtmp.305 ]) [0 MEM[base: _77, offset: 0B]+0 S4 A32])
        (reg:SI 105 [ D.26281 ])) tiles.cpp:532 89 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 105 [ D.26281 ])
        (nil)))
(insn 332 331 334 36 (parallel [
            (set (reg/v:SI 106 [ j ])
                (plus:SI (reg/v:SI 106 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tiles.cpp:510 273 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 334 332 335 36 (var_location:SI j (reg/v:SI 106 [ j ])) -1
     (nil))
(insn 335 334 336 36 (parallel [
            (set (reg:DI 93 [ ivtmp.305 ])
                (plus:DI (reg:DI 93 [ ivtmp.305 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 274 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 336 335 337 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 106 [ j ])
            (reg/v:SI 147 [ num_tilings ]))) tiles.cpp:510 7 {*cmpsi_1}
     (nil))
(jump_insn 337 336 338 36 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 351)
            (pc))) tiles.cpp:510 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 351)
;;  succ:       37 [91.0%]  (FALLTHRU)
;;              40 [9.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; live  out 	 93 106

;; basic block 37, loop depth 1, count 0, freq 152, maybe hot
;;  prev block 36, next block 38, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [91.0%]  (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u443(6){ }u444(7){ }u445(16){ }u446(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 93 106
;; live  gen 	
;; live  kill	
(note 338 337 339 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
;;  succ:       38 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; live  out 	 93 106

;; basic block 38, loop depth 1, count 0, freq 167, maybe hot
;;  prev block 37, next block 39, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       37 [100.0%]  (FALLTHRU,DFS_BACK)
;;              21 [100.0%]  (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u447(6){ }u448(7){ }u449(16){ }u450(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150
;; lr  def 	 17 [flags]
;; live  in  	 93 106
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 339 338 340 38 181 "" [0 uses])
(note 340 339 341 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 341 340 342 38 (var_location:SI j (reg/v:SI 106 [ j ])) -1
     (nil))
(debug_insn 342 341 343 38 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 343 342 344 38 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 150 [ num_floats ])
            (const_int 0 [0]))) tiles.cpp:513 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 344 343 345 38 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) tiles.cpp:513 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 476 [0x1dc])
            (nil)))
 -> 359)
;;  succ:       39 [95.2%]  (FALLTHRU)
;;              35 [4.8%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; live  out 	 93 106

;; basic block 39, loop depth 1, count 0, freq 159, maybe hot
;;  prev block 38, next block 40, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [95.2%]  (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u454(6){ }u455(7){ }u456(16){ }u457(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 93 106 143 147 148 150 151 255
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 62 71 256 257
;; live  in  	 93 106
;; live  gen 	 62 71 256 257
;; live  kill	
(note 345 344 15 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 15 345 16 39 (set (reg:SI 62 [ ivtmp.295 ])
        (const_int 1 [0x1])) tiles.cpp:513 89 {*movsi_internal}
     (nil))
(insn 16 15 371 39 (set (reg:DI 71 [ ivtmp.291 ])
        (const_int 0 [0])) tiles.cpp:513 87 {*movdi_internal_rex64}
     (nil))
(insn 371 16 372 39 (set (reg/f:DI 257)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -416 [0xfffffffffffffe60]))) 267 {*leadi}
     (nil))
(insn 372 371 351 39 (set (reg/f:DI 256)
        (plus:DI (reg/f:DI 20 frame)
            (const_int -336 [0xfffffffffffffeb0]))) 267 {*leadi}
     (nil))
;;  succ:       23 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 70 71 93 106 143 147 148 150 151 255 256 257
;; live  out 	 62 71 93 106 256 257

;; basic block 40, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 39, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [9.0%]  (LOOP_EXIT)
;;              5 [9.0%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u458(6){ }u459(7){ }u460(16){ }u461(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 351 372 352 40 168 "" [1 uses])
(note 352 351 0 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function (static initializers for tiles.cpp) (_GLOBAL__sub_I_tiles.cpp, funcdef_no=1103, decl_uid=25455, cgraph_uid=347) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns


(static initializers for tiles.cpp)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={3d} r1={4d,1u} r2={3d} r4={4d,1u} r5={5d,2u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} 
;;    total ref usage 126{112d,14u,0e} in 9{7 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 59
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (var_location:SI __priority (const_int 65535 [0xffff])) -1
     (nil))
(debug_insn 6 5 7 2 (var_location:SI __initialize_p (const_int 1 [0x1])) -1
     (nil))
(insn 7 6 8 2 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 0x2b82f1da6390 __ioinit>)) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (nil))
(call_insn 8 7 9 2 (call (mem:QI (symbol_ref:DI ("_ZNSt8ios_base4InitC1Ev") [flags 0x41]  <function_decl 0x2b82f1903200 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) /usr/include/c++/4.8/iostream:74 656 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (nil)))
(insn 9 8 10 2 (set (reg:DI 1 dx)
        (symbol_ref:DI ("__dso_handle") [flags 0x42]  <var_decl 0x2b82f1f9dab0 __dso_handle>)) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (nil))
(insn 10 9 11 2 (set (reg:DI 4 si)
        (symbol_ref:DI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 0x2b82f1da6390 __ioinit>)) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (nil))
(insn 11 10 12 2 (set (reg:DI 59)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("_ZNSt8ios_base4InitD1Ev") [flags 0x41]  <function_decl 0x2b82f1903400 __comp_dtor >)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (nil))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg:DI 59)) /usr/include/c++/4.8/iostream:74 87 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 59)
        (expr_list:REG_EQUAL (symbol_ref:DI ("_ZNSt8ios_base4InitD1Ev") [flags 0x41]  <function_decl 0x2b82f1903400 __comp_dtor >)
            (nil))))
(call_insn/j 13 12 0 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__cxa_atexit") [flags 0x41]  <function_decl 0x2b82f1f74f00 __cxa_atexit>) [0 __cxa_atexit S1 A8])
            (const_int 0 [0]))) /usr/include/c++/4.8/iostream:74 665 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 5 di))
        (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 4 si))
            (expr_list:REG_FRAME_RELATED_EXPR (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

