Timing Analyzer report for quartus_compile
Thu Feb 29 17:17:26 2024
Quartus Prime Version 21.1.0 Build 169 03/24/2021 Patches 0.36 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary 1 Slow vid1 100C Model
 15. Metastability Summary 1 Slow vid1 0C Model
 16. Metastability Summary Slow 900mV 100C Model
 17. Metastability Summary Slow 900mV 0C Model
 18. Metastability Summary Fast 900mV 100C Model
 19. Metastability Summary Fast 900mV 0C Model
 20. Board Trace Model Assignments
 21. Input Transition Times
 22. Signal Integrity Metrics (Slow 900mv 100c Model)
 23. Setup Transfers
 24. Hold Transfers
 25. Recovery Transfers
 26. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           27. Command Info
           28. Summary of Paths
           29. Path #1: Setup slack is -0.468 (VIOLATED)
           30. Path #2: Setup slack is -0.462 (VIOLATED)
           31. Path #3: Setup slack is -0.461 (VIOLATED)
           32. Path #4: Setup slack is -0.460 (VIOLATED)
           33. Path #5: Setup slack is -0.459 (VIOLATED)
           34. Path #6: Setup slack is -0.458 (VIOLATED)
           35. Path #7: Setup slack is -0.457 (VIOLATED)
           36. Path #8: Setup slack is -0.454 (VIOLATED)
           37. Path #9: Setup slack is -0.452 (VIOLATED)
           38. Path #10: Setup slack is -0.452 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           39. Command Info
           40. Summary of Paths
           41. Path #1: Hold slack is 0.001 
           42. Path #2: Hold slack is 0.003 
           43. Path #3: Hold slack is 0.003 
           44. Path #4: Hold slack is 0.006 
           45. Path #5: Hold slack is 0.007 
           46. Path #6: Hold slack is 0.014 
           47. Path #7: Hold slack is 0.014 
           48. Path #8: Hold slack is 0.017 
           49. Path #9: Hold slack is 0.017 
           50. Path #10: Hold slack is 0.019 
---- Recovery Reports ----
     ---- clock Reports ----
           51. Command Info
           52. Summary of Paths
           53. Path #1: Recovery slack is -0.211 (VIOLATED)
           54. Path #2: Recovery slack is -0.211 (VIOLATED)
           55. Path #3: Recovery slack is -0.211 (VIOLATED)
           56. Path #4: Recovery slack is -0.211 (VIOLATED)
           57. Path #5: Recovery slack is -0.211 (VIOLATED)
           58. Path #6: Recovery slack is -0.211 (VIOLATED)
           59. Path #7: Recovery slack is -0.202 (VIOLATED)
           60. Path #8: Recovery slack is -0.202 (VIOLATED)
           61. Path #9: Recovery slack is -0.130 (VIOLATED)
           62. Path #10: Recovery slack is -0.130 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           63. Command Info
           64. Summary of Paths
           65. Path #1: Removal slack is 0.250 
           66. Path #2: Removal slack is 0.250 
           67. Path #3: Removal slack is 0.250 
           68. Path #4: Removal slack is 0.256 
           69. Path #5: Removal slack is 0.256 
           70. Path #6: Removal slack is 0.256 
           71. Path #7: Removal slack is 0.256 
           72. Path #8: Removal slack is 0.256 
           73. Path #9: Removal slack is 0.256 
           74. Path #10: Removal slack is 0.260 
 75. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      76. Unconstrained Paths Summary
      77. Clock Status Summary
     ---- Setup Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           80. Unconstrained Input Ports
           81. Unconstrained Output Ports
 82. Multicorner Timing Analysis Summary
 83. Design Assistant (Signoff) Results - 6 of 77 Rules Failed
 84. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
 85. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
 86. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
 87. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
 88. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
 89. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
 90. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
 91. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
 92. CDC-50003 - CE-Type CDC Bus with Insufficient Constraints
 93. CDC-50004 - MUX-type CDC Bus Transfer with Insufficient Constraints
 94. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
 95. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
 96. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
 97. CDC-50011 - Combinational Logic Before Synchronizer Chain
 98. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
 99. CLK-30026 - Missing Clock Assignment
100. CLK-30027 - Multiple Clock Assignments Found
101. CLK-30028 - Invalid Generated Clock
102. CLK-30029 - Invalid Clock Assignments
103. CLK-30030 - PLL Setting Violation
104. CLK-30031 - Input Delay Assigned to Clock
105. CLK-30033 - Invalid Clock Group Assignment
106. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
107. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
108. CLK-30042 - Incorrect Clock Group Type
109. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
110. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
111. RES-50001 - Asynchronous Reset Is Not Synchronized
112. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
113. RES-50003 - Asynchronous Reset with Insufficient Constraints
114. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
115. TMC-20011 - Missing Input Delay Constraint
116. TMC-20012 - Missing Output Delay Constraint
117. TMC-20013 - Partial Input Delay
118. TMC-20014 - Partial Output Delay
119. TMC-20015 - Inconsistent Min-Max Delay
120. TMC-20016 - Invalid Reference Pin
121. TMC-20017 - Loops Detected
122. TMC-20018 - Latches Detected
123. TMC-20019 - Partial Multicycle Assignment
124. TMC-20022 - Incomplete I/O Delay Assignment
125. TMC-20023 - Invalid Set Net Delay Assignment
126. TMC-20024 - Synchronous Data Delay Assignment
127. TMC-30041 - Constraint with Invalid Clock Reference
128. FLP-10000 - Physical RAM with Utilization Below Threshold
129. TMC-20021 - Partial Min-Max Delay Assignment
130. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
131. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
132. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
133. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
134. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
135. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
136. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
137. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
138. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
139. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
140. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
141. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
142. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
143. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
144. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
145. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
146. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
147. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
148. CDC-50101 - Intra-Clock False Path Synchronizer
149. CDC-50102 - Synchronizer after CDC Bus with Control Signal
150. CLK-30032 - Improper Clock Targets
151. RES-50010 - Reset Synchronizer Chains with Constant Output
152. RES-50101 - Intra-Clock False Path Reset Synchronizer
153. TMC-20020 - Invalid Multicycle Assignment
154. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
155. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
156. TMC-20552 - User Selected Duplication Candidate was Rejected
157. TMC-20601 - Registers with High Immediate Fan-Out Tension
158. TMC-20602 - Registers with High Timing Path Endpoint Tension
159. TMC-20603 - Registers with High Immediate Fan-Out Span
160. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                 ;
+-----------------------+-----------------------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 169 03/24/2021 Patches 0.36 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                                 ;
; Revision Name         ; quartus_compile                                                 ;
; Device Family         ; Stratix 10                                                      ;
; Device                ; 1ST110EN1F43E1VG                                                ;
; Snapshot              ; final                                                           ;
; Timing Models         ; Final                                                           ;
; Power Models          ; Final                                                           ;
; Device Status         ; Final                                                           ;
; Rise/Fall Delays      ; Enabled                                                         ;
+-----------------------+-----------------------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 64     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Thu Feb 29 17:17:16 2024 ; 00:00:01        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/projects/ljohn/simplescalar/ans/polybench/atax/intelversions/atax_49.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                         ;
+------------------------------------------------------+----------------+
; Panel Name                                           ; Result Flag    ;
+------------------------------------------------------+----------------+
; Timing Closure                                       ; Fail           ;
;   Setup Summary                                      ; Fail           ;
;   Hold Summary                                       ; Pass           ;
;   Recovery Summary                                   ; Fail           ;
;   Removal Summary                                    ; Pass           ;
;   Minimum Pulse Width Summary                        ; Fail           ;
;   Max Skew Summary                                   ; Not Found      ;
;   Net Delay Summary                                  ; Not Found      ;
;   Metastability Summary                              ; Not Calculated ;
;   Double Data Rate (DDR) Summary                     ; Not Found      ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found      ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found      ;
+------------------------------------------------------+----------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+-------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                            ;
+-----------+-----------------+------------+--------------------------------------------+---------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                       ; Worst-Case Operating Conditions ;
+-----------+-----------------+------------+--------------------------------------------+---------------------------------+
; 681.2 MHz ; 599.88 MHz      ; clock      ; limit due to minimum pulse width violation ; 1 Slow vid1 0C Model            ;
+-----------+-----------------+------------+--------------------------------------------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.468 ; -467.051      ; 3517               ; 1 Slow vid1 0C Model            ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.001 ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+---------------------------------------------------------------------------------------+
; Recovery Summary                                                                      ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.211 ; -5.327        ; 73                 ; 1 Slow vid1 0C Model            ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.250 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -0.667 ; -110.930      ; 1120               ; Min Period ; 1 Slow vid1 100C Model          ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


------------------------------------------------
; Metastability Summary 1 Slow vid1 100C Model ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 246
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 25, or 10.2%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



----------------------------------------------
; Metastability Summary 1 Slow vid1 0C Model ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 246
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 37, or 15.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 246
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 32, or 13.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



---------------------------------------------
; Metastability Summary Slow 900mV 0C Model ;
---------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 246
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 33, or 13.4%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 246
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 11, or 4.5%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



---------------------------------------------
; Metastability Summary Fast 900mV 0C Model ;
---------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 246
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 2, or 0.8%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------------------+
; Input Transition Times                                                            ;
+--------------------------------+--------------+-----------------+-----------------+
; Pin                            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------------------+--------------+-----------------+-----------------+
; ~ALTERA_AS_DATA1~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO0,ALTERA_MSEL0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA2~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA0~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_CLK~                ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO2,ALTERA_MSEL1~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO1,ALTERA_MSEL2~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA3~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO3~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+--------------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 43246    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.468           ; Slow vid1 0C Model              ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 42690    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.001            ; Slow 900mV 0C Model             ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 738      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.211           ; Slow vid1 0C Model              ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 738      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.250            ; Fast 900mV 0C Model             ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.468 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 0C Model
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.468 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57] ; clock        ; clock       ; 1.000        ; -0.038     ; 1.509      ; 1 Slow vid1 0C Model            ;
; -0.462 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C4_X123_Y151_N0_I52_dff                                                                         ; clock        ; clock       ; 1.000        ; -0.019     ; 1.673      ; 1 Slow vid1 0C Model            ;
; -0.461 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C3_X123_Y152_N0_I43_dff                                                                         ; clock        ; clock       ; 1.000        ; -0.019     ; 1.672      ; 1 Slow vid1 0C Model            ;
; -0.460 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X129_Y158_N0_I33_dff               ; clock        ; clock       ; 1.000        ; -0.064     ; 1.539      ; Fast 900mV 100C Model           ;
; -0.459 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C2_X123_Y153_N0_I31_dff                                                                         ; clock        ; clock       ; 1.000        ; -0.019     ; 1.670      ; 1 Slow vid1 0C Model            ;
; -0.458 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56] ; clock        ; clock       ; 1.000        ; -0.038     ; 1.498      ; 1 Slow vid1 0C Model            ;
; -0.457 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R10_X124_Y155_N0_I28_dff                                                                        ; clock        ; clock       ; 1.000        ; -0.019     ; 1.673      ; 1 Slow vid1 0C Model            ;
; -0.454 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R2_X122_Y155_N0_I43_dff                                                                         ; clock        ; clock       ; 1.000        ; -0.019     ; 1.670      ; 1 Slow vid1 0C Model            ;
; -0.452 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57] ; clock        ; clock       ; 1.000        ; -0.040     ; 1.488      ; Slow 900mV 100C Model           ;
; -0.452 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                ; clock        ; clock       ; 1.000        ; -0.037     ; 1.492      ; 1 Slow vid1 0C Model            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -0.468 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate   ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 3.215                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.747                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -0.468 (VIOLATED)                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.038 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.509  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.675       ; 98         ; 0.000 ; 1.524 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.147       ; 10         ; 0.001 ; 0.075 ;
;    Cell                ;        ; 13    ; 1.054       ; 70         ; 0.000 ; 0.585 ;
;    uTco                ;        ; 1     ; 0.308       ; 20         ; 0.308 ; 0.308 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.355       ; 98         ; 0.000 ; 1.228 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;                    ; time borrowed                                                                                                                                                                                                                                                                                            ;
; 1.706   ; 1.706   ;    ;        ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X98_Y147_N12   ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                    ;
;   0.151 ;   0.151 ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12   ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                            ;
;   0.182 ;   0.031 ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12   ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                          ;
;   0.182 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                    ;
;   0.182 ;   0.000 ; RR ; CELL   ; 15766  ; Boundary Port          ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                          ;
;   1.706 ;   1.524 ; RR ; IC     ; 1      ; LAB_RE_X141_Y146_N0_I3 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate|clk ;
;   1.706 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X141_Y146_N0_I3 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate     ;
; 3.215   ; 1.509   ;    ;        ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                ;
;   2.014 ;   0.308 ; FF ; uTco   ; 1      ; LAB_RE_X141_Y146_N0_I3 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate|q   ;
;   2.015 ;   0.001 ; FF ; IC     ; 4      ; MLABCELL_X141_Y146_N3  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~6|dataa                                                 ;
;   2.600 ;   0.585 ; FR ; CELL   ; 1      ; MLABCELL_X141_Y146_N57 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~96|cout                                                 ;
;   2.675 ;   0.075 ; RR ; IC     ; 5      ; MLABCELL_X141_Y145_N0  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~101|cin                                                 ;
;   2.884 ;   0.209 ; RR ; CELL   ; 1      ; MLABCELL_X141_Y145_N57 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~196|cout                                                ;
;   2.955 ;   0.071 ; RR ; IC     ; 4      ; MLABCELL_X141_Y144_N0  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~201|cin                                                 ;
;   3.066 ;   0.111 ; RR ; CELL   ; 1      ; MLABCELL_X141_Y144_N3  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~206|cout                                                ;
;   3.066 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X141_Y144_N6  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~211|cin                                                 ;
;   3.089 ;   0.023 ; RF ; CELL   ; 1      ; MLABCELL_X141_Y144_N9  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~216|cout                                                ;
;   3.089 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X141_Y144_N12 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~221|cin                                                 ;
;   3.112 ;   0.023 ; FR ; CELL   ; 1      ; MLABCELL_X141_Y144_N15 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~226|cout                                                ;
;   3.112 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X141_Y144_N18 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~231|cin                                                 ;
;   3.135 ;   0.023 ; RF ; CELL   ; 1      ; MLABCELL_X141_Y144_N21 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~236|cout                                                ;
;   3.135 ;   0.000 ; FF ; CELL   ; 2      ; MLABCELL_X141_Y144_N24 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~241|cin                                                 ;
;   3.215 ;   0.080 ; FR ; CELL   ; 1      ; MLABCELL_X141_Y144_N27 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~246|sumout                                              ;
;   3.215 ;   0.000 ; RR ; CELL   ; 1      ; FF_X141_Y144_N28       ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]|d ;
;   3.215 ;   0.000 ; RR ; CELL   ; 1      ; FF_X141_Y144_N28       ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]   ;
+---------+---------+----+--------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                                                                            ;
; 2.668   ; 1.668   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                      ;
;   1.127 ;   0.127 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                              ;
;   1.153 ;   0.026 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                            ;
;   1.153 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                      ;
;   1.153 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                            ;
;   2.381 ;   1.228 ; RR ; IC   ; 1      ; FF_X141_Y144_N28     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]|clk ;
;   2.381 ;   0.000 ; RR ; CELL ; 1      ; FF_X141_Y144_N28     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]     ;
;   2.660 ;   0.279 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                    ;
;   2.668 ;   0.008 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                     ;
; 2.747   ; 0.079   ;    ; uTsu ; 1      ; FF_X141_Y144_N28     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]     ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -0.462 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C4_X123_Y151_N0_I52_dff                       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 3.399                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.937                                                                                                                                                                                                                                                ;
; Slack                           ; -0.462 (VIOLATED)                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                                                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.019 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.673  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.695       ; 98         ; 0.000 ; 1.544 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.813       ; 49         ; 0.064 ; 0.536 ;
;    Cell                ;        ; 3     ; 0.567       ; 34         ; 0.000 ; 0.351 ;
;    uTco                ;        ; 1     ; 0.293       ; 18         ; 0.293 ; 0.293 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.393       ; 98         ; 0.000 ; 1.266 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type          ; Element                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                       ; launch edge time                                                                                                                                                                                                                                                        ;
; 1.726   ; 1.726   ;    ;      ;        ;                       ;                       ; clock path                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                       ; source latency                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12  ; Combinational cell    ; clock                                                                                                                                                                                                                                                                   ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12  ; Combinational cell    ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                           ;
;   0.182 ;   0.031 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12  ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                         ;
;   0.182 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                   ; atax_inst|clock|input                                                                                                                                                                                                                                                   ;
;   0.182 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port         ; N/A                   ; atax_inst|clock                                                                                                                                                                                                                                                         ;
;   1.726 ;   1.544 ; RR ; IC   ; 1      ; FF_X126_Y154_N11      ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn|clk                ;
;   1.726 ;   0.000 ; RR ; CELL ; 1      ; FF_X126_Y154_N11      ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                    ;
; 3.399   ; 1.673   ;    ;      ;        ;                       ;                       ; data path                                                                                                                                                                                                                                                               ;
;   2.019 ;   0.293 ; FF ; uTco ; 20     ; FF_X126_Y154_N11      ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn|q                  ;
;   2.555 ;   0.536 ; FF ; IC   ; 2      ; FF_X122_Y155_N10      ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~.comb|sclr ;
;   2.906 ;   0.351 ; FF ; CELL ; 16     ; FF_X122_Y155_N10      ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~.comb|q    ;
;   3.119 ;   0.213 ; FF ; IC   ; 1      ; LABCELL_X123_Y155_N18 ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146|dataa                                                            ;
;   3.335 ;   0.216 ; FF ; CELL ; 5      ; LABCELL_X123_Y155_N18 ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146|combout                                                          ;
;   3.399 ;   0.064 ; FF ; IC   ; 1      ; C4_X123_Y151_N0_I52   ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C4_X123_Y151_N0_I52_dff|d                                        ;
;   3.399 ;   0.000 ; FF ; CELL ; 1      ; C4_X123_Y151_N0_I52   ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C4_X123_Y151_N0_I52_dff                                          ;
+---------+---------+----+------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                      ;                    ; time borrowed                                                                                                                                                                                                                      ;
; 2.707   ; 1.707   ;    ;        ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                              ;
;   1.127 ;   0.127 ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                      ;
;   1.153 ;   0.026 ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                    ;
;   1.153 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                              ;
;   1.153 ;   0.000 ; RR ; CELL   ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                    ;
;   2.419 ;   1.266 ; RR ; IC     ; 1      ; C4_X123_Y151_N0_I52  ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C4_X123_Y151_N0_I52_dff|clk ;
;   2.419 ;   0.000 ; RR ; CELL   ; 1      ; C4_X123_Y151_N0_I52  ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C4_X123_Y151_N0_I52_dff     ;
;   2.699 ;   0.280 ;    ;        ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   2.707 ;   0.008 ;    ;        ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 2.937   ; 0.230   ;    ; uTsu   ; 1      ; C4_X123_Y151_N0_I52  ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C4_X123_Y151_N0_I52_dff     ;
+---------+---------+----+--------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -0.461 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C3_X123_Y152_N0_I43_dff                       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 3.398                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.937                                                                                                                                                                                                                                                ;
; Slack                           ; -0.461 (VIOLATED)                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                                                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.019 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.672  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.695       ; 98         ; 0.000 ; 1.544 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.812       ; 49         ; 0.063 ; 0.536 ;
;    Cell                ;        ; 3     ; 0.567       ; 34         ; 0.000 ; 0.351 ;
;    uTco                ;        ; 1     ; 0.293       ; 18         ; 0.293 ; 0.293 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.393       ; 98         ; 0.000 ; 1.266 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type          ; Element                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                       ; launch edge time                                                                                                                                                                                                                                                        ;
; 1.726   ; 1.726   ;    ;      ;        ;                       ;                       ; clock path                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                       ; source latency                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12  ; Combinational cell    ; clock                                                                                                                                                                                                                                                                   ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12  ; Combinational cell    ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                           ;
;   0.182 ;   0.031 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12  ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                         ;
;   0.182 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                   ; atax_inst|clock|input                                                                                                                                                                                                                                                   ;
;   0.182 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port         ; N/A                   ; atax_inst|clock                                                                                                                                                                                                                                                         ;
;   1.726 ;   1.544 ; RR ; IC   ; 1      ; FF_X126_Y154_N11      ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn|clk                ;
;   1.726 ;   0.000 ; RR ; CELL ; 1      ; FF_X126_Y154_N11      ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                    ;
; 3.398   ; 1.672   ;    ;      ;        ;                       ;                       ; data path                                                                                                                                                                                                                                                               ;
;   2.019 ;   0.293 ; FF ; uTco ; 20     ; FF_X126_Y154_N11      ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn|q                  ;
;   2.555 ;   0.536 ; FF ; IC   ; 2      ; FF_X122_Y155_N10      ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~.comb|sclr ;
;   2.906 ;   0.351 ; FF ; CELL ; 16     ; FF_X122_Y155_N10      ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~.comb|q    ;
;   3.119 ;   0.213 ; FF ; IC   ; 1      ; LABCELL_X123_Y155_N18 ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146|dataa                                                            ;
;   3.335 ;   0.216 ; FF ; CELL ; 5      ; LABCELL_X123_Y155_N18 ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146|combout                                                          ;
;   3.398 ;   0.063 ; FF ; IC   ; 1      ; C3_X123_Y152_N0_I43   ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C3_X123_Y152_N0_I43_dff|d                                        ;
;   3.398 ;   0.000 ; FF ; CELL ; 1      ; C3_X123_Y152_N0_I43   ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C3_X123_Y152_N0_I43_dff                                          ;
+---------+---------+----+------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                      ;                    ; time borrowed                                                                                                                                                                                                                      ;
; 2.707   ; 1.707   ;    ;        ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                              ;
;   1.127 ;   0.127 ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                      ;
;   1.153 ;   0.026 ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                    ;
;   1.153 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                              ;
;   1.153 ;   0.000 ; RR ; CELL   ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                    ;
;   2.419 ;   1.266 ; RR ; IC     ; 1      ; C3_X123_Y152_N0_I43  ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C3_X123_Y152_N0_I43_dff|clk ;
;   2.419 ;   0.000 ; RR ; CELL   ; 1      ; C3_X123_Y152_N0_I43  ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C3_X123_Y152_N0_I43_dff     ;
;   2.699 ;   0.280 ;    ;        ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   2.707 ;   0.008 ;    ;        ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 2.937   ; 0.230   ;    ; uTsu   ; 1      ; C3_X123_Y152_N0_I43  ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C3_X123_Y152_N0_I43_dff     ;
+---------+---------+----+--------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -0.460 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X129_Y158_N0_I33_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 3.037                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.577                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -0.460 (VIOLATED)                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.064 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.539  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.473       ; 98         ; 0.000 ; 1.309 ;
;    Cell                ;        ; 3     ; 0.025       ; 2          ; 0.000 ; 0.025 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.239       ; 81         ; 0.294 ; 0.487 ;
;    Cell                ;        ; 7     ; 0.159       ; 10         ; 0.000 ; 0.056 ;
;    uTco                ;        ; 1     ; 0.141       ; 9          ; 0.141 ; 0.141 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.182       ; 98         ; 0.000 ; 1.059 ;
;    Cell                ;        ; 3     ; 0.020       ; 2          ; 0.000 ; 0.020 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                ; Element Type          ; Element                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                         ;                       ; launch edge time                                                                                                                                                                                                                                                                           ;
; 1.498   ; 1.498   ;    ;      ;        ;                         ;                       ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                         ;                       ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12    ; Combinational cell    ; clock                                                                                                                                                                                                                                                                                      ;
;   0.164 ;   0.164 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12    ; Combinational cell    ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                              ;
;   0.189 ;   0.025 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12    ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                            ;
;   0.189 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port           ; N/A                   ; atax_inst|clock|input                                                                                                                                                                                                                                                                      ;
;   0.189 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port           ; N/A                   ; atax_inst|clock                                                                                                                                                                                                                                                                            ;
;   1.498 ;   1.309 ; RR ; IC   ; 1      ; FF_X133_Y157_N46        ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]|clk                                                                           ;
;   1.498 ;   0.000 ; RR ; CELL ; 1      ; FF_X133_Y157_N46        ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                               ;
; 3.037   ; 1.539   ;    ;      ;        ;                         ;                       ; data path                                                                                                                                                                                                                                                                                  ;
;   1.639 ;   0.141 ; FF ; uTco ; 2      ; FF_X133_Y157_N46        ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]|q                                                                             ;
;   1.695 ;   0.056 ; FF ; CELL ; 11     ; FF_X133_Y157_N46        ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]~la_lab/laboutb[10]                                                            ;
;   2.153 ;   0.458 ; FF ; IC   ; 1      ; LABCELL_X128_Y157_N12   ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i58~0|datae                                 ;
;   2.178 ;   0.025 ; FF ; CELL ; 2      ; LABCELL_X128_Y157_N12   ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i58~0|combout                               ;
;   2.665 ;   0.487 ; FF ; IC   ; 1      ; LABCELL_X128_Y155_N39   ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i58~0xsyn|datae                             ;
;   2.688 ;   0.023 ; FR ; CELL ; 1      ; LABCELL_X128_Y155_N39   ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i58~0xsyn|combout                           ;
;   2.688 ;   0.000 ; RR ; CELL ; 1      ; FF_X128_Y155_N41        ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~.comb|d                       ;
;   2.742 ;   0.054 ; RR ; CELL ; 2      ; FF_X128_Y155_N41        ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~.comb|q                       ;
;   2.743 ;   0.001 ; RR ; CELL ; 5      ; FF_X128_Y155_N41        ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~.comb~la_lab/laboutb[6]       ;
;   3.037 ;   0.294 ; RR ; IC   ; 1      ; LAB_RE_X129_Y158_N0_I33 ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X129_Y158_N0_I33_dff|d ;
;   3.037 ;   0.000 ; RR ; CELL ; 1      ; LAB_RE_X129_Y158_N0_I33 ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X129_Y158_N0_I33_dff   ;
+---------+---------+----+------+--------+-------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                         ;                    ; latch edge time                                                                                                                                                                                                                                                                              ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                         ;                    ; time borrowed                                                                                                                                                                                                                                                                                ;
; 2.434   ; 1.434   ;    ;        ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X98_Y147_N12    ; Combinational cell ; clock                                                                                                                                                                                                                                                                                        ;
;   1.123 ;   0.123 ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                ;
;   1.143 ;   0.020 ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                              ;
;   1.143 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port           ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                        ;
;   1.143 ;   0.000 ; RR ; CELL   ; 15766  ; Boundary Port           ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                              ;
;   2.202 ;   1.059 ; RR ; IC     ; 1      ; LAB_RE_X129_Y158_N0_I33 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X129_Y158_N0_I33_dff|clk ;
;   2.202 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X129_Y158_N0_I33 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X129_Y158_N0_I33_dff     ;
;   2.433 ;   0.231 ;    ;        ;        ;                         ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                      ;
;   2.434 ;   0.001 ;    ;        ;        ;                         ;                    ; advanced clock effects                                                                                                                                                                                                                                                                       ;
; 2.577   ; 0.143   ;    ; uTsu   ; 1      ; LAB_RE_X129_Y158_N0_I33 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X129_Y158_N0_I33_dff     ;
+---------+---------+----+--------+--------+-------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -0.459 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C2_X123_Y153_N0_I31_dff                       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 3.396                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.937                                                                                                                                                                                                                                                ;
; Slack                           ; -0.459 (VIOLATED)                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                                                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.019 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.670  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.695       ; 98         ; 0.000 ; 1.544 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.810       ; 49         ; 0.061 ; 0.536 ;
;    Cell                ;        ; 3     ; 0.567       ; 34         ; 0.000 ; 0.351 ;
;    uTco                ;        ; 1     ; 0.293       ; 18         ; 0.293 ; 0.293 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.393       ; 98         ; 0.000 ; 1.266 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type          ; Element                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                       ; launch edge time                                                                                                                                                                                                                                                        ;
; 1.726   ; 1.726   ;    ;      ;        ;                       ;                       ; clock path                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                       ; source latency                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12  ; Combinational cell    ; clock                                                                                                                                                                                                                                                                   ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12  ; Combinational cell    ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                           ;
;   0.182 ;   0.031 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12  ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                         ;
;   0.182 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                   ; atax_inst|clock|input                                                                                                                                                                                                                                                   ;
;   0.182 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port         ; N/A                   ; atax_inst|clock                                                                                                                                                                                                                                                         ;
;   1.726 ;   1.544 ; RR ; IC   ; 1      ; FF_X126_Y154_N11      ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn|clk                ;
;   1.726 ;   0.000 ; RR ; CELL ; 1      ; FF_X126_Y154_N11      ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                    ;
; 3.396   ; 1.670   ;    ;      ;        ;                       ;                       ; data path                                                                                                                                                                                                                                                               ;
;   2.019 ;   0.293 ; FF ; uTco ; 20     ; FF_X126_Y154_N11      ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn|q                  ;
;   2.555 ;   0.536 ; FF ; IC   ; 2      ; FF_X122_Y155_N10      ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~.comb|sclr ;
;   2.906 ;   0.351 ; FF ; CELL ; 16     ; FF_X122_Y155_N10      ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~.comb|q    ;
;   3.119 ;   0.213 ; FF ; IC   ; 1      ; LABCELL_X123_Y155_N18 ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146|dataa                                                            ;
;   3.335 ;   0.216 ; FF ; CELL ; 5      ; LABCELL_X123_Y155_N18 ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146|combout                                                          ;
;   3.396 ;   0.061 ; FF ; IC   ; 1      ; C2_X123_Y153_N0_I31   ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C2_X123_Y153_N0_I31_dff|d                                        ;
;   3.396 ;   0.000 ; FF ; CELL ; 1      ; C2_X123_Y153_N0_I31   ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C2_X123_Y153_N0_I31_dff                                          ;
+---------+---------+----+------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                      ;                    ; time borrowed                                                                                                                                                                                                                      ;
; 2.707   ; 1.707   ;    ;        ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                              ;
;   1.127 ;   0.127 ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                      ;
;   1.153 ;   0.026 ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                    ;
;   1.153 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                              ;
;   1.153 ;   0.000 ; RR ; CELL   ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                    ;
;   2.419 ;   1.266 ; RR ; IC     ; 1      ; C2_X123_Y153_N0_I31  ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C2_X123_Y153_N0_I31_dff|clk ;
;   2.419 ;   0.000 ; RR ; CELL   ; 1      ; C2_X123_Y153_N0_I31  ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C2_X123_Y153_N0_I31_dff     ;
;   2.699 ;   0.280 ;    ;        ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   2.707 ;   0.008 ;    ;        ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 2.937   ; 0.230   ;    ; uTsu   ; 1      ; C2_X123_Y153_N0_I31  ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C2_X123_Y153_N0_I31_dff     ;
+---------+---------+----+--------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -0.458 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate   ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 3.204                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.746                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -0.458 (VIOLATED)                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.038 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.498  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.675       ; 98         ; 0.000 ; 1.524 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.147       ; 10         ; 0.001 ; 0.075 ;
;    Cell                ;        ; 13    ; 1.043       ; 70         ; 0.000 ; 0.585 ;
;    uTco                ;        ; 1     ; 0.308       ; 21         ; 0.308 ; 0.308 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.355       ; 98         ; 0.000 ; 1.228 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                        ;                    ; time borrowed                                                                                                                                                                                                                                                                                            ;
; 1.706   ; 1.706   ;    ;        ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X98_Y147_N12   ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                    ;
;   0.151 ;   0.151 ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12   ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                            ;
;   0.182 ;   0.031 ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12   ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                          ;
;   0.182 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port          ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                    ;
;   0.182 ;   0.000 ; RR ; CELL   ; 15766  ; Boundary Port          ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                          ;
;   1.706 ;   1.524 ; RR ; IC     ; 1      ; LAB_RE_X141_Y146_N0_I3 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate|clk ;
;   1.706 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X141_Y146_N0_I3 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate     ;
; 3.204   ; 1.498   ;    ;        ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                ;
;   2.014 ;   0.308 ; FF ; uTco   ; 1      ; LAB_RE_X141_Y146_N0_I3 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate|q   ;
;   2.015 ;   0.001 ; FF ; IC     ; 4      ; MLABCELL_X141_Y146_N3  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~6|dataa                                                 ;
;   2.600 ;   0.585 ; FR ; CELL   ; 1      ; MLABCELL_X141_Y146_N57 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~96|cout                                                 ;
;   2.675 ;   0.075 ; RR ; IC     ; 5      ; MLABCELL_X141_Y145_N0  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~101|cin                                                 ;
;   2.884 ;   0.209 ; RR ; CELL   ; 1      ; MLABCELL_X141_Y145_N57 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~196|cout                                                ;
;   2.955 ;   0.071 ; RR ; IC     ; 4      ; MLABCELL_X141_Y144_N0  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~201|cin                                                 ;
;   3.066 ;   0.111 ; RR ; CELL   ; 1      ; MLABCELL_X141_Y144_N3  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~206|cout                                                ;
;   3.066 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X141_Y144_N6  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~211|cin                                                 ;
;   3.089 ;   0.023 ; RF ; CELL   ; 1      ; MLABCELL_X141_Y144_N9  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~216|cout                                                ;
;   3.089 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X141_Y144_N12 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~221|cin                                                 ;
;   3.112 ;   0.023 ; FR ; CELL   ; 1      ; MLABCELL_X141_Y144_N15 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~226|cout                                                ;
;   3.112 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X141_Y144_N18 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~231|cin                                                 ;
;   3.135 ;   0.023 ; RF ; CELL   ; 1      ; MLABCELL_X141_Y144_N21 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~236|cout                                                ;
;   3.135 ;   0.000 ; FF ; CELL   ; 2      ; MLABCELL_X141_Y144_N24 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~241|cin                                                 ;
;   3.204 ;   0.069 ; FR ; CELL   ; 1      ; MLABCELL_X141_Y144_N24 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~241|sumout                                              ;
;   3.204 ;   0.000 ; RR ; CELL   ; 1      ; FF_X141_Y144_N25       ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]|d ;
;   3.204 ;   0.000 ; RR ; CELL   ; 1      ; FF_X141_Y144_N25       ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]   ;
+---------+---------+----+--------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                                                                            ;
; 2.668   ; 1.668   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                      ;
;   1.127 ;   0.127 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                              ;
;   1.153 ;   0.026 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                            ;
;   1.153 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                      ;
;   1.153 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                            ;
;   2.381 ;   1.228 ; RR ; IC   ; 1      ; FF_X141_Y144_N25     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]|clk ;
;   2.381 ;   0.000 ; RR ; CELL ; 1      ; FF_X141_Y144_N25     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]     ;
;   2.660 ;   0.279 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                    ;
;   2.668 ;   0.008 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                     ;
; 2.746   ; 0.078   ;    ; uTsu ; 1      ; FF_X141_Y144_N25     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]     ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -0.457 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R10_X124_Y155_N0_I28_dff                      ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 3.399                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.942                                                                                                                                                                                                                                                ;
; Slack                           ; -0.457 (VIOLATED)                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                                                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.019 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.673  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.695       ; 98         ; 0.000 ; 1.544 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.813       ; 49         ; 0.064 ; 0.536 ;
;    Cell                ;        ; 3     ; 0.567       ; 34         ; 0.000 ; 0.351 ;
;    uTco                ;        ; 1     ; 0.293       ; 18         ; 0.293 ; 0.293 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.393       ; 98         ; 0.000 ; 1.266 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type          ; Element                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                       ; launch edge time                                                                                                                                                                                                                                                        ;
; 1.726   ; 1.726   ;    ;      ;        ;                       ;                       ; clock path                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                       ; source latency                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12  ; Combinational cell    ; clock                                                                                                                                                                                                                                                                   ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12  ; Combinational cell    ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                           ;
;   0.182 ;   0.031 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12  ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                         ;
;   0.182 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                   ; atax_inst|clock|input                                                                                                                                                                                                                                                   ;
;   0.182 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port         ; N/A                   ; atax_inst|clock                                                                                                                                                                                                                                                         ;
;   1.726 ;   1.544 ; RR ; IC   ; 1      ; FF_X126_Y154_N11      ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn|clk                ;
;   1.726 ;   0.000 ; RR ; CELL ; 1      ; FF_X126_Y154_N11      ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                    ;
; 3.399   ; 1.673   ;    ;      ;        ;                       ;                       ; data path                                                                                                                                                                                                                                                               ;
;   2.019 ;   0.293 ; FF ; uTco ; 20     ; FF_X126_Y154_N11      ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn|q                  ;
;   2.555 ;   0.536 ; FF ; IC   ; 2      ; FF_X122_Y155_N10      ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~.comb|sclr ;
;   2.906 ;   0.351 ; FF ; CELL ; 16     ; FF_X122_Y155_N10      ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~.comb|q    ;
;   3.119 ;   0.213 ; FF ; IC   ; 1      ; LABCELL_X123_Y155_N18 ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146|dataa                                                            ;
;   3.335 ;   0.216 ; FF ; CELL ; 5      ; LABCELL_X123_Y155_N18 ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146|combout                                                          ;
;   3.399 ;   0.064 ; FF ; IC   ; 1      ; R10_X124_Y155_N0_I28  ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R10_X124_Y155_N0_I28_dff|d                                       ;
;   3.399 ;   0.000 ; FF ; CELL ; 1      ; R10_X124_Y155_N0_I28  ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R10_X124_Y155_N0_I28_dff                                         ;
+---------+---------+----+------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                     ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                      ;                    ; time borrowed                                                                                                                                                                                                                       ;
; 2.707   ; 1.707   ;    ;        ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                               ;
;   1.127 ;   0.127 ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                       ;
;   1.153 ;   0.026 ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                     ;
;   1.153 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                               ;
;   1.153 ;   0.000 ; RR ; CELL   ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                     ;
;   2.419 ;   1.266 ; RR ; IC     ; 1      ; R10_X124_Y155_N0_I28 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R10_X124_Y155_N0_I28_dff|clk ;
;   2.419 ;   0.000 ; RR ; CELL   ; 1      ; R10_X124_Y155_N0_I28 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R10_X124_Y155_N0_I28_dff     ;
;   2.699 ;   0.280 ;    ;        ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                             ;
;   2.707 ;   0.008 ;    ;        ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                              ;
; 2.942   ; 0.235   ;    ; uTsu   ; 1      ; R10_X124_Y155_N0_I28 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R10_X124_Y155_N0_I28_dff     ;
+---------+---------+----+--------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -0.454 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R2_X122_Y155_N0_I43_dff                       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 3.396                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.942                                                                                                                                                                                                                                                ;
; Slack                           ; -0.454 (VIOLATED)                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                                                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.019 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.670  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.695       ; 98         ; 0.000 ; 1.544 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.810       ; 49         ; 0.061 ; 0.536 ;
;    Cell                ;        ; 3     ; 0.567       ; 34         ; 0.000 ; 0.351 ;
;    uTco                ;        ; 1     ; 0.293       ; 18         ; 0.293 ; 0.293 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.393       ; 98         ; 0.000 ; 1.266 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type          ; Element                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                       ; launch edge time                                                                                                                                                                                                                                                        ;
; 1.726   ; 1.726   ;    ;      ;        ;                       ;                       ; clock path                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                       ; source latency                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12  ; Combinational cell    ; clock                                                                                                                                                                                                                                                                   ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12  ; Combinational cell    ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                           ;
;   0.182 ;   0.031 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12  ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                         ;
;   0.182 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                   ; atax_inst|clock|input                                                                                                                                                                                                                                                   ;
;   0.182 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port         ; N/A                   ; atax_inst|clock                                                                                                                                                                                                                                                         ;
;   1.726 ;   1.544 ; RR ; IC   ; 1      ; FF_X126_Y154_N11      ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn|clk                ;
;   1.726 ;   0.000 ; RR ; CELL ; 1      ; FF_X126_Y154_N11      ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                    ;
; 3.396   ; 1.670   ;    ;      ;        ;                       ;                       ; data path                                                                                                                                                                                                                                                               ;
;   2.019 ;   0.293 ; FF ; uTco ; 20     ; FF_X126_Y154_N11      ; ALM Register          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn|q                  ;
;   2.555 ;   0.536 ; FF ; IC   ; 2      ; FF_X122_Y155_N10      ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~.comb|sclr ;
;   2.906 ;   0.351 ; FF ; CELL ; 16     ; FF_X122_Y155_N10      ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~.comb|q    ;
;   3.119 ;   0.213 ; FF ; IC   ; 1      ; LABCELL_X123_Y155_N18 ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146|dataa                                                            ;
;   3.335 ;   0.216 ; FF ; CELL ; 5      ; LABCELL_X123_Y155_N18 ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146|combout                                                          ;
;   3.396 ;   0.061 ; FF ; IC   ; 1      ; R2_X122_Y155_N0_I43   ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R2_X122_Y155_N0_I43_dff|d                                        ;
;   3.396 ;   0.000 ; FF ; CELL ; 1      ; R2_X122_Y155_N0_I43   ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R2_X122_Y155_N0_I43_dff                                          ;
+---------+---------+----+------+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                      ;                    ; time borrowed                                                                                                                                                                                                                      ;
; 2.707   ; 1.707   ;    ;        ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                              ;
;   1.127 ;   0.127 ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                      ;
;   1.153 ;   0.026 ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                    ;
;   1.153 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                              ;
;   1.153 ;   0.000 ; RR ; CELL   ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                    ;
;   2.419 ;   1.266 ; RR ; IC     ; 1      ; R2_X122_Y155_N0_I43  ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R2_X122_Y155_N0_I43_dff|clk ;
;   2.419 ;   0.000 ; RR ; CELL   ; 1      ; R2_X122_Y155_N0_I43  ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R2_X122_Y155_N0_I43_dff     ;
;   2.699 ;   0.280 ;    ;        ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   2.707 ;   0.008 ;    ;        ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 2.942   ; 0.235   ;    ; uTsu   ; 1      ; R2_X122_Y155_N0_I43  ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R2_X122_Y155_N0_I43_dff     ;
+---------+---------+----+--------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -0.452 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate   ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 3.258                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.806                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -0.452 (VIOLATED)                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.040 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.488  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.741       ; 98         ; 0.000 ; 1.590 ;
;    Cell                ;        ; 3     ; 0.029       ; 2          ; 0.000 ; 0.029 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.263       ; 18         ; 0.001 ; 0.132 ;
;    Cell                ;        ; 13    ; 0.932       ; 63         ; 0.000 ; 0.492 ;
;    uTco                ;        ; 1     ; 0.293       ; 20         ; 0.293 ; 0.293 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.423       ; 98         ; 0.000 ; 1.296 ;
;    Cell                ;        ; 3     ; 0.024       ; 2          ; 0.000 ; 0.024 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                         ;                    ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                         ;                    ; time borrowed                                                                                                                                                                                                                                                                                            ;
; 1.770   ; 1.770   ;    ;        ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X98_Y147_N12    ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                    ;
;   0.151 ;   0.151 ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                            ;
;   0.180 ;   0.029 ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                          ;
;   0.180 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port           ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                    ;
;   0.180 ;   0.000 ; RR ; CELL   ; 15766  ; Boundary Port           ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                          ;
;   1.770 ;   1.590 ; RR ; IC     ; 1      ; LAB_RE_X141_Y146_N0_I44 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate|clk ;
;   1.770 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X141_Y146_N0_I44 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate     ;
; 3.258   ; 1.488   ;    ;        ;        ;                         ;                    ; data path                                                                                                                                                                                                                                                                                                ;
;   2.063 ;   0.293 ; FF ; uTco   ; 1      ; LAB_RE_X141_Y146_N0_I44 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate|q   ;
;   2.064 ;   0.001 ; FF ; IC     ; 4      ; MLABCELL_X141_Y146_N30  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~51|datab                                                ;
;   2.556 ;   0.492 ; FF ; CELL   ; 1      ; MLABCELL_X141_Y146_N57  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~96|cout                                                 ;
;   2.688 ;   0.132 ; FF ; IC     ; 5      ; MLABCELL_X141_Y145_N0   ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~101|cin                                                 ;
;   2.891 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X141_Y145_N57  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~196|cout                                                ;
;   3.021 ;   0.130 ; FF ; IC     ; 4      ; MLABCELL_X141_Y144_N0   ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~201|cin                                                 ;
;   3.131 ;   0.110 ; FF ; CELL   ; 1      ; MLABCELL_X141_Y144_N3   ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~206|cout                                                ;
;   3.131 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X141_Y144_N6   ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~211|cin                                                 ;
;   3.149 ;   0.018 ; FR ; CELL   ; 1      ; MLABCELL_X141_Y144_N9   ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~216|cout                                                ;
;   3.149 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X141_Y144_N12  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~221|cin                                                 ;
;   3.169 ;   0.020 ; RF ; CELL   ; 1      ; MLABCELL_X141_Y144_N15  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~226|cout                                                ;
;   3.169 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X141_Y144_N18  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~231|cin                                                 ;
;   3.187 ;   0.018 ; FR ; CELL   ; 1      ; MLABCELL_X141_Y144_N21  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~236|cout                                                ;
;   3.187 ;   0.000 ; RR ; CELL   ; 2      ; MLABCELL_X141_Y144_N24  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~241|cin                                                 ;
;   3.258 ;   0.071 ; RR ; CELL   ; 1      ; MLABCELL_X141_Y144_N27  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|add_4~246|sumout                                              ;
;   3.258 ;   0.000 ; RR ; CELL   ; 1      ; FF_X141_Y144_N28        ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]|d ;
;   3.258 ;   0.000 ; RR ; CELL   ; 1      ; FF_X141_Y144_N28        ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]   ;
+---------+---------+----+--------+--------+-------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                                                                            ;
; 2.730   ; 1.730   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                      ;
;   1.127 ;   0.127 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                              ;
;   1.151 ;   0.024 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                            ;
;   1.151 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                      ;
;   1.151 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                            ;
;   2.447 ;   1.296 ; RR ; IC   ; 1      ; FF_X141_Y144_N28     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]|clk ;
;   2.447 ;   0.000 ; RR ; CELL ; 1      ; FF_X141_Y144_N28     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]     ;
;   2.722 ;   0.275 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                    ;
;   2.730 ;   0.008 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                     ;
; 2.806   ; 0.076   ;    ; uTsu ; 1      ; FF_X141_Y144_N28     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]     ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -0.452 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12] ;
; To Node                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                    ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 3.195                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.743                                                                                                                                                                                                                                                                                      ;
; Slack                           ; -0.452 (VIOLATED)                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.037 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.492  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.672       ; 98         ; 0.000 ; 1.521 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.362       ; 24         ; 0.077 ; 0.285 ;
;    Cell                ;        ; 14    ; 0.838       ; 56         ; 0.000 ; 0.564 ;
;    uTco                ;        ; 1     ; 0.292       ; 20         ; 0.292 ; 0.292 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.352       ; 98         ; 0.000 ; 1.225 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                                                                               ;
; 1.703   ; 1.703   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12  ; Combinational cell ; clock                                                                                                                                                                                                                                                                                          ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12  ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                  ;
;   0.182 ;   0.031 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12  ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                ;
;   0.182 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                          ;
;   0.182 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port         ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                ;
;   1.703 ;   1.521 ; RR ; IC   ; 1      ; FF_X143_Y152_N53      ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]|clk ;
;   1.703 ;   0.000 ; RR ; CELL ; 1      ; FF_X143_Y152_N53      ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]     ;
; 3.195   ; 1.492   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                                                                                      ;
;   1.995 ;   0.292 ; FF ; uTco ; 1      ; FF_X143_Y152_N53      ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]|q   ;
;   2.280 ;   0.285 ; FF ; IC   ; 5      ; LABCELL_X142_Y154_N6  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|add_3~56|dataa                                    ;
;   2.844 ;   0.564 ; FR ; CELL ; 1      ; LABCELL_X142_Y154_N57 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|add_3~141|cout                                    ;
;   2.921 ;   0.077 ; RR ; IC   ; 5      ; LABCELL_X142_Y153_N0  ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|add_3~146|cin                                     ;
;   3.020 ;   0.099 ; RF ; CELL ; 1      ; LABCELL_X142_Y153_N27 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|add_3~191|cout                                    ;
;   3.020 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X142_Y153_N30 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|add_3~196|cin                                     ;
;   3.047 ;   0.027 ; FR ; CELL ; 1      ; LABCELL_X142_Y153_N33 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|add_3~201|cout                                    ;
;   3.047 ;   0.000 ; RR ; CELL ; 3      ; LABCELL_X142_Y153_N36 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|add_3~206|cin                                     ;
;   3.070 ;   0.023 ; RF ; CELL ; 1      ; LABCELL_X142_Y153_N39 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|add_3~211|cout                                    ;
;   3.070 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X142_Y153_N42 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|add_3~216|cin                                     ;
;   3.093 ;   0.023 ; FR ; CELL ; 1      ; LABCELL_X142_Y153_N45 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|add_3~221|cout                                    ;
;   3.093 ;   0.000 ; RR ; CELL ; 3      ; LABCELL_X142_Y153_N48 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|add_3~226|cin                                     ;
;   3.116 ;   0.023 ; RF ; CELL ; 1      ; LABCELL_X142_Y153_N51 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|add_3~231|cout                                    ;
;   3.116 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X142_Y153_N54 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|add_3~236|cin                                     ;
;   3.195 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X142_Y153_N57 ; Combinational cell ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|add_3~241|sumout                                  ;
;   3.195 ;   0.000 ; RR ; CELL ; 1      ; FF_X142_Y153_N58      ; ALM Register       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]|d                                                                                                                                                                                                      ;
;   3.195 ;   0.000 ; RR ; CELL ; 1      ; FF_X142_Y153_N58      ; ALM Register       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                     ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;                    ; latch edge time                                                                             ;
; 2.666   ; 1.666   ;    ;      ;        ;                      ;                    ; clock path                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                       ;
;   1.127 ;   0.127 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                               ;
;   1.153 ;   0.026 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                             ;
;   1.153 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                       ;
;   1.153 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                             ;
;   2.378 ;   1.225 ; RR ; IC   ; 1      ; FF_X142_Y153_N58     ; ALM Register       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]|clk ;
;   2.378 ;   0.000 ; RR ; CELL ; 1      ; FF_X142_Y153_N58     ; ALM Register       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]     ;
;   2.657 ;   0.279 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                     ;
;   2.666 ;   0.009 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                      ;
; 2.743   ; 0.077   ;    ; uTsu ; 1      ; FF_X142_Y153_N58     ; ALM Register       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]     ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.001 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 0C Model
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.001 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I3_dff                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.026      ; 0.450      ; Slow 900mV 0C Model             ;
; 0.003 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]~LAB_RE_X139_Y144_N0_I25_dff                                                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.016      ; 0.443      ; Slow 900mV 0C Model             ;
; 0.003 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_b_q[3]                                                                                                                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0~AY_REG                                                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.102      ; 0.105      ; Fast 900mV 100C Model           ;
; 0.006 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_b_q[10]                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0~AY_REG                                                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.102      ; 0.108      ; Fast 900mV 100C Model           ;
; 0.007 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I11_dff                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.026      ; 0.454      ; Slow 900mV 0C Model             ;
; 0.014 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[62]~ENA_dff                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[62]~LAB_RE_X142_Y152_N0_I44_dff                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.447      ; Slow 900mV 0C Model             ;
; 0.014 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I23_dff                                                                                                                                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|valid_out_ES~LAB_RE_X133_Y157_N0_I24_dff                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.013      ; 0.458      ; Slow 900mV 0C Model             ;
; 0.017 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I19_dff                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.026      ; 0.465      ; Slow 900mV 0C Model             ;
; 0.017 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ram_block2a16~reg1 ; clock        ; clock       ; 0.000        ; 0.109      ; 0.251      ; Fast 900mV 0C Model             ;
; 0.019 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|slave_read_pipe.valid~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; -0.001     ; 0.449      ; Slow 900mV 0C Model             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.001 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I3_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 1.838                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 1.837                                                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.001                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.026 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.450 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.365       ; 98         ; 0.000 ; 1.243 ;
;    Cell                ;       ; 3     ; 0.023       ; 2          ; 0.000 ; 0.023 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.226       ; 50         ; 0.226 ; 0.226 ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.224       ; 50         ; 0.224 ; 0.224 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.674       ; 98         ; 0.000 ; 1.530 ;
;    Cell                ;       ; 3     ; 0.028       ; 2          ; 0.000 ; 0.028 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                              ;
; 1.388   ; 1.388   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12   ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                         ;
;   0.122 ;   0.122 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12   ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                 ;
;   0.145 ;   0.023 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12   ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                               ;
;   0.145 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                         ;
;   0.145 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port          ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                               ;
;   1.388 ;   1.243 ; RR ; IC   ; 1      ; FF_X138_Y154_N2        ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]|clk                          ;
;   1.388 ;   0.000 ; RR ; CELL ; 1      ; FF_X138_Y154_N2        ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                              ;
; 1.838   ; 0.450   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                                                                                                                                     ;
;   1.612 ;   0.224 ; RR ; uTco ; 2      ; FF_X138_Y154_N2        ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]|q                            ;
;   1.612 ;   0.000 ; RR ; CELL ; 32     ; FF_X138_Y154_N2        ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~la_lab/laboutt[1]            ;
;   1.838 ;   0.226 ; RR ; IC   ; 1      ; LAB_RE_X138_Y157_N0_I3 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I3_dff|d ;
;   1.838 ;   0.000 ; RR ; CELL ; 1      ; LAB_RE_X138_Y157_N0_I3 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I3_dff   ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                        ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                        ;                    ; time borrowed                                                                                                                                                                                                                                                                                                                                   ;
; 1.414   ; 1.414    ;    ;        ;        ;                        ;                    ; clock path                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                        ;                    ; source latency                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X98_Y147_N12   ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                           ;
;   0.144 ;   0.144  ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12   ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                   ;
;   0.172 ;   0.028  ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12   ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                 ;
;   0.172 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port          ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                           ;
;   0.172 ;   0.000  ; RR ; CELL   ; 15766  ; Boundary Port          ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                 ;
;   1.702 ;   1.530  ; RR ; IC     ; 1      ; LAB_RE_X138_Y157_N0_I3 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I3_dff|clk ;
;   1.702 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X138_Y157_N0_I3 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I3_dff     ;
;   1.432 ;   -0.270 ;    ;        ;        ;                        ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                         ;
;   1.414 ;   -0.018 ;    ;        ;        ;                        ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                          ;
; 1.837   ; 0.423    ;    ; uTh    ; 1      ; LAB_RE_X138_Y157_N0_I3 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I3_dff     ;
+---------+----------+----+--------+--------+------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.003 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]                             ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]~LAB_RE_X139_Y144_N0_I25_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.827                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 1.824                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.003                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.016 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.443 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.361       ; 98         ; 0.000 ; 1.239 ;
;    Cell                ;       ; 3     ; 0.023       ; 2          ; 0.000 ; 0.023 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.214       ; 48         ; 0.214 ; 0.214 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.229       ; 52         ; 0.229 ; 0.229 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.676       ; 98         ; 0.000 ; 1.532 ;
;    Cell                ;       ; 3     ; 0.028       ; 2          ; 0.000 ; 0.028 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                         ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                     ;
; 1.384   ; 1.384   ;    ;      ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12    ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                ;
;   0.122 ;   0.122 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                        ;
;   0.145 ;   0.023 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                      ;
;   0.145 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port           ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   0.145 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port           ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   1.384 ;   1.239 ; RR ; IC   ; 1      ; FF_X141_Y144_N31        ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]|clk                           ;
;   1.384 ;   0.000 ; RR ; CELL ; 1      ; FF_X141_Y144_N31        ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]                               ;
; 1.827   ; 0.443   ;    ;      ;        ;                         ;                    ; data path                                                                                                                                                                                                                                                                                                                            ;
;   1.613 ;   0.229 ; RR ; uTco ; 1      ; FF_X141_Y144_N31        ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]|q                             ;
;   1.827 ;   0.214 ; RR ; IC   ; 1      ; LAB_RE_X139_Y144_N0_I25 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]~LAB_RE_X139_Y144_N0_I25_dff|d ;
;   1.827 ;   0.000 ; RR ; CELL ; 1      ; LAB_RE_X139_Y144_N0_I25 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]~LAB_RE_X139_Y144_N0_I25_dff   ;
+---------+---------+----+------+--------+-------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                         ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                         ;                    ; time borrowed                                                                                                                                                                                                                                                                                                                          ;
; 1.400   ; 1.400    ;    ;        ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X98_Y147_N12    ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                  ;
;   0.144 ;   0.144  ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                          ;
;   0.172 ;   0.028  ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                        ;
;   0.172 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port           ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                  ;
;   0.172 ;   0.000  ; RR ; CELL   ; 15766  ; Boundary Port           ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                        ;
;   1.704 ;   1.532  ; RR ; IC     ; 1      ; LAB_RE_X139_Y144_N0_I25 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]~LAB_RE_X139_Y144_N0_I25_dff|clk ;
;   1.704 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X139_Y144_N0_I25 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]~LAB_RE_X139_Y144_N0_I25_dff     ;
;   1.408 ;   -0.296 ;    ;        ;        ;                         ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                ;
;   1.400 ;   -0.008 ;    ;        ;        ;                         ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                 ;
; 1.824   ; 0.424    ;    ; uTh    ; 1      ; LAB_RE_X139_Y144_N0_I25 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]~LAB_RE_X139_Y144_N0_I25_dff     ;
+---------+----------+----+--------+--------+-------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.003 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_b_q[3]           ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0~AY_REG ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 1.302                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 1.299                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; 0.003                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.102 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.105 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.177       ; 98         ; 0.000  ; 1.054  ;
;    Cell                ;       ; 3     ; 0.020       ; 2          ; 0.000  ; 0.020  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.144       ; 51         ; 0.144  ; 0.144  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    PLL Compensation    ;       ; 1     ; -0.178      ; 0          ; -0.178 ; -0.178 ;
;    uTco                ;       ; 1     ; 0.139       ; 49         ; 0.139  ; 0.139  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.570       ; 98         ; 0.000  ; 1.406  ;
;    Cell                ;       ; 3     ; 0.025       ; 2          ; 0.000  ; 0.025  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                                                                                                            ;
; 1.197   ; 1.197    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                       ;
;   0.123 ;   0.123  ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                               ;
;   0.143 ;   0.020  ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                             ;
;   0.143 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.143 ;   0.000  ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   1.197 ;   1.054  ; RR ; IC   ; 1      ; FF_X106_Y159_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_b_q[3]|clk             ;
;   1.197 ;   0.000  ; RR ; CELL ; 1      ; FF_X106_Y159_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_b_q[3]                 ;
; 1.302   ; 0.105    ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                                                                                                                   ;
;   1.336 ;   0.139  ; FF ; uTco ; 1      ; FF_X106_Y159_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_b_q[3]|q               ;
;   1.480 ;   0.144  ; FF ; IC   ; 1      ; MPDSP_X105_Y159_N0   ; FP DSP block       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0|ay[3]        ;
;   1.302 ;   -0.178 ; FF ; COMP ; 1      ; MPDSP_X105_Y159_N0   ; FP DSP block       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0~AY_REG-input ;
;   1.302 ;   0.000  ; FF ; CELL ; 1      ; MPDSP_X105_Y159_N0   ; FP DSP block       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0~AY_REG       ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 1.299   ; 1.299    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                 ;
;   0.164 ;   0.164  ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                         ;
;   0.189 ;   0.025  ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                       ;
;   0.189 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   0.189 ;   0.000  ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   1.595 ;   1.406  ; RR ; IC   ; 8      ; MPDSP_X105_Y159_N0   ; FP DSP block       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0|clk[0] ;
;   1.595 ;   0.000  ; RR ; CELL ; 1      ; MPDSP_X105_Y159_N0   ; FP DSP block       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0~AY_REG ;
;   1.305 ;   -0.290 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
;   1.299 ;   -0.006 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                ;
; 1.299   ; 0.000    ;    ; uTh  ; 1      ; MPDSP_X105_Y159_N0   ; FP DSP block       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0~AY_REG ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.006 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_b_q[10]          ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0~AY_REG ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 1.305                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 1.299                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; 0.006                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.102 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.108 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.177       ; 98         ; 0.000  ; 1.054  ;
;    Cell                ;       ; 3     ; 0.020       ; 2          ; 0.000  ; 0.020  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.132       ; 49         ; 0.132  ; 0.132  ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    PLL Compensation    ;       ; 1     ; -0.162      ; 0          ; -0.162 ; -0.162 ;
;    uTco                ;       ; 1     ; 0.138       ; 51         ; 0.138  ; 0.138  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 3     ; 1.570       ; 98         ; 0.000  ; 1.406  ;
;    Cell                ;       ; 3     ; 0.025       ; 2          ; 0.000  ; 0.025  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                                                                                                            ;
; 1.197   ; 1.197    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                       ;
;   0.123 ;   0.123  ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                               ;
;   0.143 ;   0.020  ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                             ;
;   0.143 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.143 ;   0.000  ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   1.197 ;   1.054  ; RR ; IC   ; 1      ; FF_X106_Y159_N26     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_b_q[10]|clk            ;
;   1.197 ;   0.000  ; RR ; CELL ; 1      ; FF_X106_Y159_N26     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_b_q[10]                ;
; 1.305   ; 0.108    ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                                                                                                                   ;
;   1.335 ;   0.138  ; FF ; uTco ; 1      ; FF_X106_Y159_N26     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_b_q[10]|q              ;
;   1.467 ;   0.132  ; FF ; IC   ; 1      ; MPDSP_X105_Y159_N0   ; FP DSP block       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0|ay[10]       ;
;   1.305 ;   -0.162 ; FF ; COMP ; 1      ; MPDSP_X105_Y159_N0   ; FP DSP block       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0~AY_REG-input ;
;   1.305 ;   0.000  ; FF ; CELL ; 1      ; MPDSP_X105_Y159_N0   ; FP DSP block       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0~AY_REG       ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 1.299   ; 1.299    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                 ;
;   0.164 ;   0.164  ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                         ;
;   0.189 ;   0.025  ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                       ;
;   0.189 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   0.189 ;   0.000  ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   1.595 ;   1.406  ; RR ; IC   ; 8      ; MPDSP_X105_Y159_N0   ; FP DSP block       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0|clk[0] ;
;   1.595 ;   0.000  ; RR ; CELL ; 1      ; MPDSP_X105_Y159_N0   ; FP DSP block       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0~AY_REG ;
;   1.305 ;   -0.290 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
;   1.299 ;   -0.006 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                ;
; 1.299   ; 0.000    ;    ; uTh  ; 1      ; MPDSP_X105_Y159_N0   ; FP DSP block       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0~AY_REG ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.007 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                             ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I11_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 1.842                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 1.835                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.007                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.026 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.454 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.365       ; 98         ; 0.000 ; 1.243 ;
;    Cell                ;       ; 3     ; 0.023       ; 2          ; 0.000 ; 0.023 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.230       ; 51         ; 0.230 ; 0.230 ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.224       ; 49         ; 0.224 ; 0.224 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.674       ; 98         ; 0.000 ; 1.530 ;
;    Cell                ;       ; 3     ; 0.028       ; 2          ; 0.000 ; 0.028 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+-------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                         ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                               ;
; 1.388   ; 1.388   ;    ;      ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12    ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                          ;
;   0.122 ;   0.122 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                  ;
;   0.145 ;   0.023 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                ;
;   0.145 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port           ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   0.145 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port           ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   1.388 ;   1.243 ; RR ; IC   ; 1      ; FF_X138_Y154_N2         ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]|clk                           ;
;   1.388 ;   0.000 ; RR ; CELL ; 1      ; FF_X138_Y154_N2         ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                               ;
; 1.842   ; 0.454   ;    ;      ;        ;                         ;                    ; data path                                                                                                                                                                                                                                                                                                                                      ;
;   1.612 ;   0.224 ; RR ; uTco ; 2      ; FF_X138_Y154_N2         ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]|q                             ;
;   1.612 ;   0.000 ; RR ; CELL ; 32     ; FF_X138_Y154_N2         ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~la_lab/laboutt[1]             ;
;   1.842 ;   0.230 ; RR ; IC   ; 1      ; LAB_RE_X138_Y157_N0_I11 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I11_dff|d ;
;   1.842 ;   0.000 ; RR ; CELL ; 1      ; LAB_RE_X138_Y157_N0_I11 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I11_dff   ;
+---------+---------+----+------+--------+-------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+-------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+-------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                         ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                         ;                    ; time borrowed                                                                                                                                                                                                                                                                                                                                    ;
; 1.414   ; 1.414    ;    ;        ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X98_Y147_N12    ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                            ;
;   0.144 ;   0.144  ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                    ;
;   0.172 ;   0.028  ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                  ;
;   0.172 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port           ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                            ;
;   0.172 ;   0.000  ; RR ; CELL   ; 15766  ; Boundary Port           ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                  ;
;   1.702 ;   1.530  ; RR ; IC     ; 1      ; LAB_RE_X138_Y157_N0_I11 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I11_dff|clk ;
;   1.702 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X138_Y157_N0_I11 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I11_dff     ;
;   1.432 ;   -0.270 ;    ;        ;        ;                         ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                          ;
;   1.414 ;   -0.018 ;    ;        ;        ;                         ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                           ;
; 1.835   ; 0.421    ;    ; uTh    ; 1      ; LAB_RE_X138_Y157_N0_I11 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I11_dff     ;
+---------+----------+----+--------+--------+-------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.014 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[62]~ENA_dff                     ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[62]~LAB_RE_X142_Y152_N0_I44_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 1.830                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 1.816                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.014                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.447 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.360       ; 98         ; 0.000 ; 1.238 ;
;    Cell                ;       ; 3     ; 0.023       ; 2          ; 0.000 ; 0.023 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.076       ; 17         ; 0.076 ; 0.076 ;
;    Cell                ;       ; 3     ; 0.073       ; 16         ; 0.000 ; 0.073 ;
;    uTco                ;       ; 1     ; 0.298       ; 67         ; 0.298 ; 0.298 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.672       ; 98         ; 0.000 ; 1.528 ;
;    Cell                ;       ; 3     ; 0.028       ; 2          ; 0.000 ; 0.028 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location                ; Element Type          ; Element                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                         ;                       ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                         ;                       ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 1.383   ; 1.383   ;    ;        ;        ;                         ;                       ; clock path                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                         ;                       ; source latency                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X98_Y147_N12    ; Combinational cell    ; clock                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.122 ;   0.122 ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12    ; Combinational cell    ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.145 ;   0.023 ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12    ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.145 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port           ; N/A                   ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.145 ;   0.000 ; RR ; CELL   ; 15766  ; Boundary Port           ; N/A                   ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.383 ;   1.238 ; RR ; IC     ; 1      ; FF_X142_Y152_N87        ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[62]~ENA_dff|clk                   ;
;   1.383 ;   0.000 ; RR ; CELL   ; 1      ; FF_X142_Y152_N87        ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[62]~ENA_dff                       ;
; 1.830   ; 0.447   ;    ;        ;        ;                         ;                       ; data path                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.681 ;   0.298 ; FF ; uTco   ; 1      ; FF_X142_Y152_N87        ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[62]~ENA_dff|q                     ;
;   1.681 ;   0.000 ; FF ; CELL   ; 2      ; FF_X142_Y152_N41        ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[62]~.comb|ena                     ;
;   1.754 ;   0.073 ; FR ; CELL   ; 1      ; FF_X142_Y152_N41        ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[62]~.comb|q                       ;
;   1.830 ;   0.076 ; RR ; IC     ; 1      ; LAB_RE_X142_Y152_N0_I44 ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[62]~LAB_RE_X142_Y152_N0_I44_dff|d ;
;   1.830 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X142_Y152_N0_I44 ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[62]~LAB_RE_X142_Y152_N0_I44_dff   ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+-------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+-------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                         ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                         ;                    ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.383   ; 1.383    ;    ;        ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X98_Y147_N12    ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.144 ;   0.144  ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.172 ;   0.028  ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.172 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port           ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.172 ;   0.000  ; RR ; CELL   ; 15766  ; Boundary Port           ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.700 ;   1.528  ; RR ; IC     ; 1      ; LAB_RE_X142_Y152_N0_I44 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[62]~LAB_RE_X142_Y152_N0_I44_dff|clk ;
;   1.700 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X142_Y152_N0_I44 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[62]~LAB_RE_X142_Y152_N0_I44_dff     ;
;   1.383 ;   -0.317 ;    ;        ;        ;                         ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                          ;
; 1.816   ; 0.433    ;    ; uTh    ; 1      ; LAB_RE_X142_Y152_N0_I44 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[62]~LAB_RE_X142_Y152_N0_I44_dff     ;
+---------+----------+----+--------+--------+-------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.014 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I23_dff                                                                                                                                                                                           ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|valid_out_ES~LAB_RE_X133_Y157_N0_I24_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 1.846                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 1.832                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.014                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.458 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.365       ; 98         ; 0.000 ; 1.243 ;
;    Cell                ;       ; 3     ; 0.023       ; 2          ; 0.000 ; 0.023 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.077       ; 17         ; 0.001 ; 0.076 ;
;    Cell                ;       ; 5     ; 0.092       ; 20         ; 0.000 ; 0.066 ;
;    uTco                ;       ; 1     ; 0.289       ; 63         ; 0.289 ; 0.289 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.677       ; 98         ; 0.000 ; 1.533 ;
;    Cell                ;       ; 3     ; 0.028       ; 2          ; 0.000 ; 0.028 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location                ; Element Type          ; Element                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                         ;                       ; launch edge time                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                         ;                       ; time borrowed                                                                                                                                                                                                                                                                                 ;
; 1.388   ; 1.388   ;    ;        ;        ;                         ;                       ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                         ;                       ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X98_Y147_N12    ; Combinational cell    ; clock                                                                                                                                                                                                                                                                                         ;
;   0.122 ;   0.122 ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12    ; Combinational cell    ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                 ;
;   0.145 ;   0.023 ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12    ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                               ;
;   0.145 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port           ; N/A                   ; atax_inst|clock|input                                                                                                                                                                                                                                                                         ;
;   0.145 ;   0.000 ; RR ; CELL   ; 15766  ; Boundary Port           ; N/A                   ; atax_inst|clock                                                                                                                                                                                                                                                                               ;
;   1.388 ;   1.243 ; RR ; IC     ; 1      ; LAB_RE_X132_Y157_N0_I23 ; Hyper-Register        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I23_dff|clk                                                                                                                                                                                         ;
;   1.388 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X132_Y157_N0_I23 ; Hyper-Register        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I23_dff                                                                                                                                                                                             ;
; 1.846   ; 0.458   ;    ;        ;        ;                         ;                       ; data path                                                                                                                                                                                                                                                                                     ;
;   1.677 ;   0.289 ; RR ; uTco   ; 1      ; LAB_RE_X132_Y157_N0_I23 ; Hyper-Register        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I23_dff|q                                                                                                                                                                                           ;
;   1.678 ;   0.001 ; RR ; IC     ; 1      ; LABCELL_X132_Y157_N15   ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i73~0|datae                                ;
;   1.704 ;   0.026 ; RR ; CELL   ; 1      ; LABCELL_X132_Y157_N15   ; Combinational cell    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i73~0|combout                              ;
;   1.704 ;   0.000 ; RR ; CELL   ; 1      ; FF_X132_Y157_N17        ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|valid_out_ES~.comb|d                       ;
;   1.770 ;   0.066 ; RR ; CELL   ; 2      ; FF_X132_Y157_N17        ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|valid_out_ES~.comb|q                       ;
;   1.770 ;   0.000 ; RR ; CELL   ; 8      ; FF_X132_Y157_N17        ; Bypassed ALM Register ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|valid_out_ES~.comb~la_lab/laboutt[11]      ;
;   1.846 ;   0.076 ; RR ; IC     ; 1      ; LAB_RE_X133_Y157_N0_I24 ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|valid_out_ES~LAB_RE_X133_Y157_N0_I24_dff|d ;
;   1.846 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X133_Y157_N0_I24 ; Hyper-Register        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|valid_out_ES~LAB_RE_X133_Y157_N0_I24_dff   ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                         ;                    ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                         ;                    ; time borrowed                                                                                                                                                                                                                                                                                   ;
; 1.401   ; 1.401    ;    ;        ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X98_Y147_N12    ; Combinational cell ; clock                                                                                                                                                                                                                                                                                           ;
;   0.144 ;   0.144  ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                   ;
;   0.172 ;   0.028  ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                 ;
;   0.172 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port           ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                           ;
;   0.172 ;   0.000  ; RR ; CELL   ; 15766  ; Boundary Port           ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                 ;
;   1.705 ;   1.533  ; RR ; IC     ; 1      ; LAB_RE_X133_Y157_N0_I24 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|valid_out_ES~LAB_RE_X133_Y157_N0_I24_dff|clk ;
;   1.705 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X133_Y157_N0_I24 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|valid_out_ES~LAB_RE_X133_Y157_N0_I24_dff     ;
;   1.409 ;   -0.296 ;    ;        ;        ;                         ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
;   1.401 ;   -0.008 ;    ;        ;        ;                         ;                    ; advanced clock effects                                                                                                                                                                                                                                                                          ;
; 1.832   ; 0.431    ;    ; uTh    ; 1      ; LAB_RE_X133_Y157_N0_I24 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|valid_out_ES~LAB_RE_X133_Y157_N0_I24_dff     ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.017 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                             ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I19_dff ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 1.853                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 1.836                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.017                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.026 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.465 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.365       ; 98         ; 0.000 ; 1.243 ;
;    Cell                ;       ; 3     ; 0.023       ; 2          ; 0.000 ; 0.023 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.241       ; 52         ; 0.241 ; 0.241 ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.224       ; 48         ; 0.224 ; 0.224 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.674       ; 98         ; 0.000 ; 1.530 ;
;    Cell                ;       ; 3     ; 0.028       ; 2          ; 0.000 ; 0.028 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+-------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                         ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                               ;
; 1.388   ; 1.388   ;    ;      ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12    ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                          ;
;   0.122 ;   0.122 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                  ;
;   0.145 ;   0.023 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                ;
;   0.145 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port           ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   0.145 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port           ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   1.388 ;   1.243 ; RR ; IC   ; 1      ; FF_X138_Y154_N2         ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]|clk                           ;
;   1.388 ;   0.000 ; RR ; CELL ; 1      ; FF_X138_Y154_N2         ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                               ;
; 1.853   ; 0.465   ;    ;      ;        ;                         ;                    ; data path                                                                                                                                                                                                                                                                                                                                      ;
;   1.612 ;   0.224 ; RR ; uTco ; 2      ; FF_X138_Y154_N2         ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]|q                             ;
;   1.612 ;   0.000 ; RR ; CELL ; 32     ; FF_X138_Y154_N2         ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~la_lab/laboutt[1]             ;
;   1.853 ;   0.241 ; RR ; IC   ; 1      ; LAB_RE_X138_Y157_N0_I19 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I19_dff|d ;
;   1.853 ;   0.000 ; RR ; CELL ; 1      ; LAB_RE_X138_Y157_N0_I19 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I19_dff   ;
+---------+---------+----+------+--------+-------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+-------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location                ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+-------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                         ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                         ;                    ; time borrowed                                                                                                                                                                                                                                                                                                                                    ;
; 1.414   ; 1.414    ;    ;        ;        ;                         ;                    ; clock path                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                         ;                    ; source latency                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X98_Y147_N12    ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                            ;
;   0.144 ;   0.144  ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                    ;
;   0.172 ;   0.028  ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                  ;
;   0.172 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port           ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                            ;
;   0.172 ;   0.000  ; RR ; CELL   ; 15766  ; Boundary Port           ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                  ;
;   1.702 ;   1.530  ; RR ; IC     ; 1      ; LAB_RE_X138_Y157_N0_I19 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I19_dff|clk ;
;   1.702 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X138_Y157_N0_I19 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I19_dff     ;
;   1.432 ;   -0.270 ;    ;        ;        ;                         ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                          ;
;   1.414 ;   -0.018 ;    ;        ;        ;                         ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                           ;
; 1.836   ; 0.422    ;    ; uTh    ; 1      ; LAB_RE_X138_Y157_N0_I19 ; Hyper-Register     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]~LAB_RE_X138_Y157_N0_I19_dff     ;
+---------+----------+----+--------+--------+-------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.017 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ram_block2a16~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 1.262                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 1.245                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.017                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.109 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.251 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.993       ; 98         ; 0.000 ; 0.892 ;
;    Cell                ;       ; 3     ; 0.018       ; 2          ; 0.000 ; 0.018 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.113       ; 45         ; 0.113 ; 0.113 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 55         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.344       ; 98         ; 0.000 ; 1.210 ;
;    Cell                ;       ; 3     ; 0.022       ; 2          ; 0.000 ; 0.022 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.011   ; 1.011   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.101 ;   0.101 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.119 ;   0.018 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.119 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.119 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.011 ;   0.892 ; RR ; IC   ; 1      ; FF_X126_Y146_N53     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]|clk                                                        ;
;   1.011 ;   0.000 ; RR ; CELL ; 1      ; FF_X126_Y146_N53     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                            ;
; 1.262   ; 0.251   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.149 ;   0.138 ; RR ; uTco ; 2      ; FF_X126_Y146_N53     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]|q                                                          ;
;   1.262 ;   0.113 ; RR ; IC   ; 1      ; EC_X125_Y146_N0      ; EC                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ram_block2a16|portbaddr[0] ;
;   1.262 ;   0.000 ; RR ; CELL ; 1      ; EC_X125_Y146_N0      ; EC                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ram_block2a16~reg1         ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 1.120   ; 1.120    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.134 ;   0.134  ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.156 ;   0.022  ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.156 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.156 ;   0.000  ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.366 ;   1.210  ; RR ; IC   ; 1      ; EC_X125_Y146_N0      ; EC                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ram_block2a16|clk1 ;
;   1.366 ;   0.000  ; RR ; CELL ; 1      ; EC_X125_Y146_N0      ; EC                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ram_block2a16~reg1 ;
;   1.126 ;   -0.240 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.120 ;   -0.006 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 1.245   ; 0.125    ;    ; uTh  ; 1      ; EC_X125_Y146_N0      ; EC                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ram_block2a16~reg1 ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.019 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|slave_read_pipe.valid~_Duplicate_8       ;
; To Node                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]~_Duplicate_2 ;
; Launch Clock                    ; clock                                                                                                         ;
; Latch Clock                     ; clock                                                                                                         ;
; Data Arrival Time               ; 1.849                                                                                                         ;
; Data Required Time              ; 1.830                                                                                                         ;
; Slack                           ; 0.019                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.449  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.377       ; 98         ; 0.000 ; 1.255 ;
;    Cell                ;        ; 3     ; 0.023       ; 2          ; 0.000 ; 0.023 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.083       ; 18         ; 0.001 ; 0.082 ;
;    Cell                ;        ; 4     ; 0.088       ; 20         ; 0.000 ; 0.063 ;
;    uTco                ;        ; 1     ; 0.278       ; 62         ; 0.278 ; 0.278 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.689       ; 98         ; 0.000 ; 1.545 ;
;    Cell                ;        ; 3     ; 0.028       ; 2          ; 0.000 ; 0.028 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location                ; Element Type          ; Element                                                                                                         ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                         ;                       ; launch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                         ;                       ; time borrowed                                                                                                   ;
; 1.400   ; 1.400   ;    ;        ;        ;                         ;                       ; clock path                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                         ;                       ; source latency                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X98_Y147_N12    ; Combinational cell    ; clock                                                                                                           ;
;   0.122 ;   0.122 ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12    ; Combinational cell    ; clock~FITTER_INSERTED_0|dataf                                                                                   ;
;   0.145 ;   0.023 ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12    ; Combinational cell    ; clock~FITTER_INSERTED_0|combout                                                                                 ;
;   0.145 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port           ; N/A                   ; atax_inst|clock|input                                                                                           ;
;   0.145 ;   0.000 ; RR ; CELL   ; 15766  ; Boundary Port           ; N/A                   ; atax_inst|clock                                                                                                 ;
;   1.400 ;   1.255 ; RR ; IC     ; 1      ; LAB_RE_X127_Y155_N0_I47 ; Hyper-Register        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|slave_read_pipe.valid~_Duplicate_8|clk     ;
;   1.400 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X127_Y155_N0_I47 ; Hyper-Register        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|slave_read_pipe.valid~_Duplicate_8         ;
; 1.849   ; 0.449   ;    ;        ;        ;                         ;                       ; data path                                                                                                       ;
;   1.678 ;   0.278 ; FF ; uTco   ; 1      ; LAB_RE_X127_Y155_N0_I47 ; Hyper-Register        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|slave_read_pipe.valid~_Duplicate_8|q       ;
;   1.679 ;   0.001 ; FF ; IC     ; 1      ; LABCELL_X127_Y155_N33   ; Combinational cell    ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|i329~0|datae                               ;
;   1.704 ;   0.025 ; FR ; CELL   ; 1      ; LABCELL_X127_Y155_N33   ; Combinational cell    ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|i329~0|combout                             ;
;   1.704 ;   0.000 ; RR ; CELL   ; 1      ; FF_X127_Y155_N35        ; Bypassed ALM Register ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]~.comb|d        ;
;   1.767 ;   0.063 ; RR ; CELL   ; 5      ; FF_X127_Y155_N35        ; Bypassed ALM Register ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]~.comb|q        ;
;   1.849 ;   0.082 ; RR ; IC     ; 1      ; LAB_RE_X127_Y155_N0_I44 ; Hyper-Register        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]~_Duplicate_2|d ;
;   1.849 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X127_Y155_N0_I44 ; Hyper-Register        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]~_Duplicate_2   ;
+---------+---------+----+--------+--------+-------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location                ; Element Type       ; Element                                                                                                           ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                         ;                    ; latch edge time                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                         ;                    ; time borrowed                                                                                                     ;
; 1.399   ; 1.399    ;    ;        ;        ;                         ;                    ; clock path                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                         ;                    ; source latency                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X98_Y147_N12    ; Combinational cell ; clock                                                                                                             ;
;   0.144 ;   0.144  ; RR ; IC     ; 1      ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                     ;
;   0.172 ;   0.028  ; RR ; CELL   ; 402    ; LABCELL_X97_Y147_N12    ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                   ;
;   0.172 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port           ; N/A                ; atax_inst|clock|input                                                                                             ;
;   0.172 ;   0.000  ; RR ; CELL   ; 15766  ; Boundary Port           ; N/A                ; atax_inst|clock                                                                                                   ;
;   1.717 ;   1.545  ; RR ; IC     ; 1      ; LAB_RE_X127_Y155_N0_I44 ; Hyper-Register     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]~_Duplicate_2|clk ;
;   1.717 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X127_Y155_N0_I44 ; Hyper-Register     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]~_Duplicate_2     ;
;   1.399 ;   -0.318 ;    ;        ;        ;                         ;                    ; clock pessimism removed                                                                                           ;
; 1.830   ; 0.431    ;    ; uTh    ; 1      ; LAB_RE_X127_Y155_N0_I44 ; Hyper-Register     ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.burstcount[0]~_Duplicate_2     ;
+---------+----------+----+--------+--------+-------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.211 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 0C Model
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                           ; To Node                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.211 ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                     ; clock        ; clock       ; 1.000        ; -0.050     ; 0.982      ; 1 Slow vid1 0C Model            ;
; -0.211 ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                  ; clock        ; clock       ; 1.000        ; -0.050     ; 0.982      ; 1 Slow vid1 0C Model            ;
; -0.211 ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                  ; clock        ; clock       ; 1.000        ; -0.050     ; 0.982      ; 1 Slow vid1 0C Model            ;
; -0.211 ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                       ; clock        ; clock       ; 1.000        ; -0.050     ; 0.982      ; 1 Slow vid1 0C Model            ;
; -0.211 ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                    ; clock        ; clock       ; 1.000        ; -0.050     ; 0.982      ; 1 Slow vid1 0C Model            ;
; -0.211 ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                    ; clock        ; clock       ; 1.000        ; -0.050     ; 0.982      ; 1 Slow vid1 0C Model            ;
; -0.202 ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock       ; 1.000        ; -0.037     ; 1.021      ; Slow 900mV 100C Model           ;
; -0.202 ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock       ; 1.000        ; -0.037     ; 1.021      ; Slow 900mV 100C Model           ;
; -0.130 ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                          ; clock        ; clock       ; 1.000        ; -0.107     ; 0.848      ; 1 Slow vid1 0C Model            ;
; -0.130 ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7] ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                          ; clock        ; clock       ; 1.000        ; -0.107     ; 0.848      ; 1 Slow vid1 0C Model            ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.211 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                              ;
; Data Arrival Time               ; 2.708                                                                                                                                                              ;
; Data Required Time              ; 2.497                                                                                                                                                              ;
; Slack                           ; -0.211 (VIOLATED)                                                                                                                                                  ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.982  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.695       ; 98         ; 0.000 ; 1.544 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.687       ; 70         ; 0.687 ; 0.687 ;
;    Cell                ;        ; 2     ; 0.079       ; 8          ; 0.000 ; 0.079 ;
;    uTco                ;        ; 1     ; 0.216       ; 22         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.362       ; 98         ; 0.000 ; 1.235 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                        ;
; 1.726   ; 1.726   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                   ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                           ;
;   0.182 ;   0.031 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                         ;
;   0.182 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                   ;
;   0.182 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                         ;
;   1.726 ;   1.544 ; RR ; IC   ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                 ;
;   1.726 ;   0.000 ; RR ; CELL ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                     ;
; 2.708   ; 0.982   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                               ;
;   1.942 ;   0.216 ; RR ; uTco ; 2      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                   ;
;   2.021 ;   0.079 ; RR ; CELL ; 93     ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                  ;
;   2.708 ;   0.687 ; RR ; IC   ; 1      ; FF_X111_Y153_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.708 ;   0.000 ; RR ; CELL ; 1      ; FF_X111_Y153_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                        ;
; 2.676   ; 1.676   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                  ;
;   1.127 ;   0.127 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                          ;
;   1.153 ;   0.026 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                        ;
;   1.153 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                  ;
;   1.153 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                        ;
;   2.388 ;   1.235 ; RR ; IC   ; 1      ; FF_X111_Y153_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   2.388 ;   0.000 ; RR ; CELL ; 1      ; FF_X111_Y153_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head     ;
;   2.668 ;   0.280 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                ;
;   2.676 ;   0.008 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                 ;
; 2.497   ; -0.179  ;    ; uTsu ; 1      ; FF_X111_Y153_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -0.211 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                   ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                 ;
; Data Arrival Time               ; 2.708                                                                                                                                                                 ;
; Data Required Time              ; 2.497                                                                                                                                                                 ;
; Slack                           ; -0.211 (VIOLATED)                                                                                                                                                     ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.982  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.695       ; 98         ; 0.000 ; 1.544 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.687       ; 70         ; 0.687 ; 0.687 ;
;    Cell                ;        ; 2     ; 0.079       ; 8          ; 0.000 ; 0.079 ;
;    uTco                ;        ; 1     ; 0.216       ; 22         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.362       ; 98         ; 0.000 ; 1.235 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                           ;
; 1.726   ; 1.726   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                      ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                              ;
;   0.182 ;   0.031 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                            ;
;   0.182 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                      ;
;   0.182 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                            ;
;   1.726 ;   1.544 ; RR ; IC   ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                    ;
;   1.726 ;   0.000 ; RR ; CELL ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                        ;
; 2.708   ; 0.982   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                  ;
;   1.942 ;   0.216 ; RR ; uTco ; 2      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                      ;
;   2.021 ;   0.079 ; RR ; CELL ; 93     ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                     ;
;   2.708 ;   0.687 ; RR ; IC   ; 1      ; FF_X111_Y153_N23     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.708 ;   0.000 ; RR ; CELL ; 1      ; FF_X111_Y153_N23     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                           ;
; 2.676   ; 1.676   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                     ;
;   1.127 ;   0.127 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                             ;
;   1.153 ;   0.026 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                           ;
;   1.153 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                     ;
;   1.153 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                           ;
;   2.388 ;   1.235 ; RR ; IC   ; 1      ; FF_X111_Y153_N23     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.388 ;   0.000 ; RR ; CELL ; 1      ; FF_X111_Y153_N23     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.668 ;   0.280 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                   ;
;   2.676 ;   0.008 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                    ;
; 2.497   ; -0.179  ;    ; uTsu ; 1      ; FF_X111_Y153_N23     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -0.211 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                   ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                 ;
; Data Arrival Time               ; 2.708                                                                                                                                                                 ;
; Data Required Time              ; 2.497                                                                                                                                                                 ;
; Slack                           ; -0.211 (VIOLATED)                                                                                                                                                     ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.982  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.695       ; 98         ; 0.000 ; 1.544 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.687       ; 70         ; 0.687 ; 0.687 ;
;    Cell                ;        ; 2     ; 0.079       ; 8          ; 0.000 ; 0.079 ;
;    uTco                ;        ; 1     ; 0.216       ; 22         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.362       ; 98         ; 0.000 ; 1.235 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                           ;
; 1.726   ; 1.726   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                      ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                              ;
;   0.182 ;   0.031 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                            ;
;   0.182 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                      ;
;   0.182 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                            ;
;   1.726 ;   1.544 ; RR ; IC   ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                    ;
;   1.726 ;   0.000 ; RR ; CELL ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                        ;
; 2.708   ; 0.982   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                  ;
;   1.942 ;   0.216 ; RR ; uTco ; 2      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                      ;
;   2.021 ;   0.079 ; RR ; CELL ; 93     ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                     ;
;   2.708 ;   0.687 ; RR ; IC   ; 1      ; FF_X111_Y153_N2      ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   2.708 ;   0.000 ; RR ; CELL ; 1      ; FF_X111_Y153_N2      ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                           ;
; 2.676   ; 1.676   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                     ;
;   1.127 ;   0.127 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                             ;
;   1.153 ;   0.026 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                           ;
;   1.153 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                     ;
;   1.153 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                           ;
;   2.388 ;   1.235 ; RR ; IC   ; 1      ; FF_X111_Y153_N2      ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   2.388 ;   0.000 ; RR ; CELL ; 1      ; FF_X111_Y153_N2      ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   2.668 ;   0.280 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                   ;
;   2.676 ;   0.008 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                    ;
; 2.497   ; -0.179  ;    ; uTsu ; 1      ; FF_X111_Y153_N2      ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.211 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                              ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                            ;
; Data Arrival Time               ; 2.708                                                                                                                                                            ;
; Data Required Time              ; 2.497                                                                                                                                                            ;
; Slack                           ; -0.211 (VIOLATED)                                                                                                                                                ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.982  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.695       ; 98         ; 0.000 ; 1.544 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.687       ; 70         ; 0.687 ; 0.687 ;
;    Cell                ;        ; 2     ; 0.079       ; 8          ; 0.000 ; 0.079 ;
;    uTco                ;        ; 1     ; 0.216       ; 22         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.362       ; 98         ; 0.000 ; 1.235 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                      ;
; 1.726   ; 1.726   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                 ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                         ;
;   0.182 ;   0.031 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                       ;
;   0.182 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                 ;
;   0.182 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                       ;
;   1.726 ;   1.544 ; RR ; IC   ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                               ;
;   1.726 ;   0.000 ; RR ; CELL ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                   ;
; 2.708   ; 0.982   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                             ;
;   1.942 ;   0.216 ; RR ; uTco ; 2      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                 ;
;   2.021 ;   0.079 ; RR ; CELL ; 93     ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                ;
;   2.708 ;   0.687 ; RR ; IC   ; 1      ; FF_X111_Y153_N8      ; ALM Register       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.708 ;   0.000 ; RR ; CELL ; 1      ; FF_X111_Y153_N8      ; ALM Register       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                              ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                      ;
; 2.676   ; 1.676   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                ;
;   1.127 ;   0.127 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                        ;
;   1.153 ;   0.026 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                      ;
;   1.153 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                ;
;   1.153 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                      ;
;   2.388 ;   1.235 ; RR ; IC   ; 1      ; FF_X111_Y153_N8      ; ALM Register       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   2.388 ;   0.000 ; RR ; CELL ; 1      ; FF_X111_Y153_N8      ; ALM Register       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   2.668 ;   0.280 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                              ;
;   2.676 ;   0.008 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                               ;
; 2.497   ; -0.179  ;    ; uTsu ; 1      ; FF_X111_Y153_N8      ; ALM Register       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -0.211 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                 ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                               ;
; Data Arrival Time               ; 2.708                                                                                                                                                               ;
; Data Required Time              ; 2.497                                                                                                                                                               ;
; Slack                           ; -0.211 (VIOLATED)                                                                                                                                                   ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.982  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.695       ; 98         ; 0.000 ; 1.544 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.687       ; 70         ; 0.687 ; 0.687 ;
;    Cell                ;        ; 2     ; 0.079       ; 8          ; 0.000 ; 0.079 ;
;    uTco                ;        ; 1     ; 0.216       ; 22         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.362       ; 98         ; 0.000 ; 1.235 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                         ;
; 1.726   ; 1.726   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                    ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                            ;
;   0.182 ;   0.031 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                          ;
;   0.182 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                    ;
;   0.182 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                          ;
;   1.726 ;   1.544 ; RR ; IC   ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                  ;
;   1.726 ;   0.000 ; RR ; CELL ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                      ;
; 2.708   ; 0.982   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                ;
;   1.942 ;   0.216 ; RR ; uTco ; 2      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                    ;
;   2.021 ;   0.079 ; RR ; CELL ; 93     ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                   ;
;   2.708 ;   0.687 ; RR ; IC   ; 1      ; FF_X111_Y153_N11     ; ALM Register       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.708 ;   0.000 ; RR ; CELL ; 1      ; FF_X111_Y153_N11     ; ALM Register       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                         ;
; 2.676   ; 1.676   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                   ;
;   1.127 ;   0.127 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                           ;
;   1.153 ;   0.026 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                         ;
;   1.153 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                   ;
;   1.153 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                         ;
;   2.388 ;   1.235 ; RR ; IC   ; 1      ; FF_X111_Y153_N11     ; ALM Register       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.388 ;   0.000 ; RR ; CELL ; 1      ; FF_X111_Y153_N11     ; ALM Register       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.668 ;   0.280 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                 ;
;   2.676 ;   0.008 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                  ;
; 2.497   ; -0.179  ;    ; uTsu ; 1      ; FF_X111_Y153_N11     ; ALM Register       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -0.211 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                 ;
; To Node                         ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                               ;
; Data Arrival Time               ; 2.708                                                                                                                                                               ;
; Data Required Time              ; 2.497                                                                                                                                                               ;
; Slack                           ; -0.211 (VIOLATED)                                                                                                                                                   ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.982  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.695       ; 98         ; 0.000 ; 1.544 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.687       ; 70         ; 0.687 ; 0.687 ;
;    Cell                ;        ; 2     ; 0.079       ; 8          ; 0.000 ; 0.079 ;
;    uTco                ;        ; 1     ; 0.216       ; 22         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.362       ; 98         ; 0.000 ; 1.235 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                         ;
; 1.726   ; 1.726   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                    ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                            ;
;   0.182 ;   0.031 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                          ;
;   0.182 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                    ;
;   0.182 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                          ;
;   1.726 ;   1.544 ; RR ; IC   ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                  ;
;   1.726 ;   0.000 ; RR ; CELL ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                      ;
; 2.708   ; 0.982   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                ;
;   1.942 ;   0.216 ; RR ; uTco ; 2      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                    ;
;   2.021 ;   0.079 ; RR ; CELL ; 93     ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                   ;
;   2.708 ;   0.687 ; RR ; IC   ; 1      ; FF_X111_Y153_N44     ; ALM Register       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   2.708 ;   0.000 ; RR ; CELL ; 1      ; FF_X111_Y153_N44     ; ALM Register       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                         ;
; 2.676   ; 1.676   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                   ;
;   1.127 ;   0.127 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                           ;
;   1.153 ;   0.026 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                         ;
;   1.153 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                   ;
;   1.153 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                         ;
;   2.388 ;   1.235 ; RR ; IC   ; 1      ; FF_X111_Y153_N44     ; ALM Register       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   2.388 ;   0.000 ; RR ; CELL ; 1      ; FF_X111_Y153_N44     ; ALM Register       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   2.668 ;   0.280 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                 ;
;   2.676 ;   0.008 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                  ;
; 2.497   ; -0.179  ;    ; uTsu ; 1      ; FF_X111_Y153_N44     ; ALM Register       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -0.202 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                 ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.811                                                                                                                                                                                                               ;
; Data Required Time              ; 2.609                                                                                                                                                                                                               ;
; Slack                           ; -0.202 (VIOLATED)                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.037 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.021  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.761       ; 98         ; 0.000 ; 1.610 ;
;    Cell                ;        ; 3     ; 0.029       ; 2          ; 0.000 ; 0.029 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.750       ; 73         ; 0.750 ; 0.750 ;
;    Cell                ;        ; 2     ; 0.068       ; 7          ; 0.000 ; 0.068 ;
;    uTco                ;        ; 1     ; 0.203       ; 20         ; 0.203 ; 0.203 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.445       ; 98         ; 0.000 ; 1.318 ;
;    Cell                ;        ; 3     ; 0.024       ; 2          ; 0.000 ; 0.024 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                         ;
; 1.790   ; 1.790   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                    ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                            ;
;   0.180 ;   0.029 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                          ;
;   0.180 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                    ;
;   0.180 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                          ;
;   1.790 ;   1.610 ; RR ; IC   ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                                                  ;
;   1.790 ;   0.000 ; RR ; CELL ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                      ;
; 2.811   ; 1.021   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                ;
;   1.993 ;   0.203 ; RR ; uTco ; 2      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                                    ;
;   2.061 ;   0.068 ; RR ; CELL ; 93     ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                                   ;
;   2.811 ;   0.750 ; RR ; IC   ; 1      ; FF_X107_Y153_N50     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.811 ;   0.000 ; RR ; CELL ; 1      ; FF_X107_Y153_N50     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                         ;
; 2.753   ; 1.753   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                   ;
;   1.127 ;   0.127 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                           ;
;   1.151 ;   0.024 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                         ;
;   1.151 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                   ;
;   1.151 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                         ;
;   2.469 ;   1.318 ; RR ; IC   ; 1      ; FF_X107_Y153_N50     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   2.469 ;   0.000 ; RR ; CELL ; 1      ; FF_X107_Y153_N50     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head     ;
;   2.745 ;   0.276 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                 ;
;   2.753 ;   0.008 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                  ;
; 2.609   ; -0.144  ;    ; uTsu ; 1      ; FF_X107_Y153_N50     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -0.202 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                    ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.811                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.609                                                                                                                                                                                                                  ;
; Slack                           ; -0.202 (VIOLATED)                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.037 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.021  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.761       ; 98         ; 0.000 ; 1.610 ;
;    Cell                ;        ; 3     ; 0.029       ; 2          ; 0.000 ; 0.029 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.750       ; 73         ; 0.750 ; 0.750 ;
;    Cell                ;        ; 2     ; 0.068       ; 7          ; 0.000 ; 0.068 ;
;    uTco                ;        ; 1     ; 0.203       ; 20         ; 0.203 ; 0.203 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.445       ; 98         ; 0.000 ; 1.318 ;
;    Cell                ;        ; 3     ; 0.024       ; 2          ; 0.000 ; 0.024 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                            ;
; 1.790   ; 1.790   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                       ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                               ;
;   0.180 ;   0.029 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                             ;
;   0.180 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                       ;
;   0.180 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                             ;
;   1.790 ;   1.610 ; RR ; IC   ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                                                                                                                     ;
;   1.790 ;   0.000 ; RR ; CELL ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                         ;
; 2.811   ; 1.021   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                   ;
;   1.993 ;   0.203 ; RR ; uTco ; 2      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                                                                                                                       ;
;   2.061 ;   0.068 ; RR ; CELL ; 93     ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                                                                                                                      ;
;   2.811 ;   0.750 ; RR ; IC   ; 1      ; FF_X107_Y153_N53     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.811 ;   0.000 ; RR ; CELL ; 1      ; FF_X107_Y153_N53     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                            ;
; 2.753   ; 1.753   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                      ;
;   1.127 ;   0.127 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                              ;
;   1.151 ;   0.024 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                            ;
;   1.151 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                      ;
;   1.151 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                            ;
;   2.469 ;   1.318 ; RR ; IC   ; 1      ; FF_X107_Y153_N53     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.469 ;   0.000 ; RR ; CELL ; 1      ; FF_X107_Y153_N53     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.745 ;   0.276 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                    ;
;   2.753 ;   0.008 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                     ;
; 2.609   ; -0.144  ;    ; uTsu ; 1      ; FF_X107_Y153_N53     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -0.130 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                           ;
; To Node                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                         ;
; Data Arrival Time               ; 2.574                                                                                                                         ;
; Data Required Time              ; 2.444                                                                                                                         ;
; Slack                           ; -0.130 (VIOLATED)                                                                                                             ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.107 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.848  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.695       ; 98         ; 0.000 ; 1.544 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.553       ; 65         ; 0.553 ; 0.553 ;
;    Cell                ;        ; 2     ; 0.079       ; 9          ; 0.000 ; 0.079 ;
;    uTco                ;        ; 1     ; 0.216       ; 25         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.362       ; 98         ; 0.000 ; 1.235 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                   ;
; 1.726   ; 1.726   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                              ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                      ;
;   0.182 ;   0.031 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                    ;
;   0.182 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                              ;
;   0.182 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                    ;
;   1.726 ;   1.544 ; RR ; IC   ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                            ;
;   1.726 ;   0.000 ; RR ; CELL ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                ;
; 2.574   ; 0.848   ;    ;      ;        ;                      ;                    ; data path                                                                                                                          ;
;   1.942 ;   0.216 ; RR ; uTco ; 2      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                              ;
;   2.021 ;   0.079 ; RR ; CELL ; 93     ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                             ;
;   2.574 ;   0.553 ; RR ; IC   ; 1      ; FF_X132_Y155_N19     ; ALM Register       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.574 ;   0.000 ; RR ; CELL ; 1      ; FF_X132_Y155_N19     ; ALM Register       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                   ;
; 2.619   ; 1.619   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                             ;
;   1.127 ;   0.127 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                     ;
;   1.153 ;   0.026 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                   ;
;   1.153 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                             ;
;   1.153 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                   ;
;   2.388 ;   1.235 ; RR ; IC   ; 1      ; FF_X132_Y155_N19     ; ALM Register       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.388 ;   0.000 ; RR ; CELL ; 1      ; FF_X132_Y155_N19     ; ALM Register       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.614 ;   0.226 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                           ;
;   2.619 ;   0.005 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                            ;
; 2.444   ; -0.175  ;    ; uTsu ; 1      ; FF_X132_Y155_N19     ; ALM Register       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -0.130 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                           ;
; To Node                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                         ;
; Data Arrival Time               ; 2.574                                                                                                                         ;
; Data Required Time              ; 2.444                                                                                                                         ;
; Slack                           ; -0.130 (VIOLATED)                                                                                                             ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.107 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.848  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.695       ; 98         ; 0.000 ; 1.544 ;
;    Cell                ;        ; 3     ; 0.031       ; 2          ; 0.000 ; 0.031 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.553       ; 65         ; 0.553 ; 0.553 ;
;    Cell                ;        ; 2     ; 0.079       ; 9          ; 0.000 ; 0.079 ;
;    uTco                ;        ; 1     ; 0.216       ; 25         ; 0.216 ; 0.216 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.362       ; 98         ; 0.000 ; 1.235 ;
;    Cell                ;        ; 3     ; 0.026       ; 2          ; 0.000 ; 0.026 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                   ;
; 1.726   ; 1.726   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                              ;
;   0.151 ;   0.151 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                      ;
;   0.182 ;   0.031 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                    ;
;   0.182 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                              ;
;   0.182 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                    ;
;   1.726 ;   1.544 ; RR ; IC   ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|clk                                            ;
;   1.726 ;   0.000 ; RR ; CELL ; 1      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                ;
; 2.574   ; 0.848   ;    ;      ;        ;                      ;                    ; data path                                                                                                                          ;
;   1.942 ;   0.216 ; RR ; uTco ; 2      ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]|q                                              ;
;   2.021 ;   0.079 ; RR ; CELL ; 93     ; FF_X122_Y151_N55     ; ALM Register       ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]~la_lab/laboutb[16]                             ;
;   2.574 ;   0.553 ; RR ; IC   ; 1      ; FF_X132_Y155_N32     ; ALM Register       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   2.574 ;   0.000 ; RR ; CELL ; 1      ; FF_X132_Y155_N32     ; ALM Register       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                   ;
; 2.619   ; 1.619   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                        ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                             ;
;   1.127 ;   0.127 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                     ;
;   1.153 ;   0.026 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                   ;
;   1.153 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                             ;
;   1.153 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                   ;
;   2.388 ;   1.235 ; RR ; IC   ; 1      ; FF_X132_Y155_N32     ; ALM Register       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   2.388 ;   0.000 ; RR ; CELL ; 1      ; FF_X132_Y155_N32     ; ALM Register       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   2.614 ;   0.226 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                           ;
;   2.619 ;   0.005 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                            ;
; 2.444   ; -0.175  ;    ; uTsu ; 1      ; FF_X132_Y155_N32     ; ALM Register       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.250 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 0C Model
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.250 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                            ; clock        ; clock       ; 0.000        ; 0.007      ; 0.218      ; Fast 900mV 0C Model             ;
; 0.250 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.007      ; 0.218      ; Fast 900mV 0C Model             ;
; 0.250 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                         ; clock        ; clock       ; 0.000        ; 0.007      ; 0.218      ; Fast 900mV 0C Model             ;
; 0.256 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                ; clock        ; clock       ; 0.000        ; 0.007      ; 0.223      ; Fast 900mV 0C Model             ;
; 0.256 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.007      ; 0.223      ; Fast 900mV 0C Model             ;
; 0.256 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.007      ; 0.223      ; Fast 900mV 0C Model             ;
; 0.256 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.220      ; Fast 900mV 0C Model             ;
; 0.256 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.220      ; Fast 900mV 0C Model             ;
; 0.256 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.220      ; Fast 900mV 0C Model             ;
; 0.260 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ; clock        ; clock       ; 0.000        ; 0.010      ; 0.231      ; Fast 900mV 0C Model             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.250 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 1.220                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 0.970                                                                                                                                                                                                                                                 ;
; Slack                           ; 0.250                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.007 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.218 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.984       ; 98         ; 0.000 ; 0.883 ;
;    Cell                ;       ; 3     ; 0.018       ; 2          ; 0.000 ; 0.018 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.079       ; 36         ; 0.079 ; 0.079 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 64         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.234       ; 98         ; 0.000 ; 1.100 ;
;    Cell                ;       ; 3     ; 0.022       ; 2          ; 0.000 ; 0.022 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                                           ;
; 1.002   ; 1.002   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                      ;
;   0.101 ;   0.101 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                              ;
;   0.119 ;   0.018 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                            ;
;   0.119 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                      ;
;   0.119 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                            ;
;   1.002 ;   0.883 ; RR ; IC   ; 1      ; FF_X117_Y144_N41     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                          ;
;   1.002 ;   0.000 ; RR ; CELL ; 1      ; FF_X117_Y144_N41     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                              ;
; 1.220   ; 0.218   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                                                  ;
;   1.141 ;   0.139 ; RR ; uTco ; 3      ; FF_X117_Y144_N41     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                            ;
;   1.220 ;   0.079 ; RR ; IC   ; 1      ; FF_X116_Y144_N26     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   1.220 ;   0.000 ; RR ; CELL ; 1      ; FF_X116_Y144_N26     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                           ;
; 1.009   ; 1.009    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                     ;
;   0.134 ;   0.134  ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                             ;
;   0.156 ;   0.022  ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                           ;
;   0.156 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                     ;
;   0.156 ;   0.000  ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                           ;
;   1.256 ;   1.100  ; RR ; IC   ; 1      ; FF_X116_Y144_N26     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.256 ;   0.000  ; RR ; CELL ; 1      ; FF_X116_Y144_N26     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   1.015 ;   -0.241 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                                   ;
;   1.009 ;   -0.006 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                                                    ;
; 0.970   ; -0.039   ;    ; uTh  ; 1      ; FF_X116_Y144_N26     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.250 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 1.220                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 0.970                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.250                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.007 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.218 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.984       ; 98         ; 0.000 ; 0.883 ;
;    Cell                ;       ; 3     ; 0.018       ; 2          ; 0.000 ; 0.018 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.079       ; 36         ; 0.079 ; 0.079 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 64         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.234       ; 98         ; 0.000 ; 1.100 ;
;    Cell                ;       ; 3     ; 0.022       ; 2          ; 0.000 ; 0.022 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                                              ;
; 1.002   ; 1.002   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                         ;
;   0.101 ;   0.101 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                 ;
;   0.119 ;   0.018 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                               ;
;   0.119 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                         ;
;   0.119 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                               ;
;   1.002 ;   0.883 ; RR ; IC   ; 1      ; FF_X117_Y144_N41     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                             ;
;   1.002 ;   0.000 ; RR ; CELL ; 1      ; FF_X117_Y144_N41     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                 ;
; 1.220   ; 0.218   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                                                     ;
;   1.141 ;   0.139 ; RR ; uTco ; 3      ; FF_X117_Y144_N41     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                               ;
;   1.220 ;   0.079 ; RR ; IC   ; 1      ; FF_X116_Y144_N29     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   1.220 ;   0.000 ; RR ; CELL ; 1      ; FF_X116_Y144_N29     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                              ;
; 1.009   ; 1.009    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                        ;
;   0.134 ;   0.134  ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                ;
;   0.156 ;   0.022  ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                              ;
;   0.156 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                        ;
;   0.156 ;   0.000  ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                              ;
;   1.256 ;   1.100  ; RR ; IC   ; 1      ; FF_X116_Y144_N29     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.256 ;   0.000  ; RR ; CELL ; 1      ; FF_X116_Y144_N29     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   1.015 ;   -0.241 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                                      ;
;   1.009 ;   -0.006 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                                                       ;
; 0.970   ; -0.039   ;    ; uTh  ; 1      ; FF_X116_Y144_N29     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.250 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 1.220                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 0.970                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.250                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.007 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.218 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.984       ; 98         ; 0.000 ; 0.883 ;
;    Cell                ;       ; 3     ; 0.018       ; 2          ; 0.000 ; 0.018 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.079       ; 36         ; 0.079 ; 0.079 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 64         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.234       ; 98         ; 0.000 ; 1.100 ;
;    Cell                ;       ; 3     ; 0.022       ; 2          ; 0.000 ; 0.022 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                                              ;
; 1.002   ; 1.002   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                         ;
;   0.101 ;   0.101 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                 ;
;   0.119 ;   0.018 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                               ;
;   0.119 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                         ;
;   0.119 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                               ;
;   1.002 ;   0.883 ; RR ; IC   ; 1      ; FF_X117_Y144_N41     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                             ;
;   1.002 ;   0.000 ; RR ; CELL ; 1      ; FF_X117_Y144_N41     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                 ;
; 1.220   ; 0.218   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                                                     ;
;   1.141 ;   0.139 ; RR ; uTco ; 3      ; FF_X117_Y144_N41     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                               ;
;   1.220 ;   0.079 ; RR ; IC   ; 1      ; FF_X116_Y144_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   1.220 ;   0.000 ; RR ; CELL ; 1      ; FF_X116_Y144_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                              ;
; 1.009   ; 1.009    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                        ;
;   0.134 ;   0.134  ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                ;
;   0.156 ;   0.022  ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                              ;
;   0.156 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                        ;
;   0.156 ;   0.000  ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                              ;
;   1.256 ;   1.100  ; RR ; IC   ; 1      ; FF_X116_Y144_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.256 ;   0.000  ; RR ; CELL ; 1      ; FF_X116_Y144_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   1.015 ;   -0.241 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                                      ;
;   1.009 ;   -0.006 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                                                       ;
; 0.970   ; -0.039   ;    ; uTh  ; 1      ; FF_X116_Y144_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.256 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                         ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.230                                                                                                                                                                                                                                             ;
; Data Required Time              ; 0.974                                                                                                                                                                                                                                             ;
; Slack                           ; 0.256                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.007 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.223 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.989       ; 98         ; 0.000 ; 0.888 ;
;    Cell                ;       ; 3     ; 0.018       ; 2          ; 0.000 ; 0.018 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.084       ; 38         ; 0.084 ; 0.084 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 62         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.238       ; 98         ; 0.000 ; 1.104 ;
;    Cell                ;       ; 3     ; 0.022       ; 2          ; 0.000 ; 0.022 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                                       ;
; 1.007   ; 1.007   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                  ;
;   0.101 ;   0.101 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                          ;
;   0.119 ;   0.018 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                        ;
;   0.119 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                  ;
;   0.119 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                        ;
;   1.007 ;   0.888 ; RR ; IC   ; 1      ; FF_X118_Y150_N47     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                          ;
;   1.007 ;   0.000 ; RR ; CELL ; 1      ; FF_X118_Y150_N47     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                              ;
; 1.230   ; 0.223   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                                              ;
;   1.146 ;   0.139 ; RR ; uTco ; 3      ; FF_X118_Y150_N47     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                            ;
;   1.230 ;   0.084 ; RR ; IC   ; 1      ; FF_X117_Y150_N32     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   1.230 ;   0.000 ; RR ; CELL ; 1      ; FF_X117_Y150_N32     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                       ;
; 1.014   ; 1.014    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                 ;
;   0.134 ;   0.134  ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                         ;
;   0.156 ;   0.022  ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                       ;
;   0.156 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                 ;
;   0.156 ;   0.000  ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                       ;
;   1.260 ;   1.104  ; RR ; IC   ; 1      ; FF_X117_Y150_N32     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.260 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y150_N32     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   1.020 ;   -0.240 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                               ;
;   1.014 ;   -0.006 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                                                ;
; 0.974   ; -0.040   ;    ; uTh  ; 1      ; FF_X117_Y150_N32     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.256 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 1.230                                                                                                                                                                                                                                                ;
; Data Required Time              ; 0.974                                                                                                                                                                                                                                                ;
; Slack                           ; 0.256                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.007 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.223 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.989       ; 98         ; 0.000 ; 0.888 ;
;    Cell                ;       ; 3     ; 0.018       ; 2          ; 0.000 ; 0.018 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.084       ; 38         ; 0.084 ; 0.084 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 62         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.238       ; 98         ; 0.000 ; 1.104 ;
;    Cell                ;       ; 3     ; 0.022       ; 2          ; 0.000 ; 0.022 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                                          ;
; 1.007   ; 1.007   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                     ;
;   0.101 ;   0.101 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                             ;
;   0.119 ;   0.018 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                           ;
;   0.119 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                     ;
;   0.119 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                           ;
;   1.007 ;   0.888 ; RR ; IC   ; 1      ; FF_X118_Y150_N47     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                             ;
;   1.007 ;   0.000 ; RR ; CELL ; 1      ; FF_X118_Y150_N47     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                 ;
; 1.230   ; 0.223   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                                                 ;
;   1.146 ;   0.139 ; RR ; uTco ; 3      ; FF_X118_Y150_N47     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                               ;
;   1.230 ;   0.084 ; RR ; IC   ; 1      ; FF_X117_Y150_N34     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   1.230 ;   0.000 ; RR ; CELL ; 1      ; FF_X117_Y150_N34     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                          ;
; 1.014   ; 1.014    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                    ;
;   0.134 ;   0.134  ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                            ;
;   0.156 ;   0.022  ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                          ;
;   0.156 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                    ;
;   0.156 ;   0.000  ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                          ;
;   1.260 ;   1.104  ; RR ; IC   ; 1      ; FF_X117_Y150_N34     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.260 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y150_N34     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   1.020 ;   -0.240 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                                  ;
;   1.014 ;   -0.006 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                                                   ;
; 0.974   ; -0.040   ;    ; uTh  ; 1      ; FF_X117_Y150_N34     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.256 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                            ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 1.230                                                                                                                                                                                                                                                ;
; Data Required Time              ; 0.974                                                                                                                                                                                                                                                ;
; Slack                           ; 0.256                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.007 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.223 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.989       ; 98         ; 0.000 ; 0.888 ;
;    Cell                ;       ; 3     ; 0.018       ; 2          ; 0.000 ; 0.018 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.084       ; 38         ; 0.084 ; 0.084 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 62         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.238       ; 98         ; 0.000 ; 1.104 ;
;    Cell                ;       ; 3     ; 0.022       ; 2          ; 0.000 ; 0.022 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                                          ;
; 1.007   ; 1.007   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                     ;
;   0.101 ;   0.101 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                             ;
;   0.119 ;   0.018 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                           ;
;   0.119 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                     ;
;   0.119 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                           ;
;   1.007 ;   0.888 ; RR ; IC   ; 1      ; FF_X118_Y150_N47     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                             ;
;   1.007 ;   0.000 ; RR ; CELL ; 1      ; FF_X118_Y150_N47     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                 ;
; 1.230   ; 0.223   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                                                 ;
;   1.146 ;   0.139 ; RR ; uTco ; 3      ; FF_X118_Y150_N47     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                               ;
;   1.230 ;   0.084 ; RR ; IC   ; 1      ; FF_X117_Y150_N50     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   1.230 ;   0.000 ; RR ; CELL ; 1      ; FF_X117_Y150_N50     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                          ;
; 1.014   ; 1.014    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                    ;
;   0.134 ;   0.134  ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                            ;
;   0.156 ;   0.022  ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                          ;
;   0.156 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                    ;
;   0.156 ;   0.000  ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                          ;
;   1.260 ;   1.104  ; RR ; IC   ; 1      ; FF_X117_Y150_N50     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.260 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y150_N50     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   1.020 ;   -0.240 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                                  ;
;   1.014 ;   -0.006 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                                                   ;
; 0.974   ; -0.040   ;    ; uTh  ; 1      ; FF_X117_Y150_N50     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.256 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                             ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 1.230                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 0.974                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.256                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.220 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.992       ; 98         ; 0.000 ; 0.891 ;
;    Cell                ;       ; 3     ; 0.018       ; 2          ; 0.000 ; 0.018 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.081       ; 37         ; 0.081 ; 0.081 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 63         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.244       ; 98         ; 0.000 ; 1.110 ;
;    Cell                ;       ; 3     ; 0.022       ; 2          ; 0.000 ; 0.022 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                            ;
; 1.010   ; 1.010   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                       ;
;   0.101 ;   0.101 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                               ;
;   0.119 ;   0.018 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                             ;
;   0.119 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                       ;
;   0.119 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                             ;
;   1.010 ;   0.891 ; RR ; IC   ; 1      ; FF_X123_Y153_N32     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|clk                                                                              ;
;   1.010 ;   0.000 ; RR ; CELL ; 1      ; FF_X123_Y153_N32     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                  ;
; 1.230   ; 0.220   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                                                                                                                                   ;
;   1.149 ;   0.139 ; RR ; uTco ; 3      ; FF_X123_Y153_N32     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|q                                                                                ;
;   1.230 ;   0.081 ; RR ; IC   ; 1      ; FF_X123_Y153_N26     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   1.230 ;   0.000 ; RR ; CELL ; 1      ; FF_X123_Y153_N26     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                            ;
; 1.010   ; 1.010    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                      ;
;   0.134 ;   0.134  ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                              ;
;   0.156 ;   0.022  ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                            ;
;   0.156 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                      ;
;   0.156 ;   0.000  ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                            ;
;   1.266 ;   1.110  ; RR ; IC   ; 1      ; FF_X123_Y153_N26     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.266 ;   0.000  ; RR ; CELL ; 1      ; FF_X123_Y153_N26     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   1.010 ;   -0.256 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                    ;
; 0.974   ; -0.036   ;    ; uTh  ; 1      ; FF_X123_Y153_N26     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.256 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 1.230                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 0.974                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.256                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.220 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.992       ; 98         ; 0.000 ; 0.891 ;
;    Cell                ;       ; 3     ; 0.018       ; 2          ; 0.000 ; 0.018 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.081       ; 37         ; 0.081 ; 0.081 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 63         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.244       ; 98         ; 0.000 ; 1.110 ;
;    Cell                ;       ; 3     ; 0.022       ; 2          ; 0.000 ; 0.022 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                               ;
; 1.010   ; 1.010   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                          ;
;   0.101 ;   0.101 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                  ;
;   0.119 ;   0.018 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                ;
;   0.119 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   0.119 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   1.010 ;   0.891 ; RR ; IC   ; 1      ; FF_X123_Y153_N32     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|clk                                                                                 ;
;   1.010 ;   0.000 ; RR ; CELL ; 1      ; FF_X123_Y153_N32     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                     ;
; 1.230   ; 0.220   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                                                                                                                                      ;
;   1.149 ;   0.139 ; RR ; uTco ; 3      ; FF_X123_Y153_N32     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|q                                                                                   ;
;   1.230 ;   0.081 ; RR ; IC   ; 1      ; FF_X123_Y153_N29     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   1.230 ;   0.000 ; RR ; CELL ; 1      ; FF_X123_Y153_N29     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                               ;
; 1.010   ; 1.010    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                         ;
;   0.134 ;   0.134  ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                 ;
;   0.156 ;   0.022  ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                               ;
;   0.156 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                         ;
;   0.156 ;   0.000  ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                               ;
;   1.266 ;   1.110  ; RR ; IC   ; 1      ; FF_X123_Y153_N29     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   1.266 ;   0.000  ; RR ; CELL ; 1      ; FF_X123_Y153_N29     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   1.010 ;   -0.256 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                       ;
; 0.974   ; -0.036   ;    ; uTh  ; 1      ; FF_X123_Y153_N29     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.256 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 1.230                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 0.974                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.256                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.220 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.992       ; 98         ; 0.000 ; 0.891 ;
;    Cell                ;       ; 3     ; 0.018       ; 2          ; 0.000 ; 0.018 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.081       ; 37         ; 0.081 ; 0.081 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 63         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.244       ; 98         ; 0.000 ; 1.110 ;
;    Cell                ;       ; 3     ; 0.022       ; 2          ; 0.000 ; 0.022 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                               ;
; 1.010   ; 1.010   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                          ;
;   0.101 ;   0.101 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                  ;
;   0.119 ;   0.018 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                ;
;   0.119 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   0.119 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   1.010 ;   0.891 ; RR ; IC   ; 1      ; FF_X123_Y153_N32     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|clk                                                                                 ;
;   1.010 ;   0.000 ; RR ; CELL ; 1      ; FF_X123_Y153_N32     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                     ;
; 1.230   ; 0.220   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                                                                                                                                      ;
;   1.149 ;   0.139 ; RR ; uTco ; 3      ; FF_X123_Y153_N32     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]|q                                                                                   ;
;   1.230 ;   0.081 ; RR ; IC   ; 1      ; FF_X123_Y153_N56     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clrn ;
;   1.230 ;   0.000 ; RR ; CELL ; 1      ; FF_X123_Y153_N56     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ;
+---------+---------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                               ;
; 1.010   ; 1.010    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                         ;
;   0.134 ;   0.134  ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                 ;
;   0.156 ;   0.022  ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                               ;
;   0.156 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                         ;
;   0.156 ;   0.000  ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                               ;
;   1.266 ;   1.110  ; RR ; IC   ; 1      ; FF_X123_Y153_N56     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk ;
;   1.266 ;   0.000  ; RR ; CELL ; 1      ; FF_X123_Y153_N56     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
;   1.010 ;   -0.256 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                       ;
; 0.974   ; -0.036   ;    ; uTh  ; 1      ; FF_X123_Y153_N56     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]     ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.260 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                       ;
; To Node                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.243                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 0.983                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.260                                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.010 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.231 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.994       ; 98         ; 0.000 ; 0.893 ;
;    Cell                ;       ; 3     ; 0.018       ; 2          ; 0.000 ; 0.018 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.092       ; 40         ; 0.092 ; 0.092 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 60         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.246       ; 98         ; 0.000 ; 1.112 ;
;    Cell                ;       ; 3     ; 0.022       ; 2          ; 0.000 ; 0.022 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 1.012   ; 1.012   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.101 ;   0.101 ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                                         ;
;   0.119 ;   0.018 ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                       ;
;   0.119 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                 ;
;   0.119 ;   0.000 ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                       ;
;   1.012 ;   0.893 ; RR ; IC   ; 1      ; FF_X107_Y145_N47     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn|clk                                                                                        ;
;   1.012 ;   0.000 ; RR ; CELL ; 1      ; FF_X107_Y145_N47     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ;
; 1.243   ; 0.231   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                                                                                                                                                             ;
;   1.151 ;   0.139 ; RR ; uTco ; 7      ; FF_X107_Y145_N47     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn|q                                                                                          ;
;   1.243 ;   0.092 ; RR ; IC   ; 1      ; FF_X106_Y145_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   1.243 ;   0.000 ; RR ; CELL ; 1      ; FF_X106_Y145_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 1.022   ; 1.022    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X98_Y147_N12 ; Combinational cell ; clock                                                                                                                                                                                                                                                                                                                                                                ;
;   0.134 ;   0.134  ; RR ; IC   ; 1      ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|dataf                                                                                                                                                                                                                                                                                                                                        ;
;   0.156 ;   0.022  ; RR ; CELL ; 402    ; LABCELL_X97_Y147_N12 ; Combinational cell ; clock~FITTER_INSERTED_0|combout                                                                                                                                                                                                                                                                                                                                      ;
;   0.156 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; atax_inst|clock|input                                                                                                                                                                                                                                                                                                                                                ;
;   0.156 ;   0.000  ; RR ; CELL ; 15766  ; Boundary Port        ; N/A                ; atax_inst|clock                                                                                                                                                                                                                                                                                                                                                      ;
;   1.268 ;   1.112  ; RR ; IC   ; 1      ; FF_X106_Y145_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   1.268 ;   0.000  ; RR ; CELL ; 1      ; FF_X106_Y145_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   1.028 ;   -0.240 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
;   1.022 ;   -0.006 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                                                                                                                                                               ;
; 0.983   ; -0.039   ;    ; uTh  ; 1      ; FF_X106_Y145_N20     ; ALM Register       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 169 03/24/2021 Patches 0.36 SC Pro Edition
    Info: Processing started: Thu Feb 29 17:17:06 2024
    Info: System process ID: 484299
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/projects/ljohn/simplescalar/ans/polybench/atax/intelversions/atax_49.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #2
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_atax".
Info (16678): Successfully loaded final database: elapsed time is 00:00:08.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:01.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
    Info (19062): For recommendations on closing timing for HyperFlex architectures, run Fast Forward Timing Closure Recommendations in the Compilation Dashboard.
Info (332146): Worst-case setup slack is -0.468
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.468            -467.051      3517      clock  1 Slow vid1 0C Model 
Info (332146): Worst-case hold slack is 0.001
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.001               0.000         0      clock   Slow 900mV 0C Model 
Info (332146): Worst-case recovery slack is -0.211
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.211              -5.327        73      clock  1 Slow vid1 0C Model 
Info (332146): Worst-case removal slack is 0.250
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.250               0.000         0      clock   Fast 900mV 0C Model 
Info (332146): Worst-case minimum pulse width slack is -0.667
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.667            -110.930      1120      clock 1 Slow vid1 100C Model 
Info (332114): Report Metastability (1 Slow vid1 100C Model): Found 246 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 246
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 25, or 10.2%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (1 Slow vid1 0C Model): Found 246 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 246
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 37, or 15.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 246 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 246
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 32, or 13.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Slow 900mV 0C Model): Found 246 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 246
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 33, or 13.4%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 246 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 246
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 11, or 4.5%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Fast 900mV 0C Model): Found 246 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 246
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 2, or 0.8%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info: No waiver waived any violations
Info (21661): Design Assistant Results: 0 of 38 High severity rules issued violations in snapshot 'final'
Info (21621): Design Assistant Results: 6 of 25 Medium severity rules issued violations in snapshot 'final'. Please refer to DRC report '/home/projects/ljohn/simplescalar/ans/polybench/atax/intelversions/atax_49.prj/quartus/quartus_compile.tq.drc.signoff.rpt' for more information
Info (21622): Design Assistant Results: 0 of 14 Low severity rules issued violations in snapshot 'final'
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 5299 megabytes
    Info: Processing ended: Thu Feb 29 17:17:27 2024
    Info: Elapsed time: 00:00:21
    Info: System process ID: 484299
Info (19538): Reading SDC files took 00:00:01 cumulatively in this process.


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 259   ; 259  ;
; Unconstrained Input Port Paths  ; 261   ; 261  ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; atax_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[32]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[33]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[34]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[35]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[36]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[37]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[38]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[39]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[40]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[41]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[42]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[43]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[44]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[45]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[46]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[47]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[48]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[49]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[50]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[51]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[52]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[53]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[54]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[55]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[56]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[57]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[58]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[59]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[60]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[61]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[62]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[63]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; atax_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; atax_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[32]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[33]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[34]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[35]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[36]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[37]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[38]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[39]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[40]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[41]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[42]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[43]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[44]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[45]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[46]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[47]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[48]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[49]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[50]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[51]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[52]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[53]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[54]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[55]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[56]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[57]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[58]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[59]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[60]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[61]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[62]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_y_out[63]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; atax_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; atax_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.468   ; 0.001 ; -0.211   ; 0.250   ; -0.667              ;
;  clock           ; -0.468   ; 0.001 ; -0.211   ; 0.250   ; -0.667              ;
; Design-wide TNS  ; -467.051 ; 0.0   ; -5.327   ; 0.0     ; -110.93             ;
;  clock           ; -467.051 ; 0.000 ; -5.327   ; 0.000   ; -110.930            ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 6 of 77 Rules Failed                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                     ; Severity ; Violations ; Waived ; Tags                                           ;
+----------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                       ; Medium   ; 1,000      ; 0      ; global-signal, clock-skew                      ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                ; Medium   ; 1,000      ; 0      ; minimum-pulse-width                            ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                           ; Medium   ; 843        ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                          ; Medium   ; 394        ; 0      ; route                                          ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                    ; Medium   ; 73         ; 0      ; global-signal, clock-skew                      ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                          ; Medium   ; 1          ; 0      ; ram, minimum-pulse-width                       ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                 ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                    ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Bus with Insufficient Constraints                                                ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Bus Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                  ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                            ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints         ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                          ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                             ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                    ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30031 - Input Delay Assigned to Clock                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; CLK-30033 - Invalid Clock Group Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                              ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                   ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains        ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain          ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                       ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                            ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                             ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                 ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                               ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                              ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20013 - Partial Input Delay                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                         ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                   ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                        ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20018 - Latches Detected                                                                             ; High     ; 0          ; 0      ; latch                                          ;
; TMC-20019 - Partial Multicycle Assignment                                                                ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - Incomplete I/O Delay Assignment                                                              ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                             ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                            ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                             ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                    ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                            ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                             ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis     ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis     ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                       ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains       ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic       ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                      ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                              ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                 ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                        ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                             ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                              ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                     ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                       ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                          ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Bus with Control Signal                                               ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CLK-30032 - Improper Clock Targets                                                                       ; Low      ; 0          ; 0      ; sdc                                            ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                               ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                    ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20020 - Invalid Multicycle Assignment                                                                ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                             ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                             ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                   ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+----------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		Medium
Number of violations: 	1,000
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------+
; Worst-Case Setup Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Node Name                     ; Waived ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------+
; -0.468                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.462                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C4_X123_Y151_N0_I52_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.461                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C3_X123_Y152_N0_I43_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.460                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X129_Y158_N0_I33_dff                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.459                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C2_X123_Y153_N0_I31_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.458                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.457                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R10_X124_Y155_N0_I28_dff                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.454                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R2_X122_Y155_N0_I43_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.452                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.452                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.447                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C4_X123_Y155_N0_I16_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.447                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X127_Y154_N0_I10_dff                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.443                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.443                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                                                                                                                              ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.443                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                                                                                                                              ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.441                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.441                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_R2_X124_Y155_N0_I18_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.440                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.438                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.437                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[20]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.437                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.437                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.435                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.434                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.434                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[23]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.434                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C2_X128_Y159_N0_I32_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.434                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[28]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.434                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.433                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.432                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C4_X128_Y157_N0_I52_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.431                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[2]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C4_X123_Y151_N0_I52_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.431                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.430                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[2]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C3_X123_Y152_N0_I43_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.430                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C2_X127_Y161_N0_I25_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.430                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.429                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.428                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[2]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C2_X123_Y153_N0_I31_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.428                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES~C2_X122_Y155_N0_I7_dff                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.428                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.427                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.426                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[3]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C4_X123_Y151_N0_I52_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.426                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[2]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R10_X124_Y155_N0_I28_dff                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.426                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[23]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.426                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[28]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.426                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[19]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.426                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.425                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[3]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C3_X123_Y152_N0_I43_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.425                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.424                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.424                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[2]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES~C2_X122_Y155_N0_I7_dff                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.424                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.424                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.423                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.423                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[3]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C2_X123_Y153_N0_I31_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.423                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.423                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.422                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[2]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R2_X122_Y155_N0_I43_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.422                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.422                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.422                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.421                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[3]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R10_X124_Y155_N0_I28_dff                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.421                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.421                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.421                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.420                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.420                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.419                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.419                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[3]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES~C2_X122_Y155_N0_I7_dff                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.419                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.419                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.418                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.417                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.417                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.417                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[3]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R2_X122_Y155_N0_I43_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.416                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.415                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X129_Y158_N0_I52_dff                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.414                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                                                                                                                              ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.414                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                                                                                                                              ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.413                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.413                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.412                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.412                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.412                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.411                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.411                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.411                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.410                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.410                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.410                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.410                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.410                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.409                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.409                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.409                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.409                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X127_Y154_N0_I47_dff                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.408                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.408                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.408                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.408                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.408                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate_3                                                                                                                                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[3]                                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.408                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[17]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.408                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.407                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.407                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[2]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C4_X123_Y155_N0_I16_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.407                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.407                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.406                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.406                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.406                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.406                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.405                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.405                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[1]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.405                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[0]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.405                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[5]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.405                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.405                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.405                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.404                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C4_X123_Y151_N0_I52_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.404                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[8]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.404                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[4]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.403                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[2]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.403                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[3]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.403                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.403                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C3_X123_Y152_N0_I43_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.403                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.403                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.402                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.402                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.402                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[23]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.402                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[28]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.402                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.402                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[7]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.401                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[28]~_Duplicate                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.401                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.401                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X128_Y155_N0_I47_dff                                                                                                                                                                                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.401                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[6]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.401                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C2_X123_Y153_N0_I31_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.401                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.401                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.401                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[20]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.401                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.400                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[3]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C4_X123_Y155_N0_I16_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.400                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.400                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[2]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_R2_X124_Y155_N0_I18_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.400                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.400                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.400                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.399                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.399                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R10_X124_Y155_N0_I28_dff                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.399                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.399                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.398                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.398                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[18]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.398                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.398                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.398                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.397                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.397                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES~C2_X122_Y155_N0_I7_dff                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.397                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X127_Y154_N0_I74_dff                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.397                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.397                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[39]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.397                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.396                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.396                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.396                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[48]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.396                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.395                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.395                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R2_X122_Y155_N0_I43_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.395                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.395                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.394                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.394                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.394                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.394                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.394                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.393                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.393                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.393                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[3]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_R2_X124_Y155_N0_I18_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.393                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.393                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.393                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[50]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[19]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.391                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.391                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.391                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.390                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.390                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.390                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[16]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.389                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[48]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.389                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[59]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.389                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.389                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.389                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.389                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.388                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.388                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.388                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|a[0].a|last_mux_sel_r~ERTM                                                                                                                                                                                                                                                                                                                                                                                         ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.388                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[47]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.387                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.387                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[38]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.386                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.386                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.386                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.386                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.386                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.385                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.385                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.385                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.385                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.385                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.384                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.384                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.384                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.383                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.383                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.383                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.383                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.383                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.382                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[59]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.382                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.382                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.381                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.381                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[0]~LAB_RE_X129_Y154_N0_I3_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C4_X123_Y151_N0_I52_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.381                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.381                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C4_X123_Y155_N0_I16_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.380                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.380                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.380                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[0]~LAB_RE_X129_Y154_N0_I3_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C3_X123_Y152_N0_I43_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.380                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[50]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.380                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.380                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[37]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.379                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.379                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.379                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[15]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.379                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0~_Duplicate                                                                                                                                                                                                              ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.379                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X128_Y155_N0_I47_dff                                                                                                                                                                                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.379                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.379                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.378                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.378                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.378                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[39]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.378                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[0]~LAB_RE_X129_Y154_N0_I3_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C2_X123_Y153_N0_I31_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.378                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.378                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.378                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.377                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.377                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.377                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.377                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.377                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.377                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[1]~LAB_RE_X129_Y154_N0_I4_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C4_X123_Y151_N0_I52_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.377                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[23]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[46]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[49]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C2_X128_Y159_N0_I32_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[28]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[1]~LAB_RE_X129_Y154_N0_I4_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C3_X123_Y152_N0_I43_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[0]~LAB_RE_X129_Y154_N0_I3_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R10_X124_Y155_N0_I28_dff                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.375                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.375                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C2_X128_Y159_N0_I32_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.375                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[38]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.375                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I48_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.375                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I48_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.374                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C4_X128_Y157_N0_I52_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.374                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.374                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I45_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.374                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I45_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.374                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.374                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[1]~LAB_RE_X129_Y154_N0_I4_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C2_X123_Y153_N0_I31_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.374                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[0]~LAB_RE_X129_Y154_N0_I3_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES~C2_X122_Y155_N0_I7_dff                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.374                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_R2_X124_Y155_N0_I18_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.374                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.373                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.373                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.373                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.373                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.373                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C4_X128_Y157_N0_I52_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.373                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[59]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.373                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.373                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.372                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.372                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.372                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0~_Duplicate_2                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.372                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.372                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[1]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.372                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C2_X127_Y161_N0_I25_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.372                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[1]~LAB_RE_X129_Y154_N0_I4_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R10_X124_Y155_N0_I28_dff                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.372                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[0]~LAB_RE_X129_Y154_N0_I3_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R2_X122_Y155_N0_I43_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.372                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.372                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[4]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|et_ptr_read[1]                                                                                                                                                                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|tt_ptr_exit[0]                                                                                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[5]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[0]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[8]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[47]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[50]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X128_Y155_N0_I47_dff                                                                                                                                                                                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C2_X127_Y161_N0_I25_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.370                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.370                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.370                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.370                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[1]~LAB_RE_X129_Y154_N0_I4_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES~C2_X122_Y155_N0_I7_dff                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.370                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.370                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.370                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES~LAB_RE_X127_Y152_N0_I7_dff                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[3]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[2]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[49]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[39]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[18]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.368                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[48]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.368                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.368                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[1]~LAB_RE_X129_Y154_N0_I4_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R2_X122_Y155_N0_I43_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.368                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.368                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[7]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.367                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[36]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.367                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[6]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.367                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.367                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate_3                                                                                                                                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[6]                                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.366                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.366                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X127_Y154_N0_I34_dff                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.366                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[30]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.366                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[30]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.366                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[48]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.366                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[45]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.366                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.365                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.365                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.365                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.365                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.365                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg1                                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg1                                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg1                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES~LAB_RE_X127_Y152_N0_I15_dff                                                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[28]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[23]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[17]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.363                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.363                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.363                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.363                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.363                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.363                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.363                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.362                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.362                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.362                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[1]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[13]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[37]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[5]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[0]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[46]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[4]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[8]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[47]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[49]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.359                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.359                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X127_Y154_N0_I31_dff                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.359                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.359                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist9_i_atax_b12_current_iter_isspec_atax5_q_4_q[0]~_Duplicate_1                                                                                                    ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[28]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.359                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist9_i_atax_b12_current_iter_isspec_atax5_q_4_q[0]~_Duplicate_1                                                                                                    ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[23]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.359                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[3]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.359                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.359                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[38]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.359                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.359                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.359                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.359                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[2]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.358                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[7]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.358                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.358                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.358                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[35]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.357                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.357                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[44]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.357                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I68_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.357                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I68_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.357                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[6]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.357                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[48]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.357                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.357                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[24]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.356                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.356                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[29]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.356                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[29]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.356                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.356                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.356                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.356                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[28]~_Duplicate                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.355                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.355                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.355                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.355                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.355                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.355                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.355                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[6]~ERTM                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.354                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I77_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.354                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.354                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I77_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.354                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.354                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.354                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[16]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.354                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.354                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.354                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.354                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[28]~_Duplicate                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.353                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.353                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.353                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.353                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.353                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.353                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.353                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.353                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.353                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.353                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.352                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.352                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.352                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[14]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.352                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.352                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[37]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.352                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.352                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.352                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[20]~LAB_RE_X141_Y146_N0_I50_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.352                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.351                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.351                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.351                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.351                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.351                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.351                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[25]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.351                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X141_Y146_N0_I14_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.351                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[14]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.351                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.351                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.350                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.350                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.350                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[43]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.349                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.349                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES~LAB_RE_X131_Y152_N0_I4_dff                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.349                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES~LAB_RE_X131_Y152_N0_I8_dff                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.349                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|i146~C2_X128_Y159_N0_I31_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.349                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|exit_table[0]                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|tt_ptr_exit[0]                                                                                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.349                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.349                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.349                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[34]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[36]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][35]~ERTM_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                         ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[48]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[46]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.347                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[50]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.347                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[45]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.347                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.347                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[1]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.347                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[5]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.347                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[0]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.347                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.347                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.347                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.346                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[8]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.346                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.346                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.346                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.346                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I48_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.346                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I48_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.346                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[4]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.346                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.346                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.346                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.346                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[28]~_Duplicate                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[12]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES~LAB_RE_X131_Y152_N0_I16_dff                                                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|i146~R2_X129_Y161_N0_I29_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I45_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I45_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[2]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[59]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[15]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[24]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[3]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.344                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.344                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES~LAB_RE_X128_Y150_N0_I25_dff                                                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.344                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|i146~R4_X129_Y161_N0_I27_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.344                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|i146~R2_X127_Y161_N0_I43_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.344                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|i146~R10_X129_Y161_N0_I25_dff                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.344                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[7]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.344                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.343                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.343                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[33]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.343                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][35]~ERTM_Duplicate                                                                                                                                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.343                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[6]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.343                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.343                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.343                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.342                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.342                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.342                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.342                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X128_Y155_N0_I47_dff                                                                                                                                                                                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.342                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[33]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.342                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[44]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.342                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.342                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[5]~ERTM                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.341                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[23]~LAB_RE_X141_Y146_N0_I62_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.341                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[33]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.341                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.341                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.341                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.341                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.341                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I21_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[4]                                                                                                                                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[4]                                                                                                                                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I21_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[20]~LAB_RE_X141_Y146_N0_I50_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[28]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[28]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[35]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[36]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[25]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X141_Y146_N0_I14_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[14]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[27]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[27]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~_Duplicate_5                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C4_X127_Y151_N0_I51_dff                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C4_X127_Y151_N0_I51_dff                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[45]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[15]~LAB_RE_X141_Y146_N0_I29_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[8]~LAB_RE_X141_Y146_N0_I1_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.337                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[33]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.337                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.337                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.337                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.337                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X141_Y146_N0_I9_dff  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.337                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.336                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[1]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.336                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.336                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.336                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.336                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.336                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.336                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[42]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.335                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[52]~LAB_RE_X142_Y152_N0_I1_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[60]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.335                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.335                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[0]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.335                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[1]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.335                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.335                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X142_Y155_N0_I50_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.335                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[5]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[4]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[11]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES~LAB_RE_X127_Y154_N0_I17_dff                                                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[8]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[24]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[5]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[4]~ERTM                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~_Duplicate_14                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[53]~LAB_RE_X142_Y152_N0_I6_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[60]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[3]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[2]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[17]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[2]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[0]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.332                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]~LAB_RE_X139_Y160_N0_I45_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.332                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist9_i_atax_b12_current_iter_isspec_atax5_q_4_q[0]~_Duplicate_1                                                                                                    ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X128_Y155_N0_I47_dff                                                                                                                                                                                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.332                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                                                                                                                              ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.332                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                                                                                                                              ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.332                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[49]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.332                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.332                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[7]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.332                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.332                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.332                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[39]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.332                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[19]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.332                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.332                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES~LAB_RE_X127_Y154_N0_I23_dff                                                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C4_X129_Y155_N0_I21_dff                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C4_X129_Y155_N0_I21_dff                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[43]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[6]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[48]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[12]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[32]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[35]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X128_Y155_N0_I47_dff                                                                                                                                                                                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[0]~LAB_RE_X129_Y154_N0_I3_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C4_X123_Y155_N0_I16_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[3]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[23]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[34]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[32]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[28]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[44]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[20]~LAB_RE_X141_Y146_N0_I50_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[23]~LAB_RE_X141_Y146_N0_I62_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[22]~LAB_RE_X141_Y146_N0_I57_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[0]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax12|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|counter[1]~ERTM                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|data[2][1]~ERTM                                                                                                                                                                                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[32]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I68_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I68_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[25]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X141_Y146_N0_I14_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[14]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[8]~LAB_RE_X141_Y146_N0_I1_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.327                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.327                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.327                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.327                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[20]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.327                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[1]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.326                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.326                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|data[0][2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.326                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.326                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.326                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.326                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[59]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.326                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[1]~LAB_RE_X129_Y154_N0_I4_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C4_X123_Y155_N0_I16_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.326                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.326                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[15]~LAB_RE_X141_Y146_N0_I29_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.326                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X142_Y155_N0_I50_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.326                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[4]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|data[0][1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I28_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I28_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I77_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I77_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X128_Y155_N0_I47_dff                                                                                                                                                                                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[5]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X141_Y146_N0_I9_dff  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[24]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[32]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[39]~_Duplicate                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C4_X123_Y151_N0_I52_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[50]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[24]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                                                                                                                              ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                                                                                                                              ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[2]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[0]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[14]~LAB_RE_X141_Y146_N0_I26_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[1]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.323                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.323                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C3_X123_Y152_N0_I43_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.323                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[14]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.323                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.323                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[0]~LAB_RE_X129_Y154_N0_I3_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_R2_X124_Y155_N0_I18_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.323                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[47]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.323                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.323                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]~LAB_RE_X139_Y160_N0_I45_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.323                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.323                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X142_Y155_N0_I50_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[4]                                                                                                                                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[2]                                                                                                                                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[2]                                                                                                                                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[26]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[26]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[4]                                                                                                                                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[43]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[38]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[5]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I29_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist25_i_llvm_fpga_forked_atax_b9_forked_atax3_out_buffer_out_5_q[0]~_Duplicate                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push36_atax0_i_llvm_fpga_push_i32_j_235_push36_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[11]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist25_i_llvm_fpga_forked_atax_b9_forked_atax3_out_buffer_out_5_q[0]~_Duplicate                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push36_atax0_i_llvm_fpga_push_i32_j_235_push36_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[11]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I29_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~_Duplicate_10                                                                                                                                                                                                         ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[48]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C2_X123_Y153_N0_I31_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[30]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[30]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[17]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[3]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[2]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[0]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.320                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[34]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.320                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[56]~LAB_RE_X142_Y152_N0_I18_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[60]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.320                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.320                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.320                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.320                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[20]~LAB_RE_X141_Y146_N0_I50_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.320                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[0]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.320                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[19]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.320                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]~LAB_RE_X139_Y160_N0_I45_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.320                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.320                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.319                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.319                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.319                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X128_Y155_N0_I20_dff                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.319                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.319                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R10_X124_Y155_N0_I28_dff                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.319                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[1]~LAB_RE_X129_Y154_N0_I4_dff                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_R2_X124_Y155_N0_I18_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.319                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.319                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[25]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.319                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X141_Y146_N0_I14_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.319                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[20]~LAB_RE_X141_Y146_N0_I50_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.319                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[14]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.319                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[12]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.319                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[24]~LAB_RE_X141_Y146_N0_I66_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.318                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[3]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.318                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.318                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[33]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.318                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[33]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.318                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.318                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[23]~LAB_RE_X141_Y146_N0_I62_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.318                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X141_Y146_N0_I14_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.318                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[14]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.318                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[25]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate_14                                                                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[42]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES~C2_X122_Y155_N0_I7_dff                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[13]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[57]~LAB_RE_X142_Y152_N0_I21_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[60]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[24]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[13]~LAB_RE_X141_Y146_N0_I22_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[22]~LAB_RE_X141_Y146_N0_I57_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[4]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[0]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[2]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[33]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[28]~_Duplicate                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I21_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I21_dff                                                                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[19]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[18]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[4]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[3]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[37]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[52]~LAB_RE_X139_Y157_N0_I2_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ram_block2a191~reg0 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X127_Y155_N0_I73_dff                                                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0~_Duplicate_1                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax12|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|counter[2]~ERTM                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|data[2][1]~ERTM                                                                                                                                                                                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R2_X122_Y155_N0_I43_dff                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[15]~LAB_RE_X141_Y146_N0_I29_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[8]~LAB_RE_X141_Y146_N0_I1_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[20]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[20]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[7]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[3]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.314                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.314                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist9_i_atax_b12_current_iter_isspec_atax5_q_4_q[0]~_Duplicate_1                                                                                                    ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|mux_intf.req.byteenable[0]~0_R4_X121_Y157_N0_I50_dff                                                                                                                                                                                                                                                                                                                                                                                                ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.314                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C2_X132_Y153_N0_I31_dff                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.314                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C2_X132_Y153_N0_I31_dff                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.314                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i38~C3_X132_Y160_N0_I23_dff                                                                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C2_X128_Y159_N0_I32_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.314                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.314                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X141_Y146_N0_I9_dff  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.314                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[33]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.314                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.314                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[1]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.314                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X139_Y160_N0_I41_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.314                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[59]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[3]                                                                                                                                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[3]                                                                                                                                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~_Duplicate_1                                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[28]~_Duplicate                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[49]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[24]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X142_Y155_N0_I50_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[1]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[3]~LAB_RE_X142_Y155_N0_I46_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate_3                                                                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax12|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|counter[1]~ERTM                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|data[2][0]~ERTM                                                                                                                                                                                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~_Duplicate_9                                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[53]~LAB_RE_X139_Y157_N0_I5_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ram_block2a191~reg0 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i38~C3_X132_Y160_N0_I23_dff                                                                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C4_X128_Y157_N0_I52_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[20]~LAB_RE_X141_Y146_N0_I50_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X142_Y155_N0_I50_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[14]~LAB_RE_X141_Y146_N0_I26_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[5]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X139_Y160_N0_I49_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[14]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[3]~ERTM                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[2]                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate_6                                                                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[50]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[25]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X141_Y146_N0_I14_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[46]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[2]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[0]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[5]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X139_Y160_N0_I54_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i38~C3_X132_Y160_N0_I23_dff                                                                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C2_X127_Y161_N0_I25_dff                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[8]~LAB_RE_X141_Y146_N0_I1_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[25]~LAB_RE_X141_Y146_N0_I70_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[2]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]~LAB_RE_X139_Y160_N0_I45_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[0]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[17]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C4_X127_Y151_N0_I51_dff                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[25]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[25]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[33]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C4_X127_Y151_N0_I51_dff                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[23]~LAB_RE_X141_Y146_N0_I62_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[19]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]~LAB_RE_X139_Y160_N0_I45_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[12]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[23]~LAB_RE_X141_Y146_N0_I62_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[59]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[42]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~_Duplicate_5                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[2]~ERTM                                                                                                                 ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[8]~LAB_RE_X141_Y146_N0_I1_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[20]~LAB_RE_X141_Y146_N0_I50_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[29]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[29]                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[20]~ERTM                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[27]~LAB_RE_X141_Y146_N0_I78_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[9]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[3]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[2]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[19]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	1,000
Rule Parameters:      	max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------------------------+--------+
; Minimum Pulse Width Slack ; Type             ; Node Name                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Clock ; Worst-Case Operating Conditions ; Waived ;
+---------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------------------------+--------+
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama21~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama0~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama20~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama22~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama23~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama24~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama25~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama26~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama27~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama28~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama29~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama30~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama31~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama2~reg0   ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama3~reg0   ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.113                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama3~reg0                                                                                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama2~reg0                                                                                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama1~reg0                                                                                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama0~reg0                                                                                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama4~reg0                                                                                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama5~reg0                                                                                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama6~reg0                                                                                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama7~reg0                                                                                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama8~reg0                                                                                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama9~reg0                                                                                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama10~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama11~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama13~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama14~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama15~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama16~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama17~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama12~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama76~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama77~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama78~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama79~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama176~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama19~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama18~reg0                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.112                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0~reg0                                                                                                                                                           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama104~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama102~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama101~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama100~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama99~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama98~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama97~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama96~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama94~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama103~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama92~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama91~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama90~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama89~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama88~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama87~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama86~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama85~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama167~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama166~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama165~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama164~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama163~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama162~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama161~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama160~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama159~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama158~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama75~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama74~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama3~reg0 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama2~reg0 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama1~reg0 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama0~reg0 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama0~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama157~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama0~reg0        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg0                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama1~reg0        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama10~reg0       ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama156~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama155~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama154~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama153~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama152~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama151~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama150~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama64~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama11~reg0       ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama9~reg0        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama8~reg0        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama7~reg0        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama6~reg0        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama5~reg0        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama4~reg0        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama3~reg0        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama2~reg0        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama0~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama0~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama64~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama64~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42~reg0                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama15~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama24~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama23~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama22~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama21~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama20~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama19~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama18~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama17~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama16~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama25~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama14~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama13~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama12~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama11~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama10~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama9~reg0                                                             ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama8~reg0                                                             ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama7~reg0                                                             ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama6~reg0                                                             ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10~reg0                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama31~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama30~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama29~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama28~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama27~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama26~reg0                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama4~reg0                                                             ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama5~reg0                                                             ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama3~reg0                                                             ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama2~reg0                                                             ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama1~reg0                                                             ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama0~reg0                                                             ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama7~reg0                                                                                                                  ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama6~reg0                                                                                                                  ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama5~reg0                                                                                                                  ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama4~reg0                                                                                                                  ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama2~reg0                                                                                                                  ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.111                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama3~reg0                                                                                                                  ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama124~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama112~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama81~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama82~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama83~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama84~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama105~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama106~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama107~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama108~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama109~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama110~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama111~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama123~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama113~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama114~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama115~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama116~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama117~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama118~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama119~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama120~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama121~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama122~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama145~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama18~reg0     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama19~reg0     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama136~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama137~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama138~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama139~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama140~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama141~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama142~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama143~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama144~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama17~reg0     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama146~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama147~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama148~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama149~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|lutrama2~reg0                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|lutrama3~reg0                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|lutrama4~reg0                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|lutrama5~reg0                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|lutrama6~reg0                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|lutrama7~reg0                                      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama6~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg0                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama0~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama1~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama2~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama3~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama4~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama5~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama7~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama8~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama9~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama10~reg0     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama11~reg0     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama12~reg0     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama13~reg0     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama14~reg0     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama15~reg0     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama16~reg0     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama162~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama151~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama152~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama153~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama154~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama155~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama156~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama157~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama158~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama159~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama160~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama161~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama150~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama163~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama164~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama165~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama166~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama167~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama168~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama169~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama170~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama171~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama172~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama173~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama139~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama80~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama131~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama132~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama133~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama134~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama135~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama136~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama137~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama138~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama79~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama140~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama141~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama142~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama143~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama144~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama145~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama146~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama147~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama148~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama149~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama69~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama5~reg0                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama11~reg0                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama6~reg0                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama7~reg0                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama8~reg0                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama9~reg0                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama10~reg0                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama1~reg0           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama0~reg0           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama67~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama68~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama175~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama70~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama71~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama72~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama73~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama74~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama75~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama76~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama77~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama78~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama174~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama3~reg0                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama4~reg0                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama176~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama177~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama178~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama179~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama180~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama181~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama182~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama183~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama184~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama185~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama187~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama186~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama2~reg0                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama1~reg0                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama0~reg0                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama130~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama191~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama190~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama189~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.110                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama188~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama66~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama67~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama68~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama69~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama70~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama71~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama72~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama73~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama74~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama75~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama76~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama77~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama78~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama79~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama80~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama81~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama87~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama88~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama89~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama90~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama91~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama92~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama94~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama65~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama64~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama104~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|lutrama0~reg0                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|lutrama1~reg0                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|lutrama2~reg0                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|lutrama3~reg0                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|lutrama4~reg0                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|lutrama5~reg0                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama106~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama107~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama108~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama109~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama110~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama111~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama176~reg0                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama91~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama83~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama84~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama85~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama86~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama87~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama88~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama89~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama90~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama82~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama92~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama94~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg0                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9~reg0                                                                                                                                 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3~reg0                                                                                                                                 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama86~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama0~reg0             ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama1~reg0             ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama2~reg0             ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|lutrama3~reg0             ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama125~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama126~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama127~reg0                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama85~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama66~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4~reg0                                                                                                                                 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5~reg0                                                                                                                                 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6~reg0                                                                                                                                 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7~reg0                                                                                                                                 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg0                                                                                                                                 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0                                                                                                                                 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama77~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama69~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama70~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama71~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama72~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama73~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama74~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama75~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama76~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama78~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama79~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama80~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama81~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama82~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama83~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama84~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama67~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama68~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57~reg0                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama64~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama65~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.109                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama66~reg0                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.107                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16~reg0                                                                                                                                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.049                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add72_atax18|block_rsrvd_fix_impl_DSP0~AX_REG                                                                                                                                           ; clock ; 1 Slow vid1 100C Model          ;        ;
; -0.048                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0~AX_REG                                                                                                                                             ; clock ; 1 Slow vid1 100C Model          ;        ;
; -0.037                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.037                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama31~reg1                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.037                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama20~reg1                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.037                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama30~reg1                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.037                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama27~reg1                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.037                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama26~reg1                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.037                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama22~reg1                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.037                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama21~reg1                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.037                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg1                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.037                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg1                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.037                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama25~reg1                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg1                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama76~reg1                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama77~reg1                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama78~reg1                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg1                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama23~reg1                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama24~reg1                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama28~reg1                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama29~reg1                                                                                                     ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.036                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55~reg1                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52~reg1                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51~reg1                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg1                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47~reg1                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46~reg1                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45~reg1                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42~reg1                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41~reg1                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40~reg1                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0~reg1                                                                                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2~reg1                                                                                                                                               ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama64~reg1                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama0~reg1 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama1~reg1 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama2~reg1 ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama79~reg1                                                                                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama176~reg1                                                                                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg1                                                                                                                                              ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama2~reg1                                                                                                                  ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama3~reg1                                                                                                                  ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama4~reg1                                                                                                                  ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama7~reg1                                                                                                                  ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama20~reg1                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama21~reg1                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama22~reg1                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama25~reg1                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama26~reg1                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama27~reg1                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama30~reg1                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama31~reg1                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20~reg1                                                                                                                                                          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg1                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60~reg1                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg1                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58~reg1                                                                                                                                ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.035                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21~reg1                                                                                                                                                        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.034                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg1                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.034                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg1                                                                                                                                                         ; clock ; Slow 900mV 100C Model           ;        ;
; -0.034                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama5~reg1                                                                                                                  ; clock ; Slow 900mV 100C Model           ;        ;
; -0.034                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama6~reg1                                                                                                                  ; clock ; Slow 900mV 100C Model           ;        ;
; -0.034                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama23~reg1                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.034                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama24~reg1                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.034                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama28~reg1                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.034                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama29~reg1                                                            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.034                    ; High Pulse Width ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama1~reg1           ; clock ; Slow 900mV 100C Model           ;        ;
+---------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	843
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------+----------------+------------------+-----------------------+--------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Intrinsic Margin ; Cell Delay ; Local IC Delay ; Logic-Only Slack ; Worst-Case Corner     ; Waived ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------+----------------+------------------+-----------------------+--------+
; -0.468 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.771            ; 1.054      ; 0.147          ; -0.430           ; 1 Slow vid1 0C Model  ;        ;
; -0.458 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.770            ; 1.043      ; 0.147          ; -0.420           ; 1 Slow vid1 0C Model  ;        ;
; -0.452 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.783            ; 0.932      ; 0.263          ; -0.412           ; Slow 900mV 100C Model ;        ;
; -0.437 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.770            ; 1.022      ; 0.151          ; -0.403           ; 1 Slow vid1 0C Model  ;        ;
; -0.443 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.784            ; 0.923      ; 0.264          ; -0.403           ; Slow 900mV 100C Model ;        ;
; -0.435 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.772            ; 1.021      ; 0.151          ; -0.400           ; 1 Slow vid1 0C Model  ;        ;
; -0.438 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.771            ; 1.024      ; 0.147          ; -0.400           ; 1 Slow vid1 0C Model  ;        ;
; -0.440 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.781            ; 0.918      ; 0.263          ; -0.400           ; Slow 900mV 100C Model ;        ;
; -0.434 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.772            ; 1.021      ; 0.147          ; -0.396           ; 1 Slow vid1 0C Model  ;        ;
; -0.426 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.770            ; 1.011      ; 0.151          ; -0.392           ; 1 Slow vid1 0C Model  ;        ;
; -0.431 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.782            ; 0.909      ; 0.264          ; -0.391           ; Slow 900mV 100C Model ;        ;
; -0.430 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.782            ; 0.908      ; 0.264          ; -0.390           ; Slow 900mV 100C Model ;        ;
; -0.423 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.780            ; 0.898      ; 0.271          ; -0.389           ; Slow 900mV 100C Model ;        ;
; -0.424 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.772            ; 1.010      ; 0.151          ; -0.389           ; 1 Slow vid1 0C Model  ;        ;
; -0.429 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.784            ; 0.910      ; 0.263          ; -0.389           ; Slow 900mV 100C Model ;        ;
; -0.422 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.897      ; 0.271          ; -0.386           ; Slow 900mV 100C Model ;        ;
; -0.424 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.771            ; 1.010      ; 0.147          ; -0.386           ; 1 Slow vid1 0C Model  ;        ;
; -0.423 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.774            ; 1.012      ; 0.147          ; -0.385           ; 1 Slow vid1 0C Model  ;        ;
; -0.422 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.771            ; 1.008      ; 0.147          ; -0.384           ; 1 Slow vid1 0C Model  ;        ;
; -0.417 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.770            ; 1.001      ; 0.151          ; -0.382           ; 1 Slow vid1 0C Model  ;        ;
; -0.418 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.772            ; 1.000      ; 0.153          ; -0.381           ; 1 Slow vid1 0C Model  ;        ;
; -0.420 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.785            ; 0.902      ; 0.263          ; -0.380           ; Slow 900mV 100C Model ;        ;
; -0.420 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.785            ; 0.901      ; 0.264          ; -0.380           ; Slow 900mV 100C Model ;        ;
; -0.419 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.791            ; 0.907      ; 0.263          ; -0.379           ; Slow 900mV 100C Model ;        ;
; -0.412 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.770            ; 0.997      ; 0.151          ; -0.378           ; 1 Slow vid1 0C Model  ;        ;
; -0.410 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.772            ; 0.996      ; 0.151          ; -0.375           ; 1 Slow vid1 0C Model  ;        ;
; -0.409 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.780            ; 0.884      ; 0.271          ; -0.375           ; Slow 900mV 100C Model ;        ;
; -0.413 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.773            ; 1.001      ; 0.147          ; -0.375           ; 1 Slow vid1 0C Model  ;        ;
; -0.408 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.770            ; 0.993      ; 0.151          ; -0.374           ; 1 Slow vid1 0C Model  ;        ;
; -0.412 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.785            ; 0.894      ; 0.263          ; -0.372           ; Slow 900mV 100C Model ;        ;
; -0.410 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; 0.771            ; 0.996      ; 0.147          ; -0.372           ; 1 Slow vid1 0C Model  ;        ;
; -0.408 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.883      ; 0.271          ; -0.372           ; Slow 900mV 100C Model ;        ;
; -0.406 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.772            ; 0.992      ; 0.151          ; -0.371           ; 1 Slow vid1 0C Model  ;        ;
; -0.406 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.770            ; 0.990      ; 0.151          ; -0.371           ; 1 Slow vid1 0C Model  ;        ;
; -0.411 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.786            ; 0.893      ; 0.264          ; -0.371           ; Slow 900mV 100C Model ;        ;
; -0.410 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.792            ; 0.898      ; 0.264          ; -0.370           ; Slow 900mV 100C Model ;        ;
; -0.407 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; 0.772            ; 0.989      ; 0.153          ; -0.370           ; 1 Slow vid1 0C Model  ;        ;
; -0.408 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.783            ; 0.888      ; 0.263          ; -0.368           ; Slow 900mV 100C Model ;        ;
; -0.402 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.771            ; 0.987      ; 0.151          ; -0.367           ; 1 Slow vid1 0C Model  ;        ;
; -0.401 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.780            ; 0.876      ; 0.271          ; -0.367           ; Slow 900mV 100C Model ;        ;
; -0.405 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; 0.771            ; 0.991      ; 0.147          ; -0.367           ; 1 Slow vid1 0C Model  ;        ;
; -0.403 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.773            ; 0.986      ; 0.153          ; -0.366           ; 1 Slow vid1 0C Model  ;        ;
; -0.401 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.780            ; 0.874      ; 0.271          ; -0.365           ; Slow 900mV 100C Model ;        ;
; -0.400 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.875      ; 0.271          ; -0.364           ; Slow 900mV 100C Model ;        ;
; -0.403 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.786            ; 0.885      ; 0.264          ; -0.363           ; Slow 900mV 100C Model ;        ;
; -0.395 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.783            ; 0.873      ; 0.271          ; -0.361           ; Slow 900mV 100C Model ;        ;
; -0.394 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; 0.770            ; 0.979      ; 0.151          ; -0.360           ; 1 Slow vid1 0C Model  ;        ;
; -0.400 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; 0.783            ; 0.880      ; 0.263          ; -0.360           ; Slow 900mV 100C Model ;        ;
; -0.399 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.784            ; 0.879      ; 0.264          ; -0.359           ; Slow 900mV 100C Model ;        ;
; -0.399 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; 0.783            ; 0.878      ; 0.264          ; -0.359           ; Slow 900mV 100C Model ;        ;
; -0.392 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; 0.781            ; 0.868      ; 0.271          ; -0.358           ; Slow 900mV 100C Model ;        ;
; -0.398 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; 0.785            ; 0.880      ; 0.263          ; -0.358           ; Slow 900mV 100C Model ;        ;
; -0.392 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.772            ; 0.978      ; 0.151          ; -0.357           ; 1 Slow vid1 0C Model  ;        ;
; -0.392 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.770            ; 0.976      ; 0.151          ; -0.357           ; 1 Slow vid1 0C Model  ;        ;
; -0.392 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.781            ; 0.866      ; 0.271          ; -0.356           ; Slow 900mV 100C Model ;        ;
; -0.393 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; 0.772            ; 0.975      ; 0.153          ; -0.356           ; 1 Slow vid1 0C Model  ;        ;
; -0.396 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.776            ; 0.869      ; 0.263          ; -0.356           ; Slow 900mV 100C Model ;        ;
; -0.392 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.867      ; 0.271          ; -0.356           ; Slow 900mV 100C Model ;        ;
; -0.393 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.774            ; 0.982      ; 0.147          ; -0.355           ; 1 Slow vid1 0C Model  ;        ;
; -0.392 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[50]                                                                                                                                                                                                             ; 0.771            ; 0.978      ; 0.147          ; -0.354           ; 1 Slow vid1 0C Model  ;        ;
; -0.389 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.778            ; 0.860      ; 0.271          ; -0.353           ; Slow 900mV 100C Model ;        ;
; -0.388 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.770            ; 0.972      ; 0.151          ; -0.353           ; 1 Slow vid1 0C Model  ;        ;
; -0.386 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.784            ; 0.865      ; 0.271          ; -0.352           ; Slow 900mV 100C Model ;        ;
; -0.392 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.786            ; 0.875      ; 0.263          ; -0.352           ; Slow 900mV 100C Model ;        ;
; -0.389 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[48]                                                                                                                                                                                                                                            ; 0.772            ; 0.971      ; 0.153          ; -0.352           ; 1 Slow vid1 0C Model  ;        ;
; -0.391 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; 0.784            ; 0.871      ; 0.264          ; -0.351           ; Slow 900mV 100C Model ;        ;
; -0.391 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; 0.783            ; 0.870      ; 0.264          ; -0.351           ; Slow 900mV 100C Model ;        ;
; -0.389 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.775            ; 0.979      ; 0.147          ; -0.351           ; 1 Slow vid1 0C Model  ;        ;
; -0.389 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[59]                                                                                                                                                                                                             ; 0.772            ; 0.976      ; 0.147          ; -0.351           ; 1 Slow vid1 0C Model  ;        ;
; -0.384 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; 0.781            ; 0.860      ; 0.271          ; -0.350           ; Slow 900mV 100C Model ;        ;
; -0.390 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; 0.785            ; 0.872      ; 0.263          ; -0.350           ; Slow 900mV 100C Model ;        ;
; -0.385 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.780            ; 0.858      ; 0.271          ; -0.349           ; Slow 900mV 100C Model ;        ;
; -0.383 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.781            ; 0.859      ; 0.271          ; -0.349           ; Slow 900mV 100C Model ;        ;
; -0.389 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; 0.786            ; 0.871      ; 0.264          ; -0.349           ; Slow 900mV 100C Model ;        ;
; -0.389 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; 0.792            ; 0.878      ; 0.263          ; -0.349           ; Slow 900mV 100C Model ;        ;
; -0.386 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; 0.782            ; 0.858      ; 0.272          ; -0.348           ; Slow 900mV 100C Model ;        ;
; -0.383 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.783            ; 0.859      ; 0.271          ; -0.347           ; Slow 900mV 100C Model ;        ;
; -0.380 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; 0.779            ; 0.854      ; 0.271          ; -0.346           ; Slow 900mV 100C Model ;        ;
; -0.371 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|et_ptr_read[1]                                                                                                                                                                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|tt_ptr_exit[0]                                                                                                                                                                                                                                                                                                                  ; 0.503            ; 0.267      ; 0.580          ; -0.344           ; 1 Slow vid1 0C Model  ;        ;
; -0.384 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.774            ; 0.855      ; 0.263          ; -0.344           ; Slow 900mV 100C Model ;        ;
; -0.379 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.779            ; 0.851      ; 0.271          ; -0.343           ; Slow 900mV 100C Model ;        ;
; -0.379 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.781            ; 0.853      ; 0.271          ; -0.343           ; Slow 900mV 100C Model ;        ;
; -0.383 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.764            ; 0.842      ; 0.265          ; -0.343           ; Slow 900mV 100C Model ;        ;
; -0.380 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.775            ; 0.970      ; 0.147          ; -0.342           ; 1 Slow vid1 0C Model  ;        ;
; -0.382 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[59]                                                                                                                                                                                                             ; 0.785            ; 0.864      ; 0.263          ; -0.342           ; Slow 900mV 100C Model ;        ;
; -0.378 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.781            ; 0.852      ; 0.271          ; -0.342           ; Slow 900mV 100C Model ;        ;
; -0.381 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; 0.786            ; 0.863      ; 0.264          ; -0.341           ; Slow 900mV 100C Model ;        ;
; -0.379 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.774            ; 0.968      ; 0.147          ; -0.341           ; 1 Slow vid1 0C Model  ;        ;
; -0.379 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]                                                                                                                                                                                                             ; 0.771            ; 0.965      ; 0.147          ; -0.341           ; 1 Slow vid1 0C Model  ;        ;
; -0.377 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.780            ; 0.850      ; 0.271          ; -0.341           ; Slow 900mV 100C Model ;        ;
; -0.378 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[39]                                                                                                                                                                                                                                            ; 0.782            ; 0.850      ; 0.272          ; -0.340           ; Slow 900mV 100C Model ;        ;
; -0.380 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; 0.793            ; 0.869      ; 0.264          ; -0.340           ; Slow 900mV 100C Model ;        ;
; -0.380 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[50]                                                                                                                                                                                                             ; 0.792            ; 0.869      ; 0.263          ; -0.340           ; Slow 900mV 100C Model ;        ;
; -0.373 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.782            ; 0.850      ; 0.271          ; -0.339           ; Slow 900mV 100C Model ;        ;
; -0.374 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.770            ; 0.958      ; 0.151          ; -0.339           ; 1 Slow vid1 0C Model  ;        ;
; -0.377 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.774            ; 0.966      ; 0.147          ; -0.339           ; 1 Slow vid1 0C Model  ;        ;
; -0.376 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[49]                                                                                                                                                                                                             ; 0.772            ; 0.963      ; 0.147          ; -0.338           ; 1 Slow vid1 0C Model  ;        ;
; -0.375 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[38]                                                                                                                                                                                                                                            ; 0.772            ; 0.957      ; 0.153          ; -0.338           ; 1 Slow vid1 0C Model  ;        ;
; -0.372 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.784            ; 0.851      ; 0.271          ; -0.338           ; Slow 900mV 100C Model ;        ;
; -0.377 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.774            ; 0.848      ; 0.263          ; -0.337           ; Slow 900mV 100C Model ;        ;
; -0.371 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; 0.779            ; 0.845      ; 0.271          ; -0.337           ; Slow 900mV 100C Model ;        ;
; -0.349 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|exit_table[0]                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|tt_ptr_exit[0]                                                                                                                                                                                                                                                                                                                  ; 0.492            ; 0.271      ; 0.557          ; -0.336           ; 1 Slow vid1 0C Model  ;        ;
; -0.370 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; 0.781            ; 0.846      ; 0.271          ; -0.336           ; Slow 900mV 100C Model ;        ;
; -0.370 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.771            ; 0.955      ; 0.151          ; -0.335           ; 1 Slow vid1 0C Model  ;        ;
; -0.370 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.781            ; 0.844      ; 0.271          ; -0.334           ; Slow 900mV 100C Model ;        ;
; -0.370 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.781            ; 0.844      ; 0.271          ; -0.334           ; Slow 900mV 100C Model ;        ;
; -0.371 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[47]                                                                                                                                                                                                                                            ; 0.773            ; 0.954      ; 0.153          ; -0.334           ; 1 Slow vid1 0C Model  ;        ;
; -0.369 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.783            ; 0.845      ; 0.271          ; -0.333           ; Slow 900mV 100C Model ;        ;
; -0.373 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[59]                                                                                                                                                                                                             ; 0.786            ; 0.855      ; 0.264          ; -0.333           ; Slow 900mV 100C Model ;        ;
; -0.373 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.777            ; 0.847      ; 0.263          ; -0.333           ; Slow 900mV 100C Model ;        ;
; -0.369 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.788            ; 0.850      ; 0.271          ; -0.333           ; Slow 900mV 100C Model ;        ;
; -0.372 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.775            ; 0.844      ; 0.263          ; -0.332           ; Slow 900mV 100C Model ;        ;
; -0.370 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.774            ; 0.959      ; 0.147          ; -0.332           ; 1 Slow vid1 0C Model  ;        ;
; -0.371 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.775            ; 0.843      ; 0.263          ; -0.331           ; Slow 900mV 100C Model ;        ;
; -0.371 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[50]                                                                                                                                                                                                             ; 0.793            ; 0.860      ; 0.264          ; -0.331           ; Slow 900mV 100C Model ;        ;
; -0.371 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.762            ; 0.828      ; 0.265          ; -0.331           ; Slow 900mV 100C Model ;        ;
; -0.364 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.784            ; 0.843      ; 0.271          ; -0.330           ; Slow 900mV 100C Model ;        ;
; -0.369 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]                                                                                                                                                                                                             ; 0.784            ; 0.850      ; 0.263          ; -0.329           ; Slow 900mV 100C Model ;        ;
; -0.369 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[49]                                                                                                                                                                                                             ; 0.785            ; 0.851      ; 0.263          ; -0.329           ; Slow 900mV 100C Model ;        ;
; -0.365 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.781            ; 0.839      ; 0.271          ; -0.329           ; Slow 900mV 100C Model ;        ;
; -0.363 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.791            ; 0.849      ; 0.271          ; -0.329           ; Slow 900mV 100C Model ;        ;
; -0.366 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[48]                                                                                                                                                                                                             ; 0.771            ; 0.952      ; 0.147          ; -0.328           ; 1 Slow vid1 0C Model  ;        ;
; -0.362 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; 0.781            ; 0.838      ; 0.271          ; -0.328           ; Slow 900mV 100C Model ;        ;
; -0.365 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; 0.774            ; 0.954      ; 0.147          ; -0.327           ; 1 Slow vid1 0C Model  ;        ;
; -0.361 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; 0.788            ; 0.844      ; 0.271          ; -0.327           ; Slow 900mV 100C Model ;        ;
; -0.363 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.785            ; 0.859      ; 0.252          ; -0.326           ; 1 Slow vid1 0C Model  ;        ;
; -0.362 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.781            ; 0.836      ; 0.271          ; -0.326           ; Slow 900mV 100C Model ;        ;
; -0.365 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.772            ; 0.834      ; 0.263          ; -0.325           ; Slow 900mV 100C Model ;        ;
; -0.365 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.776            ; 0.838      ; 0.263          ; -0.325           ; Slow 900mV 100C Model ;        ;
; -0.363 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.784            ; 0.837      ; 0.272          ; -0.325           ; Slow 900mV 100C Model ;        ;
; -0.361 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.784            ; 0.838      ; 0.271          ; -0.325           ; Slow 900mV 100C Model ;        ;
; -0.361 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.783            ; 0.837      ; 0.271          ; -0.325           ; Slow 900mV 100C Model ;        ;
; -0.359 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.771            ; 0.944      ; 0.151          ; -0.324           ; 1 Slow vid1 0C Model  ;        ;
; -0.360 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.790            ; 0.843      ; 0.271          ; -0.324           ; Slow 900mV 100C Model ;        ;
; -0.360 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.781            ; 0.834      ; 0.271          ; -0.324           ; Slow 900mV 100C Model ;        ;
; -0.360 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.788            ; 0.841      ; 0.271          ; -0.324           ; Slow 900mV 100C Model ;        ;
; -0.364 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.778            ; 0.839      ; 0.263          ; -0.324           ; Slow 900mV 100C Model ;        ;
; -0.364 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.776            ; 0.837      ; 0.263          ; -0.324           ; Slow 900mV 100C Model ;        ;
; -0.361 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[37]                                                                                                                                                                                                                                            ; 0.783            ; 0.834      ; 0.272          ; -0.323           ; Slow 900mV 100C Model ;        ;
; -0.363 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.784            ; 0.844      ; 0.263          ; -0.323           ; Slow 900mV 100C Model ;        ;
; -0.360 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[46]                                                                                                                                                                                                                                            ; 0.773            ; 0.943      ; 0.153          ; -0.323           ; 1 Slow vid1 0C Model  ;        ;
; -0.360 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; 0.774            ; 0.949      ; 0.147          ; -0.322           ; 1 Slow vid1 0C Model  ;        ;
; -0.361 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; 0.787            ; 0.845      ; 0.263          ; -0.321           ; Slow 900mV 100C Model ;        ;
; -0.361 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.773            ; 0.829      ; 0.265          ; -0.321           ; Slow 900mV 100C Model ;        ;
; -0.355 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; 0.785            ; 0.835      ; 0.271          ; -0.321           ; Slow 900mV 100C Model ;        ;
; -0.354 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; 0.781            ; 0.830      ; 0.271          ; -0.320           ; Slow 900mV 100C Model ;        ;
; -0.356 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.831      ; 0.271          ; -0.320           ; Slow 900mV 100C Model ;        ;
; -0.354 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; 0.791            ; 0.840      ; 0.271          ; -0.320           ; Slow 900mV 100C Model ;        ;
; -0.360 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[49]                                                                                                                                                                                                             ; 0.786            ; 0.842      ; 0.264          ; -0.320           ; Slow 900mV 100C Model ;        ;
; -0.360 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]                                                                                                                                                                                                             ; 0.785            ; 0.841      ; 0.264          ; -0.320           ; Slow 900mV 100C Model ;        ;
; -0.360 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.765            ; 0.820      ; 0.265          ; -0.320           ; Slow 900mV 100C Model ;        ;
; -0.359 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.773            ; 0.829      ; 0.263          ; -0.319           ; Slow 900mV 100C Model ;        ;
; -0.359 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.763            ; 0.817      ; 0.265          ; -0.319           ; Slow 900mV 100C Model ;        ;
; -0.352 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; 0.788            ; 0.835      ; 0.271          ; -0.318           ; Slow 900mV 100C Model ;        ;
; -0.353 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.783            ; 0.829      ; 0.271          ; -0.317           ; Slow 900mV 100C Model ;        ;
; -0.353 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.828      ; 0.271          ; -0.317           ; Slow 900mV 100C Model ;        ;
; -0.353 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.779            ; 0.825      ; 0.271          ; -0.317           ; Slow 900mV 100C Model ;        ;
; -0.357 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[48]                                                                                                                                                                                                             ; 0.783            ; 0.837      ; 0.263          ; -0.317           ; Slow 900mV 100C Model ;        ;
; -0.357 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.764            ; 0.816      ; 0.265          ; -0.317           ; Slow 900mV 100C Model ;        ;
; -0.354 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.785            ; 0.829      ; 0.272          ; -0.316           ; Slow 900mV 100C Model ;        ;
; -0.356 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.778            ; 0.831      ; 0.263          ; -0.316           ; Slow 900mV 100C Model ;        ;
; -0.352 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.830      ; 0.271          ; -0.316           ; Slow 900mV 100C Model ;        ;
; -0.355 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.787            ; 0.838      ; 0.264          ; -0.315           ; Slow 900mV 100C Model ;        ;
; -0.352 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.785            ; 0.848      ; 0.252          ; -0.315           ; 1 Slow vid1 0C Model  ;        ;
; -0.351 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.790            ; 0.834      ; 0.271          ; -0.315           ; Slow 900mV 100C Model ;        ;
; -0.354 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.775            ; 0.826      ; 0.263          ; -0.314           ; Slow 900mV 100C Model ;        ;
; -0.347 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; 0.785            ; 0.827      ; 0.271          ; -0.313           ; Slow 900mV 100C Model ;        ;
; -0.349 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.780            ; 0.822      ; 0.271          ; -0.313           ; Slow 900mV 100C Model ;        ;
; -0.349 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.824      ; 0.271          ; -0.313           ; Slow 900mV 100C Model ;        ;
; -0.351 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; 0.782            ; 0.823      ; 0.272          ; -0.313           ; Slow 900mV 100C Model ;        ;
; -0.353 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; 0.787            ; 0.837      ; 0.263          ; -0.313           ; Slow 900mV 100C Model ;        ;
; -0.353 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.774            ; 0.824      ; 0.263          ; -0.313           ; Slow 900mV 100C Model ;        ;
; -0.352 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.776            ; 0.825      ; 0.263          ; -0.312           ; Slow 900mV 100C Model ;        ;
; -0.352 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.774            ; 0.823      ; 0.263          ; -0.312           ; Slow 900mV 100C Model ;        ;
; -0.352 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[20]~LAB_RE_X141_Y146_N0_I50_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.764            ; 0.811      ; 0.265          ; -0.312           ; Slow 900mV 100C Model ;        ;
; -0.350 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.775            ; 0.940      ; 0.147          ; -0.312           ; 1 Slow vid1 0C Model  ;        ;
; -0.351 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[14]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.764            ; 0.810      ; 0.265          ; -0.311           ; Slow 900mV 100C Model ;        ;
; -0.351 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X141_Y146_N0_I14_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.773            ; 0.821      ; 0.263          ; -0.311           ; Slow 900mV 100C Model ;        ;
; -0.351 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.766            ; 0.812      ; 0.265          ; -0.311           ; Slow 900mV 100C Model ;        ;
; -0.347 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.779            ; 0.819      ; 0.271          ; -0.311           ; Slow 900mV 100C Model ;        ;
; -0.348 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.786            ; 0.845      ; 0.252          ; -0.311           ; 1 Slow vid1 0C Model  ;        ;
; -0.350 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.772            ; 0.817      ; 0.265          ; -0.310           ; Slow 900mV 100C Model ;        ;
; -0.346 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.781            ; 0.820      ; 0.271          ; -0.310           ; Slow 900mV 100C Model ;        ;
; -0.348 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[36]                                                                                                                                                                                                                                            ; 0.781            ; 0.819      ; 0.272          ; -0.310           ; Slow 900mV 100C Model ;        ;
; -0.343 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; 0.783            ; 0.821      ; 0.271          ; -0.309           ; Slow 900mV 100C Model ;        ;
; -0.349 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.776            ; 0.822      ; 0.263          ; -0.309           ; Slow 900mV 100C Model ;        ;
; -0.347 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[45]                                                                                                                                                                                                                                            ; 0.783            ; 0.820      ; 0.272          ; -0.309           ; Slow 900mV 100C Model ;        ;
; -0.347 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[50]                                                                                                                                                                                                             ; 0.774            ; 0.936      ; 0.147          ; -0.309           ; 1 Slow vid1 0C Model  ;        ;
; -0.348 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[48]                                                                                                                                                                                                             ; 0.784            ; 0.828      ; 0.264          ; -0.308           ; Slow 900mV 100C Model ;        ;
; -0.348 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.761            ; 0.802      ; 0.267          ; -0.308           ; Slow 900mV 100C Model ;        ;
; -0.348 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.776            ; 0.821      ; 0.263          ; -0.308           ; Slow 900mV 100C Model ;        ;
; -0.343 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.780            ; 0.816      ; 0.271          ; -0.307           ; Slow 900mV 100C Model ;        ;
; -0.434 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[28]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.753            ; 0.377      ; 0.683          ; -0.307           ; 1 Slow vid1 0C Model  ;        ;
; -0.434 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[23]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.753            ; 0.377      ; 0.683          ; -0.307           ; 1 Slow vid1 0C Model  ;        ;
; -0.341 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[33]                                                                                                                                                                                                                                                  ; 0.781            ; 0.817      ; 0.271          ; -0.307           ; Slow 900mV 100C Model ;        ;
; -0.340 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                                  ; 0.780            ; 0.815      ; 0.271          ; -0.306           ; Slow 900mV 100C Model ;        ;
; -0.346 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.788            ; 0.830      ; 0.264          ; -0.306           ; Slow 900mV 100C Model ;        ;
; -0.342 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.817      ; 0.271          ; -0.306           ; Slow 900mV 100C Model ;        ;
; -0.341 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.771            ; 0.926      ; 0.151          ; -0.306           ; 1 Slow vid1 0C Model  ;        ;
; -0.345 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.762            ; 0.802      ; 0.265          ; -0.305           ; Slow 900mV 100C Model ;        ;
; -0.345 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.776            ; 0.818      ; 0.263          ; -0.305           ; Slow 900mV 100C Model ;        ;
; -0.342 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[44]                                                                                                                                                                                                                                            ; 0.773            ; 0.925      ; 0.153          ; -0.305           ; 1 Slow vid1 0C Model  ;        ;
; -0.345 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[59]                                                                                                                                                                                                             ; 0.787            ; 0.829      ; 0.263          ; -0.305           ; Slow 900mV 100C Model ;        ;
; -0.344 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; 0.776            ; 0.817      ; 0.263          ; -0.304           ; Slow 900mV 100C Model ;        ;
; -0.344 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.782            ; 0.823      ; 0.263          ; -0.304           ; Slow 900mV 100C Model ;        ;
; -0.340 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.783            ; 0.816      ; 0.271          ; -0.304           ; Slow 900mV 100C Model ;        ;
; -0.340 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.780            ; 0.813      ; 0.271          ; -0.304           ; Slow 900mV 100C Model ;        ;
; -0.339 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.783            ; 0.815      ; 0.271          ; -0.303           ; Slow 900mV 100C Model ;        ;
; -0.339 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.814      ; 0.271          ; -0.303           ; Slow 900mV 100C Model ;        ;
; -0.339 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.814      ; 0.271          ; -0.303           ; Slow 900mV 100C Model ;        ;
; -0.341 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; 0.783            ; 0.814      ; 0.272          ; -0.303           ; Slow 900mV 100C Model ;        ;
; -0.328 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax12|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|counter[1]~ERTM                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|data[2][1]~ERTM                                                                                                                                                                                                                                                                                                                                                                             ; 0.527            ; 0.283      ; 0.547          ; -0.303           ; 1 Slow vid1 0C Model  ;        ;
; -0.343 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.777            ; 0.815      ; 0.265          ; -0.303           ; Slow 900mV 100C Model ;        ;
; -0.343 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.766            ; 0.804      ; 0.265          ; -0.303           ; Slow 900mV 100C Model ;        ;
; -0.338 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.781            ; 0.812      ; 0.271          ; -0.302           ; Slow 900mV 100C Model ;        ;
; -0.338 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.816      ; 0.271          ; -0.302           ; Slow 900mV 100C Model ;        ;
; -0.342 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.777            ; 0.816      ; 0.263          ; -0.302           ; Slow 900mV 100C Model ;        ;
; -0.342 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; 0.778            ; 0.817      ; 0.263          ; -0.302           ; Slow 900mV 100C Model ;        ;
; -0.340 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; 0.785            ; 0.815      ; 0.272          ; -0.302           ; Slow 900mV 100C Model ;        ;
; -0.341 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[23]~LAB_RE_X141_Y146_N0_I62_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.777            ; 0.815      ; 0.263          ; -0.301           ; Slow 900mV 100C Model ;        ;
; -0.326 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|data[0][2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.507            ; 0.137      ; 0.671          ; -0.301           ; 1 Slow vid1 0C Model  ;        ;
; -0.339 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[35]                                                                                                                                                                                                                                            ; 0.783            ; 0.812      ; 0.272          ; -0.301           ; Slow 900mV 100C Model ;        ;
; -0.337 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.764            ; 0.792      ; 0.273          ; -0.301           ; Slow 900mV 100C Model ;        ;
; -0.341 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.774            ; 0.810      ; 0.265          ; -0.301           ; Slow 900mV 100C Model ;        ;
; -0.338 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.785            ; 0.834      ; 0.252          ; -0.301           ; 1 Slow vid1 0C Model  ;        ;
; -0.341 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.777            ; 0.815      ; 0.263          ; -0.301           ; Slow 900mV 100C Model ;        ;
; -0.325 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|data[0][1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.508            ; 0.137      ; 0.671          ; -0.300           ; 1 Slow vid1 0C Model  ;        ;
; -0.334 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; 0.783            ; 0.812      ; 0.271          ; -0.300           ; Slow 900mV 100C Model ;        ;
; -0.340 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[20]~LAB_RE_X141_Y146_N0_I50_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.762            ; 0.797      ; 0.265          ; -0.300           ; Slow 900mV 100C Model ;        ;
; -0.339 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[14]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.762            ; 0.796      ; 0.265          ; -0.299           ; Slow 900mV 100C Model ;        ;
; -0.333 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[2]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.765            ; 0.791      ; 0.273          ; -0.299           ; Slow 900mV 100C Model ;        ;
; -0.333 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; 0.785            ; 0.813      ; 0.271          ; -0.299           ; Slow 900mV 100C Model ;        ;
; -0.335 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X142_Y155_N0_I50_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.765            ; 0.791      ; 0.273          ; -0.299           ; Slow 900mV 100C Model ;        ;
; -0.339 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X141_Y146_N0_I14_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.771            ; 0.807      ; 0.263          ; -0.299           ; Slow 900mV 100C Model ;        ;
; -0.339 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.764            ; 0.798      ; 0.265          ; -0.299           ; Slow 900mV 100C Model ;        ;
; -0.339 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.777            ; 0.813      ; 0.263          ; -0.299           ; Slow 900mV 100C Model ;        ;
; -0.334 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.764            ; 0.790      ; 0.272          ; -0.298           ; Slow 900mV 100C Model ;        ;
; -0.332 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]~LAB_RE_X139_Y160_N0_I45_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.764            ; 0.790      ; 0.272          ; -0.298           ; Slow 900mV 100C Model ;        ;
; -0.334 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.809      ; 0.271          ; -0.298           ; Slow 900mV 100C Model ;        ;
; -0.338 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.788            ; 0.822      ; 0.264          ; -0.298           ; Slow 900mV 100C Model ;        ;
; -0.338 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[8]~LAB_RE_X141_Y146_N0_I1_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.765            ; 0.798      ; 0.265          ; -0.298           ; Slow 900mV 100C Model ;        ;
; -0.338 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.783            ; 0.818      ; 0.263          ; -0.298           ; Slow 900mV 100C Model ;        ;
; -0.336 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[1]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.764            ; 0.789      ; 0.273          ; -0.298           ; Slow 900mV 100C Model ;        ;
; -0.338 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[15]~LAB_RE_X141_Y146_N0_I29_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.775            ; 0.810      ; 0.263          ; -0.298           ; Slow 900mV 100C Model ;        ;
; -0.336 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.775            ; 0.926      ; 0.147          ; -0.298           ; 1 Slow vid1 0C Model  ;        ;
; -0.333 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.789            ; 0.815      ; 0.271          ; -0.297           ; Slow 900mV 100C Model ;        ;
; -0.334 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.785            ; 0.830      ; 0.252          ; -0.297           ; 1 Slow vid1 0C Model  ;        ;
; -0.337 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X141_Y146_N0_I9_dff  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.765            ; 0.797      ; 0.265          ; -0.297           ; Slow 900mV 100C Model ;        ;
; -0.337 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.776            ; 0.810      ; 0.263          ; -0.297           ; Slow 900mV 100C Model ;        ;
; -0.334 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]                                                                                                                                                                                                             ; 0.774            ; 0.923      ; 0.147          ; -0.296           ; 1 Slow vid1 0C Model  ;        ;
; -0.332 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.765            ; 0.788      ; 0.273          ; -0.296           ; Slow 900mV 100C Model ;        ;
; -0.330 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[3]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.765            ; 0.788      ; 0.273          ; -0.296           ; Slow 900mV 100C Model ;        ;
; -0.334 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[5]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.765            ; 0.787      ; 0.274          ; -0.296           ; Slow 900mV 100C Model ;        ;
; -0.336 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.764            ; 0.795      ; 0.265          ; -0.296           ; Slow 900mV 100C Model ;        ;
; -0.333 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[0]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.766            ; 0.790      ; 0.271          ; -0.295           ; Slow 900mV 100C Model ;        ;
; -0.329 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[0]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.766            ; 0.791      ; 0.270          ; -0.295           ; Slow 900mV 100C Model ;        ;
; -0.331 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.806      ; 0.271          ; -0.295           ; Slow 900mV 100C Model ;        ;
; -0.335 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.775            ; 0.805      ; 0.265          ; -0.295           ; Slow 900mV 100C Model ;        ;
; -0.332 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[39]                                                                                                                                                                                                                                            ; 0.785            ; 0.807      ; 0.272          ; -0.294           ; Slow 900mV 100C Model ;        ;
; -0.328 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[32]                                                                                                                                                                                                                                                  ; 0.780            ; 0.803      ; 0.271          ; -0.294           ; Slow 900mV 100C Model ;        ;
; -0.330 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.808      ; 0.271          ; -0.294           ; Slow 900mV 100C Model ;        ;
; -0.334 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; 0.778            ; 0.809      ; 0.263          ; -0.294           ; Slow 900mV 100C Model ;        ;
; -0.334 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.765            ; 0.794      ; 0.265          ; -0.294           ; Slow 900mV 100C Model ;        ;
; -0.330 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.789            ; 0.812      ; 0.271          ; -0.294           ; Slow 900mV 100C Model ;        ;
; -0.330 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.781            ; 0.804      ; 0.271          ; -0.294           ; Slow 900mV 100C Model ;        ;
; -0.333 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; 0.785            ; 0.815      ; 0.263          ; -0.293           ; Slow 900mV 100C Model ;        ;
; -0.333 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.778            ; 0.808      ; 0.263          ; -0.293           ; Slow 900mV 100C Model ;        ;
; -0.333 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.774            ; 0.804      ; 0.263          ; -0.293           ; Slow 900mV 100C Model ;        ;
; -0.333 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[17]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.776            ; 0.806      ; 0.263          ; -0.293           ; Slow 900mV 100C Model ;        ;
; -0.331 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[48]                                                                                                                                                                                                                                            ; 0.792            ; 0.813      ; 0.272          ; -0.293           ; Slow 900mV 100C Model ;        ;
; -0.329 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.792            ; 0.814      ; 0.271          ; -0.293           ; Slow 900mV 100C Model ;        ;
; -0.331 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[43]                                                                                                                                                                                                                                            ; 0.783            ; 0.804      ; 0.272          ; -0.293           ; Slow 900mV 100C Model ;        ;
; -0.332 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[49]                                                                                                                                                                                                             ; 0.787            ; 0.816      ; 0.263          ; -0.292           ; Slow 900mV 100C Model ;        ;
; -0.332 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.777            ; 0.806      ; 0.263          ; -0.292           ; Slow 900mV 100C Model ;        ;
; -0.332 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.784            ; 0.813      ; 0.263          ; -0.292           ; Slow 900mV 100C Model ;        ;
; -0.328 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.788            ; 0.809      ; 0.271          ; -0.292           ; Slow 900mV 100C Model ;        ;
; -0.332 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.778            ; 0.807      ; 0.263          ; -0.292           ; Slow 900mV 100C Model ;        ;
; -0.332 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[19]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.776            ; 0.804      ; 0.264          ; -0.292           ; Slow 900mV 100C Model ;        ;
; -0.328 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.765            ; 0.784      ; 0.273          ; -0.292           ; Slow 900mV 100C Model ;        ;
; -0.331 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.784            ; 0.812      ; 0.263          ; -0.291           ; Slow 900mV 100C Model ;        ;
; -0.331 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.777            ; 0.805      ; 0.263          ; -0.291           ; Slow 900mV 100C Model ;        ;
; -0.331 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; 0.764            ; 0.790      ; 0.265          ; -0.291           ; Slow 900mV 100C Model ;        ;
; -0.331 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[12]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.766            ; 0.792      ; 0.265          ; -0.291           ; Slow 900mV 100C Model ;        ;
; -0.327 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.802      ; 0.271          ; -0.291           ; Slow 900mV 100C Model ;        ;
; -0.325 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; 0.785            ; 0.805      ; 0.271          ; -0.291           ; Slow 900mV 100C Model ;        ;
; -0.329 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[34]                                                                                                                                                                                                                                            ; 0.790            ; 0.809      ; 0.272          ; -0.291           ; Slow 900mV 100C Model ;        ;
; -0.326 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X142_Y155_N0_I50_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.766            ; 0.783      ; 0.273          ; -0.290           ; Slow 900mV 100C Model ;        ;
; -0.324 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; 0.792            ; 0.811      ; 0.271          ; -0.290           ; Slow 900mV 100C Model ;        ;
; -0.326 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.801      ; 0.271          ; -0.290           ; Slow 900mV 100C Model ;        ;
; -0.330 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.765            ; 0.788      ; 0.267          ; -0.290           ; Slow 900mV 100C Model ;        ;
; -0.324 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[2]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.766            ; 0.783      ; 0.273          ; -0.290           ; Slow 900mV 100C Model ;        ;
; -0.315 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax12|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|counter[2]~ERTM                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|data[2][1]~ERTM                                                                                                                                                                                                                                                                                                                                                                             ; 0.527            ; 0.280      ; 0.537          ; -0.290           ; 1 Slow vid1 0C Model  ;        ;
; -0.323 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]~LAB_RE_X139_Y160_N0_I45_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.765            ; 0.782      ; 0.272          ; -0.289           ; Slow 900mV 100C Model ;        ;
; -0.325 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.762            ; 0.778      ; 0.273          ; -0.289           ; Slow 900mV 100C Model ;        ;
; -0.327 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[1]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.765            ; 0.781      ; 0.273          ; -0.289           ; Slow 900mV 100C Model ;        ;
; -0.329 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; 0.766            ; 0.790      ; 0.265          ; -0.289           ; Slow 900mV 100C Model ;        ;
; -0.329 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[20]~LAB_RE_X141_Y146_N0_I50_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.765            ; 0.789      ; 0.265          ; -0.289           ; Slow 900mV 100C Model ;        ;
; -0.329 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[23]~LAB_RE_X141_Y146_N0_I62_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.775            ; 0.801      ; 0.263          ; -0.289           ; Slow 900mV 100C Model ;        ;
; -0.329 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[22]~LAB_RE_X141_Y146_N0_I57_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.767            ; 0.791      ; 0.265          ; -0.289           ; Slow 900mV 100C Model ;        ;
; -0.325 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.765            ; 0.782      ; 0.272          ; -0.289           ; Slow 900mV 100C Model ;        ;
; -0.328 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[8]~LAB_RE_X141_Y146_N0_I1_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.763            ; 0.784      ; 0.267          ; -0.288           ; Slow 900mV 100C Model ;        ;
; -0.328 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[14]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.765            ; 0.788      ; 0.265          ; -0.288           ; Slow 900mV 100C Model ;        ;
; -0.328 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X141_Y146_N0_I14_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.774            ; 0.799      ; 0.263          ; -0.288           ; Slow 900mV 100C Model ;        ;
; -0.324 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.789            ; 0.806      ; 0.271          ; -0.288           ; Slow 900mV 100C Model ;        ;
; -0.328 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.762            ; 0.783      ; 0.267          ; -0.288           ; Slow 900mV 100C Model ;        ;
; -0.321 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[3]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.766            ; 0.780      ; 0.273          ; -0.287           ; Slow 900mV 100C Model ;        ;
; -0.321 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[2]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.763            ; 0.777      ; 0.273          ; -0.287           ; Slow 900mV 100C Model ;        ;
; -0.323 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X142_Y155_N0_I50_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.763            ; 0.777      ; 0.273          ; -0.287           ; Slow 900mV 100C Model ;        ;
; -0.323 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.766            ; 0.780      ; 0.273          ; -0.287           ; Slow 900mV 100C Model ;        ;
; -0.325 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[5]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.766            ; 0.779      ; 0.274          ; -0.287           ; Slow 900mV 100C Model ;        ;
; -0.327 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.775            ; 0.799      ; 0.263          ; -0.287           ; Slow 900mV 100C Model ;        ;
; -0.312 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax12|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|counter[1]~ERTM                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|data[2][0]~ERTM                                                                                                                                                                                                                                                                                                                                                                             ; 0.523            ; 0.283      ; 0.527          ; -0.287           ; 1 Slow vid1 0C Model  ;        ;
; -0.324 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.786            ; 0.821      ; 0.252          ; -0.287           ; 1 Slow vid1 0C Model  ;        ;
; -0.323 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.798      ; 0.271          ; -0.287           ; Slow 900mV 100C Model ;        ;
; -0.324 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[1]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; 0.762            ; 0.775      ; 0.273          ; -0.286           ; Slow 900mV 100C Model ;        ;
; -0.322 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.800      ; 0.271          ; -0.286           ; Slow 900mV 100C Model ;        ;
; -0.326 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[59]                                                                                                                                                                                                             ; 0.778            ; 0.801      ; 0.263          ; -0.286           ; Slow 900mV 100C Model ;        ;
; -0.326 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[4]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.763            ; 0.784      ; 0.265          ; -0.286           ; Slow 900mV 100C Model ;        ;
; -0.322 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.762            ; 0.776      ; 0.272          ; -0.286           ; Slow 900mV 100C Model ;        ;
; -0.326 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; 0.786            ; 0.808      ; 0.264          ; -0.286           ; Slow 900mV 100C Model ;        ;
; -0.320 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[0]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.767            ; 0.783      ; 0.270          ; -0.286           ; Slow 900mV 100C Model ;        ;
; -0.320 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]~LAB_RE_X139_Y160_N0_I45_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.762            ; 0.776      ; 0.272          ; -0.286           ; Slow 900mV 100C Model ;        ;
; -0.326 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[15]~LAB_RE_X141_Y146_N0_I29_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.773            ; 0.796      ; 0.263          ; -0.286           ; Slow 900mV 100C Model ;        ;
; -0.324 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[0]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.767            ; 0.782      ; 0.271          ; -0.286           ; Slow 900mV 100C Model ;        ;
; -0.325 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; 0.774            ; 0.796      ; 0.263          ; -0.285           ; Slow 900mV 100C Model ;        ;
; -0.452 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.838      ; 0.232          ; -0.285           ; 1 Slow vid1 0C Model  ;        ;
; -0.323 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[47]                                                                                                                                                                                                                                            ; 0.786            ; 0.799      ; 0.272          ; -0.285           ; Slow 900mV 100C Model ;        ;
; -0.325 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X141_Y146_N0_I9_dff  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.763            ; 0.783      ; 0.265          ; -0.285           ; Slow 900mV 100C Model ;        ;
; -0.325 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.766            ; 0.786      ; 0.265          ; -0.285           ; Slow 900mV 100C Model ;        ;
; -0.321 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.789            ; 0.803      ; 0.271          ; -0.285           ; Slow 900mV 100C Model ;        ;
; -0.325 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.778            ; 0.800      ; 0.263          ; -0.285           ; Slow 900mV 100C Model ;        ;
; -0.324 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; 0.788            ; 0.808      ; 0.264          ; -0.284           ; Slow 900mV 100C Model ;        ;
; -0.324 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.778            ; 0.799      ; 0.263          ; -0.284           ; Slow 900mV 100C Model ;        ;
; -0.324 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[50]                                                                                                                                                                                                             ; 0.785            ; 0.806      ; 0.263          ; -0.284           ; Slow 900mV 100C Model ;        ;
; -0.324 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.772            ; 0.791      ; 0.265          ; -0.284           ; Slow 900mV 100C Model ;        ;
; -0.320 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.792            ; 0.805      ; 0.271          ; -0.284           ; Slow 900mV 100C Model ;        ;
; -0.320 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.763            ; 0.774      ; 0.273          ; -0.284           ; Slow 900mV 100C Model ;        ;
; -0.322 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[38]                                                                                                                                                                                                                                            ; 0.792            ; 0.804      ; 0.272          ; -0.284           ; Slow 900mV 100C Model ;        ;
; -0.318 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[3]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.763            ; 0.774      ; 0.273          ; -0.284           ; Slow 900mV 100C Model ;        ;
; -0.324 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[14]~LAB_RE_X141_Y146_N0_I26_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.764            ; 0.783      ; 0.265          ; -0.284           ; Slow 900mV 100C Model ;        ;
; -0.322 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[5]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; 0.763            ; 0.773      ; 0.274          ; -0.284           ; Slow 900mV 100C Model ;        ;
; -0.320 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; 0.785            ; 0.816      ; 0.252          ; -0.283           ; 1 Slow vid1 0C Model  ;        ;
; -0.323 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; 0.776            ; 0.796      ; 0.263          ; -0.283           ; Slow 900mV 100C Model ;        ;
; -0.317 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; 0.785            ; 0.797      ; 0.271          ; -0.283           ; Slow 900mV 100C Model ;        ;
; -0.317 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[0]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.764            ; 0.777      ; 0.270          ; -0.283           ; Slow 900mV 100C Model ;        ;
; -0.321 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[48]                                                                                                                                                                                                             ; 0.774            ; 0.910      ; 0.147          ; -0.283           ; 1 Slow vid1 0C Model  ;        ;
; -0.321 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[0]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; 0.764            ; 0.776      ; 0.271          ; -0.283           ; Slow 900mV 100C Model ;        ;
; -0.322 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.763            ; 0.778      ; 0.267          ; -0.282           ; Slow 900mV 100C Model ;        ;
; -0.321 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[17]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.774            ; 0.792      ; 0.263          ; -0.281           ; Slow 900mV 100C Model ;        ;
; -0.321 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.776            ; 0.794      ; 0.263          ; -0.281           ; Slow 900mV 100C Model ;        ;
; -0.321 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; 0.775            ; 0.791      ; 0.265          ; -0.281           ; Slow 900mV 100C Model ;        ;
; -0.321 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; 0.766            ; 0.782      ; 0.265          ; -0.281           ; Slow 900mV 100C Model ;        ;
; -0.317 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.783            ; 0.793      ; 0.271          ; -0.281           ; Slow 900mV 100C Model ;        ;
; -0.315 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; 0.792            ; 0.802      ; 0.271          ; -0.281           ; Slow 900mV 100C Model ;        ;
; -0.317 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.781            ; 0.791      ; 0.271          ; -0.281           ; Slow 900mV 100C Model ;        ;
; -0.320 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; 0.773            ; 0.788      ; 0.265          ; -0.280           ; Slow 900mV 100C Model ;        ;
; -0.316 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.780            ; 0.789      ; 0.271          ; -0.280           ; Slow 900mV 100C Model ;        ;
; -0.318 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[33]                                                                                                                                                                                                                                            ; 0.783            ; 0.791      ; 0.272          ; -0.280           ; Slow 900mV 100C Model ;        ;
; -0.320 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.776            ; 0.793      ; 0.263          ; -0.280           ; Slow 900mV 100C Model ;        ;
; -0.320 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[19]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.774            ; 0.790      ; 0.264          ; -0.280           ; Slow 900mV 100C Model ;        ;
; -0.320 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[20]~LAB_RE_X141_Y146_N0_I50_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.766            ; 0.781      ; 0.265          ; -0.280           ; Slow 900mV 100C Model ;        ;
; -0.314 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X139_Y160_N0_I41_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.767            ; 0.774      ; 0.273          ; -0.280           ; Slow 900mV 100C Model ;        ;
; -0.316 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; 0.786            ; 0.813      ; 0.252          ; -0.279           ; 1 Slow vid1 0C Model  ;        ;
; -0.317 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[2]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.767            ; 0.773      ; 0.273          ; -0.279           ; Slow 900mV 100C Model ;        ;
; -0.317 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; 0.775            ; 0.907      ; 0.147          ; -0.279           ; 1 Slow vid1 0C Model  ;        ;
; -0.319 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[24]~LAB_RE_X141_Y146_N0_I66_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.765            ; 0.779      ; 0.265          ; -0.279           ; Slow 900mV 100C Model ;        ;
; -0.319 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[12]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.764            ; 0.778      ; 0.265          ; -0.279           ; Slow 900mV 100C Model ;        ;
; -0.319 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; 0.775            ; 0.791      ; 0.263          ; -0.279           ; Slow 900mV 100C Model ;        ;
; -0.319 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.765            ; 0.779      ; 0.265          ; -0.279           ; Slow 900mV 100C Model ;        ;
; -0.319 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[14]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.766            ; 0.780      ; 0.265          ; -0.279           ; Slow 900mV 100C Model ;        ;
; -0.319 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[20]~LAB_RE_X141_Y146_N0_I50_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.772            ; 0.786      ; 0.265          ; -0.279           ; Slow 900mV 100C Model ;        ;
; -0.317 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[42]                                                                                                                                                                                                                                            ; 0.782            ; 0.789      ; 0.272          ; -0.279           ; Slow 900mV 100C Model ;        ;
; -0.315 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.763            ; 0.769      ; 0.273          ; -0.279           ; Slow 900mV 100C Model ;        ;
; -0.319 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X141_Y146_N0_I14_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.775            ; 0.791      ; 0.263          ; -0.279           ; Slow 900mV 100C Model ;        ;
; -0.318 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X141_Y146_N0_I14_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.781            ; 0.796      ; 0.263          ; -0.278           ; Slow 900mV 100C Model ;        ;
; -0.312 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X139_Y160_N0_I49_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.767            ; 0.773      ; 0.272          ; -0.278           ; Slow 900mV 100C Model ;        ;
; -0.318 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; 0.777            ; 0.792      ; 0.263          ; -0.278           ; Slow 900mV 100C Model ;        ;
; -0.314 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.767            ; 0.773      ; 0.272          ; -0.278           ; Slow 900mV 100C Model ;        ;
; -0.316 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[3]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.765            ; 0.769      ; 0.274          ; -0.278           ; Slow 900mV 100C Model ;        ;
; -0.318 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[23]~LAB_RE_X141_Y146_N0_I62_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.778            ; 0.793      ; 0.263          ; -0.278           ; Slow 900mV 100C Model ;        ;
; -0.316 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[4]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.767            ; 0.772      ; 0.273          ; -0.278           ; Slow 900mV 100C Model ;        ;
; -0.314 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.765            ; 0.770      ; 0.273          ; -0.278           ; Slow 900mV 100C Model ;        ;
; -0.318 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[14]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.772            ; 0.785      ; 0.265          ; -0.278           ; Slow 900mV 100C Model ;        ;
; -0.315 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[3]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.765            ; 0.768      ; 0.274          ; -0.277           ; Slow 900mV 100C Model ;        ;
; -0.317 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[4]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.761            ; 0.771      ; 0.267          ; -0.277           ; Slow 900mV 100C Model ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X142_Y155_N0_I50_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.764            ; 0.768      ; 0.273          ; -0.277           ; Slow 900mV 100C Model ;        ;
; -0.317 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; 0.777            ; 0.791      ; 0.263          ; -0.277           ; Slow 900mV 100C Model ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.786            ; 0.792      ; 0.271          ; -0.277           ; Slow 900mV 100C Model ;        ;
; -0.317 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[22]~LAB_RE_X141_Y146_N0_I57_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.765            ; 0.777      ; 0.265          ; -0.277           ; Slow 900mV 100C Model ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[3]~LAB_RE_X142_Y155_N0_I46_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.765            ; 0.770      ; 0.272          ; -0.277           ; Slow 900mV 100C Model ;        ;
; -0.317 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.766            ; 0.778      ; 0.265          ; -0.277           ; Slow 900mV 100C Model ;        ;
; -0.317 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[13]~LAB_RE_X141_Y146_N0_I22_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.776            ; 0.790      ; 0.263          ; -0.277           ; Slow 900mV 100C Model ;        ;
; -0.311 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[2]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.764            ; 0.768      ; 0.273          ; -0.277           ; Slow 900mV 100C Model ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.781            ; 0.787      ; 0.271          ; -0.277           ; Slow 900mV 100C Model ;        ;
; -0.315 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[37]                                                                                                                                                                                                                                            ; 0.786            ; 0.791      ; 0.272          ; -0.277           ; Slow 900mV 100C Model ;        ;
; -0.311 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X139_Y160_N0_I54_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.765            ; 0.769      ; 0.273          ; -0.277           ; Slow 900mV 100C Model ;        ;
; -0.312 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X142_Y155_N0_I50_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.766            ; 0.769      ; 0.273          ; -0.276           ; Slow 900mV 100C Model ;        ;
; -0.316 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; 0.788            ; 0.800      ; 0.264          ; -0.276           ; Slow 900mV 100C Model ;        ;
; -0.310 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]~LAB_RE_X139_Y160_N0_I45_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.763            ; 0.767      ; 0.272          ; -0.276           ; Slow 900mV 100C Model ;        ;
; -0.316 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; 0.775            ; 0.786      ; 0.265          ; -0.276           ; Slow 900mV 100C Model ;        ;
; -0.314 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[1]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; 0.763            ; 0.766      ; 0.273          ; -0.276           ; Slow 900mV 100C Model ;        ;
; -0.312 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.763            ; 0.767      ; 0.272          ; -0.276           ; Slow 900mV 100C Model ;        ;
; -0.310 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[2]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.766            ; 0.769      ; 0.273          ; -0.276           ; Slow 900mV 100C Model ;        ;
; -0.316 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[18]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.766            ; 0.777      ; 0.265          ; -0.276           ; Slow 900mV 100C Model ;        ;
; -0.315 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; 0.776            ; 0.788      ; 0.263          ; -0.275           ; Slow 900mV 100C Model ;        ;
; -0.311 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.765            ; 0.768      ; 0.272          ; -0.275           ; Slow 900mV 100C Model ;        ;
; -0.315 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[8]~LAB_RE_X141_Y146_N0_I1_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.766            ; 0.776      ; 0.265          ; -0.275           ; Slow 900mV 100C Model ;        ;
; -0.309 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[3]~LAB_RE_X139_Y160_N0_I45_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.765            ; 0.768      ; 0.272          ; -0.275           ; Slow 900mV 100C Model ;        ;
; -0.315 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[15]~LAB_RE_X141_Y146_N0_I29_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.776            ; 0.788      ; 0.263          ; -0.275           ; Slow 900mV 100C Model ;        ;
; -0.315 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[7]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.777            ; 0.789      ; 0.263          ; -0.275           ; Slow 900mV 100C Model ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[1]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; 0.765            ; 0.767      ; 0.273          ; -0.275           ; Slow 900mV 100C Model ;        ;
; -0.314 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[19]~LAB_RE_X141_Y146_N0_I46_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; 0.783            ; 0.794      ; 0.263          ; -0.274           ; Slow 900mV 100C Model ;        ;
; -0.308 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[3]~ERTM_Duplicate                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.764            ; 0.765      ; 0.273          ; -0.274           ; Slow 900mV 100C Model ;        ;
; -0.312 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[5]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; 0.764            ; 0.764      ; 0.274          ; -0.274           ; Slow 900mV 100C Model ;        ;
; -0.310 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.764            ; 0.765      ; 0.273          ; -0.274           ; Slow 900mV 100C Model ;        ;
; -0.310 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.782            ; 0.785      ; 0.271          ; -0.274           ; Slow 900mV 100C Model ;        ;
; -0.441 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.827      ; 0.232          ; -0.274           ; 1 Slow vid1 0C Model  ;        ;
; -0.314 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X141_Y146_N0_I9_dff  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.766            ; 0.775      ; 0.265          ; -0.274           ; Slow 900mV 100C Model ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[58]                                                                                                                                                                                                             ; 0.777            ; 0.787      ; 0.263          ; -0.273           ; Slow 900mV 100C Model ;        ;
; -0.309 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.784            ; 0.786      ; 0.271          ; -0.273           ; Slow 900mV 100C Model ;        ;
; -0.310 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.786            ; 0.807      ; 0.252          ; -0.273           ; 1 Slow vid1 0C Model  ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; 0.776            ; 0.786      ; 0.263          ; -0.273           ; Slow 900mV 100C Model ;        ;
; -0.311 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[5]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; 0.766            ; 0.765      ; 0.274          ; -0.273           ; Slow 900mV 100C Model ;        ;
; -0.311 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[0]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; 0.765            ; 0.767      ; 0.271          ; -0.273           ; Slow 900mV 100C Model ;        ;
; -0.311 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[46]                                                                                                                                                                                                                                            ; 0.784            ; 0.785      ; 0.272          ; -0.273           ; Slow 900mV 100C Model ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[59]                                                                                                                                                                                                             ; 0.766            ; 0.774      ; 0.265          ; -0.273           ; Slow 900mV 100C Model ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[11]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[49]                                                                                                                                                                                                             ; 0.778            ; 0.788      ; 0.263          ; -0.273           ; Slow 900mV 100C Model ;        ;
; -0.309 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.766            ; 0.766      ; 0.273          ; -0.273           ; Slow 900mV 100C Model ;        ;
; -0.309 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff        ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.781            ; 0.783      ; 0.271          ; -0.273           ; Slow 900mV 100C Model ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[2]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.764            ; 0.772      ; 0.265          ; -0.273           ; Slow 900mV 100C Model ;        ;
; -0.312 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[14]~LAB_RE_X141_Y146_N0_I26_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.762            ; 0.769      ; 0.265          ; -0.272           ; Slow 900mV 100C Model ;        ;
; -0.312 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[20]~LAB_RE_X141_Y146_N0_I50_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.766            ; 0.773      ; 0.265          ; -0.272           ; Slow 900mV 100C Model ;        ;
; -0.312 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; 0.776            ; 0.785      ; 0.263          ; -0.272           ; Slow 900mV 100C Model ;        ;
; -0.310 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[0]~_Duplicate                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; 0.767            ; 0.768      ; 0.271          ; -0.272           ; Slow 900mV 100C Model ;        ;
; -0.311 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X141_Y146_N0_I14_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.775            ; 0.783      ; 0.263          ; -0.271           ; Slow 900mV 100C Model ;        ;
; -0.311 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[14]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.766            ; 0.772      ; 0.265          ; -0.271           ; Slow 900mV 100C Model ;        ;
; -0.311 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[18]~LAB_RE_X141_Y146_N0_I42_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[50]                                                                                                                                                                                                             ; 0.773            ; 0.779      ; 0.265          ; -0.271           ; Slow 900mV 100C Model ;        ;
; -0.311 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[21]~LAB_RE_X141_Y146_N0_I53_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; 0.778            ; 0.786      ; 0.263          ; -0.271           ; Slow 900mV 100C Model ;        ;
; -0.310 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[25]~LAB_RE_X141_Y146_N0_I70_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.777            ; 0.784      ; 0.263          ; -0.270           ; Slow 900mV 100C Model ;        ;
; -0.310 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[15]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[61]                                                                                                                                                                                                             ; 0.778            ; 0.785      ; 0.263          ; -0.270           ; Slow 900mV 100C Model ;        ;
; -0.437 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.786            ; 0.824      ; 0.232          ; -0.270           ; 1 Slow vid1 0C Model  ;        ;
; -0.310 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; 0.777            ; 0.784      ; 0.263          ; -0.270           ; Slow 900mV 100C Model ;        ;
; -0.310 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[17]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.777            ; 0.784      ; 0.263          ; -0.270           ; Slow 900mV 100C Model ;        ;
; -0.310 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[8]~LAB_RE_X141_Y146_N0_I1_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.767            ; 0.770      ; 0.267          ; -0.270           ; Slow 900mV 100C Model ;        ;
; -0.308 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[2]~_Duplicate                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.768            ; 0.765      ; 0.273          ; -0.270           ; Slow 900mV 100C Model ;        ;
; -0.309 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                             ; 0.777            ; 0.783      ; 0.263          ; -0.269           ; Slow 900mV 100C Model ;        ;
; -0.309 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[19]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.777            ; 0.782      ; 0.264          ; -0.269           ; Slow 900mV 100C Model ;        ;
; -0.309 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[23]~LAB_RE_X141_Y146_N0_I62_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.779            ; 0.785      ; 0.263          ; -0.269           ; Slow 900mV 100C Model ;        ;
; -0.308 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[12]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.767            ; 0.770      ; 0.265          ; -0.268           ; Slow 900mV 100C Model ;        ;
; -0.308 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[3]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                             ; 0.784            ; 0.789      ; 0.263          ; -0.268           ; Slow 900mV 100C Model ;        ;
; -0.308 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[27]~LAB_RE_X141_Y146_N0_I78_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.778            ; 0.783      ; 0.263          ; -0.268           ; Slow 900mV 100C Model ;        ;
; -0.308 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[0]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[52]                                                                                                                                                                                                             ; 0.763            ; 0.764      ; 0.267          ; -0.268           ; Slow 900mV 100C Model ;        ;
; -0.308 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[59]                                                                                                                                                                                                             ; 0.788            ; 0.792      ; 0.264          ; -0.268           ; Slow 900mV 100C Model ;        ;
; -0.308 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[20]~LAB_RE_X141_Y146_N0_I50_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.764            ; 0.767      ; 0.265          ; -0.268           ; Slow 900mV 100C Model ;        ;
; -0.308 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[9]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.776            ; 0.780      ; 0.264          ; -0.268           ; Slow 900mV 100C Model ;        ;
; -0.308 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[23]~LAB_RE_X141_Y146_N0_I62_dff ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.785            ; 0.790      ; 0.263          ; -0.268           ; Slow 900mV 100C Model ;        ;
; -0.308 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[8]~LAB_RE_X141_Y146_N0_I1_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.764            ; 0.765      ; 0.267          ; -0.268           ; Slow 900mV 100C Model ;        ;
; -0.405 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[1]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.752            ; 0.377      ; 0.641          ; -0.266           ; 1 Slow vid1 0C Model  ;        ;
; -0.405 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[0]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.752            ; 0.377      ; 0.641          ; -0.266           ; 1 Slow vid1 0C Model  ;        ;
; -0.405 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[5]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.752            ; 0.377      ; 0.641          ; -0.266           ; 1 Slow vid1 0C Model  ;        ;
; -0.404 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[4]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.753            ; 0.377      ; 0.641          ; -0.265           ; 1 Slow vid1 0C Model  ;        ;
; -0.404 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[8]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.753            ; 0.377      ; 0.641          ; -0.265           ; 1 Slow vid1 0C Model  ;        ;
; -0.403 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[2]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.754            ; 0.377      ; 0.641          ; -0.264           ; 1 Slow vid1 0C Model  ;        ;
; -0.403 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[3]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.754            ; 0.377      ; 0.641          ; -0.264           ; 1 Slow vid1 0C Model  ;        ;
; -0.402 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[7]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.755            ; 0.377      ; 0.641          ; -0.263           ; 1 Slow vid1 0C Model  ;        ;
; -0.401 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[6]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.756            ; 0.377      ; 0.641          ; -0.262           ; 1 Slow vid1 0C Model  ;        ;
; -0.427 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.813      ; 0.232          ; -0.260           ; 1 Slow vid1 0C Model  ;        ;
; -0.419 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.784            ; 0.791      ; 0.250          ; -0.257           ; 1 Slow vid1 0C Model  ;        ;
; -0.423 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.809      ; 0.232          ; -0.256           ; 1 Slow vid1 0C Model  ;        ;
; -0.421 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.794            ; 0.746      ; 0.301          ; -0.253           ; Slow 900mV 100C Model ;        ;
; -0.376 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[28]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.744            ; 0.517      ; 0.476          ; -0.249           ; 1 Slow vid1 0C Model  ;        ;
; -0.376 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[23]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.744            ; 0.517      ; 0.476          ; -0.249           ; 1 Slow vid1 0C Model  ;        ;
; -0.407 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.793            ; 0.722      ; 0.319          ; -0.248           ; Slow 900mV 100C Model ;        ;
; -0.426 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[23]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.852            ; 0.312      ; 0.787          ; -0.247           ; 1 Slow vid1 0C Model  ;        ;
; -0.426 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[28]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.852            ; 0.312      ; 0.787          ; -0.247           ; 1 Slow vid1 0C Model  ;        ;
; -0.408 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.784            ; 0.780      ; 0.250          ; -0.246           ; 1 Slow vid1 0C Model  ;        ;
; -0.413 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.794            ; 0.738      ; 0.301          ; -0.245           ; Slow 900mV 100C Model ;        ;
; -0.409 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.795      ; 0.232          ; -0.242           ; 1 Slow vid1 0C Model  ;        ;
; -0.364 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[23]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.736            ; 0.497      ; 0.476          ; -0.237           ; 1 Slow vid1 0C Model  ;        ;
; -0.405 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.794            ; 0.730      ; 0.301          ; -0.237           ; Slow 900mV 100C Model ;        ;
; -0.364 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[28]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.736            ; 0.497      ; 0.476          ; -0.237           ; 1 Slow vid1 0C Model  ;        ;
; -0.421 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.784            ; 0.811      ; 0.209          ; -0.236           ; 1 Slow vid1 0C Model  ;        ;
; -0.393 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.793            ; 0.708      ; 0.319          ; -0.234           ; Slow 900mV 100C Model ;        ;
; -0.394 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.784            ; 0.766      ; 0.250          ; -0.232           ; 1 Slow vid1 0C Model  ;        ;
; -0.366 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[30]                                                                                                                                   ; 0.737            ; 0.759      ; 0.209          ; -0.231           ; 1 Slow vid1 0C Model  ;        ;
; -0.366 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[30]                                                                                                                                   ; 0.737            ; 0.759      ; 0.209          ; -0.231           ; 1 Slow vid1 0C Model  ;        ;
; -0.390 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.784            ; 0.762      ; 0.250          ; -0.228           ; 1 Slow vid1 0C Model  ;        ;
; -0.396 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.795            ; 0.722      ; 0.301          ; -0.228           ; Slow 900mV 100C Model ;        ;
; -0.394 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.786            ; 0.781      ; 0.232          ; -0.227           ; 1 Slow vid1 0C Model  ;        ;
; -0.385 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.793            ; 0.700      ; 0.319          ; -0.226           ; Slow 900mV 100C Model ;        ;
; -0.410 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.784            ; 0.800      ; 0.209          ; -0.225           ; 1 Slow vid1 0C Model  ;        ;
; -0.351 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[25]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.731            ; 0.651      ; 0.302          ; -0.222           ; Slow 900mV 100C Model ;        ;
; -0.356 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[29]                                                                                                                                   ; 0.736            ; 0.748      ; 0.209          ; -0.221           ; 1 Slow vid1 0C Model  ;        ;
; -0.356 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[29]                                                                                                                                   ; 0.736            ; 0.748      ; 0.209          ; -0.221           ; 1 Slow vid1 0C Model  ;        ;
; -0.406 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.797      ; 0.209          ; -0.221           ; 1 Slow vid1 0C Model  ;        ;
; -0.372 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[1]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.851            ; 0.312      ; 0.759          ; -0.220           ; 1 Slow vid1 0C Model  ;        ;
; -0.371 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[8]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.852            ; 0.312      ; 0.759          ; -0.219           ; 1 Slow vid1 0C Model  ;        ;
; -0.371 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[4]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.852            ; 0.312      ; 0.759          ; -0.219           ; 1 Slow vid1 0C Model  ;        ;
; -0.371 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[0]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.852            ; 0.312      ; 0.759          ; -0.219           ; 1 Slow vid1 0C Model  ;        ;
; -0.371 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[5]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.852            ; 0.312      ; 0.759          ; -0.219           ; 1 Slow vid1 0C Model  ;        ;
; -0.377 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.793            ; 0.692      ; 0.319          ; -0.218           ; Slow 900mV 100C Model ;        ;
; -0.369 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[3]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.854            ; 0.312      ; 0.759          ; -0.217           ; 1 Slow vid1 0C Model  ;        ;
; -0.369 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[2]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.854            ; 0.312      ; 0.759          ; -0.217           ; 1 Slow vid1 0C Model  ;        ;
; -0.368 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[7]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.855            ; 0.312      ; 0.759          ; -0.216           ; 1 Slow vid1 0C Model  ;        ;
; -0.367 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[6]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.856            ; 0.312      ; 0.759          ; -0.215           ; 1 Slow vid1 0C Model  ;        ;
; -0.383 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.793            ; 0.707      ; 0.301          ; -0.215           ; Slow 900mV 100C Model ;        ;
; -0.434 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.791            ; 0.681      ; 0.325          ; -0.215           ; Slow 900mV 100C Model ;        ;
; -0.376 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.784            ; 0.748      ; 0.250          ; -0.214           ; 1 Slow vid1 0C Model  ;        ;
; -0.382 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.795            ; 0.708      ; 0.301          ; -0.214           ; Slow 900mV 100C Model ;        ;
; -0.396 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.784            ; 0.786      ; 0.209          ; -0.211           ; 1 Slow vid1 0C Model  ;        ;
; -0.407 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.791            ; 0.684      ; 0.318          ; -0.211           ; Slow 900mV 100C Model ;        ;
; -0.433 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.787            ; 0.698      ; 0.299          ; -0.210           ; Slow 900mV 100C Model ;        ;
; -0.339 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[25]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.729            ; 0.637      ; 0.302          ; -0.210           ; Slow 900mV 100C Model ;        ;
; -0.376 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.786            ; 0.763      ; 0.232          ; -0.209           ; 1 Slow vid1 0C Model  ;        ;
; -0.368 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.794            ; 0.684      ; 0.319          ; -0.209           ; Slow 900mV 100C Model ;        ;
; -0.347 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[5]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.743            ; 0.517      ; 0.434          ; -0.208           ; 1 Slow vid1 0C Model  ;        ;
; -0.347 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[0]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.743            ; 0.517      ; 0.434          ; -0.208           ; 1 Slow vid1 0C Model  ;        ;
; -0.347 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[1]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.743            ; 0.517      ; 0.434          ; -0.208           ; 1 Slow vid1 0C Model  ;        ;
; -0.392 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.784            ; 0.782      ; 0.209          ; -0.207           ; 1 Slow vid1 0C Model  ;        ;
; -0.346 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[8]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.744            ; 0.517      ; 0.434          ; -0.207           ; 1 Slow vid1 0C Model  ;        ;
; -0.346 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[4]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.744            ; 0.517      ; 0.434          ; -0.207           ; 1 Slow vid1 0C Model  ;        ;
; -0.374 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.795            ; 0.700      ; 0.301          ; -0.206           ; Slow 900mV 100C Model ;        ;
; -0.345 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[3]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.745            ; 0.517      ; 0.434          ; -0.206           ; 1 Slow vid1 0C Model  ;        ;
; -0.425 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.792            ; 0.673      ; 0.325          ; -0.206           ; Slow 900mV 100C Model ;        ;
; -0.345 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[2]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.745            ; 0.517      ; 0.434          ; -0.206           ; 1 Slow vid1 0C Model  ;        ;
; -0.344 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[7]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.746            ; 0.517      ; 0.434          ; -0.205           ; 1 Slow vid1 0C Model  ;        ;
; -0.364 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.792            ; 0.678      ; 0.319          ; -0.205           ; Slow 900mV 100C Model ;        ;
; -0.343 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~_Duplicate                                                                                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[6]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.747            ; 0.517      ; 0.434          ; -0.204           ; 1 Slow vid1 0C Model  ;        ;
; -0.402 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[23]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.662            ; 0.233      ; 0.633          ; -0.204           ; 1 Slow vid1 0C Model  ;        ;
; -0.402 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[28]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.662            ; 0.233      ; 0.633          ; -0.204           ; 1 Slow vid1 0C Model  ;        ;
; -0.338 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[27]                                                                                                                                   ; 0.736            ; 0.730      ; 0.209          ; -0.203           ; 1 Slow vid1 0C Model  ;        ;
; -0.422 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.789            ; 0.667      ; 0.325          ; -0.203           ; Slow 900mV 100C Model ;        ;
; -0.338 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[27]                                                                                                                                   ; 0.736            ; 0.730      ; 0.209          ; -0.203           ; 1 Slow vid1 0C Model  ;        ;
; -0.398 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.792            ; 0.676      ; 0.318          ; -0.202           ; Slow 900mV 100C Model ;        ;
; -0.329 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[23]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.752            ; 0.198      ; 0.756          ; -0.202           ; 1 Slow vid1 0C Model  ;        ;
; -0.329 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[28]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.752            ; 0.198      ; 0.756          ; -0.202           ; 1 Slow vid1 0C Model  ;        ;
; -0.424 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.788            ; 0.690      ; 0.299          ; -0.201           ; Slow 900mV 100C Model ;        ;
; -0.395 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.789            ; 0.670      ; 0.318          ; -0.199           ; Slow 900mV 100C Model ;        ;
; -0.328 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[25]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.732            ; 0.629      ; 0.302          ; -0.199           ; Slow 900mV 100C Model ;        ;
; -0.366 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.795            ; 0.692      ; 0.301          ; -0.198           ; Slow 900mV 100C Model ;        ;
; -0.421 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.785            ; 0.684      ; 0.299          ; -0.198           ; Slow 900mV 100C Model ;        ;
; -0.383 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.774      ; 0.209          ; -0.198           ; 1 Slow vid1 0C Model  ;        ;
; -0.335 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[5]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.735            ; 0.497      ; 0.434          ; -0.196           ; 1 Slow vid1 0C Model  ;        ;
; -0.364 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.802            ; 0.697      ; 0.301          ; -0.196           ; Slow 900mV 100C Model ;        ;
; -0.355 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.792            ; 0.669      ; 0.319          ; -0.196           ; Slow 900mV 100C Model ;        ;
; -0.335 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[0]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.735            ; 0.497      ; 0.434          ; -0.196           ; 1 Slow vid1 0C Model  ;        ;
; -0.335 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[1]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.735            ; 0.497      ; 0.434          ; -0.196           ; 1 Slow vid1 0C Model  ;        ;
; -0.334 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[4]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.736            ; 0.497      ; 0.434          ; -0.195           ; 1 Slow vid1 0C Model  ;        ;
; -0.339 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[28]                                                                                                                                   ; 0.755            ; 0.681      ; 0.269          ; -0.195           ; Slow 900mV 100C Model ;        ;
; -0.339 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[28]                                                                                                                                   ; 0.755            ; 0.681      ; 0.269          ; -0.195           ; Slow 900mV 100C Model ;        ;
; -0.354 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.794            ; 0.670      ; 0.319          ; -0.195           ; Slow 900mV 100C Model ;        ;
; -0.334 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[8]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.736            ; 0.497      ; 0.434          ; -0.195           ; 1 Slow vid1 0C Model  ;        ;
; -0.333 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[2]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.737            ; 0.497      ; 0.434          ; -0.194           ; 1 Slow vid1 0C Model  ;        ;
; -0.333 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[3]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.737            ; 0.497      ; 0.434          ; -0.194           ; 1 Slow vid1 0C Model  ;        ;
; -0.412 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.790            ; 0.658      ; 0.325          ; -0.193           ; Slow 900mV 100C Model ;        ;
; -0.378 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.784            ; 0.768      ; 0.209          ; -0.193           ; 1 Slow vid1 0C Model  ;        ;
; -0.332 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[7]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.738            ; 0.497      ; 0.434          ; -0.193           ; 1 Slow vid1 0C Model  ;        ;
; -0.411 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.792            ; 0.659      ; 0.325          ; -0.192           ; Slow 900mV 100C Model ;        ;
; -0.331 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.request~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[6]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.739            ; 0.497      ; 0.434          ; -0.192           ; 1 Slow vid1 0C Model  ;        ;
; -0.357 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[24]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.746            ; 0.645      ; 0.292          ; -0.191           ; Slow 900mV 100C Model ;        ;
; -0.319 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[25]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.733            ; 0.621      ; 0.302          ; -0.190           ; Slow 900mV 100C Model ;        ;
; -0.417 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.791            ; 0.684      ; 0.296          ; -0.189           ; Slow 900mV 100C Model ;        ;
; -0.385 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.790            ; 0.661      ; 0.318          ; -0.189           ; Slow 900mV 100C Model ;        ;
; -0.318 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[25]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.739            ; 0.626      ; 0.302          ; -0.189           ; Slow 900mV 100C Model ;        ;
; -0.374 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.765      ; 0.209          ; -0.189           ; 1 Slow vid1 0C Model  ;        ;
; -0.411 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.786            ; 0.675      ; 0.299          ; -0.188           ; Slow 900mV 100C Model ;        ;
; -0.384 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.792            ; 0.662      ; 0.318          ; -0.188           ; Slow 900mV 100C Model ;        ;
; -0.346 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.794            ; 0.662      ; 0.319          ; -0.187           ; Slow 900mV 100C Model ;        ;
; -0.410 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.788            ; 0.676      ; 0.299          ; -0.187           ; Slow 900mV 100C Model ;        ;
; -0.353 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                 ; 0.495            ; 0.132      ; 0.550          ; -0.187           ; 1 Slow vid1 0C Model  ;        ;
; -0.372 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.763      ; 0.209          ; -0.187           ; 1 Slow vid1 0C Model  ;        ;
; -0.353 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                 ; 0.495            ; 0.132      ; 0.550          ; -0.187           ; 1 Slow vid1 0C Model  ;        ;
; -0.353 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                 ; 0.495            ; 0.132      ; 0.550          ; -0.187           ; 1 Slow vid1 0C Model  ;        ;
; -0.345 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.801            ; 0.668      ; 0.319          ; -0.186           ; Slow 900mV 100C Model ;        ;
; -0.353 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.795            ; 0.679      ; 0.301          ; -0.185           ; Slow 900mV 100C Model ;        ;
; -0.400 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.783            ; 0.621      ; 0.347          ; -0.185           ; Slow 900mV 100C Model ;        ;
; -0.351 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                 ; 0.497            ; 0.132      ; 0.550          ; -0.185           ; 1 Slow vid1 0C Model  ;        ;
; -0.351 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                 ; 0.497            ; 0.132      ; 0.550          ; -0.185           ; 1 Slow vid1 0C Model  ;        ;
; -0.403 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.792            ; 0.651      ; 0.325          ; -0.184           ; Slow 900mV 100C Model ;        ;
; -0.352 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.794            ; 0.677      ; 0.301          ; -0.184           ; Slow 900mV 100C Model ;        ;
; -0.402 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.799            ; 0.657      ; 0.325          ; -0.183           ; Slow 900mV 100C Model ;        ;
; -0.409 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.789            ; 0.635      ; 0.337          ; -0.183           ; Slow 900mV 100C Model ;        ;
; -0.311 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[25]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.733            ; 0.613      ; 0.302          ; -0.182           ; Slow 900mV 100C Model ;        ;
; -0.428 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.787            ; 0.651      ; 0.317          ; -0.181           ; Slow 900mV 100C Model ;        ;
; -0.376 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.792            ; 0.654      ; 0.318          ; -0.180           ; Slow 900mV 100C Model ;        ;
; -0.408 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.792            ; 0.676      ; 0.296          ; -0.180           ; Slow 900mV 100C Model ;        ;
; -0.324 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[39]~_Duplicate                                                                                                                                                                                                  ; 0.916            ; 0.866      ; 0.229          ; -0.179           ; 1 Slow vid1 0C Model  ;        ;
; -0.338 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.794            ; 0.654      ; 0.319          ; -0.179           ; Slow 900mV 100C Model ;        ;
; -0.345 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[24]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[56]                                                                                                                                                                                                             ; 0.744            ; 0.631      ; 0.292          ; -0.179           ; Slow 900mV 100C Model ;        ;
; -0.314 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[33]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                             ; 0.727            ; 0.614      ; 0.292          ; -0.179           ; Slow 900mV 100C Model ;        ;
; -0.375 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.799            ; 0.660      ; 0.318          ; -0.179           ; Slow 900mV 100C Model ;        ;
; -0.402 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.788            ; 0.668      ; 0.299          ; -0.179           ; Slow 900mV 100C Model ;        ;
; -0.322 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[26]                                                                                                                                   ; 0.756            ; 0.665      ; 0.269          ; -0.178           ; Slow 900mV 100C Model ;        ;
; -0.363 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.754      ; 0.209          ; -0.178           ; 1 Slow vid1 0C Model  ;        ;
; -0.322 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[26]                                                                                                                                   ; 0.756            ; 0.665      ; 0.269          ; -0.178           ; Slow 900mV 100C Model ;        ;
; -0.401 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.795            ; 0.674      ; 0.299          ; -0.178           ; Slow 900mV 100C Model ;        ;
; -0.321 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[30]                                                                                                                                   ; 0.755            ; 0.670      ; 0.262          ; -0.177           ; Slow 900mV 100C Model ;        ;
; -0.405 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.789            ; 0.670      ; 0.296          ; -0.177           ; Slow 900mV 100C Model ;        ;
; -0.321 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[30]                                                                                                                                   ; 0.755            ; 0.670      ; 0.262          ; -0.177           ; Slow 900mV 100C Model ;        ;
; -0.336 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.801            ; 0.659      ; 0.319          ; -0.177           ; Slow 900mV 100C Model ;        ;
; -0.391 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.784            ; 0.613      ; 0.347          ; -0.176           ; Slow 900mV 100C Model ;        ;
; -0.360 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.751      ; 0.209          ; -0.175           ; 1 Slow vid1 0C Model  ;        ;
; -0.394 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; 0.793            ; 0.643      ; 0.325          ; -0.175           ; Slow 900mV 100C Model ;        ;
; -0.400 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.790            ; 0.627      ; 0.337          ; -0.174           ; Slow 900mV 100C Model ;        ;
; -0.393 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; 0.799            ; 0.648      ; 0.325          ; -0.174           ; Slow 900mV 100C Model ;        ;
; -0.388 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; 0.781            ; 0.607      ; 0.347          ; -0.173           ; Slow 900mV 100C Model ;        ;
; -0.419 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.788            ; 0.643      ; 0.317          ; -0.172           ; Slow 900mV 100C Model ;        ;
; -0.340 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.794            ; 0.665      ; 0.301          ; -0.172           ; Slow 900mV 100C Model ;        ;
; -0.397 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.787            ; 0.621      ; 0.337          ; -0.171           ; Slow 900mV 100C Model ;        ;
; -0.367 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; 0.793            ; 0.646      ; 0.318          ; -0.171           ; Slow 900mV 100C Model ;        ;
; -0.393 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; 0.789            ; 0.660      ; 0.299          ; -0.170           ; Slow 900mV 100C Model ;        ;
; -0.366 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; 0.799            ; 0.651      ; 0.318          ; -0.170           ; Slow 900mV 100C Model ;        ;
; -0.392 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; 0.795            ; 0.665      ; 0.299          ; -0.169           ; Slow 900mV 100C Model ;        ;
; -0.416 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; 0.785            ; 0.637      ; 0.317          ; -0.169           ; Slow 900mV 100C Model ;        ;
; -0.334 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[24]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[55]                                                                                                                                                                                                             ; 0.747            ; 0.623      ; 0.292          ; -0.168           ; Slow 900mV 100C Model ;        ;
; -0.395 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.790            ; 0.661      ; 0.296          ; -0.167           ; Slow 900mV 100C Model ;        ;
; -0.386 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; 0.793            ; 0.635      ; 0.325          ; -0.167           ; Slow 900mV 100C Model ;        ;
; -0.325 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.794            ; 0.641      ; 0.319          ; -0.166           ; Slow 900mV 100C Model ;        ;
; -0.394 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.792            ; 0.662      ; 0.296          ; -0.166           ; Slow 900mV 100C Model ;        ;
; -0.309 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[25]                                                                                                                                   ; 0.754            ; 0.650      ; 0.269          ; -0.165           ; Slow 900mV 100C Model ;        ;
; -0.324 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.793            ; 0.639      ; 0.319          ; -0.165           ; Slow 900mV 100C Model ;        ;
; -0.309 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[25]                                                                                                                                   ; 0.754            ; 0.650      ; 0.269          ; -0.165           ; Slow 900mV 100C Model ;        ;
; -0.308 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[29]                                                                                                                                   ; 0.753            ; 0.655      ; 0.262          ; -0.164           ; Slow 900mV 100C Model ;        ;
; -0.349 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.740      ; 0.209          ; -0.164           ; 1 Slow vid1 0C Model  ;        ;
; -0.308 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist19_i_llvm_fpga_forked_atax_b4_forked_atax3_out_buffer_out_5_q[0]~_Duplicate_6                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[29]                                                                                                                                   ; 0.753            ; 0.655      ; 0.262          ; -0.164           ; Slow 900mV 100C Model ;        ;
; -0.361 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[1]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.661            ; 0.233      ; 0.591          ; -0.163           ; 1 Slow vid1 0C Model  ;        ;
; -0.378 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; 0.782            ; 0.598      ; 0.347          ; -0.163           ; Slow 900mV 100C Model ;        ;
; -0.382 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; 0.791            ; 0.629      ; 0.325          ; -0.163           ; Slow 900mV 100C Model ;        ;
; -0.359 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; 0.793            ; 0.638      ; 0.318          ; -0.163           ; Slow 900mV 100C Model ;        ;
; -0.361 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[0]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.661            ; 0.233      ; 0.591          ; -0.163           ; 1 Slow vid1 0C Model  ;        ;
; -0.361 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[5]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.661            ; 0.233      ; 0.591          ; -0.163           ; 1 Slow vid1 0C Model  ;        ;
; -0.375 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I48_dff                                                                                                                                                                                                                                                                           ; 0.906            ; 0.705      ; 0.363          ; -0.162           ; 1 Slow vid1 0C Model  ;        ;
; -0.375 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I48_dff                                                                                                                                                                                                                                                                           ; 0.906            ; 0.705      ; 0.363          ; -0.162           ; 1 Slow vid1 0C Model  ;        ;
; -0.360 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[8]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.662            ; 0.233      ; 0.591          ; -0.162           ; 1 Slow vid1 0C Model  ;        ;
; -0.360 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[4]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.662            ; 0.233      ; 0.591          ; -0.162           ; 1 Slow vid1 0C Model  ;        ;
; -0.377 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; 0.784            ; 0.599      ; 0.347          ; -0.162           ; Slow 900mV 100C Model ;        ;
; -0.385 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; 0.789            ; 0.652      ; 0.299          ; -0.162           ; Slow 900mV 100C Model ;        ;
; -0.359 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[2]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.663            ; 0.233      ; 0.591          ; -0.161           ; 1 Slow vid1 0C Model  ;        ;
; -0.359 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[3]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.663            ; 0.233      ; 0.591          ; -0.161           ; 1 Slow vid1 0C Model  ;        ;
; -0.387 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.788            ; 0.612      ; 0.337          ; -0.161           ; Slow 900mV 100C Model ;        ;
; -0.374 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I45_dff                                                                                                                                                                                                                                                                           ; 0.907            ; 0.705      ; 0.363          ; -0.161           ; 1 Slow vid1 0C Model  ;        ;
; -0.374 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I45_dff                                                                                                                                                                                                                                                                           ; 0.907            ; 0.705      ; 0.363          ; -0.161           ; 1 Slow vid1 0C Model  ;        ;
; -0.345 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.736      ; 0.209          ; -0.160           ; 1 Slow vid1 0C Model  ;        ;
; -0.358 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[7]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.664            ; 0.233      ; 0.591          ; -0.160           ; 1 Slow vid1 0C Model  ;        ;
; -0.386 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.790            ; 0.613      ; 0.337          ; -0.160           ; Slow 900mV 100C Model ;        ;
; -0.406 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; 0.786            ; 0.628      ; 0.317          ; -0.159           ; Slow 900mV 100C Model ;        ;
; -0.357 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                              ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[6]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.665            ; 0.233      ; 0.591          ; -0.159           ; 1 Slow vid1 0C Model  ;        ;
; -0.355 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; 0.791            ; 0.632      ; 0.318          ; -0.159           ; Slow 900mV 100C Model ;        ;
; -0.325 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[24]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                             ; 0.748            ; 0.615      ; 0.292          ; -0.159           ; Slow 900mV 100C Model ;        ;
; -0.405 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; 0.788            ; 0.629      ; 0.317          ; -0.158           ; Slow 900mV 100C Model ;        ;
; -0.324 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[24]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[54]                                                                                                                                                                                                             ; 0.754            ; 0.620      ; 0.292          ; -0.158           ; Slow 900mV 100C Model ;        ;
; -0.381 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; 0.787            ; 0.646      ; 0.299          ; -0.158           ; Slow 900mV 100C Model ;        ;
; -0.386 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.792            ; 0.654      ; 0.296          ; -0.158           ; Slow 900mV 100C Model ;        ;
; -0.385 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.799            ; 0.660      ; 0.296          ; -0.157           ; Slow 900mV 100C Model ;        ;
; -0.340 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.793            ; 0.678      ; 0.271          ; -0.156           ; Slow 900mV 100C Model ;        ;
; -0.369 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[39]                                                                                                                                                                                                                                            ; 0.784            ; 0.591      ; 0.347          ; -0.154           ; Slow 900mV 100C Model ;        ;
; -0.373 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; 0.791            ; 0.620      ; 0.325          ; -0.154           ; Slow 900mV 100C Model ;        ;
; -0.312 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.793            ; 0.627      ; 0.319          ; -0.153           ; Slow 900mV 100C Model ;        ;
; -0.368 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[48]                                                                                                                                                                                                                                            ; 0.791            ; 0.597      ; 0.347          ; -0.153           ; Slow 900mV 100C Model ;        ;
; -0.372 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; 0.793            ; 0.621      ; 0.325          ; -0.153           ; Slow 900mV 100C Model ;        ;
; -0.378 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.790            ; 0.605      ; 0.337          ; -0.152           ; Slow 900mV 100C Model ;        ;
; -0.317 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[24]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[53]                                                                                                                                                                                                             ; 0.748            ; 0.607      ; 0.292          ; -0.151           ; Slow 900mV 100C Model ;        ;
; -0.377 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.797            ; 0.611      ; 0.337          ; -0.151           ; Slow 900mV 100C Model ;        ;
; -0.346 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; 0.791            ; 0.623      ; 0.318          ; -0.150           ; Slow 900mV 100C Model ;        ;
; -0.397 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[39]                                                                                                                                                                                                                                            ; 0.788            ; 0.621      ; 0.317          ; -0.150           ; Slow 900mV 100C Model ;        ;
; -0.378 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.792            ; 0.646      ; 0.296          ; -0.150           ; Slow 900mV 100C Model ;        ;
; -0.345 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; 0.793            ; 0.624      ; 0.318          ; -0.149           ; Slow 900mV 100C Model ;        ;
; -0.372 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; 0.787            ; 0.637      ; 0.299          ; -0.149           ; Slow 900mV 100C Model ;        ;
; -0.396 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[48]                                                                                                                                                                                                                                            ; 0.795            ; 0.627      ; 0.317          ; -0.149           ; Slow 900mV 100C Model ;        ;
; -0.376 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.799            ; 0.651      ; 0.296          ; -0.148           ; Slow 900mV 100C Model ;        ;
; -0.332 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.793            ; 0.670      ; 0.271          ; -0.148           ; Slow 900mV 100C Model ;        ;
; -0.371 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; 0.789            ; 0.638      ; 0.299          ; -0.148           ; Slow 900mV 100C Model ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[24]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[62]                                                                                                                                                                                                             ; 0.746            ; 0.601      ; 0.292          ; -0.147           ; Slow 900mV 100C Model ;        ;
; -0.360 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                 ; 0.571            ; 0.220      ; 0.498          ; -0.147           ; 1 Slow vid1 0C Model  ;        ;
; -0.331 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.722      ; 0.209          ; -0.146           ; 1 Slow vid1 0C Model  ;        ;
; -0.359 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                 ; 0.572            ; 0.220      ; 0.498          ; -0.146           ; 1 Slow vid1 0C Model  ;        ;
; -0.359 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                 ; 0.572            ; 0.220      ; 0.498          ; -0.146           ; 1 Slow vid1 0C Model  ;        ;
; -0.358 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                 ; 0.573            ; 0.220      ; 0.498          ; -0.145           ; 1 Slow vid1 0C Model  ;        ;
; -0.364 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; 0.793            ; 0.613      ; 0.325          ; -0.145           ; Slow 900mV 100C Model ;        ;
; -0.358 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                 ; 0.573            ; 0.220      ; 0.498          ; -0.145           ; 1 Slow vid1 0C Model  ;        ;
; -0.360 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[47]                                                                                                                                                                                                                                            ; 0.785            ; 0.583      ; 0.347          ; -0.145           ; Slow 900mV 100C Model ;        ;
; -0.330 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.721      ; 0.209          ; -0.145           ; 1 Slow vid1 0C Model  ;        ;
; -0.401 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[1]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[28]~_Duplicate                                                                                                                                                                                                  ; 0.930            ; 0.841      ; 0.233          ; -0.144           ; 1 Slow vid1 0C Model  ;        ;
; -0.363 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; 0.800            ; 0.619      ; 0.325          ; -0.144           ; Slow 900mV 100C Model ;        ;
; -0.359 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[38]                                                                                                                                                                                                                                            ; 0.791            ; 0.588      ; 0.347          ; -0.144           ; Slow 900mV 100C Model ;        ;
; -0.357 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I68_dff                                                                                                                                                                                                                                                                           ; 0.908            ; 0.705      ; 0.347          ; -0.144           ; 1 Slow vid1 0C Model  ;        ;
; -0.357 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I68_dff                                                                                                                                                                                                                                                                           ; 0.908            ; 0.705      ; 0.347          ; -0.144           ; 1 Slow vid1 0C Model  ;        ;
; -0.369 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; 0.791            ; 0.597      ; 0.337          ; -0.143           ; Slow 900mV 100C Model ;        ;
; -0.368 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; 0.797            ; 0.602      ; 0.337          ; -0.142           ; Slow 900mV 100C Model ;        ;
; -0.354 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I77_dff                                                                                                                                                                                                                                                                           ; 0.908            ; 0.705      ; 0.344          ; -0.141           ; 1 Slow vid1 0C Model  ;        ;
; -0.388 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[47]                                                                                                                                                                                                                                            ; 0.789            ; 0.613      ; 0.317          ; -0.141           ; Slow 900mV 100C Model ;        ;
; -0.354 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I77_dff                                                                                                                                                                                                                                                                           ; 0.908            ; 0.705      ; 0.344          ; -0.141           ; 1 Slow vid1 0C Model  ;        ;
; -0.337 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; 0.793            ; 0.616      ; 0.318          ; -0.141           ; Slow 900mV 100C Model ;        ;
; -0.369 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.793            ; 0.638      ; 0.296          ; -0.141           ; Slow 900mV 100C Model ;        ;
; -0.387 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[38]                                                                                                                                                                                                                                            ; 0.795            ; 0.618      ; 0.317          ; -0.140           ; Slow 900mV 100C Model ;        ;
; -0.363 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; 0.789            ; 0.630      ; 0.299          ; -0.140           ; Slow 900mV 100C Model ;        ;
; -0.336 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; 0.800            ; 0.622      ; 0.318          ; -0.140           ; Slow 900mV 100C Model ;        ;
; -0.362 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; 0.796            ; 0.636      ; 0.299          ; -0.139           ; Slow 900mV 100C Model ;        ;
; -0.365 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.791            ; 0.632      ; 0.296          ; -0.137           ; Slow 900mV 100C Model ;        ;
; -0.352 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[37]                                                                                                                                                                                                                                            ; 0.785            ; 0.575      ; 0.347          ; -0.137           ; Slow 900mV 100C Model ;        ;
; -0.356 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; 0.793            ; 0.605      ; 0.325          ; -0.137           ; Slow 900mV 100C Model ;        ;
; -0.361 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; 0.791            ; 0.589      ; 0.337          ; -0.135           ; Slow 900mV 100C Model ;        ;
; -0.354 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; 0.800            ; 0.610      ; 0.325          ; -0.135           ; Slow 900mV 100C Model ;        ;
; -0.319 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.710      ; 0.209          ; -0.134           ; 1 Slow vid1 0C Model  ;        ;
; -0.346 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I48_dff                                                                                                                                                                                                                                                                           ; 0.906            ; 0.678      ; 0.361          ; -0.133           ; 1 Slow vid1 0C Model  ;        ;
; -0.380 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[37]                                                                                                                                                                                                                                            ; 0.789            ; 0.605      ; 0.317          ; -0.133           ; Slow 900mV 100C Model ;        ;
; -0.346 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I48_dff                                                                                                                                                                                                                                                                           ; 0.906            ; 0.678      ; 0.361          ; -0.133           ; 1 Slow vid1 0C Model  ;        ;
; -0.329 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; 0.793            ; 0.608      ; 0.318          ; -0.133           ; Slow 900mV 100C Model ;        ;
; -0.348 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[46]                                                                                                                                                                                                                                            ; 0.783            ; 0.569      ; 0.347          ; -0.133           ; Slow 900mV 100C Model ;        ;
; -0.355 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; 0.789            ; 0.622      ; 0.299          ; -0.132           ; Slow 900mV 100C Model ;        ;
; -0.345 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I45_dff                                                                                                                                                                                                                                                                           ; 0.907            ; 0.678      ; 0.361          ; -0.132           ; 1 Slow vid1 0C Model  ;        ;
; -0.345 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I45_dff                                                                                                                                                                                                                                                                           ; 0.907            ; 0.678      ; 0.361          ; -0.132           ; 1 Slow vid1 0C Model  ;        ;
; -0.357 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; 0.789            ; 0.583      ; 0.337          ; -0.131           ; Slow 900mV 100C Model ;        ;
; -0.316 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.785            ; 0.707      ; 0.209          ; -0.131           ; 1 Slow vid1 0C Model  ;        ;
; -0.327 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; 0.800            ; 0.613      ; 0.318          ; -0.131           ; Slow 900mV 100C Model ;        ;
; -0.353 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; 0.796            ; 0.627      ; 0.299          ; -0.130           ; Slow 900mV 100C Model ;        ;
; -0.376 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[46]                                                                                                                                                                                                                                            ; 0.787            ; 0.599      ; 0.317          ; -0.129           ; Slow 900mV 100C Model ;        ;
; -0.356 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.791            ; 0.623      ; 0.296          ; -0.128           ; Slow 900mV 100C Model ;        ;
; -0.340 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I21_dff                                                                                                                                                                                                                                                                           ; 0.912            ; 0.705      ; 0.334          ; -0.127           ; 1 Slow vid1 0C Model  ;        ;
; -0.340 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I21_dff                                                                                                                                                                                                                                                                           ; 0.912            ; 0.705      ; 0.334          ; -0.127           ; 1 Slow vid1 0C Model  ;        ;
; -0.355 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.793            ; 0.624      ; 0.296          ; -0.127           ; Slow 900mV 100C Model ;        ;
; -0.343 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[33]                                                                                                                                                                                                                                                  ; 0.793            ; 0.592      ; 0.325          ; -0.124           ; Slow 900mV 100C Model ;        ;
; -0.339 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[36]                                                                                                                                                                                                                                            ; 0.783            ; 0.560      ; 0.347          ; -0.124           ; Slow 900mV 100C Model ;        ;
; -0.338 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[45]                                                                                                                                                                                                                                            ; 0.785            ; 0.561      ; 0.347          ; -0.123           ; Slow 900mV 100C Model ;        ;
; -0.342 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                                  ; 0.792            ; 0.590      ; 0.325          ; -0.123           ; Slow 900mV 100C Model ;        ;
; -0.348 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; 0.789            ; 0.574      ; 0.337          ; -0.122           ; Slow 900mV 100C Model ;        ;
; -0.347 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; 0.791            ; 0.575      ; 0.337          ; -0.121           ; Slow 900mV 100C Model ;        ;
; -0.367 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[36]                                                                                                                                                                                                                                            ; 0.787            ; 0.590      ; 0.317          ; -0.120           ; Slow 900mV 100C Model ;        ;
; -0.316 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[33]                                                                                                                                                                                                                                                  ; 0.793            ; 0.595      ; 0.318          ; -0.120           ; Slow 900mV 100C Model ;        ;
; -0.315 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                                  ; 0.792            ; 0.593      ; 0.318          ; -0.119           ; Slow 900mV 100C Model ;        ;
; -0.342 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[33]                                                                                                                                                                                                                                                  ; 0.789            ; 0.609      ; 0.299          ; -0.119           ; Slow 900mV 100C Model ;        ;
; -0.347 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.793            ; 0.616      ; 0.296          ; -0.119           ; Slow 900mV 100C Model ;        ;
; -0.366 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[45]                                                                                                                                                                                                                                            ; 0.789            ; 0.591      ; 0.317          ; -0.119           ; Slow 900mV 100C Model ;        ;
; -0.346 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.800            ; 0.622      ; 0.296          ; -0.118           ; Slow 900mV 100C Model ;        ;
; -0.341 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                                  ; 0.788            ; 0.607      ; 0.299          ; -0.118           ; Slow 900mV 100C Model ;        ;
; -0.308 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[19]                                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.792            ; 0.616      ; 0.293          ; -0.117           ; Slow 900mV 100C Model ;        ;
; -0.328 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I68_dff                                                                                                                                                                                                                                                                           ; 0.908            ; 0.678      ; 0.345          ; -0.115           ; 1 Slow vid1 0C Model  ;        ;
; -0.328 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I68_dff                                                                                                                                                                                                                                                                           ; 0.908            ; 0.678      ; 0.345          ; -0.115           ; 1 Slow vid1 0C Model  ;        ;
; -0.330 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[35]                                                                                                                                                                                                                                            ; 0.785            ; 0.553      ; 0.347          ; -0.115           ; Slow 900mV 100C Model ;        ;
; -0.329 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[44]                                                                                                                                                                                                                                            ; 0.792            ; 0.559      ; 0.347          ; -0.114           ; Slow 900mV 100C Model ;        ;
; -0.339 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; 0.791            ; 0.567      ; 0.337          ; -0.113           ; Slow 900mV 100C Model ;        ;
; -0.325 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I77_dff                                                                                                                                                                                                                                                                           ; 0.908            ; 0.678      ; 0.342          ; -0.112           ; 1 Slow vid1 0C Model  ;        ;
; -0.325 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I77_dff                                                                                                                                                                                                                                                                           ; 0.908            ; 0.678      ; 0.342          ; -0.112           ; 1 Slow vid1 0C Model  ;        ;
; -0.325 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I28_dff                                                                                                                                                                                                                                                                           ; 0.917            ; 0.705      ; 0.324          ; -0.112           ; 1 Slow vid1 0C Model  ;        ;
; -0.325 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X133_Y155_N0_I28_dff                                                                                                                                                                                                                                                                           ; 0.917            ; 0.705      ; 0.324          ; -0.112           ; 1 Slow vid1 0C Model  ;        ;
; -0.338 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; 0.798            ; 0.573      ; 0.337          ; -0.112           ; Slow 900mV 100C Model ;        ;
; -0.330 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[32]                                                                                                                                                                                                                                                  ; 0.792            ; 0.578      ; 0.325          ; -0.111           ; Slow 900mV 100C Model ;        ;
; -0.358 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[35]                                                                                                                                                                                                                                            ; 0.789            ; 0.583      ; 0.317          ; -0.111           ; Slow 900mV 100C Model ;        ;
; -0.339 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.793            ; 0.608      ; 0.296          ; -0.111           ; Slow 900mV 100C Model ;        ;
; -0.357 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[44]                                                                                                                                                                                                                                            ; 0.796            ; 0.589      ; 0.317          ; -0.110           ; Slow 900mV 100C Model ;        ;
; -0.337 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.800            ; 0.613      ; 0.296          ; -0.109           ; Slow 900mV 100C Model ;        ;
; -0.354 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[10]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[28]~_Duplicate                                                                                                                                                                                                  ; 0.909            ; 0.719      ; 0.299          ; -0.109           ; Slow 900mV 100C Model ;        ;
; -0.321 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I29_dff                                                                                                                                                                                                                                                                           ; 0.920            ; 0.705      ; 0.323          ; -0.108           ; 1 Slow vid1 0C Model  ;        ;
; -0.321 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I29_dff                                                                                                                                                                                                                                                                           ; 0.920            ; 0.705      ; 0.323          ; -0.108           ; 1 Slow vid1 0C Model  ;        ;
; -0.322 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[43]                                                                                                                                                                                                                                            ; 0.785            ; 0.545      ; 0.347          ; -0.107           ; Slow 900mV 100C Model ;        ;
; -0.329 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[32]                                                                                                                                                                                                                                                  ; 0.788            ; 0.595      ; 0.299          ; -0.106           ; Slow 900mV 100C Model ;        ;
; -0.331 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; 0.791            ; 0.559      ; 0.337          ; -0.105           ; Slow 900mV 100C Model ;        ;
; -0.320 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[34]                                                                                                                                                                                                                                            ; 0.792            ; 0.550      ; 0.347          ; -0.105           ; Slow 900mV 100C Model ;        ;
; -0.316 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I21_dff                                                                                                                                                                                                                                                                           ; 0.924            ; 0.683      ; 0.344          ; -0.103           ; 1 Slow vid1 0C Model  ;        ;
; -0.329 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; 0.798            ; 0.564      ; 0.337          ; -0.103           ; Slow 900mV 100C Model ;        ;
; -0.350 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[43]                                                                                                                                                                                                                                            ; 0.789            ; 0.575      ; 0.317          ; -0.103           ; Slow 900mV 100C Model ;        ;
; -0.316 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I21_dff                                                                                                                                                                                                                                                                           ; 0.924            ; 0.683      ; 0.344          ; -0.103           ; 1 Slow vid1 0C Model  ;        ;
; -0.359 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist9_i_atax_b12_current_iter_isspec_atax5_q_4_q[0]~_Duplicate_1                                                                                                    ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[28]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.684            ; 0.174      ; 0.612          ; -0.102           ; 1 Slow vid1 0C Model  ;        ;
; -0.359 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist9_i_atax_b12_current_iter_isspec_atax5_q_4_q[0]~_Duplicate_1                                                                                                    ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[23]~ENA_dff                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0.684            ; 0.174      ; 0.612          ; -0.102           ; 1 Slow vid1 0C Model  ;        ;
; -0.348 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[34]                                                                                                                                                                                                                                            ; 0.796            ; 0.580      ; 0.317          ; -0.101           ; Slow 900mV 100C Model ;        ;
; -0.345 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[13]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[28]~_Duplicate                                                                                                                                                                                                  ; 0.910            ; 0.710      ; 0.300          ; -0.100           ; Slow 900mV 100C Model ;        ;
; -0.356 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist15_i_arrayidx214_atax0_narrow_x_b_1_q[5]~_Duplicate                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[28]~_Duplicate                                                                                                                                                                                                  ; 0.933            ; 0.799      ; 0.233          ; -0.099           ; 1 Slow vid1 0C Model  ;        ;
; -0.326 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.793            ; 0.595      ; 0.296          ; -0.098           ; Slow 900mV 100C Model ;        ;
; -0.325 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.792            ; 0.593      ; 0.296          ; -0.097           ; Slow 900mV 100C Model ;        ;
; -0.349 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|i146~C2_X128_Y159_N0_I31_dff                                                                                                                                                                                                                                                                                     ; 0.932            ; 0.573      ; 0.453          ; -0.094           ; 1 Slow vid1 0C Model  ;        ;
; -0.373 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                 ; 0.505            ; 0.210      ; 0.389          ; -0.094           ; 1 Slow vid1 0C Model  ;        ;
; -0.373 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                 ; 0.505            ; 0.210      ; 0.389          ; -0.094           ; 1 Slow vid1 0C Model  ;        ;
; -0.373 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                 ; 0.505            ; 0.210      ; 0.389          ; -0.094           ; 1 Slow vid1 0C Model  ;        ;
; -0.309 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[33]                                                                                                                                                                                                                                            ; 0.785            ; 0.532      ; 0.347          ; -0.094           ; Slow 900mV 100C Model ;        ;
; -0.308 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[42]                                                                                                                                                                                                                                            ; 0.784            ; 0.530      ; 0.347          ; -0.093           ; Slow 900mV 100C Model ;        ;
; -0.371 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                 ; 0.507            ; 0.210      ; 0.389          ; -0.092           ; 1 Slow vid1 0C Model  ;        ;
; -0.371 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                 ; 0.507            ; 0.210      ; 0.389          ; -0.092           ; 1 Slow vid1 0C Model  ;        ;
; -0.318 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[33]                                                                                                                                                                                                                                                  ; 0.791            ; 0.546      ; 0.337          ; -0.092           ; Slow 900mV 100C Model ;        ;
; -0.317 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                                  ; 0.790            ; 0.544      ; 0.337          ; -0.091           ; Slow 900mV 100C Model ;        ;
; -0.337 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[33]                                                                                                                                                                                                                                            ; 0.789            ; 0.562      ; 0.317          ; -0.090           ; Slow 900mV 100C Model ;        ;
; -0.345 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|i146~R2_X129_Y161_N0_I29_dff                                                                                                                                                                                                                                                                                     ; 0.937            ; 0.573      ; 0.454          ; -0.090           ; 1 Slow vid1 0C Model  ;        ;
; -0.336 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[42]                                                                                                                                                                                                                                            ; 0.788            ; 0.560      ; 0.317          ; -0.089           ; Slow 900mV 100C Model ;        ;
; -0.344 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|i146~R4_X129_Y161_N0_I27_dff                                                                                                                                                                                                                                                                                     ; 0.937            ; 0.573      ; 0.453          ; -0.089           ; 1 Slow vid1 0C Model  ;        ;
; -0.344 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|i146~R2_X127_Y161_N0_I43_dff                                                                                                                                                                                                                                                                                     ; 0.937            ; 0.573      ; 0.453          ; -0.089           ; 1 Slow vid1 0C Model  ;        ;
; -0.344 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|i146~R10_X129_Y161_N0_I25_dff                                                                                                                                                                                                                                                                                    ; 0.937            ; 0.573      ; 0.453          ; -0.089           ; 1 Slow vid1 0C Model  ;        ;
; -0.338 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C4_X127_Y151_N0_I51_dff                                                                                                                                                                                                                                                                               ; 0.889            ; 0.705      ; 0.272          ; -0.088           ; 1 Slow vid1 0C Model  ;        ;
; -0.338 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C4_X127_Y151_N0_I51_dff                                                                                                                                                                                                                                                                               ; 0.889            ; 0.705      ; 0.272          ; -0.088           ; 1 Slow vid1 0C Model  ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.792            ; 0.581      ; 0.296          ; -0.085           ; Slow 900mV 100C Model ;        ;
; -0.443 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                                                                                                                              ; 0.896            ; 0.705      ; 0.270          ; -0.079           ; 1 Slow vid1 0C Model  ;        ;
; -0.443 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                                                                                                                              ; 0.896            ; 0.705      ; 0.270          ; -0.079           ; 1 Slow vid1 0C Model  ;        ;
; -0.324 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[32]                                                                                                                                                                                                                                            ; 0.788            ; 0.548      ; 0.317          ; -0.077           ; Slow 900mV 100C Model ;        ;
; -0.316 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|source_NO_SHIFT_REG[9]~LAB_RE_X141_Y146_N0_I5_dff   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[28]~_Duplicate                                                                                                                                                                                                  ; 0.901            ; 0.672      ; 0.300          ; -0.071           ; Slow 900mV 100C Model ;        ;
; -0.351 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                                                                                                                       ; 0.764            ; 0.599      ; 0.236          ; -0.071           ; 1 Slow vid1 0C Model  ;        ;
; -0.351 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                                                                                                                       ; 0.764            ; 0.599      ; 0.236          ; -0.071           ; 1 Slow vid1 0C Model  ;        ;
; -0.376 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C2_X128_Y159_N0_I32_dff                                                                                                                                                                                                                                               ; 0.941            ; 0.573      ; 0.436          ; -0.068           ; 1 Slow vid1 0C Model  ;        ;
; -0.374 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C4_X128_Y157_N0_I52_dff                                                                                                                                                                                                                                               ; 0.942            ; 0.573      ; 0.435          ; -0.066           ; 1 Slow vid1 0C Model  ;        ;
; -0.372 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C2_X127_Y161_N0_I25_dff                                                                                                                                                                                                                                               ; 0.942            ; 0.573      ; 0.433          ; -0.064           ; 1 Slow vid1 0C Model  ;        ;
; -0.462 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C4_X123_Y151_N0_I52_dff                                                                                                                                                                                                                                                                                     ; 0.937            ; 0.567      ; 0.433          ; -0.063           ; 1 Slow vid1 0C Model  ;        ;
; -0.461 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C3_X123_Y152_N0_I43_dff                                                                                                                                                                                                                                                                                     ; 0.937            ; 0.567      ; 0.432          ; -0.062           ; 1 Slow vid1 0C Model  ;        ;
; -0.340 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[4]                                                                                                                                                                                                                                                                                                       ; 0.764            ; 0.588      ; 0.236          ; -0.060           ; 1 Slow vid1 0C Model  ;        ;
; -0.459 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~C2_X123_Y153_N0_I31_dff                                                                                                                                                                                                                                                                                     ; 0.937            ; 0.567      ; 0.430          ; -0.060           ; 1 Slow vid1 0C Model  ;        ;
; -0.340 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[4]                                                                                                                                                                                                                                                                                                       ; 0.764            ; 0.588      ; 0.236          ; -0.060           ; 1 Slow vid1 0C Model  ;        ;
; -0.309 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C4_X127_Y151_N0_I51_dff                                                                                                                                                                                                                                                                               ; 0.889            ; 0.678      ; 0.270          ; -0.059           ; 1 Slow vid1 0C Model  ;        ;
; -0.309 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C4_X127_Y151_N0_I51_dff                                                                                                                                                                                                                                                                               ; 0.889            ; 0.678      ; 0.270          ; -0.059           ; 1 Slow vid1 0C Model  ;        ;
; -0.457 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R10_X124_Y155_N0_I28_dff                                                                                                                                                                                                                                                                                    ; 0.942            ; 0.567      ; 0.433          ; -0.058           ; 1 Slow vid1 0C Model  ;        ;
; -0.314 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C2_X132_Y153_N0_I31_dff                                                                                                                                                                                                                                                                               ; 0.922            ; 0.705      ; 0.273          ; -0.056           ; 1 Slow vid1 0C Model  ;        ;
; -0.314 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C2_X132_Y153_N0_I31_dff                                                                                                                                                                                                                                                                               ; 0.922            ; 0.705      ; 0.273          ; -0.056           ; 1 Slow vid1 0C Model  ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist17_i_arrayidx17_atax0_narrow_x_b_1_q[8]~_Duplicate                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[28]~_Duplicate                                                                                                                                                                                                  ; 0.934            ; 0.757      ; 0.233          ; -0.056           ; 1 Slow vid1 0C Model  ;        ;
; -0.322 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                        ; 0.501            ; 0.125      ; 0.432          ; -0.056           ; 1 Slow vid1 0C Model  ;        ;
; -0.454 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146~R2_X122_Y155_N0_I43_dff                                                                                                                                                                                                                                                                                     ; 0.942            ; 0.567      ; 0.430          ; -0.055           ; 1 Slow vid1 0C Model  ;        ;
; -0.345 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.794            ; 0.565      ; 0.283          ; -0.054           ; Slow 900mV 100C Model ;        ;
; -0.331 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                                                                                                                       ; 0.764            ; 0.580      ; 0.235          ; -0.051           ; 1 Slow vid1 0C Model  ;        ;
; -0.331 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[5]                                                                                                                                                                                                                                                                                                       ; 0.764            ; 0.580      ; 0.235          ; -0.051           ; 1 Slow vid1 0C Model  ;        ;
; -0.331 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C4_X129_Y155_N0_I21_dff                                                                                                                                                                                                                                                                               ; 0.919            ; 0.705      ; 0.265          ; -0.051           ; 1 Slow vid1 0C Model  ;        ;
; -0.331 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C4_X129_Y155_N0_I21_dff                                                                                                                                                                                                                                                                               ; 0.919            ; 0.705      ; 0.265          ; -0.051           ; 1 Slow vid1 0C Model  ;        ;
; -0.414 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                                                                                                                              ; 0.896            ; 0.678      ; 0.268          ; -0.050           ; 1 Slow vid1 0C Model  ;        ;
; -0.414 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                                                                                                                                                                              ; 0.896            ; 0.678      ; 0.268          ; -0.050           ; 1 Slow vid1 0C Model  ;        ;
; -0.315 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[52]~LAB_RE_X139_Y157_N0_I2_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ram_block2a191~reg0 ; 0.700            ; 0.547      ; 0.202          ; -0.049           ; 1 Slow vid1 0C Model  ;        ;
; -0.447 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_C4_X123_Y155_N0_I16_dff                                                                                                                                                                                                                                               ; 0.941            ; 0.568      ; 0.421          ; -0.048           ; 1 Slow vid1 0C Model  ;        ;
; -0.312 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[53]~LAB_RE_X139_Y157_N0_I5_dff        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ram_block2a191~reg0 ; 0.700            ; 0.544      ; 0.202          ; -0.046           ; 1 Slow vid1 0C Model  ;        ;
; -0.336 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.795            ; 0.557      ; 0.283          ; -0.045           ; Slow 900mV 100C Model ;        ;
; -0.322 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[4]                                                                                                                                                                                                                                                                                                       ; 0.764            ; 0.571      ; 0.235          ; -0.042           ; 1 Slow vid1 0C Model  ;        ;
; -0.333 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.792            ; 0.551      ; 0.283          ; -0.042           ; Slow 900mV 100C Model ;        ;
; -0.441 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1_R2_X124_Y155_N0_I18_dff                                                                                                                                                                                                                                               ; 0.946            ; 0.568      ; 0.420          ; -0.042           ; 1 Slow vid1 0C Model  ;        ;
; -0.322 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[4]                                                                                                                                                                                                                                                                                                       ; 0.764            ; 0.571      ; 0.235          ; -0.042           ; 1 Slow vid1 0C Model  ;        ;
; -0.322 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[2]                                                                                                                                                                                                                                                                                                       ; 0.764            ; 0.570      ; 0.236          ; -0.042           ; 1 Slow vid1 0C Model  ;        ;
; -0.322 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[2]                                                                                                                                                                                                                                                                                                       ; 0.764            ; 0.570      ; 0.236          ; -0.042           ; 1 Slow vid1 0C Model  ;        ;
; -0.321 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist25_i_llvm_fpga_forked_atax_b9_forked_atax3_out_buffer_out_5_q[0]~_Duplicate                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push36_atax0_i_llvm_fpga_push_i32_j_235_push36_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[11]                                                                                                                                   ; 0.705            ; 0.538      ; 0.204          ; -0.037           ; 1 Slow vid1 0C Model  ;        ;
; -0.321 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist25_i_llvm_fpga_forked_atax_b9_forked_atax3_out_buffer_out_5_q[0]~_Duplicate                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push36_atax0_i_llvm_fpga_push_i32_j_235_push36_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[11]                                                                                                                                   ; 0.705            ; 0.538      ; 0.204          ; -0.037           ; 1 Slow vid1 0C Model  ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[3]                                                                                                                                                                                                                                                                                                       ; 0.764            ; 0.561      ; 0.236          ; -0.033           ; 1 Slow vid1 0C Model  ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|counter[3]                                                                                                                                                                                                                                                                                                       ; 0.764            ; 0.561      ; 0.236          ; -0.033           ; 1 Slow vid1 0C Model  ;        ;
; -0.323 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.793            ; 0.542      ; 0.283          ; -0.032           ; Slow 900mV 100C Model ;        ;
; -0.322 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.795            ; 0.543      ; 0.283          ; -0.031           ; Slow 900mV 100C Model ;        ;
; -0.314 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.795            ; 0.535      ; 0.283          ; -0.023           ; Slow 900mV 100C Model ;        ;
; -0.399 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                 ; 0.498            ; 0.215      ; 0.305          ; -0.022           ; 1 Slow vid1 0C Model  ;        ;
; -0.313 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.802            ; 0.541      ; 0.283          ; -0.022           ; Slow 900mV 100C Model ;        ;
; -0.398 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                 ; 0.499            ; 0.215      ; 0.305          ; -0.021           ; 1 Slow vid1 0C Model  ;        ;
; -0.398 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                 ; 0.499            ; 0.215      ; 0.305          ; -0.021           ; 1 Slow vid1 0C Model  ;        ;
; -0.397 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                 ; 0.500            ; 0.215      ; 0.305          ; -0.020           ; 1 Slow vid1 0C Model  ;        ;
; -0.428 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES~C2_X122_Y155_N0_I7_dff                                                                                                                                                                                                                                     ; 0.945            ; 0.558      ; 0.407          ; -0.020           ; 1 Slow vid1 0C Model  ;        ;
; -0.397 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                 ; 0.500            ; 0.215      ; 0.305          ; -0.020           ; 1 Slow vid1 0C Model  ;        ;
; -0.437 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[20]~ERTM                                                                                                                                    ; 0.781            ; 0.595      ; 0.198          ; -0.012           ; 1 Slow vid1 0C Model  ;        ;
; -0.426 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist5_i_llvm_fpga_forked_atax_b3_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg[19]~ERTM                                                                                                                                    ; 0.781            ; 0.584      ; 0.198          ; -0.001           ; 1 Slow vid1 0C Model  ;        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------+----------------+------------------+-----------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	394
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------+
; Worst-Case Setup Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Estimated Delay Added for Hold ; Waived ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------+
; -0.452                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.441                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.437                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.437                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.435                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.434                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.433                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.428                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.427                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.426                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.425                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.424                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.424                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.423                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.423                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.422                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.422                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.421                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.421                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.421                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.419                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.419                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.418                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.417                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.417                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.416                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.413                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.412                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.412                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.411                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.411                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.410                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.410                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.410                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.409                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.409                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.409                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.408                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.408                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.408                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.408                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.407                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.407                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.407                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.406                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.406                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.406                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.406                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.405                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.405                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.405                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.403                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.403                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.402                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.402                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.402                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.401                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.401                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.401                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.400                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.400                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.400                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.398                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.397                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.397                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[39]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.396                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[48]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.396                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.396                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.395                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.395                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.395                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.394                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.394                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.394                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.394                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.394                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.393                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.393                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.393                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.393                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.392                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.391                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.390                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.389                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.389                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[48]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.388                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.388                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[47]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.388                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.387                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.387                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[38]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.386                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.386                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.386                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.386                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.386                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.385                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.385                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.385                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.385                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.385                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.384                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.384                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.383                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.383                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.383                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.383                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.382                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.382                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.381                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.380                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.380                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[37]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.379                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.379                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.378                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.378                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.378                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.378                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[39]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.378                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.378                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.377                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.377                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.377                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.377                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[46]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.376                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.375                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.375                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[38]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.374                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.374                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.374                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.373                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.373                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.372                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.372                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.372                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.372                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.371                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[47]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.370                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.370                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.370                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.370                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[39]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.369                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.368                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.368                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[48]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.368                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.367                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.367                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[36]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.366                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.366                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[45]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.366                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.365                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.061                          ;        ;
; -0.365                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.364                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.363                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.363                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.363                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.363                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.053                          ;        ;
; -0.363                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.072                          ;        ;
; -0.363                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.362                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.362                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.362                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.042                          ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.361                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[37]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[47]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[46]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.360                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.359                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.359                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[38]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.359                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.358                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[35]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.357                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.357                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[44]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.356                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.356                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.061                          ;        ;
; -0.356                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.355                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.355                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.355                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.355                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.355                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.354                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.354                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.354                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.354                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.072                          ;        ;
; -0.354                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.353                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.353                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.353                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.061                          ;        ;
; -0.353                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.353                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.352                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.352                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[37]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.352                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.042                          ;        ;
; -0.352                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.053                          ;        ;
; -0.352                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.351                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.351                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; 0.072                          ;        ;
; -0.350                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[43]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.349                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.349                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.042                          ;        ;
; -0.349                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[46]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[34]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.053                          ;        ;
; -0.348                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[36]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.347                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.347                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.347                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[45]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.347                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.347                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.346                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.346                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.346                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.346                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.021                          ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.345                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.343                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[33]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.343                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[46]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.343                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.061                          ;        ;
; -0.342                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.342                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[33]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.342                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.061                          ;        ;
; -0.342                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[44]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.341                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[33]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.341                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.341                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; 0.072                          ;        ;
; -0.341                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; 0.072                          ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[12]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.340                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[36]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.042                          ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[35]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.339                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[45]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.042                          ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.053                          ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.338                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.337                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.337                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[33]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.337                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[0]~_Duplicate                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.060                          ;        ;
; -0.337                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.336                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.336                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.021                          ;        ;
; -0.336                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[42]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.336                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[1]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.078                          ;        ;
; -0.336                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.335                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X142_Y155_N0_I50_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.058                          ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.053                          ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.061                          ;        ;
; -0.334                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[5]~_Duplicate                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.021                          ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[45]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.061                          ;        ;
; -0.333                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[0]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.332                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[39]                                                                                                                                                                                                                                            ; 0.072                          ;        ;
; -0.332                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[48]                                                                                                                                                                                                                                            ; 0.072                          ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[43]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.331                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[35]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[13]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[32]                                                                                                                                                                                                                                                  ; 0.033                          ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.042                          ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.330                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[0]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                                  ; 0.020                          ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[44]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[28]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[32]                                                                                                                                                                                                                                                  ; 0.040                          ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.042                          ;        ;
; -0.329                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[34]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[1]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[32]                                                                                                                                                                                                                                                  ; 0.010                          ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[0]~_Duplicate                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.060                          ;        ;
; -0.328                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.327                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.327                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[2]~LAB_RE_X142_Y155_N0_I44_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.069                          ;        ;
; -0.327                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[1]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.078                          ;        ;
; -0.326                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X142_Y155_N0_I50_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.058                          ;        ;
; -0.326                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.061                          ;        ;
; -0.326                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[0]~_Duplicate                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.060                          ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[5]~_Duplicate                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.325                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[32]                                                                                                                                                                                                                                            ; 0.031                          ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.053                          ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.061                          ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[0]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[1]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; 0.078                          ;        ;
; -0.324                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.323                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                                  ; 0.021                          ;        ;
; -0.323                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[40]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.323                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X142_Y155_N0_I50_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.058                          ;        ;
; -0.323                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[47]                                                                                                                                                                                                                                            ; 0.072                          ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[49]                                                                                                                                                                                                                                                  ; 0.021                          ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[43]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[44]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.042                          ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[38]                                                                                                                                                                                                                                            ; 0.072                          ;        ;
; -0.322                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[5]~_Duplicate                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.321                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[0]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[50]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.320                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[0]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[41]                                                                                                                                                                                                                                                  ; 0.020                          ;        ;
; -0.320                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[34]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.320                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.042                          ;        ;
; -0.320                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                                  ; 0.053                          ;        ;
; -0.319                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.318                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[33]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.318                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[33]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[14]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                                  ; 0.019                          ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[0]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[50]                                                                                                                                                                                                                                                  ; 0.020                          ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.061                          ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[2]~_Duplicate                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.065                          ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[2]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[42]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.317                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[33]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[47]                                                                                                                                                                                                                                                  ; 0.053                          ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[5]~LAB_RE_X142_Y155_N0_I51_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.077                          ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[3]~_Duplicate                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.081                          ;        ;
; -0.316                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[22]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                                  ; 0.012                          ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_1_x_q[4]~ERTM_Duplicate                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                                  ; 0.034                          ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[0]~_Duplicate                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.060                          ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[37]                                                                                                                                                                                                                                            ; 0.072                          ;        ;
; -0.315                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[3]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[51]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.314                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.021                          ;        ;
; -0.314                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[0]~_Duplicate                                                                                                         ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.060                          ;        ;
; -0.314                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[1]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; 0.078                          ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[26]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[48]                                                                                                                                                                                                                                                  ; 0.021                          ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.042                          ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X142_Y155_N0_I50_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.058                          ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[10]~LAB_RE_X142_Y155_N0_I75_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.061                          ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[1]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; 0.078                          ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[3]~LAB_RE_X142_Y155_N0_I46_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.091                          ;        ;
; -0.313                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[12]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.094                          ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|source_NO_SHIFT_REG[53]~LAB_RE_X139_Y157_N0_I5_dff  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ram_block2a191~reg0 ; 0.010                          ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[4]~LAB_RE_X142_Y155_N0_I50_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.058                          ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[5]~_Duplicate                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.312                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[25]                             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.123                          ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[8]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[46]                                                                                                                                                                                                                                            ; 0.072                          ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[0]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[40]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.311                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[5]~_Duplicate                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; 0.082                          ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[10]                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                                  ; 0.053                          ;        ;
; -0.310                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist21_i_idxprom16_atax10_vt_select_31_b_1_q[0]~_Duplicate                                                                                                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[49]                                                                                                                                                                                                                                            ; 0.076                          ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[33]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[6]~LAB_RE_X142_Y155_N0_I59_dff  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.040                          ;        ;
; -0.309                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|source_NO_SHIFT_REG[11]~LAB_RE_X142_Y155_N0_I76_dff ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.042                          ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[18]                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[42]                                                                                                                                                                                                                                            ; 0.024                          ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist6_i_arrayidx77_atax0_narrow_x_b_4_q[19]                                                                                                                   ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.059                          ;        ;
; -0.308                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|redist16_i_arrayidx17_atax0_dupName_0_trunc_sel_x_b_1_q[2]~_Duplicate                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|before_fifo_1_x_q[41]                                                                                                                                                                                                                                            ; 0.065                          ;        ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	73
Rule Parameters:      	max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------+
; Worst-Case recovery Slack ; From Node                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                      ; Node Name                     ; Waived ;
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------+
; -0.211                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.211                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.211                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.211                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.211                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.211                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.202                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.202                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.130                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                                                ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.130                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.120                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.120                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.120                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.113                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.113                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.109                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.109                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.109                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.081                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.076                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.076                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.076                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.076                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.076                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.076                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.076                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.076                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.076                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.076                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.066                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.066                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.066                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.055                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.055                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.055                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.053                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.053                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                        ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.053                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.052                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.052                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                      ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.052                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.052                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                  ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.052                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                     ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.052                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.052                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.041                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.041                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.041                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.041                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                      ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.041                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.041                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.038                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.038                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.038                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.035                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.035                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.035                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                   ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.031                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.031                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.030                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.030                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                           ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.026                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.026                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.026                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.018                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                             ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.018                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.018                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.015                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.015                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.015                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.001                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                          ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.001                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
; -0.001                    ; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|therst_sync|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                       ; clock~FITTER_INSERTED_0|dataf ;        ;
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
		maximum_pulse_width_slack = 0
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                                                                                                                                                                                                                                                                                      ;
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------+-------+---------------------------------+--------+
; Minimum Pulse Width Slack ; RAM Name                                                                                                                                                                                                                                            ; Restricted Fmax ; Required Fmax ; Clock ; Worst-Case Operating Conditions ; Waived ;
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------+-------+---------------------------------+--------+
; -0.667                    ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ram_block* ; 599.88          ; 1000.00       ; clock ; 1 Slow vid1 100C Model          ;        ;
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------+-------+---------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+----------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized ;
+----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+-----------------------------------------------------------+
; CDC-50003 - CE-Type CDC Bus with Insufficient Constraints ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+---------------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Bus Transfer with Insufficient Constraints ;
+---------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+-----------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains ;
+---------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+----------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized ;
+----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------+
; TMC-20018 - Latches Detected ;
+------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20022 - Incomplete I/O Delay Assignment ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Bus with Control Signal ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------+
; CLK-30032 - Improper Clock Targets ;
+------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = "500"
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		tension = 100000
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		tension = 100000
		ignore_high_fanout_tension = False
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		span = 250
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		span = 250
		ignore_high_fanout_span = False
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


