/* Copyright (c) 2025 Ainekko, Co. */
/* SPDX-License-Identifier: Apache-2.0 */
/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _MX_FEATURE_CTL2_H_
#define _MX_FEATURE_CTL2_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: fcu                                       */
/* Register: fcu.defeature_en                                              */
#define FCU_DEFEATURE_EN_ADDRESS 0x0u
#define FCU_DEFEATURE_EN_BYTE_ADDRESS 0x0u
/* Register: fcu.defeature_bpu_btb                                         */
#define FCU_DEFEATURE_BPU_BTB_ADDRESS 0x4u
#define FCU_DEFEATURE_BPU_BTB_BYTE_ADDRESS 0x4u
/* Register: fcu.defeature_btb_nobranch                                    */
#define FCU_DEFEATURE_BTB_NOBRANCH_ADDRESS 0x8u
#define FCU_DEFEATURE_BTB_NOBRANCH_BYTE_ADDRESS 0x8u
/* Register: fcu.defeature_tage_noalt                                      */
#define FCU_DEFEATURE_TAGE_NOALT_ADDRESS 0xcu
#define FCU_DEFEATURE_TAGE_NOALT_BYTE_ADDRESS 0xcu
/* Register: fcu.lrsc_addrexact                                            */
#define FCU_LRSC_ADDREXACT_ADDRESS 0x10u
#define FCU_LRSC_ADDREXACT_BYTE_ADDRESS 0x10u
/* Register: fcu.defeature_ras_prvmode                                     */
#define FCU_DEFEATURE_RAS_PRVMODE_ADDRESS 0x14u
#define FCU_DEFEATURE_RAS_PRVMODE_BYTE_ADDRESS 0x14u
/* Wide Register: fcu.mdp_resettime                                        */
#define FCU_MDP_RESETTIME_ADDRESS 0x18u
#define FCU_MDP_RESETTIME_BYTE_ADDRESS 0x18u
/* Register: fcu.mdp_resettime.mdp_resettime_0_2                           */
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_ADDRESS 0x18u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_BYTE_ADDRESS 0x18u
/* Register: fcu.mdp_resettime.mdp_resettime_1_2                           */
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_ADDRESS 0x1cu
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_BYTE_ADDRESS 0x1cu
/* Wide Register: fcu.pcr_masks                                            */
#define FCU_PCR_MASKS_ADDRESS 0x20u
#define FCU_PCR_MASKS_BYTE_ADDRESS 0x20u
/* Register: fcu.pcr_masks.pcr_masks_0_3                                   */
#define FCU_PCR_MASKS_PCR_MASKS_0_3_ADDRESS 0x20u
#define FCU_PCR_MASKS_PCR_MASKS_0_3_BYTE_ADDRESS 0x20u
/* Register: fcu.pcr_masks.pcr_masks_1_3                                   */
#define FCU_PCR_MASKS_PCR_MASKS_1_3_ADDRESS 0x24u
#define FCU_PCR_MASKS_PCR_MASKS_1_3_BYTE_ADDRESS 0x24u
/* Register: fcu.pcr_masks.pcr_masks_2_3                                   */
#define FCU_PCR_MASKS_PCR_MASKS_2_3_ADDRESS 0x28u
#define FCU_PCR_MASKS_PCR_MASKS_2_3_BYTE_ADDRESS 0x28u
/* Wide Register: fcu.pcr_masks_0                                          */
#define FCU_PCR_MASKS_0_ADDRESS 0x30u
#define FCU_PCR_MASKS_0_BYTE_ADDRESS 0x30u
/* Register: fcu.pcr_masks_0.pcr_masks_0_0_3                               */
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_ADDRESS 0x30u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_BYTE_ADDRESS 0x30u
/* Register: fcu.pcr_masks_0.pcr_masks_0_1_3                               */
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_ADDRESS 0x34u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_BYTE_ADDRESS 0x34u
/* Register: fcu.pcr_masks_0.pcr_masks_0_2_3                               */
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_ADDRESS 0x38u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_BYTE_ADDRESS 0x38u
/* Wide Register: fcu.pcr_masks_1                                          */
#define FCU_PCR_MASKS_1_ADDRESS 0x40u
#define FCU_PCR_MASKS_1_BYTE_ADDRESS 0x40u
/* Register: fcu.pcr_masks_1.pcr_masks_1_0_3                               */
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_ADDRESS 0x40u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_BYTE_ADDRESS 0x40u
/* Register: fcu.pcr_masks_1.pcr_masks_1_1_3                               */
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_ADDRESS 0x44u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_BYTE_ADDRESS 0x44u
/* Register: fcu.pcr_masks_1.pcr_masks_1_2_3                               */
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_ADDRESS 0x48u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_BYTE_ADDRESS 0x48u
/* Wide Register: fcu.pcr_masks_2                                          */
#define FCU_PCR_MASKS_2_ADDRESS 0x50u
#define FCU_PCR_MASKS_2_BYTE_ADDRESS 0x50u
/* Register: fcu.pcr_masks_2.pcr_masks_2_0_3                               */
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_ADDRESS 0x50u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_BYTE_ADDRESS 0x50u
/* Register: fcu.pcr_masks_2.pcr_masks_2_1_3                               */
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_ADDRESS 0x54u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_BYTE_ADDRESS 0x54u
/* Register: fcu.pcr_masks_2.pcr_masks_2_2_3                               */
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_ADDRESS 0x58u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_BYTE_ADDRESS 0x58u
/* Wide Register: fcu.pcr_masks_3                                          */
#define FCU_PCR_MASKS_3_ADDRESS 0x60u
#define FCU_PCR_MASKS_3_BYTE_ADDRESS 0x60u
/* Register: fcu.pcr_masks_3.pcr_masks_3_0_3                               */
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_ADDRESS 0x60u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_BYTE_ADDRESS 0x60u
/* Register: fcu.pcr_masks_3.pcr_masks_3_1_3                               */
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_ADDRESS 0x64u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_BYTE_ADDRESS 0x64u
/* Register: fcu.pcr_masks_3.pcr_masks_3_2_3                               */
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_ADDRESS 0x68u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_BYTE_ADDRESS 0x68u
/* Wide Register: fcu.pcr_masks_4                                          */
#define FCU_PCR_MASKS_4_ADDRESS 0x70u
#define FCU_PCR_MASKS_4_BYTE_ADDRESS 0x70u
/* Register: fcu.pcr_masks_4.pcr_masks_4_0_3                               */
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_ADDRESS 0x70u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_BYTE_ADDRESS 0x70u
/* Register: fcu.pcr_masks_4.pcr_masks_4_1_3                               */
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_ADDRESS 0x74u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_BYTE_ADDRESS 0x74u
/* Register: fcu.pcr_masks_4.pcr_masks_4_2_3                               */
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_ADDRESS 0x78u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_BYTE_ADDRESS 0x78u
/* Wide Register: fcu.pcr_masks_5                                          */
#define FCU_PCR_MASKS_5_ADDRESS 0x80u
#define FCU_PCR_MASKS_5_BYTE_ADDRESS 0x80u
/* Register: fcu.pcr_masks_5.pcr_masks_5_0_3                               */
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_ADDRESS 0x80u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_BYTE_ADDRESS 0x80u
/* Register: fcu.pcr_masks_5.pcr_masks_5_1_3                               */
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_ADDRESS 0x84u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_BYTE_ADDRESS 0x84u
/* Register: fcu.pcr_masks_5.pcr_masks_5_2_3                               */
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_ADDRESS 0x88u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_BYTE_ADDRESS 0x88u
/* Wide Register: fcu.pcr_masks_6                                          */
#define FCU_PCR_MASKS_6_ADDRESS 0x90u
#define FCU_PCR_MASKS_6_BYTE_ADDRESS 0x90u
/* Register: fcu.pcr_masks_6.pcr_masks_6_0_3                               */
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_ADDRESS 0x90u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_BYTE_ADDRESS 0x90u
/* Register: fcu.pcr_masks_6.pcr_masks_6_1_3                               */
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_ADDRESS 0x94u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_BYTE_ADDRESS 0x94u
/* Register: fcu.pcr_masks_6.pcr_masks_6_2_3                               */
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_ADDRESS 0x98u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_BYTE_ADDRESS 0x98u
/* Register: fcu.defeature_dec_pcrxcptcause                                */
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_ADDRESS 0x100u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_BYTE_ADDRESS 0x100u
/* Register: fcu.defeature_eco_spare0                                      */
#define FCU_DEFEATURE_ECO_SPARE0_ADDRESS 0x110u
#define FCU_DEFEATURE_ECO_SPARE0_BYTE_ADDRESS 0x110u


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: fcu                                                    */
/* Addressmap template: fcu                                                */
#define FCU_SIZE 0x114u
#define FCU_BYTE_SIZE 0x114u
/* Register member: fcu.defeature_en                                       */
/* Register type referenced: fcu::defeature_en                             */
/* Register template referenced: fcu::defeature_en                         */
#define FCU_DEFEATURE_EN_OFFSET 0x0u
#define FCU_DEFEATURE_EN_BYTE_OFFSET 0x0u
#define FCU_DEFEATURE_EN_READ_ACCESS 1u
#define FCU_DEFEATURE_EN_WRITE_ACCESS 1u
#define FCU_DEFEATURE_EN_RESET_VALUE 0x00000000ul
#define FCU_DEFEATURE_EN_RESET_MASK 0xfffffffful
#define FCU_DEFEATURE_EN_READ_MASK 0xfffffffful
#define FCU_DEFEATURE_EN_WRITE_MASK 0x00000001ul
/* Register member: fcu.defeature_bpu_btb                                  */
/* Register type referenced: fcu::defeature_bpu_btb                        */
/* Register template referenced: fcu::defeature_bpu_btb                    */
#define FCU_DEFEATURE_BPU_BTB_OFFSET 0x4u
#define FCU_DEFEATURE_BPU_BTB_BYTE_OFFSET 0x4u
#define FCU_DEFEATURE_BPU_BTB_READ_ACCESS 1u
#define FCU_DEFEATURE_BPU_BTB_WRITE_ACCESS 1u
#define FCU_DEFEATURE_BPU_BTB_RESET_VALUE 0x00000000ul
#define FCU_DEFEATURE_BPU_BTB_RESET_MASK 0xfffffffful
#define FCU_DEFEATURE_BPU_BTB_READ_MASK 0xfffffffful
#define FCU_DEFEATURE_BPU_BTB_WRITE_MASK 0x0000001ful
/* Register member: fcu.defeature_btb_nobranch                             */
/* Register type referenced: fcu::defeature_btb_nobranch                   */
/* Register template referenced: fcu::defeature_btb_nobranch               */
#define FCU_DEFEATURE_BTB_NOBRANCH_OFFSET 0x8u
#define FCU_DEFEATURE_BTB_NOBRANCH_BYTE_OFFSET 0x8u
#define FCU_DEFEATURE_BTB_NOBRANCH_READ_ACCESS 1u
#define FCU_DEFEATURE_BTB_NOBRANCH_WRITE_ACCESS 1u
#define FCU_DEFEATURE_BTB_NOBRANCH_RESET_VALUE 0x00000008ul
#define FCU_DEFEATURE_BTB_NOBRANCH_RESET_MASK 0xfffffffful
#define FCU_DEFEATURE_BTB_NOBRANCH_READ_MASK 0xfffffffful
#define FCU_DEFEATURE_BTB_NOBRANCH_WRITE_MASK 0x0000001ful
/* Register member: fcu.defeature_tage_noalt                               */
/* Register type referenced: fcu::defeature_tage_noalt                     */
/* Register template referenced: fcu::defeature_tage_noalt                 */
#define FCU_DEFEATURE_TAGE_NOALT_OFFSET 0xcu
#define FCU_DEFEATURE_TAGE_NOALT_BYTE_OFFSET 0xcu
#define FCU_DEFEATURE_TAGE_NOALT_READ_ACCESS 1u
#define FCU_DEFEATURE_TAGE_NOALT_WRITE_ACCESS 1u
#define FCU_DEFEATURE_TAGE_NOALT_RESET_VALUE 0x00000000ul
#define FCU_DEFEATURE_TAGE_NOALT_RESET_MASK 0xfffffffful
#define FCU_DEFEATURE_TAGE_NOALT_READ_MASK 0xfffffffful
#define FCU_DEFEATURE_TAGE_NOALT_WRITE_MASK 0x00000001ul
/* Register member: fcu.lrsc_addrexact                                     */
/* Register type referenced: fcu::lrsc_addrexact                           */
/* Register template referenced: fcu::lrsc_addrexact                       */
#define FCU_LRSC_ADDREXACT_OFFSET 0x10u
#define FCU_LRSC_ADDREXACT_BYTE_OFFSET 0x10u
#define FCU_LRSC_ADDREXACT_READ_ACCESS 1u
#define FCU_LRSC_ADDREXACT_WRITE_ACCESS 1u
#define FCU_LRSC_ADDREXACT_RESET_VALUE 0x0000004ful
#define FCU_LRSC_ADDREXACT_RESET_MASK 0xfffffffful
#define FCU_LRSC_ADDREXACT_READ_MASK 0xfffffffful
#define FCU_LRSC_ADDREXACT_WRITE_MASK 0x00007ffful
/* Register member: fcu.defeature_ras_prvmode                              */
/* Register type referenced: fcu::defeature_ras_prvmode                    */
/* Register template referenced: fcu::defeature_ras_prvmode                */
#define FCU_DEFEATURE_RAS_PRVMODE_OFFSET 0x14u
#define FCU_DEFEATURE_RAS_PRVMODE_BYTE_OFFSET 0x14u
#define FCU_DEFEATURE_RAS_PRVMODE_READ_ACCESS 1u
#define FCU_DEFEATURE_RAS_PRVMODE_WRITE_ACCESS 1u
#define FCU_DEFEATURE_RAS_PRVMODE_RESET_VALUE 0x0000000dul
#define FCU_DEFEATURE_RAS_PRVMODE_RESET_MASK 0xfffffffful
#define FCU_DEFEATURE_RAS_PRVMODE_READ_MASK 0xfffffffful
#define FCU_DEFEATURE_RAS_PRVMODE_WRITE_MASK 0x0000000ful
/* Wide Register member: fcu.mdp_resettime                                 */
/* Wide Register type referenced: fcu::mdp_resettime                       */
/* Wide Register template referenced: fcu::mdp_resettime                   */
#define FCU_MDP_RESETTIME_OFFSET 0x18u
#define FCU_MDP_RESETTIME_BYTE_OFFSET 0x18u
#define FCU_MDP_RESETTIME_READ_ACCESS 1u
#define FCU_MDP_RESETTIME_WRITE_ACCESS 1u
/* Register member: fcu::mdp_resettime.mdp_resettime_0_2                   */
/* Register type referenced: fcu::mdp_resettime::mdp_resettime_0_2         */
/* Register template referenced: fcu::mdp_resettime::mdp_resettime_0_2     */
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_OFFSET 0x18u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_BYTE_OFFSET 0x18u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_READ_ACCESS 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_WRITE_ACCESS 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_RESET_VALUE 0x04010000ul
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_RESET_MASK 0xfffffffful
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_READ_MASK 0xfffffffful
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_WRITE_MASK 0xfffffffful
/* Register member: fcu::mdp_resettime.mdp_resettime_1_2                   */
/* Register type referenced: fcu::mdp_resettime::mdp_resettime_1_2         */
/* Register template referenced: fcu::mdp_resettime::mdp_resettime_1_2     */
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_OFFSET 0x1cu
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_BYTE_OFFSET 0x1cu
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_READ_ACCESS 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_WRITE_ACCESS 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_RESET_VALUE 0x00010200ul
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_RESET_MASK 0xfffffffful
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_READ_MASK 0xfffffffful
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_WRITE_MASK 0x0003fffful
/* Wide Register member: fcu.pcr_masks                                     */
/* Wide Register type referenced: fcu::pcr_masks                           */
/* Wide Register template referenced: fcu::pcr_masks                       */
#define FCU_PCR_MASKS_OFFSET 0x20u
#define FCU_PCR_MASKS_BYTE_OFFSET 0x20u
#define FCU_PCR_MASKS_READ_ACCESS 1u
#define FCU_PCR_MASKS_WRITE_ACCESS 1u
/* Register member: fcu::pcr_masks.pcr_masks_0_3                           */
/* Register type referenced: fcu::pcr_masks::pcr_masks_0_3                 */
/* Register template referenced: fcu::pcr_masks::pcr_masks_0_3             */
#define FCU_PCR_MASKS_PCR_MASKS_0_3_OFFSET 0x20u
#define FCU_PCR_MASKS_PCR_MASKS_0_3_BYTE_OFFSET 0x20u
#define FCU_PCR_MASKS_PCR_MASKS_0_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_PCR_MASKS_0_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_PCR_MASKS_0_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_PCR_MASKS_0_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks.pcr_masks_1_3                           */
/* Register type referenced: fcu::pcr_masks::pcr_masks_1_3                 */
/* Register template referenced: fcu::pcr_masks::pcr_masks_1_3             */
#define FCU_PCR_MASKS_PCR_MASKS_1_3_OFFSET 0x24u
#define FCU_PCR_MASKS_PCR_MASKS_1_3_BYTE_OFFSET 0x24u
#define FCU_PCR_MASKS_PCR_MASKS_1_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_PCR_MASKS_1_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_PCR_MASKS_1_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_PCR_MASKS_1_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks.pcr_masks_2_3                           */
/* Register type referenced: fcu::pcr_masks::pcr_masks_2_3                 */
/* Register template referenced: fcu::pcr_masks::pcr_masks_2_3             */
#define FCU_PCR_MASKS_PCR_MASKS_2_3_OFFSET 0x28u
#define FCU_PCR_MASKS_PCR_MASKS_2_3_BYTE_OFFSET 0x28u
#define FCU_PCR_MASKS_PCR_MASKS_2_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_PCR_MASKS_2_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_PCR_MASKS_2_3_RESET_VALUE 0x00000000ul
#define FCU_PCR_MASKS_PCR_MASKS_2_3_RESET_MASK 0xfffffffful
#define FCU_PCR_MASKS_PCR_MASKS_2_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_PCR_MASKS_2_3_WRITE_MASK 0x00000007ul
/* Wide Register member: fcu.pcr_masks_0                                   */
/* Wide Register type referenced: fcu::pcr_masks_0                         */
/* Wide Register template referenced: fcu::pcr_masks_0                     */
#define FCU_PCR_MASKS_0_OFFSET 0x30u
#define FCU_PCR_MASKS_0_BYTE_OFFSET 0x30u
#define FCU_PCR_MASKS_0_READ_ACCESS 1u
#define FCU_PCR_MASKS_0_WRITE_ACCESS 1u
/* Register member: fcu::pcr_masks_0.pcr_masks_0_0_3                       */
/* Register type referenced: fcu::pcr_masks_0::pcr_masks_0_0_3             */
/* Register template referenced: fcu::pcr_masks_0::pcr_masks_0_0_3         */
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_OFFSET 0x30u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_BYTE_OFFSET 0x30u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks_0.pcr_masks_0_1_3                       */
/* Register type referenced: fcu::pcr_masks_0::pcr_masks_0_1_3             */
/* Register template referenced: fcu::pcr_masks_0::pcr_masks_0_1_3         */
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_OFFSET 0x34u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_BYTE_OFFSET 0x34u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks_0.pcr_masks_0_2_3                       */
/* Register type referenced: fcu::pcr_masks_0::pcr_masks_0_2_3             */
/* Register template referenced: fcu::pcr_masks_0::pcr_masks_0_2_3         */
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_OFFSET 0x38u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_BYTE_OFFSET 0x38u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_RESET_VALUE 0x00000000ul
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_RESET_MASK 0xfffffffful
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_WRITE_MASK 0x00000007ul
/* Wide Register member: fcu.pcr_masks_1                                   */
/* Wide Register type referenced: fcu::pcr_masks_1                         */
/* Wide Register template referenced: fcu::pcr_masks_1                     */
#define FCU_PCR_MASKS_1_OFFSET 0x40u
#define FCU_PCR_MASKS_1_BYTE_OFFSET 0x40u
#define FCU_PCR_MASKS_1_READ_ACCESS 1u
#define FCU_PCR_MASKS_1_WRITE_ACCESS 1u
/* Register member: fcu::pcr_masks_1.pcr_masks_1_0_3                       */
/* Register type referenced: fcu::pcr_masks_1::pcr_masks_1_0_3             */
/* Register template referenced: fcu::pcr_masks_1::pcr_masks_1_0_3         */
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_OFFSET 0x40u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_BYTE_OFFSET 0x40u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks_1.pcr_masks_1_1_3                       */
/* Register type referenced: fcu::pcr_masks_1::pcr_masks_1_1_3             */
/* Register template referenced: fcu::pcr_masks_1::pcr_masks_1_1_3         */
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_OFFSET 0x44u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_BYTE_OFFSET 0x44u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks_1.pcr_masks_1_2_3                       */
/* Register type referenced: fcu::pcr_masks_1::pcr_masks_1_2_3             */
/* Register template referenced: fcu::pcr_masks_1::pcr_masks_1_2_3         */
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_OFFSET 0x48u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_BYTE_OFFSET 0x48u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_RESET_VALUE 0x00000000ul
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_RESET_MASK 0xfffffffful
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_WRITE_MASK 0x00000007ul
/* Wide Register member: fcu.pcr_masks_2                                   */
/* Wide Register type referenced: fcu::pcr_masks_2                         */
/* Wide Register template referenced: fcu::pcr_masks_2                     */
#define FCU_PCR_MASKS_2_OFFSET 0x50u
#define FCU_PCR_MASKS_2_BYTE_OFFSET 0x50u
#define FCU_PCR_MASKS_2_READ_ACCESS 1u
#define FCU_PCR_MASKS_2_WRITE_ACCESS 1u
/* Register member: fcu::pcr_masks_2.pcr_masks_2_0_3                       */
/* Register type referenced: fcu::pcr_masks_2::pcr_masks_2_0_3             */
/* Register template referenced: fcu::pcr_masks_2::pcr_masks_2_0_3         */
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_OFFSET 0x50u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_BYTE_OFFSET 0x50u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks_2.pcr_masks_2_1_3                       */
/* Register type referenced: fcu::pcr_masks_2::pcr_masks_2_1_3             */
/* Register template referenced: fcu::pcr_masks_2::pcr_masks_2_1_3         */
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_OFFSET 0x54u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_BYTE_OFFSET 0x54u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks_2.pcr_masks_2_2_3                       */
/* Register type referenced: fcu::pcr_masks_2::pcr_masks_2_2_3             */
/* Register template referenced: fcu::pcr_masks_2::pcr_masks_2_2_3         */
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_OFFSET 0x58u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_BYTE_OFFSET 0x58u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_RESET_VALUE 0x00000000ul
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_RESET_MASK 0xfffffffful
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_WRITE_MASK 0x00000007ul
/* Wide Register member: fcu.pcr_masks_3                                   */
/* Wide Register type referenced: fcu::pcr_masks_3                         */
/* Wide Register template referenced: fcu::pcr_masks_3                     */
#define FCU_PCR_MASKS_3_OFFSET 0x60u
#define FCU_PCR_MASKS_3_BYTE_OFFSET 0x60u
#define FCU_PCR_MASKS_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_3_WRITE_ACCESS 1u
/* Register member: fcu::pcr_masks_3.pcr_masks_3_0_3                       */
/* Register type referenced: fcu::pcr_masks_3::pcr_masks_3_0_3             */
/* Register template referenced: fcu::pcr_masks_3::pcr_masks_3_0_3         */
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_OFFSET 0x60u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_BYTE_OFFSET 0x60u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks_3.pcr_masks_3_1_3                       */
/* Register type referenced: fcu::pcr_masks_3::pcr_masks_3_1_3             */
/* Register template referenced: fcu::pcr_masks_3::pcr_masks_3_1_3         */
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_OFFSET 0x64u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_BYTE_OFFSET 0x64u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks_3.pcr_masks_3_2_3                       */
/* Register type referenced: fcu::pcr_masks_3::pcr_masks_3_2_3             */
/* Register template referenced: fcu::pcr_masks_3::pcr_masks_3_2_3         */
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_OFFSET 0x68u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_BYTE_OFFSET 0x68u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_RESET_VALUE 0x00000000ul
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_RESET_MASK 0xfffffffful
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_WRITE_MASK 0x00000007ul
/* Wide Register member: fcu.pcr_masks_4                                   */
/* Wide Register type referenced: fcu::pcr_masks_4                         */
/* Wide Register template referenced: fcu::pcr_masks_4                     */
#define FCU_PCR_MASKS_4_OFFSET 0x70u
#define FCU_PCR_MASKS_4_BYTE_OFFSET 0x70u
#define FCU_PCR_MASKS_4_READ_ACCESS 1u
#define FCU_PCR_MASKS_4_WRITE_ACCESS 1u
/* Register member: fcu::pcr_masks_4.pcr_masks_4_0_3                       */
/* Register type referenced: fcu::pcr_masks_4::pcr_masks_4_0_3             */
/* Register template referenced: fcu::pcr_masks_4::pcr_masks_4_0_3         */
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_OFFSET 0x70u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_BYTE_OFFSET 0x70u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks_4.pcr_masks_4_1_3                       */
/* Register type referenced: fcu::pcr_masks_4::pcr_masks_4_1_3             */
/* Register template referenced: fcu::pcr_masks_4::pcr_masks_4_1_3         */
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_OFFSET 0x74u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_BYTE_OFFSET 0x74u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks_4.pcr_masks_4_2_3                       */
/* Register type referenced: fcu::pcr_masks_4::pcr_masks_4_2_3             */
/* Register template referenced: fcu::pcr_masks_4::pcr_masks_4_2_3         */
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_OFFSET 0x78u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_BYTE_OFFSET 0x78u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_RESET_VALUE 0x00000000ul
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_RESET_MASK 0xfffffffful
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_WRITE_MASK 0x00000007ul
/* Wide Register member: fcu.pcr_masks_5                                   */
/* Wide Register type referenced: fcu::pcr_masks_5                         */
/* Wide Register template referenced: fcu::pcr_masks_5                     */
#define FCU_PCR_MASKS_5_OFFSET 0x80u
#define FCU_PCR_MASKS_5_BYTE_OFFSET 0x80u
#define FCU_PCR_MASKS_5_READ_ACCESS 1u
#define FCU_PCR_MASKS_5_WRITE_ACCESS 1u
/* Register member: fcu::pcr_masks_5.pcr_masks_5_0_3                       */
/* Register type referenced: fcu::pcr_masks_5::pcr_masks_5_0_3             */
/* Register template referenced: fcu::pcr_masks_5::pcr_masks_5_0_3         */
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_OFFSET 0x80u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_BYTE_OFFSET 0x80u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks_5.pcr_masks_5_1_3                       */
/* Register type referenced: fcu::pcr_masks_5::pcr_masks_5_1_3             */
/* Register template referenced: fcu::pcr_masks_5::pcr_masks_5_1_3         */
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_OFFSET 0x84u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_BYTE_OFFSET 0x84u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks_5.pcr_masks_5_2_3                       */
/* Register type referenced: fcu::pcr_masks_5::pcr_masks_5_2_3             */
/* Register template referenced: fcu::pcr_masks_5::pcr_masks_5_2_3         */
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_OFFSET 0x88u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_BYTE_OFFSET 0x88u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_RESET_VALUE 0x00000000ul
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_RESET_MASK 0xfffffffful
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_WRITE_MASK 0x00000007ul
/* Wide Register member: fcu.pcr_masks_6                                   */
/* Wide Register type referenced: fcu::pcr_masks_6                         */
/* Wide Register template referenced: fcu::pcr_masks_6                     */
#define FCU_PCR_MASKS_6_OFFSET 0x90u
#define FCU_PCR_MASKS_6_BYTE_OFFSET 0x90u
#define FCU_PCR_MASKS_6_READ_ACCESS 1u
#define FCU_PCR_MASKS_6_WRITE_ACCESS 1u
/* Register member: fcu::pcr_masks_6.pcr_masks_6_0_3                       */
/* Register type referenced: fcu::pcr_masks_6::pcr_masks_6_0_3             */
/* Register template referenced: fcu::pcr_masks_6::pcr_masks_6_0_3         */
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_OFFSET 0x90u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_BYTE_OFFSET 0x90u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks_6.pcr_masks_6_1_3                       */
/* Register type referenced: fcu::pcr_masks_6::pcr_masks_6_1_3             */
/* Register template referenced: fcu::pcr_masks_6::pcr_masks_6_1_3         */
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_OFFSET 0x94u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_BYTE_OFFSET 0x94u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_WRITE_MASK 0xfffffffful
/* Register member: fcu::pcr_masks_6.pcr_masks_6_2_3                       */
/* Register type referenced: fcu::pcr_masks_6::pcr_masks_6_2_3             */
/* Register template referenced: fcu::pcr_masks_6::pcr_masks_6_2_3         */
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_OFFSET 0x98u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_BYTE_OFFSET 0x98u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_RESET_VALUE 0x00000000ul
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_RESET_MASK 0xfffffffful
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_READ_MASK 0xfffffffful
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_WRITE_MASK 0x00000007ul
/* Register member: fcu.defeature_dec_pcrxcptcause                         */
/* Register type referenced: fcu::defeature_dec_pcrxcptcause               */
/* Register template referenced: fcu::defeature_dec_pcrxcptcause           */
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_OFFSET 0x100u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_BYTE_OFFSET 0x100u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_READ_ACCESS 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_WRITE_ACCESS 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_RESET_VALUE 0x00000202ul
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_RESET_MASK 0xfffffffful
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_READ_MASK 0xfffffffful
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_WRITE_MASK 0x00000ffful
/* Register member: fcu.defeature_eco_spare0                               */
/* Register type referenced: fcu::defeature_eco_spare0                     */
/* Register template referenced: fcu::defeature_eco_spare0                 */
#define FCU_DEFEATURE_ECO_SPARE0_OFFSET 0x110u
#define FCU_DEFEATURE_ECO_SPARE0_BYTE_OFFSET 0x110u
#define FCU_DEFEATURE_ECO_SPARE0_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_RESET_VALUE 0x00000000ul
#define FCU_DEFEATURE_ECO_SPARE0_RESET_MASK 0xfffffffful
#define FCU_DEFEATURE_ECO_SPARE0_READ_MASK 0xfffffffful
#define FCU_DEFEATURE_ECO_SPARE0_WRITE_MASK 0x0000fffful

/* Register type: fcu::defeature_en                                        */
/* Register template: fcu::defeature_en                                    */
/* Field member: fcu::defeature_en.defeature_en                            */
#define FCU_DEFEATURE_EN_DEFEATURE_EN_MSB 0u
#define FCU_DEFEATURE_EN_DEFEATURE_EN_LSB 0u
#define FCU_DEFEATURE_EN_DEFEATURE_EN_WIDTH 1u
#define FCU_DEFEATURE_EN_DEFEATURE_EN_READ_ACCESS 1u
#define FCU_DEFEATURE_EN_DEFEATURE_EN_WRITE_ACCESS 1u
#define FCU_DEFEATURE_EN_DEFEATURE_EN_RESET 0x0u
#define FCU_DEFEATURE_EN_DEFEATURE_EN_FIELD_MASK 0x00000001ul
#define FCU_DEFEATURE_EN_DEFEATURE_EN_GET(x) ((x) & 0x00000001ul)
#define FCU_DEFEATURE_EN_DEFEATURE_EN_SET(x) ((x) & 0x00000001ul)
#define FCU_DEFEATURE_EN_DEFEATURE_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fcu::defeature_bpu_btb                                   */
/* Register template: fcu::defeature_bpu_btb                               */
/* Field member: fcu::defeature_bpu_btb.defeature_bpu_jrp                  */
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_JRP_MSB 4u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_JRP_LSB 4u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_JRP_WIDTH 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_JRP_READ_ACCESS 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_JRP_WRITE_ACCESS 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_JRP_RESET 0x0u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_JRP_FIELD_MASK 0x00000010ul
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_JRP_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_JRP_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_JRP_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: fcu::defeature_bpu_btb.defeature_bpu_bpd                  */
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BPD_MSB 3u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BPD_LSB 3u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BPD_WIDTH 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BPD_READ_ACCESS 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BPD_WRITE_ACCESS 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BPD_RESET 0x0u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BPD_FIELD_MASK 0x00000008ul
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BPD_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BPD_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BPD_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: fcu::defeature_bpu_btb.defeature_bpu_bim                  */
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BIM_MSB 2u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BIM_LSB 2u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BIM_WIDTH 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BIM_READ_ACCESS 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BIM_WRITE_ACCESS 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BIM_RESET 0x0u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BIM_FIELD_MASK 0x00000004ul
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BIM_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BIM_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BIM_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: fcu::defeature_bpu_btb.defeature_bpu_ras                  */
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_RAS_MSB 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_RAS_LSB 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_RAS_WIDTH 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_RAS_READ_ACCESS 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_RAS_WRITE_ACCESS 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_RAS_RESET 0x0u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_RAS_FIELD_MASK 0x00000002ul
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_RAS_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_RAS_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_RAS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fcu::defeature_bpu_btb.defeature_bpu_btb                  */
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BTB_MSB 0u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BTB_LSB 0u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BTB_WIDTH 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BTB_READ_ACCESS 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BTB_WRITE_ACCESS 1u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BTB_RESET 0x0u
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BTB_FIELD_MASK 0x00000001ul
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BTB_GET(x) ((x) & 0x00000001ul)
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BTB_SET(x) ((x) & 0x00000001ul)
#define FCU_DEFEATURE_BPU_BTB_DEFEATURE_BPU_BTB_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fcu::defeature_btb_nobranch                              */
/* Register template: fcu::defeature_btb_nobranch                          */
/* Field member: fcu::defeature_btb_nobranch.defeature_jrp_hmode           */
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_JRP_HMODE_MSB 4u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_JRP_HMODE_LSB 3u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_JRP_HMODE_WIDTH 2u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_JRP_HMODE_READ_ACCESS 1u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_JRP_HMODE_WRITE_ACCESS 1u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_JRP_HMODE_RESET 0x1u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_JRP_HMODE_FIELD_MASK 0x00000018ul
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_JRP_HMODE_GET(x) \
   (((x) & 0x00000018ul) >> 3)
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_JRP_HMODE_SET(x) \
   (((x) << 3) & 0x00000018ul)
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_JRP_HMODE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000018ul) | ((r) & 0xffffffe7ul))
/* Field member: fcu::defeature_btb_nobranch.defeature_btb_noret           */
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NORET_MSB 2u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NORET_LSB 2u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NORET_WIDTH 1u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NORET_READ_ACCESS 1u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NORET_WRITE_ACCESS 1u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NORET_RESET 0x0u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NORET_FIELD_MASK 0x00000004ul
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NORET_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NORET_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NORET_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: fcu::defeature_btb_nobranch.defeature_btb_nojmp           */
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOJMP_MSB 1u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOJMP_LSB 1u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOJMP_WIDTH 1u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOJMP_READ_ACCESS 1u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOJMP_WRITE_ACCESS 1u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOJMP_RESET 0x0u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOJMP_FIELD_MASK 0x00000002ul
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOJMP_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOJMP_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOJMP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fcu::defeature_btb_nobranch.defeature_btb_nobranch        */
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOBRANCH_MSB 0u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOBRANCH_LSB 0u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOBRANCH_WIDTH 1u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOBRANCH_READ_ACCESS 1u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOBRANCH_WRITE_ACCESS 1u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOBRANCH_RESET 0x0u
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOBRANCH_FIELD_MASK 0x00000001ul
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOBRANCH_GET(x) \
   ((x) & 0x00000001ul)
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOBRANCH_SET(x) \
   ((x) & 0x00000001ul)
#define FCU_DEFEATURE_BTB_NOBRANCH_DEFEATURE_BTB_NOBRANCH_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fcu::defeature_tage_noalt                                */
/* Register template: fcu::defeature_tage_noalt                            */
/* Field member: fcu::defeature_tage_noalt.defeature_tage_noalt            */
#define FCU_DEFEATURE_TAGE_NOALT_DEFEATURE_TAGE_NOALT_MSB 0u
#define FCU_DEFEATURE_TAGE_NOALT_DEFEATURE_TAGE_NOALT_LSB 0u
#define FCU_DEFEATURE_TAGE_NOALT_DEFEATURE_TAGE_NOALT_WIDTH 1u
#define FCU_DEFEATURE_TAGE_NOALT_DEFEATURE_TAGE_NOALT_READ_ACCESS 1u
#define FCU_DEFEATURE_TAGE_NOALT_DEFEATURE_TAGE_NOALT_WRITE_ACCESS 1u
#define FCU_DEFEATURE_TAGE_NOALT_DEFEATURE_TAGE_NOALT_RESET 0x0u
#define FCU_DEFEATURE_TAGE_NOALT_DEFEATURE_TAGE_NOALT_FIELD_MASK 0x00000001ul
#define FCU_DEFEATURE_TAGE_NOALT_DEFEATURE_TAGE_NOALT_GET(x) \
   ((x) & 0x00000001ul)
#define FCU_DEFEATURE_TAGE_NOALT_DEFEATURE_TAGE_NOALT_SET(x) \
   ((x) & 0x00000001ul)
#define FCU_DEFEATURE_TAGE_NOALT_DEFEATURE_TAGE_NOALT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fcu::lrsc_addrexact                                      */
/* Register template: fcu::lrsc_addrexact                                  */
/* Field member: fcu::lrsc_addrexact.l1_hpf_does_not_filter_NLP            */
#define FCU_LRSC_ADDREXACT_L1_HPF_DOES_NOT_FILTER_NLP_MSB 14u
#define FCU_LRSC_ADDREXACT_L1_HPF_DOES_NOT_FILTER_NLP_LSB 14u
#define FCU_LRSC_ADDREXACT_L1_HPF_DOES_NOT_FILTER_NLP_WIDTH 1u
#define FCU_LRSC_ADDREXACT_L1_HPF_DOES_NOT_FILTER_NLP_READ_ACCESS 1u
#define FCU_LRSC_ADDREXACT_L1_HPF_DOES_NOT_FILTER_NLP_WRITE_ACCESS 1u
#define FCU_LRSC_ADDREXACT_L1_HPF_DOES_NOT_FILTER_NLP_RESET 0x0u
#define FCU_LRSC_ADDREXACT_L1_HPF_DOES_NOT_FILTER_NLP_FIELD_MASK 0x00004000ul
#define FCU_LRSC_ADDREXACT_L1_HPF_DOES_NOT_FILTER_NLP_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define FCU_LRSC_ADDREXACT_L1_HPF_DOES_NOT_FILTER_NLP_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define FCU_LRSC_ADDREXACT_L1_HPF_DOES_NOT_FILTER_NLP_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: fcu::lrsc_addrexact.l1_hpf_access_clear_count             */
#define FCU_LRSC_ADDREXACT_L1_HPF_ACCESS_CLEAR_COUNT_MSB 13u
#define FCU_LRSC_ADDREXACT_L1_HPF_ACCESS_CLEAR_COUNT_LSB 12u
#define FCU_LRSC_ADDREXACT_L1_HPF_ACCESS_CLEAR_COUNT_WIDTH 2u
#define FCU_LRSC_ADDREXACT_L1_HPF_ACCESS_CLEAR_COUNT_READ_ACCESS 1u
#define FCU_LRSC_ADDREXACT_L1_HPF_ACCESS_CLEAR_COUNT_WRITE_ACCESS 1u
#define FCU_LRSC_ADDREXACT_L1_HPF_ACCESS_CLEAR_COUNT_RESET 0x0u
#define FCU_LRSC_ADDREXACT_L1_HPF_ACCESS_CLEAR_COUNT_FIELD_MASK 0x00003000ul
#define FCU_LRSC_ADDREXACT_L1_HPF_ACCESS_CLEAR_COUNT_GET(x) \
   (((x) & 0x00003000ul) >> 12)
#define FCU_LRSC_ADDREXACT_L1_HPF_ACCESS_CLEAR_COUNT_SET(x) \
   (((x) << 12) & 0x00003000ul)
#define FCU_LRSC_ADDREXACT_L1_HPF_ACCESS_CLEAR_COUNT_MODIFY(r, x) \
   ((((x) << 12) & 0x00003000ul) | ((r) & 0xffffcffful))
/* Field member: fcu::lrsc_addrexact.defeature_l1d_decc                    */
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_DECC_MSB 11u
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_DECC_LSB 11u
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_DECC_WIDTH 1u
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_DECC_READ_ACCESS 1u
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_DECC_WRITE_ACCESS 1u
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_DECC_RESET 0x0u
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_DECC_FIELD_MASK 0x00000800ul
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_DECC_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_DECC_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_DECC_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: fcu::lrsc_addrexact.defeature_l1d_tecc                    */
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_TECC_MSB 10u
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_TECC_LSB 10u
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_TECC_WIDTH 1u
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_TECC_READ_ACCESS 1u
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_TECC_WRITE_ACCESS 1u
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_TECC_RESET 0x0u
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_TECC_FIELD_MASK 0x00000400ul
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_TECC_GET(x) \
   (((x) & 0x00000400ul) >> 10)
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_TECC_SET(x) \
   (((x) << 10) & 0x00000400ul)
#define FCU_LRSC_ADDREXACT_DEFEATURE_L1D_TECC_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: fcu::lrsc_addrexact.l1_hpf_next_line_prefetch_enable      */
#define FCU_LRSC_ADDREXACT_L1_HPF_NEXT_LINE_PREFETCH_ENABLE_MSB 9u
#define FCU_LRSC_ADDREXACT_L1_HPF_NEXT_LINE_PREFETCH_ENABLE_LSB 9u
#define FCU_LRSC_ADDREXACT_L1_HPF_NEXT_LINE_PREFETCH_ENABLE_WIDTH 1u
#define FCU_LRSC_ADDREXACT_L1_HPF_NEXT_LINE_PREFETCH_ENABLE_READ_ACCESS 1u
#define FCU_LRSC_ADDREXACT_L1_HPF_NEXT_LINE_PREFETCH_ENABLE_WRITE_ACCESS 1u
#define FCU_LRSC_ADDREXACT_L1_HPF_NEXT_LINE_PREFETCH_ENABLE_RESET 0x0u
#define FCU_LRSC_ADDREXACT_L1_HPF_NEXT_LINE_PREFETCH_ENABLE_FIELD_MASK 0x00000200ul
#define FCU_LRSC_ADDREXACT_L1_HPF_NEXT_LINE_PREFETCH_ENABLE_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define FCU_LRSC_ADDREXACT_L1_HPF_NEXT_LINE_PREFETCH_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define FCU_LRSC_ADDREXACT_L1_HPF_NEXT_LINE_PREFETCH_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: fcu::lrsc_addrexact.l1_hpf_degree_of_pref                 */
#define FCU_LRSC_ADDREXACT_L1_HPF_DEGREE_OF_PREF_MSB 8u
#define FCU_LRSC_ADDREXACT_L1_HPF_DEGREE_OF_PREF_LSB 5u
#define FCU_LRSC_ADDREXACT_L1_HPF_DEGREE_OF_PREF_WIDTH 4u
#define FCU_LRSC_ADDREXACT_L1_HPF_DEGREE_OF_PREF_READ_ACCESS 1u
#define FCU_LRSC_ADDREXACT_L1_HPF_DEGREE_OF_PREF_WRITE_ACCESS 1u
#define FCU_LRSC_ADDREXACT_L1_HPF_DEGREE_OF_PREF_RESET 0x2u
#define FCU_LRSC_ADDREXACT_L1_HPF_DEGREE_OF_PREF_FIELD_MASK 0x000001e0ul
#define FCU_LRSC_ADDREXACT_L1_HPF_DEGREE_OF_PREF_GET(x) \
   (((x) & 0x000001e0ul) >> 5)
#define FCU_LRSC_ADDREXACT_L1_HPF_DEGREE_OF_PREF_SET(x) \
   (((x) << 5) & 0x000001e0ul)
#define FCU_LRSC_ADDREXACT_L1_HPF_DEGREE_OF_PREF_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0ul) | ((r) & 0xfffffe1ful))
/* Field member: fcu::lrsc_addrexact.l1_hpf                                */
#define FCU_LRSC_ADDREXACT_L1_HPF_MSB 4u
#define FCU_LRSC_ADDREXACT_L1_HPF_LSB 4u
#define FCU_LRSC_ADDREXACT_L1_HPF_WIDTH 1u
#define FCU_LRSC_ADDREXACT_L1_HPF_READ_ACCESS 1u
#define FCU_LRSC_ADDREXACT_L1_HPF_WRITE_ACCESS 1u
#define FCU_LRSC_ADDREXACT_L1_HPF_RESET 0x0u
#define FCU_LRSC_ADDREXACT_L1_HPF_FIELD_MASK 0x00000010ul
#define FCU_LRSC_ADDREXACT_L1_HPF_GET(x) (((x) & 0x00000010ul) >> 4)
#define FCU_LRSC_ADDREXACT_L1_HPF_SET(x) (((x) << 4) & 0x00000010ul)
#define FCU_LRSC_ADDREXACT_L1_HPF_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: fcu::lrsc_addrexact.lrsc_clearorel                        */
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROREL_MSB 3u
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROREL_LSB 3u
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROREL_WIDTH 1u
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROREL_READ_ACCESS 1u
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROREL_WRITE_ACCESS 1u
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROREL_RESET 0x1u
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROREL_FIELD_MASK 0x00000008ul
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROREL_GET(x) (((x) & 0x00000008ul) >> 3)
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROREL_SET(x) (((x) << 3) & 0x00000008ul)
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROREL_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: fcu::lrsc_addrexact.lrsc_clearoaa                         */
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROAA_MSB 2u
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROAA_LSB 2u
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROAA_WIDTH 1u
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROAA_READ_ACCESS 1u
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROAA_WRITE_ACCESS 1u
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROAA_RESET 0x1u
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROAA_FIELD_MASK 0x00000004ul
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROAA_GET(x) (((x) & 0x00000004ul) >> 2)
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROAA_SET(x) (((x) << 2) & 0x00000004ul)
#define FCU_LRSC_ADDREXACT_LRSC_CLEAROAA_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: fcu::lrsc_addrexact.lrsc_typeexact                        */
#define FCU_LRSC_ADDREXACT_LRSC_TYPEEXACT_MSB 1u
#define FCU_LRSC_ADDREXACT_LRSC_TYPEEXACT_LSB 1u
#define FCU_LRSC_ADDREXACT_LRSC_TYPEEXACT_WIDTH 1u
#define FCU_LRSC_ADDREXACT_LRSC_TYPEEXACT_READ_ACCESS 1u
#define FCU_LRSC_ADDREXACT_LRSC_TYPEEXACT_WRITE_ACCESS 1u
#define FCU_LRSC_ADDREXACT_LRSC_TYPEEXACT_RESET 0x1u
#define FCU_LRSC_ADDREXACT_LRSC_TYPEEXACT_FIELD_MASK 0x00000002ul
#define FCU_LRSC_ADDREXACT_LRSC_TYPEEXACT_GET(x) (((x) & 0x00000002ul) >> 1)
#define FCU_LRSC_ADDREXACT_LRSC_TYPEEXACT_SET(x) (((x) << 1) & 0x00000002ul)
#define FCU_LRSC_ADDREXACT_LRSC_TYPEEXACT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fcu::lrsc_addrexact.lrsc_addrexact                        */
#define FCU_LRSC_ADDREXACT_LRSC_ADDREXACT_MSB 0u
#define FCU_LRSC_ADDREXACT_LRSC_ADDREXACT_LSB 0u
#define FCU_LRSC_ADDREXACT_LRSC_ADDREXACT_WIDTH 1u
#define FCU_LRSC_ADDREXACT_LRSC_ADDREXACT_READ_ACCESS 1u
#define FCU_LRSC_ADDREXACT_LRSC_ADDREXACT_WRITE_ACCESS 1u
#define FCU_LRSC_ADDREXACT_LRSC_ADDREXACT_RESET 0x1u
#define FCU_LRSC_ADDREXACT_LRSC_ADDREXACT_FIELD_MASK 0x00000001ul
#define FCU_LRSC_ADDREXACT_LRSC_ADDREXACT_GET(x) ((x) & 0x00000001ul)
#define FCU_LRSC_ADDREXACT_LRSC_ADDREXACT_SET(x) ((x) & 0x00000001ul)
#define FCU_LRSC_ADDREXACT_LRSC_ADDREXACT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fcu::defeature_ras_prvmode                               */
/* Register template: fcu::defeature_ras_prvmode                           */
/* Field member: fcu::defeature_ras_prvmode.defeature_ras_tosaddressrestore */
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_TOSADDRESSRESTORE_MSB 3u
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_TOSADDRESSRESTORE_LSB 3u
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_TOSADDRESSRESTORE_WIDTH 1u
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_TOSADDRESSRESTORE_READ_ACCESS 1u
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_TOSADDRESSRESTORE_WRITE_ACCESS 1u
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_TOSADDRESSRESTORE_RESET 0x1u
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_TOSADDRESSRESTORE_FIELD_MASK 0x00000008ul
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_TOSADDRESSRESTORE_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_TOSADDRESSRESTORE_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_TOSADDRESSRESTORE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: fcu::defeature_ras_prvmode.defeature_ras_prvmode          */
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_PRVMODE_MSB 2u
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_PRVMODE_LSB 0u
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_PRVMODE_WIDTH 3u
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_PRVMODE_READ_ACCESS 1u
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_PRVMODE_WRITE_ACCESS 1u
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_PRVMODE_RESET 0x5u
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_PRVMODE_FIELD_MASK 0x00000007ul
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_PRVMODE_GET(x) \
   ((x) & 0x00000007ul)
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_PRVMODE_SET(x) \
   ((x) & 0x00000007ul)
#define FCU_DEFEATURE_RAS_PRVMODE_DEFEATURE_RAS_PRVMODE_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Wide Register type: fcu::mdp_resettime                                  */
/* Wide Register template: fcu::mdp_resettime                              */
#define FCU_MDP_RESETTIME_SIZE 0x8u
#define FCU_MDP_RESETTIME_BYTE_SIZE 0x8u

/* Register type: fcu::mdp_resettime::mdp_resettime_0_2                    */
/* Register template: fcu::mdp_resettime::mdp_resettime_0_2                */
/* Field member: fcu::mdp_resettime::mdp_resettime_0_2.mdp_badhoistlimit   */
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_BADHOISTLIMIT_MSB 31u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_BADHOISTLIMIT_LSB 24u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_BADHOISTLIMIT_WIDTH 8u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_BADHOISTLIMIT_READ_ACCESS 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_BADHOISTLIMIT_WRITE_ACCESS 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_BADHOISTLIMIT_RESET 0x04u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_BADHOISTLIMIT_FIELD_MASK 0xff000000ul
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_BADHOISTLIMIT_GET(x) \
   (((x) & 0xff000000ul) >> 24)
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_BADHOISTLIMIT_SET(x) \
   (((x) << 24) & 0xff000000ul)
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_BADHOISTLIMIT_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000ul) | ((r) & 0x00fffffful))
/* Field member: fcu::mdp_resettime::mdp_resettime_0_2.mdp_resettime       */
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_RESETTIME_MSB 23u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_RESETTIME_LSB 0u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_RESETTIME_WIDTH 24u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_RESETTIME_READ_ACCESS 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_RESETTIME_WRITE_ACCESS 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_RESETTIME_RESET 0x010000ul
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_RESETTIME_FIELD_MASK 0x00fffffful
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_RESETTIME_GET(x) \
   ((x) & 0x00fffffful)
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_RESETTIME_SET(x) \
   ((x) & 0x00fffffful)
#define FCU_MDP_RESETTIME_MDP_RESETTIME_0_2_MDP_RESETTIME_MODIFY(r, x) \
   (((x) & 0x00fffffful) | ((r) & 0xff000000ul))

/* Register type: fcu::mdp_resettime::mdp_resettime_1_2                    */
/* Register template: fcu::mdp_resettime::mdp_resettime_1_2                */
/* Field member: fcu::mdp_resettime::mdp_resettime_1_2.mdp_allhoist        */
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ALLHOIST_MSB 17u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ALLHOIST_LSB 17u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ALLHOIST_WIDTH 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ALLHOIST_READ_ACCESS 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ALLHOIST_WRITE_ACCESS 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ALLHOIST_RESET 0x0u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ALLHOIST_FIELD_MASK 0x00020000ul
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ALLHOIST_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ALLHOIST_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ALLHOIST_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: fcu::mdp_resettime::mdp_resettime_1_2.mdp_enable          */
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ENABLE_MSB 16u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ENABLE_LSB 16u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ENABLE_WIDTH 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ENABLE_READ_ACCESS 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ENABLE_WRITE_ACCESS 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ENABLE_RESET 0x1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ENABLE_FIELD_MASK 0x00010000ul
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ENABLE_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: fcu::mdp_resettime::mdp_resettime_1_2.mdp_goodhoistlimit  */
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_GOODHOISTLIMIT_MSB 15u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_GOODHOISTLIMIT_LSB 0u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_GOODHOISTLIMIT_WIDTH 16u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_GOODHOISTLIMIT_READ_ACCESS 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_GOODHOISTLIMIT_WRITE_ACCESS 1u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_GOODHOISTLIMIT_RESET 0x0200u
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_GOODHOISTLIMIT_FIELD_MASK 0x0000fffful
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_GOODHOISTLIMIT_GET(x) \
   ((x) & 0x0000fffful)
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_GOODHOISTLIMIT_SET(x) \
   ((x) & 0x0000fffful)
#define FCU_MDP_RESETTIME_MDP_RESETTIME_1_2_MDP_GOODHOISTLIMIT_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Wide Register type: fcu::pcr_masks                                      */
/* Wide Register template: fcu::pcr_masks                                  */
#define FCU_PCR_MASKS_SIZE 0xcu
#define FCU_PCR_MASKS_BYTE_SIZE 0xcu

/* Register type: fcu::pcr_masks::pcr_masks_0_3                            */
/* Register template: fcu::pcr_masks::pcr_masks_0_3                        */
/* Field member: fcu::pcr_masks::pcr_masks_0_3.pcr_masks_0                 */
#define FCU_PCR_MASKS_PCR_MASKS_0_3_PCR_MASKS_0_MSB 31u
#define FCU_PCR_MASKS_PCR_MASKS_0_3_PCR_MASKS_0_LSB 0u
#define FCU_PCR_MASKS_PCR_MASKS_0_3_PCR_MASKS_0_WIDTH 32u
#define FCU_PCR_MASKS_PCR_MASKS_0_3_PCR_MASKS_0_READ_ACCESS 1u
#define FCU_PCR_MASKS_PCR_MASKS_0_3_PCR_MASKS_0_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_PCR_MASKS_0_3_PCR_MASKS_0_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_PCR_MASKS_0_3_PCR_MASKS_0_GET(x) ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_PCR_MASKS_0_3_PCR_MASKS_0_SET(x) ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_PCR_MASKS_0_3_PCR_MASKS_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks::pcr_masks_1_3                            */
/* Register template: fcu::pcr_masks::pcr_masks_1_3                        */
/* Field member: fcu::pcr_masks::pcr_masks_1_3.pcr_values_0                */
#define FCU_PCR_MASKS_PCR_MASKS_1_3_PCR_VALUES_0_MSB 31u
#define FCU_PCR_MASKS_PCR_MASKS_1_3_PCR_VALUES_0_LSB 0u
#define FCU_PCR_MASKS_PCR_MASKS_1_3_PCR_VALUES_0_WIDTH 32u
#define FCU_PCR_MASKS_PCR_MASKS_1_3_PCR_VALUES_0_READ_ACCESS 1u
#define FCU_PCR_MASKS_PCR_MASKS_1_3_PCR_VALUES_0_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_PCR_MASKS_1_3_PCR_VALUES_0_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_PCR_MASKS_1_3_PCR_VALUES_0_GET(x) ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_PCR_MASKS_1_3_PCR_VALUES_0_SET(x) ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_PCR_MASKS_1_3_PCR_VALUES_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks::pcr_masks_2_3                            */
/* Register template: fcu::pcr_masks::pcr_masks_2_3                        */
/* Field member: fcu::pcr_masks::pcr_masks_2_3.pcr_enables_0               */
#define FCU_PCR_MASKS_PCR_MASKS_2_3_PCR_ENABLES_0_MSB 2u
#define FCU_PCR_MASKS_PCR_MASKS_2_3_PCR_ENABLES_0_LSB 0u
#define FCU_PCR_MASKS_PCR_MASKS_2_3_PCR_ENABLES_0_WIDTH 3u
#define FCU_PCR_MASKS_PCR_MASKS_2_3_PCR_ENABLES_0_READ_ACCESS 1u
#define FCU_PCR_MASKS_PCR_MASKS_2_3_PCR_ENABLES_0_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_PCR_MASKS_2_3_PCR_ENABLES_0_RESET 0x0u
#define FCU_PCR_MASKS_PCR_MASKS_2_3_PCR_ENABLES_0_FIELD_MASK 0x00000007ul
#define FCU_PCR_MASKS_PCR_MASKS_2_3_PCR_ENABLES_0_GET(x) ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_PCR_MASKS_2_3_PCR_ENABLES_0_SET(x) ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_PCR_MASKS_2_3_PCR_ENABLES_0_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Wide Register type: fcu::pcr_masks_0                                    */
/* Wide Register template: fcu::pcr_masks_0                                */
#define FCU_PCR_MASKS_0_SIZE 0xcu
#define FCU_PCR_MASKS_0_BYTE_SIZE 0xcu

/* Register type: fcu::pcr_masks_0::pcr_masks_0_0_3                        */
/* Register template: fcu::pcr_masks_0::pcr_masks_0_0_3                    */
/* Field member: fcu::pcr_masks_0::pcr_masks_0_0_3.pcr_masks_1             */
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_PCR_MASKS_1_MSB 31u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_PCR_MASKS_1_LSB 0u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_PCR_MASKS_1_WIDTH 32u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_PCR_MASKS_1_READ_ACCESS 1u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_PCR_MASKS_1_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_PCR_MASKS_1_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_PCR_MASKS_1_GET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_PCR_MASKS_1_SET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_0_PCR_MASKS_0_0_3_PCR_MASKS_1_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks_0::pcr_masks_0_1_3                        */
/* Register template: fcu::pcr_masks_0::pcr_masks_0_1_3                    */
/* Field member: fcu::pcr_masks_0::pcr_masks_0_1_3.pcr_values_1            */
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_PCR_VALUES_1_MSB 31u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_PCR_VALUES_1_LSB 0u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_PCR_VALUES_1_WIDTH 32u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_PCR_VALUES_1_READ_ACCESS 1u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_PCR_VALUES_1_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_PCR_VALUES_1_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_PCR_VALUES_1_GET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_PCR_VALUES_1_SET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_0_PCR_MASKS_0_1_3_PCR_VALUES_1_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks_0::pcr_masks_0_2_3                        */
/* Register template: fcu::pcr_masks_0::pcr_masks_0_2_3                    */
/* Field member: fcu::pcr_masks_0::pcr_masks_0_2_3.pcr_enables_1           */
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_PCR_ENABLES_1_MSB 2u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_PCR_ENABLES_1_LSB 0u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_PCR_ENABLES_1_WIDTH 3u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_PCR_ENABLES_1_READ_ACCESS 1u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_PCR_ENABLES_1_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_PCR_ENABLES_1_RESET 0x0u
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_PCR_ENABLES_1_FIELD_MASK 0x00000007ul
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_PCR_ENABLES_1_GET(x) \
   ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_PCR_ENABLES_1_SET(x) \
   ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_0_PCR_MASKS_0_2_3_PCR_ENABLES_1_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Wide Register type: fcu::pcr_masks_1                                    */
/* Wide Register template: fcu::pcr_masks_1                                */
#define FCU_PCR_MASKS_1_SIZE 0xcu
#define FCU_PCR_MASKS_1_BYTE_SIZE 0xcu

/* Register type: fcu::pcr_masks_1::pcr_masks_1_0_3                        */
/* Register template: fcu::pcr_masks_1::pcr_masks_1_0_3                    */
/* Field member: fcu::pcr_masks_1::pcr_masks_1_0_3.pcr_masks_2             */
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_PCR_MASKS_2_MSB 31u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_PCR_MASKS_2_LSB 0u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_PCR_MASKS_2_WIDTH 32u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_PCR_MASKS_2_READ_ACCESS 1u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_PCR_MASKS_2_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_PCR_MASKS_2_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_PCR_MASKS_2_GET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_PCR_MASKS_2_SET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_1_PCR_MASKS_1_0_3_PCR_MASKS_2_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks_1::pcr_masks_1_1_3                        */
/* Register template: fcu::pcr_masks_1::pcr_masks_1_1_3                    */
/* Field member: fcu::pcr_masks_1::pcr_masks_1_1_3.pcr_values_2            */
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_PCR_VALUES_2_MSB 31u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_PCR_VALUES_2_LSB 0u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_PCR_VALUES_2_WIDTH 32u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_PCR_VALUES_2_READ_ACCESS 1u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_PCR_VALUES_2_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_PCR_VALUES_2_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_PCR_VALUES_2_GET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_PCR_VALUES_2_SET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_1_PCR_MASKS_1_1_3_PCR_VALUES_2_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks_1::pcr_masks_1_2_3                        */
/* Register template: fcu::pcr_masks_1::pcr_masks_1_2_3                    */
/* Field member: fcu::pcr_masks_1::pcr_masks_1_2_3.pcr_enables_2           */
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_PCR_ENABLES_2_MSB 2u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_PCR_ENABLES_2_LSB 0u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_PCR_ENABLES_2_WIDTH 3u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_PCR_ENABLES_2_READ_ACCESS 1u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_PCR_ENABLES_2_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_PCR_ENABLES_2_RESET 0x0u
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_PCR_ENABLES_2_FIELD_MASK 0x00000007ul
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_PCR_ENABLES_2_GET(x) \
   ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_PCR_ENABLES_2_SET(x) \
   ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_1_PCR_MASKS_1_2_3_PCR_ENABLES_2_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Wide Register type: fcu::pcr_masks_2                                    */
/* Wide Register template: fcu::pcr_masks_2                                */
#define FCU_PCR_MASKS_2_SIZE 0xcu
#define FCU_PCR_MASKS_2_BYTE_SIZE 0xcu

/* Register type: fcu::pcr_masks_2::pcr_masks_2_0_3                        */
/* Register template: fcu::pcr_masks_2::pcr_masks_2_0_3                    */
/* Field member: fcu::pcr_masks_2::pcr_masks_2_0_3.pcr_masks_3             */
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_PCR_MASKS_3_MSB 31u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_PCR_MASKS_3_LSB 0u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_PCR_MASKS_3_WIDTH 32u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_PCR_MASKS_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_PCR_MASKS_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_PCR_MASKS_3_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_PCR_MASKS_3_GET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_PCR_MASKS_3_SET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_2_PCR_MASKS_2_0_3_PCR_MASKS_3_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks_2::pcr_masks_2_1_3                        */
/* Register template: fcu::pcr_masks_2::pcr_masks_2_1_3                    */
/* Field member: fcu::pcr_masks_2::pcr_masks_2_1_3.pcr_values_3            */
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_PCR_VALUES_3_MSB 31u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_PCR_VALUES_3_LSB 0u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_PCR_VALUES_3_WIDTH 32u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_PCR_VALUES_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_PCR_VALUES_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_PCR_VALUES_3_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_PCR_VALUES_3_GET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_PCR_VALUES_3_SET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_2_PCR_MASKS_2_1_3_PCR_VALUES_3_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks_2::pcr_masks_2_2_3                        */
/* Register template: fcu::pcr_masks_2::pcr_masks_2_2_3                    */
/* Field member: fcu::pcr_masks_2::pcr_masks_2_2_3.pcr_enables_3           */
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_PCR_ENABLES_3_MSB 2u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_PCR_ENABLES_3_LSB 0u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_PCR_ENABLES_3_WIDTH 3u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_PCR_ENABLES_3_READ_ACCESS 1u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_PCR_ENABLES_3_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_PCR_ENABLES_3_RESET 0x0u
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_PCR_ENABLES_3_FIELD_MASK 0x00000007ul
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_PCR_ENABLES_3_GET(x) \
   ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_PCR_ENABLES_3_SET(x) \
   ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_2_PCR_MASKS_2_2_3_PCR_ENABLES_3_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Wide Register type: fcu::pcr_masks_3                                    */
/* Wide Register template: fcu::pcr_masks_3                                */
#define FCU_PCR_MASKS_3_SIZE 0xcu
#define FCU_PCR_MASKS_3_BYTE_SIZE 0xcu

/* Register type: fcu::pcr_masks_3::pcr_masks_3_0_3                        */
/* Register template: fcu::pcr_masks_3::pcr_masks_3_0_3                    */
/* Field member: fcu::pcr_masks_3::pcr_masks_3_0_3.pcr_masks_4             */
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_PCR_MASKS_4_MSB 31u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_PCR_MASKS_4_LSB 0u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_PCR_MASKS_4_WIDTH 32u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_PCR_MASKS_4_READ_ACCESS 1u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_PCR_MASKS_4_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_PCR_MASKS_4_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_PCR_MASKS_4_GET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_PCR_MASKS_4_SET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_3_PCR_MASKS_3_0_3_PCR_MASKS_4_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks_3::pcr_masks_3_1_3                        */
/* Register template: fcu::pcr_masks_3::pcr_masks_3_1_3                    */
/* Field member: fcu::pcr_masks_3::pcr_masks_3_1_3.pcr_values_4            */
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_PCR_VALUES_4_MSB 31u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_PCR_VALUES_4_LSB 0u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_PCR_VALUES_4_WIDTH 32u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_PCR_VALUES_4_READ_ACCESS 1u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_PCR_VALUES_4_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_PCR_VALUES_4_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_PCR_VALUES_4_GET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_PCR_VALUES_4_SET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_3_PCR_MASKS_3_1_3_PCR_VALUES_4_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks_3::pcr_masks_3_2_3                        */
/* Register template: fcu::pcr_masks_3::pcr_masks_3_2_3                    */
/* Field member: fcu::pcr_masks_3::pcr_masks_3_2_3.pcr_enables_4           */
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_PCR_ENABLES_4_MSB 2u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_PCR_ENABLES_4_LSB 0u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_PCR_ENABLES_4_WIDTH 3u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_PCR_ENABLES_4_READ_ACCESS 1u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_PCR_ENABLES_4_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_PCR_ENABLES_4_RESET 0x0u
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_PCR_ENABLES_4_FIELD_MASK 0x00000007ul
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_PCR_ENABLES_4_GET(x) \
   ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_PCR_ENABLES_4_SET(x) \
   ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_3_PCR_MASKS_3_2_3_PCR_ENABLES_4_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Wide Register type: fcu::pcr_masks_4                                    */
/* Wide Register template: fcu::pcr_masks_4                                */
#define FCU_PCR_MASKS_4_SIZE 0xcu
#define FCU_PCR_MASKS_4_BYTE_SIZE 0xcu

/* Register type: fcu::pcr_masks_4::pcr_masks_4_0_3                        */
/* Register template: fcu::pcr_masks_4::pcr_masks_4_0_3                    */
/* Field member: fcu::pcr_masks_4::pcr_masks_4_0_3.pcr_masks_5             */
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_PCR_MASKS_5_MSB 31u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_PCR_MASKS_5_LSB 0u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_PCR_MASKS_5_WIDTH 32u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_PCR_MASKS_5_READ_ACCESS 1u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_PCR_MASKS_5_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_PCR_MASKS_5_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_PCR_MASKS_5_GET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_PCR_MASKS_5_SET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_4_PCR_MASKS_4_0_3_PCR_MASKS_5_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks_4::pcr_masks_4_1_3                        */
/* Register template: fcu::pcr_masks_4::pcr_masks_4_1_3                    */
/* Field member: fcu::pcr_masks_4::pcr_masks_4_1_3.pcr_values_5            */
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_PCR_VALUES_5_MSB 31u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_PCR_VALUES_5_LSB 0u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_PCR_VALUES_5_WIDTH 32u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_PCR_VALUES_5_READ_ACCESS 1u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_PCR_VALUES_5_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_PCR_VALUES_5_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_PCR_VALUES_5_GET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_PCR_VALUES_5_SET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_4_PCR_MASKS_4_1_3_PCR_VALUES_5_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks_4::pcr_masks_4_2_3                        */
/* Register template: fcu::pcr_masks_4::pcr_masks_4_2_3                    */
/* Field member: fcu::pcr_masks_4::pcr_masks_4_2_3.pcr_enables_5           */
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_PCR_ENABLES_5_MSB 2u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_PCR_ENABLES_5_LSB 0u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_PCR_ENABLES_5_WIDTH 3u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_PCR_ENABLES_5_READ_ACCESS 1u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_PCR_ENABLES_5_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_PCR_ENABLES_5_RESET 0x0u
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_PCR_ENABLES_5_FIELD_MASK 0x00000007ul
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_PCR_ENABLES_5_GET(x) \
   ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_PCR_ENABLES_5_SET(x) \
   ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_4_PCR_MASKS_4_2_3_PCR_ENABLES_5_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Wide Register type: fcu::pcr_masks_5                                    */
/* Wide Register template: fcu::pcr_masks_5                                */
#define FCU_PCR_MASKS_5_SIZE 0xcu
#define FCU_PCR_MASKS_5_BYTE_SIZE 0xcu

/* Register type: fcu::pcr_masks_5::pcr_masks_5_0_3                        */
/* Register template: fcu::pcr_masks_5::pcr_masks_5_0_3                    */
/* Field member: fcu::pcr_masks_5::pcr_masks_5_0_3.pcr_masks_6             */
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_PCR_MASKS_6_MSB 31u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_PCR_MASKS_6_LSB 0u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_PCR_MASKS_6_WIDTH 32u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_PCR_MASKS_6_READ_ACCESS 1u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_PCR_MASKS_6_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_PCR_MASKS_6_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_PCR_MASKS_6_GET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_PCR_MASKS_6_SET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_5_PCR_MASKS_5_0_3_PCR_MASKS_6_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks_5::pcr_masks_5_1_3                        */
/* Register template: fcu::pcr_masks_5::pcr_masks_5_1_3                    */
/* Field member: fcu::pcr_masks_5::pcr_masks_5_1_3.pcr_values_6            */
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_PCR_VALUES_6_MSB 31u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_PCR_VALUES_6_LSB 0u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_PCR_VALUES_6_WIDTH 32u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_PCR_VALUES_6_READ_ACCESS 1u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_PCR_VALUES_6_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_PCR_VALUES_6_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_PCR_VALUES_6_GET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_PCR_VALUES_6_SET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_5_PCR_MASKS_5_1_3_PCR_VALUES_6_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks_5::pcr_masks_5_2_3                        */
/* Register template: fcu::pcr_masks_5::pcr_masks_5_2_3                    */
/* Field member: fcu::pcr_masks_5::pcr_masks_5_2_3.pcr_enables_6           */
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_PCR_ENABLES_6_MSB 2u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_PCR_ENABLES_6_LSB 0u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_PCR_ENABLES_6_WIDTH 3u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_PCR_ENABLES_6_READ_ACCESS 1u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_PCR_ENABLES_6_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_PCR_ENABLES_6_RESET 0x0u
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_PCR_ENABLES_6_FIELD_MASK 0x00000007ul
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_PCR_ENABLES_6_GET(x) \
   ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_PCR_ENABLES_6_SET(x) \
   ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_5_PCR_MASKS_5_2_3_PCR_ENABLES_6_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Wide Register type: fcu::pcr_masks_6                                    */
/* Wide Register template: fcu::pcr_masks_6                                */
#define FCU_PCR_MASKS_6_SIZE 0xcu
#define FCU_PCR_MASKS_6_BYTE_SIZE 0xcu

/* Register type: fcu::pcr_masks_6::pcr_masks_6_0_3                        */
/* Register template: fcu::pcr_masks_6::pcr_masks_6_0_3                    */
/* Field member: fcu::pcr_masks_6::pcr_masks_6_0_3.pcr_masks_7             */
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_PCR_MASKS_7_MSB 31u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_PCR_MASKS_7_LSB 0u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_PCR_MASKS_7_WIDTH 32u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_PCR_MASKS_7_READ_ACCESS 1u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_PCR_MASKS_7_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_PCR_MASKS_7_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_PCR_MASKS_7_GET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_PCR_MASKS_7_SET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_6_PCR_MASKS_6_0_3_PCR_MASKS_7_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks_6::pcr_masks_6_1_3                        */
/* Register template: fcu::pcr_masks_6::pcr_masks_6_1_3                    */
/* Field member: fcu::pcr_masks_6::pcr_masks_6_1_3.pcr_values_7            */
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_PCR_VALUES_7_MSB 31u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_PCR_VALUES_7_LSB 0u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_PCR_VALUES_7_WIDTH 32u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_PCR_VALUES_7_READ_ACCESS 1u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_PCR_VALUES_7_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_PCR_VALUES_7_FIELD_MASK 0xfffffffful
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_PCR_VALUES_7_GET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_PCR_VALUES_7_SET(x) \
   ((x) & 0xfffffffful)
#define FCU_PCR_MASKS_6_PCR_MASKS_6_1_3_PCR_VALUES_7_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: fcu::pcr_masks_6::pcr_masks_6_2_3                        */
/* Register template: fcu::pcr_masks_6::pcr_masks_6_2_3                    */
/* Field member: fcu::pcr_masks_6::pcr_masks_6_2_3.pcr_enables_7           */
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_PCR_ENABLES_7_MSB 2u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_PCR_ENABLES_7_LSB 0u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_PCR_ENABLES_7_WIDTH 3u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_PCR_ENABLES_7_READ_ACCESS 1u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_PCR_ENABLES_7_WRITE_ACCESS 1u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_PCR_ENABLES_7_RESET 0x0u
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_PCR_ENABLES_7_FIELD_MASK 0x00000007ul
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_PCR_ENABLES_7_GET(x) \
   ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_PCR_ENABLES_7_SET(x) \
   ((x) & 0x00000007ul)
#define FCU_PCR_MASKS_6_PCR_MASKS_6_2_3_PCR_ENABLES_7_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: fcu::defeature_dec_pcrxcptcause                          */
/* Register template: fcu::defeature_dec_pcrxcptcause                      */
/* Field member: fcu::defeature_dec_pcrxcptcause.defeature_ldspec_disable  */
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_LDSPEC_DISABLE_MSB 11u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_LDSPEC_DISABLE_LSB 11u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_LDSPEC_DISABLE_WIDTH 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_LDSPEC_DISABLE_READ_ACCESS 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_LDSPEC_DISABLE_WRITE_ACCESS 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_LDSPEC_DISABLE_RESET 0x0u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_LDSPEC_DISABLE_FIELD_MASK 0x00000800ul
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_LDSPEC_DISABLE_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_LDSPEC_DISABLE_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_LDSPEC_DISABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: fcu::defeature_dec_pcrxcptcause.defeature_ifpu_alwaysready */
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_IFPU_ALWAYSREADY_MSB 10u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_IFPU_ALWAYSREADY_LSB 10u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_IFPU_ALWAYSREADY_WIDTH 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_IFPU_ALWAYSREADY_READ_ACCESS 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_IFPU_ALWAYSREADY_WRITE_ACCESS 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_IFPU_ALWAYSREADY_RESET 0x0u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_IFPU_ALWAYSREADY_FIELD_MASK 0x00000400ul
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_IFPU_ALWAYSREADY_GET(x) \
   (((x) & 0x00000400ul) >> 10)
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_IFPU_ALWAYSREADY_SET(x) \
   (((x) << 10) & 0x00000400ul)
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_IFPU_ALWAYSREADY_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: fcu::defeature_dec_pcrxcptcause.defeature_dec_serialize_csr_rd */
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZE_CSR_RD_MSB 9u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZE_CSR_RD_LSB 9u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZE_CSR_RD_WIDTH 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZE_CSR_RD_READ_ACCESS 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZE_CSR_RD_WRITE_ACCESS 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZE_CSR_RD_RESET 0x1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZE_CSR_RD_FIELD_MASK 0x00000200ul
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZE_CSR_RD_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZE_CSR_RD_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZE_CSR_RD_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: fcu::defeature_dec_pcrxcptcause.defeature_dec_serializeall */
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZEALL_MSB 8u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZEALL_LSB 8u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZEALL_WIDTH 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZEALL_READ_ACCESS 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZEALL_WRITE_ACCESS 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZEALL_RESET 0x0u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZEALL_FIELD_MASK 0x00000100ul
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZEALL_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZEALL_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_SERIALIZEALL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: fcu::defeature_dec_pcrxcptcause.defeature_dec_pcrxcptcause */
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_PCRXCPTCAUSE_MSB 7u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_PCRXCPTCAUSE_LSB 0u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_PCRXCPTCAUSE_WIDTH 8u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_PCRXCPTCAUSE_READ_ACCESS 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_PCRXCPTCAUSE_WRITE_ACCESS 1u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_PCRXCPTCAUSE_RESET 0x02u
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_PCRXCPTCAUSE_FIELD_MASK 0x000000fful
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_PCRXCPTCAUSE_GET(x) \
   ((x) & 0x000000fful)
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_PCRXCPTCAUSE_SET(x) \
   ((x) & 0x000000fful)
#define FCU_DEFEATURE_DEC_PCRXCPTCAUSE_DEFEATURE_DEC_PCRXCPTCAUSE_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: fcu::defeature_eco_spare0                                */
/* Register template: fcu::defeature_eco_spare0                            */
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare15           */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE15_MSB 15u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE15_LSB 15u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE15_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE15_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE15_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE15_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE15_FIELD_MASK 0x00008000ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE15_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE15_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare14           */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE14_MSB 14u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE14_LSB 14u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE14_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE14_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE14_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE14_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE14_FIELD_MASK 0x00004000ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE14_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE14_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare13           */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE13_MSB 13u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE13_LSB 13u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE13_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE13_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE13_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE13_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE13_FIELD_MASK 0x00002000ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE13_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE13_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare12           */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE12_MSB 12u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE12_LSB 12u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE12_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE12_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE12_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE12_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE12_FIELD_MASK 0x00001000ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE12_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE12_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare11           */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE11_MSB 11u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE11_LSB 11u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE11_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE11_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE11_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE11_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE11_FIELD_MASK 0x00000800ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE11_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE11_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare10           */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE10_MSB 10u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE10_LSB 10u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE10_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE10_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE10_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE10_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE10_FIELD_MASK 0x00000400ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE10_GET(x) \
   (((x) & 0x00000400ul) >> 10)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE10_SET(x) \
   (((x) << 10) & 0x00000400ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare9            */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE9_MSB 9u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE9_LSB 9u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE9_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE9_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE9_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE9_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE9_FIELD_MASK 0x00000200ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE9_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE9_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare8            */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE8_MSB 8u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE8_LSB 8u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE8_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE8_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE8_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE8_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE8_FIELD_MASK 0x00000100ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE8_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE8_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare7            */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE7_MSB 7u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE7_LSB 7u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE7_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE7_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE7_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE7_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE7_FIELD_MASK 0x00000080ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE7_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE7_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare6            */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE6_MSB 6u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE6_LSB 6u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE6_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE6_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE6_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE6_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE6_FIELD_MASK 0x00000040ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE6_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE6_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare5            */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE5_MSB 5u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE5_LSB 5u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE5_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE5_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE5_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE5_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE5_FIELD_MASK 0x00000020ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE5_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE5_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare4            */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE4_MSB 4u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE4_LSB 4u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE4_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE4_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE4_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE4_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE4_FIELD_MASK 0x00000010ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE4_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE4_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare3            */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE3_MSB 3u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE3_LSB 3u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE3_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE3_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE3_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE3_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE3_FIELD_MASK 0x00000008ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE3_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE3_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare2            */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE2_MSB 2u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE2_LSB 2u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE2_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE2_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE2_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE2_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE2_FIELD_MASK 0x00000004ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE2_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE2_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare1            */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE1_MSB 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE1_LSB 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE1_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE1_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE1_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE1_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE1_FIELD_MASK 0x00000002ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE1_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE1_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fcu::defeature_eco_spare0.defeature_eco_spare0            */
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE0_MSB 0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE0_LSB 0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE0_WIDTH 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE0_READ_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE0_WRITE_ACCESS 1u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE0_RESET 0x0u
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE0_FIELD_MASK 0x00000001ul
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE0_GET(x) \
   ((x) & 0x00000001ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE0_SET(x) \
   ((x) & 0x00000001ul)
#define FCU_DEFEATURE_ECO_SPARE0_DEFEATURE_ECO_SPARE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Wide Register: fcu::mdp_resettime                           */
typedef struct {
   volatile uint32_t mdp_resettime_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t mdp_resettime_1_2; /**< Offset 0x4 (R/W) */
} Fcu_mdp_resettime, *PTR_Fcu_mdp_resettime;

/* Typedef for Wide Register: fcu::pcr_masks                               */
typedef struct {
   volatile uint32_t pcr_masks_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t pcr_masks_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t pcr_masks_2_3; /**< Offset 0x8 (R/W) */
} Fcu_pcr_masks, *PTR_Fcu_pcr_masks;

/* Typedef for Wide Register: fcu::pcr_masks_0                             */
typedef struct {
   volatile uint32_t pcr_masks_0_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t pcr_masks_0_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t pcr_masks_0_2_3; /**< Offset 0x8 (R/W) */
} Fcu_pcr_masks_0, *PTR_Fcu_pcr_masks_0;

/* Typedef for Wide Register: fcu::pcr_masks_1                             */
typedef struct {
   volatile uint32_t pcr_masks_1_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t pcr_masks_1_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t pcr_masks_1_2_3; /**< Offset 0x8 (R/W) */
} Fcu_pcr_masks_1, *PTR_Fcu_pcr_masks_1;

/* Typedef for Wide Register: fcu::pcr_masks_2                             */
typedef struct {
   volatile uint32_t pcr_masks_2_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t pcr_masks_2_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t pcr_masks_2_2_3; /**< Offset 0x8 (R/W) */
} Fcu_pcr_masks_2, *PTR_Fcu_pcr_masks_2;

/* Typedef for Wide Register: fcu::pcr_masks_3                             */
typedef struct {
   volatile uint32_t pcr_masks_3_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t pcr_masks_3_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t pcr_masks_3_2_3; /**< Offset 0x8 (R/W) */
} Fcu_pcr_masks_3, *PTR_Fcu_pcr_masks_3;

/* Typedef for Wide Register: fcu::pcr_masks_4                             */
typedef struct {
   volatile uint32_t pcr_masks_4_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t pcr_masks_4_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t pcr_masks_4_2_3; /**< Offset 0x8 (R/W) */
} Fcu_pcr_masks_4, *PTR_Fcu_pcr_masks_4;

/* Typedef for Wide Register: fcu::pcr_masks_5                             */
typedef struct {
   volatile uint32_t pcr_masks_5_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t pcr_masks_5_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t pcr_masks_5_2_3; /**< Offset 0x8 (R/W) */
} Fcu_pcr_masks_5, *PTR_Fcu_pcr_masks_5;

/* Typedef for Wide Register: fcu::pcr_masks_6                             */
typedef struct {
   volatile uint32_t pcr_masks_6_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t pcr_masks_6_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t pcr_masks_6_2_3; /**< Offset 0x8 (R/W) */
} Fcu_pcr_masks_6, *PTR_Fcu_pcr_masks_6;

/* Typedef for Addressmap: fcu                                             */
typedef struct {
   volatile uint32_t defeature_en; /**< Offset 0x0 (R/W) */
   volatile uint32_t defeature_bpu_btb; /**< Offset 0x4 (R/W) */
   volatile uint32_t defeature_btb_nobranch; /**< Offset 0x8 (R/W) */
   volatile uint32_t defeature_tage_noalt; /**< Offset 0xc (R/W) */
   volatile uint32_t lrsc_addrexact; /**< Offset 0x10 (R/W) */
   volatile uint32_t defeature_ras_prvmode; /**< Offset 0x14 (R/W) */
   volatile Fcu_mdp_resettime mdp_resettime; /**< Offset 0x18 (R/W) */
   volatile Fcu_pcr_masks pcr_masks; /**< Offset 0x20 (R/W) */
   uint8_t _pad0[0x4];
   volatile Fcu_pcr_masks_0 pcr_masks_0; /**< Offset 0x30 (R/W) */
   uint8_t _pad1[0x4];
   volatile Fcu_pcr_masks_1 pcr_masks_1; /**< Offset 0x40 (R/W) */
   uint8_t _pad2[0x4];
   volatile Fcu_pcr_masks_2 pcr_masks_2; /**< Offset 0x50 (R/W) */
   uint8_t _pad3[0x4];
   volatile Fcu_pcr_masks_3 pcr_masks_3; /**< Offset 0x60 (R/W) */
   uint8_t _pad4[0x4];
   volatile Fcu_pcr_masks_4 pcr_masks_4; /**< Offset 0x70 (R/W) */
   uint8_t _pad5[0x4];
   volatile Fcu_pcr_masks_5 pcr_masks_5; /**< Offset 0x80 (R/W) */
   uint8_t _pad6[0x4];
   volatile Fcu_pcr_masks_6 pcr_masks_6; /**< Offset 0x90 (R/W) */
   uint8_t _pad7[0x64];
   volatile uint32_t defeature_dec_pcrxcptcause; /**< Offset 0x100 (R/W) */
   uint8_t _pad8[0xc];
   volatile uint32_t defeature_eco_spare0; /**< Offset 0x110 (R/W) */
} Fcu, *PTR_Fcu;

#endif
