# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)

.model toplevel
.inputs clk openram_h4_w4_2rw_addr_0[0] openram_h4_w4_2rw_addr_0[1] openram_h4_w4_2rw_addr_1[0] openram_h4_w4_2rw_addr_1[1] openram_h4_w4_2rw_wdata_0[0] openram_h4_w4_2rw_wdata_0[1] openram_h4_w4_2rw_wdata_0[2] openram_h4_w4_2rw_wdata_0[3] openram_h4_w4_2rw_wdata_1[0] openram_h4_w4_2rw_wdata_1[1] openram_h4_w4_2rw_wdata_1[2] openram_h4_w4_2rw_wdata_1[3] openram_h4_w4_2rw_wen_0 openram_h4_w4_2rw_wen_1
.outputs openram_h4_w4_2rw_rdata_0[0] openram_h4_w4_2rw_rdata_0[1] openram_h4_w4_2rw_rdata_0[2] openram_h4_w4_2rw_rdata_0[3] openram_h4_w4_2rw_rdata_1[0] openram_h4_w4_2rw_rdata_1[1] openram_h4_w4_2rw_rdata_1[2] openram_h4_w4_2rw_rdata_1[3]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[3][1][0]$y$150[0] E=$auto$opt_dff.cc:194:make_patterns_logic$152 Q=mem_2[3][0]
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[3][1][0]$y$150[1] E=$auto$opt_dff.cc:194:make_patterns_logic$152 Q=mem_2[3][1]
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[3][1][0]$y$150[2] E=$auto$opt_dff.cc:194:make_patterns_logic$152 Q=mem_2[3][2]
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[3][1][0]$y$150[3] E=$auto$opt_dff.cc:194:make_patterns_logic$152 Q=mem_2[3][3]
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[1][1][0]$y$122[2] E=$auto$opt_dff.cc:194:make_patterns_logic$158 Q=mem_2[1][2]
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[1][1][0]$y$122[3] E=$auto$opt_dff.cc:194:make_patterns_logic$158 Q=mem_2[1][3]
.subckt $_DFFE_PN_ C=clk D=openram_h4_w4_2rw_addr_1[0] E=openram_h4_w4_2rw_wen_1 Q=tmp12[0]
.subckt $_DFFE_PN_ C=clk D=openram_h4_w4_2rw_addr_1[1] E=openram_h4_w4_2rw_wen_1 Q=tmp12[1]
.subckt $_DFFE_PN_ C=clk D=openram_h4_w4_2rw_addr_0[0] E=openram_h4_w4_2rw_wen_0 Q=tmp9[0]
.subckt $_DFFE_PN_ C=clk D=openram_h4_w4_2rw_addr_0[1] E=openram_h4_w4_2rw_wen_0 Q=tmp9[1]
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[0][1][0]$y$106[0] E=$auto$opt_dff.cc:194:make_patterns_logic$161 Q=mem_2[0][0]
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[0][1][0]$y$106[1] E=$auto$opt_dff.cc:194:make_patterns_logic$161 Q=mem_2[0][1]
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[0][1][0]$y$106[2] E=$auto$opt_dff.cc:194:make_patterns_logic$161 Q=mem_2[0][2]
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[0][1][0]$y$106[3] E=$auto$opt_dff.cc:194:make_patterns_logic$161 Q=mem_2[0][3]
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[2][1][0]$y$138[0] E=$auto$opt_dff.cc:194:make_patterns_logic$155 Q=mem_2[2][0]
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[2][1][0]$y$138[1] E=$auto$opt_dff.cc:194:make_patterns_logic$155 Q=mem_2[2][1]
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[2][1][0]$y$138[2] E=$auto$opt_dff.cc:194:make_patterns_logic$155 Q=mem_2[2][2]
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[2][1][0]$y$138[3] E=$auto$opt_dff.cc:194:make_patterns_logic$155 Q=mem_2[2][3]
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[1][1][0]$y$122[0] E=$auto$opt_dff.cc:194:make_patterns_logic$158 Q=mem_2[1][0]
.subckt $_DFFE_PP_ C=clk D=$memory\mem_2$wrmux[1][1][0]$y$122[1] E=$auto$opt_dff.cc:194:make_patterns_logic$158 Q=mem_2[1][1]
.names $memory\mem_2$wren[2][0][0]$y$128 $memory\mem_2$wren[2][1][0]$y$136 $auto$opt_dff.cc:194:make_patterns_logic$155
1- 1
-1 1
.names $memory\mem_2$wren[1][0][0]$y$112 $memory\mem_2$wren[1][1][0]$y$120 $auto$opt_dff.cc:194:make_patterns_logic$158
1- 1
-1 1
.names $memory\mem_2$wren[0][0][0]$y$94 $memory\mem_2$wren[0][1][0]$y$104 $auto$opt_dff.cc:194:make_patterns_logic$161
1- 1
-1 1
.names $memory\mem_2$wren[3][0][0]$y$142 $memory\mem_2$wren[3][1][0]$y$148 $auto$opt_dff.cc:194:make_patterns_logic$152
1- 1
-1 1
.names mem_2[2][0] mem_2[3][0] tmp9[0] $memory\mem_2$rdmux[1][0][0]$b$80[0]
1-0 1
-11 1
.names mem_2[2][1] mem_2[3][1] tmp9[0] $memory\mem_2$rdmux[1][0][0]$b$80[1]
1-0 1
-11 1
.names mem_2[2][2] mem_2[3][2] tmp9[0] $memory\mem_2$rdmux[1][0][0]$b$80[2]
1-0 1
-11 1
.names mem_2[2][3] mem_2[3][3] tmp9[0] $memory\mem_2$rdmux[1][0][0]$b$80[3]
1-0 1
-11 1
.names mem_2[0][0] mem_2[1][0] tmp9[0] $memory\mem_2$rdmux[1][0][0]$a$79[0]
1-0 1
-11 1
.names mem_2[0][1] mem_2[1][1] tmp9[0] $memory\mem_2$rdmux[1][0][0]$a$79[1]
1-0 1
-11 1
.names mem_2[0][2] mem_2[1][2] tmp9[0] $memory\mem_2$rdmux[1][0][0]$a$79[2]
1-0 1
-11 1
.names mem_2[0][3] mem_2[1][3] tmp9[0] $memory\mem_2$rdmux[1][0][0]$a$79[3]
1-0 1
-11 1
.names $memory\mem_2$rdmux[1][0][0]$a$79[0] $memory\mem_2$rdmux[1][0][0]$b$80[0] tmp9[1] openram_h4_w4_2rw_rdata_0[0]
1-0 1
-11 1
.names $memory\mem_2$rdmux[1][0][0]$a$79[1] $memory\mem_2$rdmux[1][0][0]$b$80[1] tmp9[1] openram_h4_w4_2rw_rdata_0[1]
1-0 1
-11 1
.names $memory\mem_2$rdmux[1][0][0]$a$79[2] $memory\mem_2$rdmux[1][0][0]$b$80[2] tmp9[1] openram_h4_w4_2rw_rdata_0[2]
1-0 1
-11 1
.names $memory\mem_2$rdmux[1][0][0]$a$79[3] $memory\mem_2$rdmux[1][0][0]$b$80[3] tmp9[1] openram_h4_w4_2rw_rdata_0[3]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[0] $memory\mem_2$wren[0][0][0]$y$94 $memory\mem_2$wrmux[0][0][0]$y$96[0]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[1] $memory\mem_2$wren[0][0][0]$y$94 $memory\mem_2$wrmux[0][0][0]$y$96[1]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[2] $memory\mem_2$wren[0][0][0]$y$94 $memory\mem_2$wrmux[0][0][0]$y$96[2]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[3] $memory\mem_2$wren[0][0][0]$y$94 $memory\mem_2$wrmux[0][0][0]$y$96[3]
1-0 1
-11 1
.names mem_2[2][0] mem_2[3][0] tmp12[0] $memory\mem_2$rdmux[0][0][0]$b$71[0]
1-0 1
-11 1
.names mem_2[2][1] mem_2[3][1] tmp12[0] $memory\mem_2$rdmux[0][0][0]$b$71[1]
1-0 1
-11 1
.names mem_2[2][2] mem_2[3][2] tmp12[0] $memory\mem_2$rdmux[0][0][0]$b$71[2]
1-0 1
-11 1
.names mem_2[2][3] mem_2[3][3] tmp12[0] $memory\mem_2$rdmux[0][0][0]$b$71[3]
1-0 1
-11 1
.names mem_2[0][0] mem_2[1][0] tmp12[0] $memory\mem_2$rdmux[0][0][0]$a$70[0]
1-0 1
-11 1
.names mem_2[0][1] mem_2[1][1] tmp12[0] $memory\mem_2$rdmux[0][0][0]$a$70[1]
1-0 1
-11 1
.names mem_2[0][2] mem_2[1][2] tmp12[0] $memory\mem_2$rdmux[0][0][0]$a$70[2]
1-0 1
-11 1
.names mem_2[0][3] mem_2[1][3] tmp12[0] $memory\mem_2$rdmux[0][0][0]$a$70[3]
1-0 1
-11 1
.names $memory\mem_2$rdmux[0][0][0]$a$70[0] $memory\mem_2$rdmux[0][0][0]$b$71[0] tmp12[1] openram_h4_w4_2rw_rdata_1[0]
1-0 1
-11 1
.names $memory\mem_2$rdmux[0][0][0]$a$70[1] $memory\mem_2$rdmux[0][0][0]$b$71[1] tmp12[1] openram_h4_w4_2rw_rdata_1[1]
1-0 1
-11 1
.names $memory\mem_2$rdmux[0][0][0]$a$70[2] $memory\mem_2$rdmux[0][0][0]$b$71[2] tmp12[1] openram_h4_w4_2rw_rdata_1[2]
1-0 1
-11 1
.names $memory\mem_2$rdmux[0][0][0]$a$70[3] $memory\mem_2$rdmux[0][0][0]$b$71[3] tmp12[1] openram_h4_w4_2rw_rdata_1[3]
1-0 1
-11 1
.names $undef openram_h4_w4_2rw_wdata_1[0] openram_h4_w4_2rw_wen_1 $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[0]
1-0 1
-11 1
.names $undef openram_h4_w4_2rw_wdata_1[1] openram_h4_w4_2rw_wen_1 $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[1]
1-0 1
-11 1
.names $undef openram_h4_w4_2rw_wdata_1[2] openram_h4_w4_2rw_wen_1 $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[2]
1-0 1
-11 1
.names $undef openram_h4_w4_2rw_wdata_1[3] openram_h4_w4_2rw_wen_1 $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[3]
1-0 1
-11 1
.names $undef openram_h4_w4_2rw_addr_1[0] openram_h4_w4_2rw_wen_1 $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_ADDR[1:0]$12[0]
1-0 1
-11 1
.names $undef openram_h4_w4_2rw_addr_1[1] openram_h4_w4_2rw_wen_1 $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_ADDR[1:0]$12[1]
1-0 1
-11 1
.names $undef openram_h4_w4_2rw_wdata_0[0] openram_h4_w4_2rw_wen_0 $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[0]
1-0 1
-11 1
.names $undef openram_h4_w4_2rw_wdata_0[1] openram_h4_w4_2rw_wen_0 $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[1]
1-0 1
-11 1
.names $undef openram_h4_w4_2rw_wdata_0[2] openram_h4_w4_2rw_wen_0 $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[2]
1-0 1
-11 1
.names $undef openram_h4_w4_2rw_wdata_0[3] openram_h4_w4_2rw_wen_0 $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[3]
1-0 1
-11 1
.names $undef openram_h4_w4_2rw_addr_0[0] openram_h4_w4_2rw_wen_0 $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_ADDR[1:0]$9[0]
1-0 1
-11 1
.names $undef openram_h4_w4_2rw_addr_0[1] openram_h4_w4_2rw_wen_0 $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_ADDR[1:0]$9[1]
1-0 1
-11 1
.names $memory\mem_2$wrmux[0][0][0]$y$96[0] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[0] $memory\mem_2$wren[0][1][0]$y$104 $memory\mem_2$wrmux[0][1][0]$y$106[0]
1-0 1
-11 1
.names $memory\mem_2$wrmux[0][0][0]$y$96[1] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[1] $memory\mem_2$wren[0][1][0]$y$104 $memory\mem_2$wrmux[0][1][0]$y$106[1]
1-0 1
-11 1
.names $memory\mem_2$wrmux[0][0][0]$y$96[2] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[2] $memory\mem_2$wren[0][1][0]$y$104 $memory\mem_2$wrmux[0][1][0]$y$106[2]
1-0 1
-11 1
.names $memory\mem_2$wrmux[0][0][0]$y$96[3] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[3] $memory\mem_2$wren[0][1][0]$y$104 $memory\mem_2$wrmux[0][1][0]$y$106[3]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[0] $memory\mem_2$wren[1][0][0]$y$112 $memory\mem_2$wrmux[1][0][0]$y$114[0]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[1] $memory\mem_2$wren[1][0][0]$y$112 $memory\mem_2$wrmux[1][0][0]$y$114[1]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[2] $memory\mem_2$wren[1][0][0]$y$112 $memory\mem_2$wrmux[1][0][0]$y$114[2]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[3] $memory\mem_2$wren[1][0][0]$y$112 $memory\mem_2$wrmux[1][0][0]$y$114[3]
1-0 1
-11 1
.names $memory\mem_2$wrmux[1][0][0]$y$114[0] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[0] $memory\mem_2$wren[1][1][0]$y$120 $memory\mem_2$wrmux[1][1][0]$y$122[0]
1-0 1
-11 1
.names $memory\mem_2$wrmux[1][0][0]$y$114[1] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[1] $memory\mem_2$wren[1][1][0]$y$120 $memory\mem_2$wrmux[1][1][0]$y$122[1]
1-0 1
-11 1
.names $memory\mem_2$wrmux[1][0][0]$y$114[2] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[2] $memory\mem_2$wren[1][1][0]$y$120 $memory\mem_2$wrmux[1][1][0]$y$122[2]
1-0 1
-11 1
.names $memory\mem_2$wrmux[1][0][0]$y$114[3] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[3] $memory\mem_2$wren[1][1][0]$y$120 $memory\mem_2$wrmux[1][1][0]$y$122[3]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[0] $memory\mem_2$wren[2][0][0]$y$128 $memory\mem_2$wrmux[2][0][0]$y$130[0]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[1] $memory\mem_2$wren[2][0][0]$y$128 $memory\mem_2$wrmux[2][0][0]$y$130[1]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[2] $memory\mem_2$wren[2][0][0]$y$128 $memory\mem_2$wrmux[2][0][0]$y$130[2]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[3] $memory\mem_2$wren[2][0][0]$y$128 $memory\mem_2$wrmux[2][0][0]$y$130[3]
1-0 1
-11 1
.names $memory\mem_2$wrmux[2][0][0]$y$130[0] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[0] $memory\mem_2$wren[2][1][0]$y$136 $memory\mem_2$wrmux[2][1][0]$y$138[0]
1-0 1
-11 1
.names $memory\mem_2$wrmux[2][0][0]$y$130[1] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[1] $memory\mem_2$wren[2][1][0]$y$136 $memory\mem_2$wrmux[2][1][0]$y$138[1]
1-0 1
-11 1
.names $memory\mem_2$wrmux[2][0][0]$y$130[2] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[2] $memory\mem_2$wren[2][1][0]$y$136 $memory\mem_2$wrmux[2][1][0]$y$138[2]
1-0 1
-11 1
.names $memory\mem_2$wrmux[2][0][0]$y$130[3] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[3] $memory\mem_2$wren[2][1][0]$y$136 $memory\mem_2$wrmux[2][1][0]$y$138[3]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[0] $memory\mem_2$wren[3][0][0]$y$142 $memory\mem_2$wrmux[3][0][0]$y$144[0]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[1] $memory\mem_2$wren[3][0][0]$y$142 $memory\mem_2$wrmux[3][0][0]$y$144[1]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[2] $memory\mem_2$wren[3][0][0]$y$142 $memory\mem_2$wrmux[3][0][0]$y$144[2]
1-0 1
-11 1
.names $undef $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_DATA[3:0]$10[3] $memory\mem_2$wren[3][0][0]$y$142 $memory\mem_2$wrmux[3][0][0]$y$144[3]
1-0 1
-11 1
.names $memory\mem_2$wrmux[3][0][0]$y$144[0] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[0] $memory\mem_2$wren[3][1][0]$y$148 $memory\mem_2$wrmux[3][1][0]$y$150[0]
1-0 1
-11 1
.names $memory\mem_2$wrmux[3][0][0]$y$144[1] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[1] $memory\mem_2$wren[3][1][0]$y$148 $memory\mem_2$wrmux[3][1][0]$y$150[1]
1-0 1
-11 1
.names $memory\mem_2$wrmux[3][0][0]$y$144[2] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[2] $memory\mem_2$wren[3][1][0]$y$148 $memory\mem_2$wrmux[3][1][0]$y$150[2]
1-0 1
-11 1
.names $memory\mem_2$wrmux[3][0][0]$y$144[3] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_DATA[3:0]$13[3] $memory\mem_2$wren[3][1][0]$y$148 $memory\mem_2$wrmux[3][1][0]$y$150[3]
1-0 1
-11 1
.names $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_ADDR[1:0]$9[0] $auto$rtlil.cc:2409:Eq$88
0 1
.names $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_ADDR[1:0]$12[0] $auto$rtlil.cc:2409:Eq$98
0 1
.names $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_ADDR[1:0]$9[1] $auto$rtlil.cc:2409:Eq$90
0 1
.names $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_ADDR[1:0]$12[1] $auto$rtlil.cc:2409:Eq$100
0 1
.names $auto$rtlil.cc:2401:And$92 openram_h4_w4_2rw_wen_0 $memory\mem_2$wren[0][0][0]$y$94
11 1
.names $auto$rtlil.cc:2409:Eq$88 $auto$rtlil.cc:2409:Eq$90 $auto$rtlil.cc:2401:And$92
11 1
.names $auto$rtlil.cc:2409:Eq$98 $auto$rtlil.cc:2409:Eq$100 $auto$rtlil.cc:2401:And$102
11 1
.names $auto$rtlil.cc:2401:And$102 openram_h4_w4_2rw_wen_1 $memory\mem_2$wren[0][1][0]$y$104
11 1
.names $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_ADDR[1:0]$9[0] $auto$rtlil.cc:2409:Eq$90 $auto$rtlil.cc:2401:And$110
11 1
.names $auto$rtlil.cc:2401:And$110 openram_h4_w4_2rw_wen_0 $memory\mem_2$wren[1][0][0]$y$112
11 1
.names $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_ADDR[1:0]$12[0] $auto$rtlil.cc:2409:Eq$100 $auto$rtlil.cc:2401:And$118
11 1
.names $auto$rtlil.cc:2401:And$118 openram_h4_w4_2rw_wen_1 $memory\mem_2$wren[1][1][0]$y$120
11 1
.names $auto$rtlil.cc:2409:Eq$88 $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_ADDR[1:0]$9[1] $auto$rtlil.cc:2401:And$126
11 1
.names $auto$rtlil.cc:2401:And$126 openram_h4_w4_2rw_wen_0 $memory\mem_2$wren[2][0][0]$y$128
11 1
.names $auto$rtlil.cc:2409:Eq$98 $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_ADDR[1:0]$12[1] $auto$rtlil.cc:2401:And$134
11 1
.names $auto$rtlil.cc:2401:And$134 openram_h4_w4_2rw_wen_1 $memory\mem_2$wren[2][1][0]$y$136
11 1
.names $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_ADDR[1:0]$9[0] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:48$1_ADDR[1:0]$9[1] $auto$rtlil.cc:2401:And$140
11 1
.names $auto$rtlil.cc:2401:And$140 openram_h4_w4_2rw_wen_0 $memory\mem_2$wren[3][0][0]$y$142
11 1
.names $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_ADDR[1:0]$12[0] $0$memwr$\mem_2$netlist_h4_w4_2rw.v:51$2_ADDR[1:0]$12[1] $auto$rtlil.cc:2401:And$146
11 1
.names $auto$rtlil.cc:2401:And$146 openram_h4_w4_2rw_wen_1 $memory\mem_2$wren[3][1][0]$y$148
11 1
.end
