# Synchronous-FIFO-Implementation
This repository provides a simple, synthesizable Verilog implementation of a Synchronous First-In, First-Out (FIFO) memory buffer. This project is designed to be a clear, educational resource for students and engineers learning fundamental digital design concepts.
