{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701332470900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701332470903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 11:21:10 2023 " "Processing started: Thu Nov 30 11:21:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701332470903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332470903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_4s -c lab_4s " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_4s -c lab_4s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332470903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701332471041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_3s/b2bd_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_3s/b2bd_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b2bd_ROM " "Found entity 1: b2bd_ROM" {  } { { "lab_3s/b2bd_rom.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_3s/b2bd_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332475954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332475954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/ss_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/ss_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss_rg " "Found entity 1: ss_rg" {  } { { "lab_2s/ss_rg.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/ss_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332475955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332475955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/ss_cntr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/ss_cntr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss_cntr " "Found entity 1: ss_cntr" {  } { { "lab_2s/ss_cntr.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/ss_cntr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332475955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332475955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/rst_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/rst_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_rg " "Found entity 1: rst_rg" {  } { { "lab_2s/rst_rg.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/rst_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332475956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332475956 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX lab_2s/mux.sv " "Entity \"MUX\" obtained from \"lab_2s/mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "lab_2s/mux.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1701332475957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "lab_2s/mux.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332475957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332475957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "lab_2s/fsm.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332475958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332475958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/dig_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/dig_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dig_rg " "Found entity 1: dig_rg" {  } { { "lab_2s/dig_rg.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/dig_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332475959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332475959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/d_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/d_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_rg " "Found entity 1: d_rg" {  } { { "lab_2s/d_rg.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/d_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332475959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332475959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/cnt_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/cnt_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_div " "Found entity 1: cnt_div" {  } { { "lab_2s/cnt_div.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/cnt_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332475960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332475960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/b2ss.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/b2ss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b2ss " "Found entity 1: b2ss" {  } { { "lab_2s/b2ss.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/b2ss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332475961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332475961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_sr_v1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_sr_v1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_SR_V1 " "Found entity 1: mult_SR_V1" {  } { { "mult_SR_V1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/mult_SR_V1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332475962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332475962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_4s.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_4s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_4s " "Found entity 1: lab_4s" {  } { { "lab_4s.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_4s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332475963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332475963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_4s " "Elaborating entity \"lab_4s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701332476036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_cntr ss_cntr:UUT_ss_cntr " "Elaborating entity \"ss_cntr\" for hierarchy \"ss_cntr:UUT_ss_cntr\"" {  } { { "lab_4s.sv" "UUT_ss_cntr" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_4s.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701332476063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_rg ss_cntr:UUT_ss_cntr\|rst_rg:rst_rg " "Elaborating entity \"rst_rg\" for hierarchy \"ss_cntr:UUT_ss_cntr\|rst_rg:rst_rg\"" {  } { { "lab_2s/ss_cntr.sv" "rst_rg" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/ss_cntr.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701332476071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_div ss_cntr:UUT_ss_cntr\|cnt_div:cnt_div " "Elaborating entity \"cnt_div\" for hierarchy \"ss_cntr:UUT_ss_cntr\|cnt_div:cnt_div\"" {  } { { "lab_2s/ss_cntr.sv" "cnt_div" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/ss_cntr.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701332476077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_rg ss_cntr:UUT_ss_cntr\|d_rg:d_rg " "Elaborating entity \"d_rg\" for hierarchy \"ss_cntr:UUT_ss_cntr\|d_rg:d_rg\"" {  } { { "lab_2s/ss_cntr.sv" "d_rg" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/ss_cntr.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701332476083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM ss_cntr:UUT_ss_cntr\|FSM:FSM " "Elaborating entity \"FSM\" for hierarchy \"ss_cntr:UUT_ss_cntr\|FSM:FSM\"" {  } { { "lab_2s/ss_cntr.sv" "FSM" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/ss_cntr.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701332476090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX ss_cntr:UUT_ss_cntr\|MUX:MUX2 " "Elaborating entity \"MUX\" for hierarchy \"ss_cntr:UUT_ss_cntr\|MUX:MUX2\"" {  } { { "lab_2s/ss_cntr.sv" "MUX2" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/ss_cntr.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701332476106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2ss ss_cntr:UUT_ss_cntr\|b2ss:b2ss " "Elaborating entity \"b2ss\" for hierarchy \"ss_cntr:UUT_ss_cntr\|b2ss:b2ss\"" {  } { { "lab_2s/ss_cntr.sv" "b2ss" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/ss_cntr.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701332476111 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ss_arr.data_a 0 b2ss.sv(7) " "Net \"ss_arr.data_a\" at b2ss.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "lab_2s/b2ss.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/b2ss.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701332476123 "|lab_4s|ss_cntr:UUT_ss_cntr|b2ss:b2ss"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ss_arr.waddr_a 0 b2ss.sv(7) " "Net \"ss_arr.waddr_a\" at b2ss.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "lab_2s/b2ss.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/b2ss.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701332476123 "|lab_4s|ss_cntr:UUT_ss_cntr|b2ss:b2ss"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ss_arr.we_a 0 b2ss.sv(7) " "Net \"ss_arr.we_a\" at b2ss.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "lab_2s/b2ss.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/b2ss.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701332476123 "|lab_4s|ss_cntr:UUT_ss_cntr|b2ss:b2ss"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_rg ss_cntr:UUT_ss_cntr\|ss_rg:ss_rg " "Elaborating entity \"ss_rg\" for hierarchy \"ss_cntr:UUT_ss_cntr\|ss_rg:ss_rg\"" {  } { { "lab_2s/ss_cntr.sv" "ss_rg" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/ss_cntr.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701332476123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_rg ss_cntr:UUT_ss_cntr\|dig_rg:dig_rg " "Elaborating entity \"dig_rg\" for hierarchy \"ss_cntr:UUT_ss_cntr\|dig_rg:dig_rg\"" {  } { { "lab_2s/ss_cntr.sv" "dig_rg" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/ss_cntr.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701332476128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2bd_ROM b2bd_ROM:UUT_b2bd_SR " "Elaborating entity \"b2bd_ROM\" for hierarchy \"b2bd_ROM:UUT_b2bd_SR\"" {  } { { "lab_4s.sv" "UUT_b2bd_SR" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_4s.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701332476140 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bd_ROM.data_a 0 b2bd_rom.sv(6) " "Net \"bd_ROM.data_a\" at b2bd_rom.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "lab_3s/b2bd_rom.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_3s/b2bd_rom.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701332476146 "|lab_4s|b2bd_ROM:UUT_b2bd_SR"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bd_ROM.waddr_a 0 b2bd_rom.sv(6) " "Net \"bd_ROM.waddr_a\" at b2bd_rom.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "lab_3s/b2bd_rom.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_3s/b2bd_rom.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701332476146 "|lab_4s|b2bd_ROM:UUT_b2bd_SR"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bd_ROM.we_a 0 b2bd_rom.sv(6) " "Net \"bd_ROM.we_a\" at b2bd_rom.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "lab_3s/b2bd_rom.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_3s/b2bd_rom.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701332476146 "|lab_4s|b2bd_ROM:UUT_b2bd_SR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_SR_V1 mult_SR_V1:UUT_mult_SR_V0 " "Elaborating entity \"mult_SR_V1\" for hierarchy \"mult_SR_V1:UUT_mult_SR_V0\"" {  } { { "lab_4s.sv" "UUT_mult_SR_V0" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_4s.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701332476146 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mult_SR_V1.sv(57) " "Verilog HDL assignment warning at mult_SR_V1.sv(57): truncated value with size 32 to match size of target (3)" {  } { { "mult_SR_V1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/mult_SR_V1.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701332476150 "|lab_4s|mult_SR_V1:UUT_mult_SR_V0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mult_SR_V1.sv(62) " "Verilog HDL assignment warning at mult_SR_V1.sv(62): truncated value with size 32 to match size of target (3)" {  } { { "mult_SR_V1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/mult_SR_V1.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701332476150 "|lab_4s|mult_SR_V1:UUT_mult_SR_V0"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "9 " "Ignored 9 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "9 " "Ignored 9 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701332476286 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701332476286 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ss_cntr:UUT_ss_cntr\|b2ss:b2ss\|ss_arr " "RAM logic \"ss_cntr:UUT_ss_cntr\|b2ss:b2ss\|ss_arr\" is uninferred due to inappropriate RAM size" {  } { { "lab_2s/b2ss.sv" "ss_arr" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/b2ss.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701332476316 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701332476316 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2bd_ROM:UUT_b2bd_SR\|bd_ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2bd_ROM:UUT_b2bd_SR\|bd_ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701332476342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701332476342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701332476342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701332476342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701332476342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701332476342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701332476342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701332476342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701332476342 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab_4s.ram0_b2bd_ROM_e400703.hdl.mif " "Parameter INIT_FILE set to db/lab_4s.ram0_b2bd_ROM_e400703.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701332476342 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701332476342 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701332476342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "b2bd_ROM:UUT_b2bd_SR\|altsyncram:bd_ROM_rtl_0 " "Elaborated megafunction instantiation \"b2bd_ROM:UUT_b2bd_SR\|altsyncram:bd_ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701332476448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "b2bd_ROM:UUT_b2bd_SR\|altsyncram:bd_ROM_rtl_0 " "Instantiated megafunction \"b2bd_ROM:UUT_b2bd_SR\|altsyncram:bd_ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701332476448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701332476448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701332476448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701332476448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701332476448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701332476448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701332476448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701332476448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701332476448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab_4s.ram0_b2bd_ROM_e400703.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab_4s.ram0_b2bd_ROM_e400703.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701332476448 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701332476448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0m61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0m61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0m61 " "Found entity 1: altsyncram_0m61" {  } { { "db/altsyncram_0m61.tdf" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/db/altsyncram_0m61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332476486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332476486 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701332476635 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701332476789 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701332476928 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701332476928 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701332477020 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701332477020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701332477020 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701332477020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701332477020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701332477026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 11:21:17 2023 " "Processing ended: Thu Nov 30 11:21:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701332477026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701332477026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701332477026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332477026 ""}
