[INF:CM0023] Creating log file ../../build/tests/BindStmt/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<189> s<188> l<1:0>
n<> u<1> t<Module_keyword> p<18> s<2> l<1:0> el<1:6>
n<bp_lce> u<2> t<StringConst> p<18> s<15> l<1:7> el<1:13>
n<> u<3> t<Data_type_or_implicit> p<13> s<12> l<1:26> el<1:26>
n<sets_p> u<4> t<StringConst> p<11> s<10> l<1:26> el<1:32>
n<"inv"> u<5> t<StringLiteral> p<6> l<1:35> el<1:40>
n<> u<6> t<Primary_literal> p<7> c<5> l<1:35> el<1:40>
n<> u<7> t<Constant_primary> p<8> c<6> l<1:35> el<1:40>
n<> u<8> t<Constant_expression> p<9> c<7> l<1:35> el<1:40>
n<> u<9> t<Constant_mintypmax_expression> p<10> c<8> l<1:35> el<1:40>
n<> u<10> t<Constant_param_expression> p<11> c<9> l<1:35> el<1:40>
n<> u<11> t<Param_assignment> p<12> c<4> l<1:26> el<1:40>
n<> u<12> t<List_of_param_assignments> p<13> c<11> l<1:26> el<1:40>
n<> u<13> t<Parameter_declaration> p<14> c<3> l<1:16> el<1:40>
n<> u<14> t<Parameter_port_declaration> p<15> c<13> l<1:16> el<1:40>
n<> u<15> t<Parameter_port_list> p<18> c<14> s<17> l<1:14> el<1:41>
n<> u<16> t<Port> p<17> l<1:42> el<1:42>
n<> u<17> t<List_of_ports> p<18> c<16> l<1:41> el<1:43>
n<> u<18> t<Module_nonansi_header> p<35> c<1> s<34> l<1:0> el<1:44>
n<c> u<19> t<StringConst> p<20> l<2:7> el<2:8>
n<> u<20> t<Ps_or_hierarchical_identifier> p<23> c<19> s<22> l<2:7> el<2:8>
n<> u<21> t<Constant_bit_select> p<22> l<2:9> el<2:9>
n<> u<22> t<Constant_select> p<23> c<21> l<2:9> el<2:9>
n<> u<23> t<Net_lvalue> p<28> c<20> s<27> l<2:7> el<2:8>
n<d> u<24> t<StringConst> p<25> l<2:10> el<2:11>
n<> u<25> t<Primary_literal> p<26> c<24> l<2:10> el<2:11>
n<> u<26> t<Primary> p<27> c<25> l<2:10> el<2:11>
n<> u<27> t<Expression> p<28> c<26> l<2:10> el<2:11>
n<> u<28> t<Net_assignment> p<29> c<23> l<2:7> el<2:11>
n<> u<29> t<List_of_net_assignments> p<30> c<28> l<2:7> el<2:11>
n<> u<30> t<Continuous_assign> p<31> c<29> l<2:0> el<2:12>
n<> u<31> t<Module_common_item> p<32> c<30> l<2:0> el<2:12>
n<> u<32> t<Module_or_generate_item> p<33> c<31> l<2:0> el<2:12>
n<> u<33> t<Non_port_module_item> p<34> c<32> l<2:0> el<2:12>
n<> u<34> t<Module_item> p<35> c<33> l<2:0> el<2:12>
n<> u<35> t<Module_declaration> p<36> c<18> l<1:0> el<3:9>
n<> u<36> t<Description> p<188> c<35> s<72> l<1:0> el<3:9>
n<> u<37> t<Module_keyword> p<54> s<38> l<5:0> el<5:6>
n<bp_me_nonsynth_lce_tracer> u<38> t<StringConst> p<54> s<51> l<5:7> el<5:32>
n<> u<39> t<Data_type_or_implicit> p<49> s<48> l<5:45> el<5:45>
n<sets_p> u<40> t<StringConst> p<47> s<46> l<5:45> el<5:51>
n<"inv"> u<41> t<StringLiteral> p<42> l<5:54> el<5:59>
n<> u<42> t<Primary_literal> p<43> c<41> l<5:54> el<5:59>
n<> u<43> t<Constant_primary> p<44> c<42> l<5:54> el<5:59>
n<> u<44> t<Constant_expression> p<45> c<43> l<5:54> el<5:59>
n<> u<45> t<Constant_mintypmax_expression> p<46> c<44> l<5:54> el<5:59>
n<> u<46> t<Constant_param_expression> p<47> c<45> l<5:54> el<5:59>
n<> u<47> t<Param_assignment> p<48> c<40> l<5:45> el<5:59>
n<> u<48> t<List_of_param_assignments> p<49> c<47> l<5:45> el<5:59>
n<> u<49> t<Parameter_declaration> p<50> c<39> l<5:35> el<5:59>
n<> u<50> t<Parameter_port_declaration> p<51> c<49> l<5:35> el<5:59>
n<> u<51> t<Parameter_port_list> p<54> c<50> s<53> l<5:33> el<5:60>
n<> u<52> t<Port> p<53> l<5:61> el<5:61>
n<> u<53> t<List_of_ports> p<54> c<52> l<5:60> el<5:62>
n<> u<54> t<Module_nonansi_header> p<71> c<37> s<70> l<5:0> el<5:63>
n<a> u<55> t<StringConst> p<56> l<6:9> el<6:10>
n<> u<56> t<Ps_or_hierarchical_identifier> p<59> c<55> s<58> l<6:9> el<6:10>
n<> u<57> t<Constant_bit_select> p<58> l<6:11> el<6:11>
n<> u<58> t<Constant_select> p<59> c<57> l<6:11> el<6:11>
n<> u<59> t<Net_lvalue> p<64> c<56> s<63> l<6:9> el<6:10>
n<b> u<60> t<StringConst> p<61> l<6:12> el<6:13>
n<> u<61> t<Primary_literal> p<62> c<60> l<6:12> el<6:13>
n<> u<62> t<Primary> p<63> c<61> l<6:12> el<6:13>
n<> u<63> t<Expression> p<64> c<62> l<6:12> el<6:13>
n<> u<64> t<Net_assignment> p<65> c<59> l<6:9> el<6:13>
n<> u<65> t<List_of_net_assignments> p<66> c<64> l<6:9> el<6:13>
n<> u<66> t<Continuous_assign> p<67> c<65> l<6:2> el<6:14>
n<> u<67> t<Module_common_item> p<68> c<66> l<6:2> el<6:14>
n<> u<68> t<Module_or_generate_item> p<69> c<67> l<6:2> el<6:14>
n<> u<69> t<Non_port_module_item> p<70> c<68> l<6:2> el<6:14>
n<> u<70> t<Module_item> p<71> c<69> l<6:2> el<6:14>
n<> u<71> t<Module_declaration> p<72> c<54> l<5:0> el<7:9>
n<> u<72> t<Description> p<188> c<71> s<187> l<5:0> el<7:9>
n<> u<73> t<Module_keyword> p<77> s<74> l<9:0> el<9:6>
n<testbench> u<74> t<StringConst> p<77> s<76> l<9:7> el<9:16>
n<> u<75> t<Port> p<76> l<9:18> el<9:18>
n<> u<76> t<List_of_ports> p<77> c<75> l<9:17> el<9:19>
n<> u<77> t<Module_nonansi_header> p<186> c<73> s<107> l<9:0> el<9:20>
n<bp_lce> u<78> t<StringConst> p<103> s<102> l<11:7> el<11:13>
n<bp_me_nonsynth_lce_tracer> u<79> t<StringConst> p<101> s<95> l<12:12> el<12:37>
n<sets_p> u<80> t<StringConst> p<93> s<92> l<13:17> el<13:23>
n<sets_p> u<81> t<StringConst> p<82> l<13:24> el<13:30>
n<> u<82> t<Primary_literal> p<83> c<81> l<13:24> el<13:30>
n<> u<83> t<Primary> p<84> c<82> l<13:24> el<13:30>
n<> u<84> t<Expression> p<90> c<83> s<89> l<13:24> el<13:30>
n<1> u<85> t<IntConst> p<86> l<13:31> el<13:32>
n<> u<86> t<Primary_literal> p<87> c<85> l<13:31> el<13:32>
n<> u<87> t<Primary> p<88> c<86> l<13:31> el<13:32>
n<> u<88> t<Expression> p<90> c<87> l<13:31> el<13:32>
n<> u<89> t<BinOp_Plus> p<90> s<88> l<13:30> el<13:31>
n<> u<90> t<Expression> p<91> c<84> l<13:24> el<13:32>
n<> u<91> t<Mintypmax_expression> p<92> c<90> l<13:24> el<13:32>
n<> u<92> t<Param_expression> p<93> c<91> l<13:24> el<13:32>
n<> u<93> t<Named_parameter_assignment> p<94> c<80> l<13:16> el<13:33>
n<> u<94> t<List_of_parameter_assignments> p<95> c<93> l<13:16> el<13:33>
n<> u<95> t<Parameter_value_assignment> p<101> c<94> s<100> l<13:14> el<13:34>
n<lce_tracer1> u<96> t<StringConst> p<97> l<14:14> el<14:25>
n<> u<97> t<Name_of_instance> p<100> c<96> s<99> l<14:14> el<14:25>
n<> u<98> t<Ordered_port_connection> p<99> l<14:26> el<14:26>
n<> u<99> t<List_of_port_connections> p<100> c<98> l<14:26> el<14:26>
n<> u<100> t<Hierarchical_instance> p<101> c<97> l<14:14> el<14:27>
n<> u<101> t<Module_instantiation> p<102> c<79> l<12:12> el<14:28>
n<> u<102> t<Bind_instantiation> p<103> c<101> l<12:12> el<14:28>
n<> u<103> t<Bind_directive> p<104> c<78> l<11:2> el<14:28>
n<> u<104> t<Module_common_item> p<105> c<103> l<11:2> el<14:28>
n<> u<105> t<Module_or_generate_item> p<106> c<104> l<11:2> el<14:28>
n<> u<106> t<Non_port_module_item> p<107> c<105> l<11:2> el<14:28>
n<> u<107> t<Module_item> p<186> c<106> s<139> l<11:2> el<14:28>
n<bp_lce> u<108> t<StringConst> p<135> s<109> l<17:7> el<17:13>
n<u1> u<109> t<StringConst> p<135> s<110> l<17:14> el<17:16>
n<> u<110> t<Constant_bit_select> p<135> s<134> l<18:12> el<17:29>
n<bp_me_nonsynth_lce_tracer> u<111> t<StringConst> p<133> s<127> l<18:12> el<18:37>
n<sets_p> u<112> t<StringConst> p<125> s<124> l<19:17> el<19:23>
n<sets_p> u<113> t<StringConst> p<114> l<19:24> el<19:30>
n<> u<114> t<Primary_literal> p<115> c<113> l<19:24> el<19:30>
n<> u<115> t<Primary> p<116> c<114> l<19:24> el<19:30>
n<> u<116> t<Expression> p<122> c<115> s<121> l<19:24> el<19:30>
n<2> u<117> t<IntConst> p<118> l<19:31> el<19:32>
n<> u<118> t<Primary_literal> p<119> c<117> l<19:31> el<19:32>
n<> u<119> t<Primary> p<120> c<118> l<19:31> el<19:32>
n<> u<120> t<Expression> p<122> c<119> l<19:31> el<19:32>
n<> u<121> t<BinOp_Plus> p<122> s<120> l<19:30> el<19:31>
n<> u<122> t<Expression> p<123> c<116> l<19:24> el<19:32>
n<> u<123> t<Mintypmax_expression> p<124> c<122> l<19:24> el<19:32>
n<> u<124> t<Param_expression> p<125> c<123> l<19:24> el<19:32>
n<> u<125> t<Named_parameter_assignment> p<126> c<112> l<19:16> el<19:33>
n<> u<126> t<List_of_parameter_assignments> p<127> c<125> l<19:16> el<19:33>
n<> u<127> t<Parameter_value_assignment> p<133> c<126> s<132> l<19:14> el<19:34>
n<lce_tracer2> u<128> t<StringConst> p<129> l<20:14> el<20:25>
n<> u<129> t<Name_of_instance> p<132> c<128> s<131> l<20:14> el<20:25>
n<> u<130> t<Ordered_port_connection> p<131> l<20:26> el<20:26>
n<> u<131> t<List_of_port_connections> p<132> c<130> l<20:26> el<20:26>
n<> u<132> t<Hierarchical_instance> p<133> c<129> l<20:14> el<20:27>
n<> u<133> t<Module_instantiation> p<134> c<111> l<18:12> el<20:28>
n<> u<134> t<Bind_instantiation> p<135> c<133> l<18:12> el<20:28>
n<> u<135> t<Bind_directive> p<136> c<108> l<17:2> el<20:28>
n<> u<136> t<Module_common_item> p<137> c<135> l<17:2> el<20:28>
n<> u<137> t<Module_or_generate_item> p<138> c<136> l<17:2> el<20:28>
n<> u<138> t<Non_port_module_item> p<139> c<137> l<17:2> el<20:28>
n<> u<139> t<Module_item> p<186> c<138> s<165> l<17:2> el<20:28>
n<bp_lce> u<140> t<StringConst> p<161> s<141> l<22:7> el<22:13>
n<u1> u<141> t<StringConst> p<161> s<142> l<22:14> el<22:16>
n<> u<142> t<Constant_bit_select> p<161> s<160> l<23:12> el<22:29>
n<bp_me_nonsynth_lce_tracer_bad> u<143> t<StringConst> p<159> s<153> l<23:12> el<23:41>
n<sets_p> u<144> t<StringConst> p<151> s<150> l<24:17> el<24:23>
n<sets_p> u<145> t<StringConst> p<146> l<24:24> el<24:30>
n<> u<146> t<Primary_literal> p<147> c<145> l<24:24> el<24:30>
n<> u<147> t<Primary> p<148> c<146> l<24:24> el<24:30>
n<> u<148> t<Expression> p<149> c<147> l<24:24> el<24:30>
n<> u<149> t<Mintypmax_expression> p<150> c<148> l<24:24> el<24:30>
n<> u<150> t<Param_expression> p<151> c<149> l<24:24> el<24:30>
n<> u<151> t<Named_parameter_assignment> p<152> c<144> l<24:16> el<24:31>
n<> u<152> t<List_of_parameter_assignments> p<153> c<151> l<24:16> el<24:31>
n<> u<153> t<Parameter_value_assignment> p<159> c<152> s<158> l<24:14> el<24:32>
n<lce_tracer3> u<154> t<StringConst> p<155> l<25:14> el<25:25>
n<> u<155> t<Name_of_instance> p<158> c<154> s<157> l<25:14> el<25:25>
n<> u<156> t<Ordered_port_connection> p<157> l<25:26> el<25:26>
n<> u<157> t<List_of_port_connections> p<158> c<156> l<25:26> el<25:26>
n<> u<158> t<Hierarchical_instance> p<159> c<155> l<25:14> el<25:27>
n<> u<159> t<Module_instantiation> p<160> c<143> l<23:12> el<25:28>
n<> u<160> t<Bind_instantiation> p<161> c<159> l<23:12> el<25:28>
n<> u<161> t<Bind_directive> p<162> c<140> l<22:2> el<25:28>
n<> u<162> t<Module_common_item> p<163> c<161> l<22:2> el<25:28>
n<> u<163> t<Module_or_generate_item> p<164> c<162> l<22:2> el<25:28>
n<> u<164> t<Non_port_module_item> p<165> c<163> l<22:2> el<25:28>
n<> u<165> t<Module_item> p<186> c<164> s<185> l<22:2> el<25:28>
n<bp_lce> u<166> t<StringConst> p<182> s<176> l<27:2> el<27:8>
n<sets_p> u<167> t<StringConst> p<174> s<173> l<27:12> el<27:18>
n<1> u<168> t<IntConst> p<169> l<27:19> el<27:20>
n<> u<169> t<Primary_literal> p<170> c<168> l<27:19> el<27:20>
n<> u<170> t<Primary> p<171> c<169> l<27:19> el<27:20>
n<> u<171> t<Expression> p<172> c<170> l<27:19> el<27:20>
n<> u<172> t<Mintypmax_expression> p<173> c<171> l<27:19> el<27:20>
n<> u<173> t<Param_expression> p<174> c<172> l<27:19> el<27:20>
n<> u<174> t<Named_parameter_assignment> p<175> c<167> l<27:11> el<27:21>
n<> u<175> t<List_of_parameter_assignments> p<176> c<174> l<27:11> el<27:21>
n<> u<176> t<Parameter_value_assignment> p<182> c<175> s<181> l<27:9> el<27:22>
n<u1> u<177> t<StringConst> p<178> l<27:23> el<27:25>
n<> u<178> t<Name_of_instance> p<181> c<177> s<180> l<27:23> el<27:25>
n<> u<179> t<Ordered_port_connection> p<180> l<27:27> el<27:27>
n<> u<180> t<List_of_port_connections> p<181> c<179> l<27:27> el<27:27>
n<> u<181> t<Hierarchical_instance> p<182> c<178> l<27:23> el<27:28>
n<> u<182> t<Module_instantiation> p<183> c<166> l<27:2> el<27:29>
n<> u<183> t<Module_or_generate_item> p<184> c<182> l<27:2> el<27:29>
n<> u<184> t<Non_port_module_item> p<185> c<183> l<27:2> el<27:29>
n<> u<185> t<Module_item> p<186> c<184> l<27:2> el<27:29>
n<> u<186> t<Module_declaration> p<187> c<77> l<9:0> el<29:9>
n<> u<187> t<Description> p<188> c<186> l<9:0> el<29:9>
n<> u<188> t<Source_text> p<189> c<36> l<1:0> el<29:9>
n<> u<189> t<Top_level_rule> l<1:0> el<30:0>
[WRN:PA0205] dut.sv:1: No timescale set for "bp_lce".

[WRN:PA0205] dut.sv:5: No timescale set for "bp_me_nonsynth_lce_tracer".

[WRN:PA0205] dut.sv:9: No timescale set for "testbench".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@bp_lce".

[INF:CP0303] dut.sv:5: Compile module "work@bp_me_nonsynth_lce_tracer".

[INF:CP0303] dut.sv:9: Compile module "work@testbench".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:9: Top level module "work@testbench".

[WRN:EL0500] dut.sv:23: Cannot find a module definition for "work@bp_me_nonsynth_lce_tracer_bad".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/BindStmt/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/BindStmt/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/BindStmt/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@testbench)
|vpiName:work@testbench
|vpiElaborated:1
|uhdmallModules:
\_module: work@bp_lce (work@bp_lce) dut.sv:1: , endln:3:9, parent:work@testbench
  |vpiDefName:work@bp_lce
  |vpiFullName:work@bp_lce
  |vpiContAssign:
  \_cont_assign: , line:2:7, endln:2:11, parent:work@bp_lce
    |vpiRhs:
    \_ref_obj: (work@bp_lce.d), line:2:10, endln:2:11
      |vpiName:d
      |vpiFullName:work@bp_lce.d
    |vpiLhs:
    \_ref_obj: (work@bp_lce.c), line:2:7, endln:2:8
      |vpiName:c
      |vpiFullName:work@bp_lce.c
  |vpiParamAssign:
  \_param_assign: , line:1:26, endln:1:40, parent:work@bp_lce
    |vpiRhs:
    \_constant: , line:1:35, endln:1:40
      |vpiConstType:6
      |vpiDecompile:inv
      |vpiSize:3
      |STRING:inv
    |vpiLhs:
    \_parameter: (work@bp_lce.sets_p), line:1:26, endln:1:40, parent:work@bp_lce
      |vpiName:sets_p
      |vpiFullName:work@bp_lce.sets_p
  |vpiParameter:
  \_parameter: (work@bp_lce.sets_p), line:1:26, endln:1:40, parent:work@bp_lce
|uhdmallModules:
\_module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer) dut.sv:5: , endln:7:9, parent:work@testbench
  |vpiDefName:work@bp_me_nonsynth_lce_tracer
  |vpiFullName:work@bp_me_nonsynth_lce_tracer
  |vpiContAssign:
  \_cont_assign: , line:6:9, endln:6:13, parent:work@bp_me_nonsynth_lce_tracer
    |vpiRhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer.b), line:6:12, endln:6:13
      |vpiName:b
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.b
    |vpiLhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer.a), line:6:9, endln:6:10
      |vpiName:a
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.a
  |vpiParamAssign:
  \_param_assign: , line:5:45, endln:5:59, parent:work@bp_me_nonsynth_lce_tracer
    |vpiRhs:
    \_constant: , line:5:54, endln:5:59
      |vpiConstType:6
      |vpiDecompile:inv
      |vpiSize:3
      |STRING:inv
    |vpiLhs:
    \_parameter: (work@bp_me_nonsynth_lce_tracer.sets_p), line:5:45, endln:5:59, parent:work@bp_me_nonsynth_lce_tracer
      |vpiName:sets_p
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.sets_p
  |vpiParameter:
  \_parameter: (work@bp_me_nonsynth_lce_tracer.sets_p), line:5:45, endln:5:59, parent:work@bp_me_nonsynth_lce_tracer
|uhdmallModules:
\_module: work@testbench (work@testbench) dut.sv:9: , endln:29:9, parent:work@testbench
  |vpiDefName:work@testbench
  |vpiFullName:work@testbench
|uhdmtopModules:
\_module: work@testbench (work@testbench) dut.sv:9: , endln:29:9
  |vpiDefName:work@testbench
  |vpiName:work@testbench
  |vpiModule:
  \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:12: , parent:work@testbench
    |vpiDefName:work@bp_me_nonsynth_lce_tracer
    |vpiName:lce_tracer1
    |vpiFullName:work@testbench.lce_tracer1
    |vpiContAssign:
    \_cont_assign: , line:6:9, endln:6:13, parent:work@testbench.lce_tracer1
      |vpiRhs:
      \_ref_obj: (work@testbench.lce_tracer1.b), line:6:12, endln:6:13
        |vpiName:b
        |vpiFullName:work@testbench.lce_tracer1.b
      |vpiLhs:
      \_ref_obj: (work@testbench.lce_tracer1.a), line:6:9, endln:6:10
        |vpiName:a
        |vpiFullName:work@testbench.lce_tracer1.a
    |vpiInstance:
    \_module: work@testbench (work@testbench) dut.sv:9: , endln:29:9
    |vpiParamAssign:
    \_param_assign: , line:5:45, endln:5:59, parent:work@testbench.lce_tracer1
      |vpiRhs:
      \_constant: , line:5:54, endln:5:59
        |vpiConstType:7
        |vpiDecompile:2
        |vpiSize:64
        |INT:2
      |vpiLhs:
      \_parameter: (work@testbench.lce_tracer1.sets_p), line:5:45, endln:5:59, parent:work@testbench.lce_tracer1
        |vpiName:sets_p
        |vpiFullName:work@testbench.lce_tracer1.sets_p
        |INT:2
    |vpiParameter:
    \_parameter: (work@testbench.lce_tracer1.sets_p), line:5:45, endln:5:59, parent:work@testbench.lce_tracer1
  |vpiModule:
  \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer2) dut.sv:18: , parent:work@testbench
    |vpiDefName:work@bp_me_nonsynth_lce_tracer
    |vpiName:lce_tracer2
    |vpiFullName:work@testbench.lce_tracer2
    |vpiContAssign:
    \_cont_assign: , line:6:9, endln:6:13, parent:work@testbench.lce_tracer2
      |vpiRhs:
      \_ref_obj: (work@testbench.lce_tracer2.b), line:6:12, endln:6:13
        |vpiName:b
        |vpiFullName:work@testbench.lce_tracer2.b
      |vpiLhs:
      \_ref_obj: (work@testbench.lce_tracer2.a), line:6:9, endln:6:10
        |vpiName:a
        |vpiFullName:work@testbench.lce_tracer2.a
    |vpiInstance:
    \_module: work@testbench (work@testbench) dut.sv:9: , endln:29:9
    |vpiParamAssign:
    \_param_assign: , line:5:45, endln:5:59, parent:work@testbench.lce_tracer2
      |vpiRhs:
      \_constant: , line:5:54, endln:5:59
        |vpiConstType:7
        |vpiDecompile:3
        |vpiSize:64
        |INT:3
      |vpiLhs:
      \_parameter: (work@testbench.lce_tracer2.sets_p), line:5:45, endln:5:59, parent:work@testbench.lce_tracer2
        |vpiName:sets_p
        |vpiFullName:work@testbench.lce_tracer2.sets_p
        |INT:3
    |vpiParameter:
    \_parameter: (work@testbench.lce_tracer2.sets_p), line:5:45, endln:5:59, parent:work@testbench.lce_tracer2
  |vpiModule:
  \_module: work@bp_lce (work@testbench.u1) dut.sv:27: , parent:work@testbench
    |vpiDefName:work@bp_lce
    |vpiName:u1
    |vpiFullName:work@testbench.u1
    |vpiContAssign:
    \_cont_assign: , line:2:7, endln:2:11, parent:work@testbench.u1
      |vpiRhs:
      \_ref_obj: (work@testbench.u1.d), line:2:10, endln:2:11
        |vpiName:d
        |vpiFullName:work@testbench.u1.d
      |vpiLhs:
      \_ref_obj: (work@testbench.u1.c), line:2:7, endln:2:8
        |vpiName:c
        |vpiFullName:work@testbench.u1.c
    |vpiInstance:
    \_module: work@testbench (work@testbench) dut.sv:9: , endln:29:9
    |vpiParamAssign:
    \_param_assign: , line:1:26, endln:1:40, parent:work@testbench.u1
      |vpiRhs:
      \_constant: , line:1:35, endln:1:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiLhs:
      \_parameter: (work@testbench.u1.sets_p), line:1:26, endln:1:40, parent:work@testbench.u1
        |vpiName:sets_p
        |vpiFullName:work@testbench.u1.sets_p
        |UINT:1
    |vpiParameter:
    \_parameter: (work@testbench.u1.sets_p), line:1:26, endln:1:40, parent:work@testbench.u1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5

