/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Mar 10 09:35:27 2015
 *                 Full Compile MD5 Checksum  283335a9f9b39f3b588b04c7b60c5ff3
 *                     (minus title and desc)
 *                 MD5 Checksum               241d7af91b1c4184b3f0cfa9382cdd95
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15839
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_AX_INTR_AGGR_H__
#define BCHP_RAAGA_AX_INTR_AGGR_H__

/***************************************************************************
 *RAAGA_AX_INTR_AGGR
 ***************************************************************************/
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS      0x00c40100 /* [RO] interrupt aggregator Status Register */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET         0x00c40104 /* [WO] interrupt aggregator Set Register */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR       0x00c40108 /* [WO] interrupt aggregator Clear Register */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS 0x00c4010c /* [RO] interrupt aggregator Mask Status Register */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET    0x00c40110 /* [WO] interrupt aggregator Mask Set Register */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR  0x00c40114 /* [WO] interrupt aggregator Mask Clear Register */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS       0x00c40120 /* [RO] interrupt aggregator Status Register */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET          0x00c40124 /* [WO] interrupt aggregator Set Register */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR        0x00c40128 /* [WO] interrupt aggregator Clear Register */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS  0x00c4012c /* [RO] interrupt aggregator Mask Status Register */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET     0x00c40130 /* [WO] interrupt aggregator Mask Set Register */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR   0x00c40134 /* [WO] interrupt aggregator Mask Clear Register */
#define BCHP_RAAGA_AX_INTR_AGGR_CFG              0x00c40140 /* [RW] Interrupt aggregator config register for done interrupts */
#define BCHP_RAAGA_AX_INTR_AGGR_TIMER_EN         0x00c40144 /* [RW] Interrupt aggregator timer enable register for done interrupts */
#define BCHP_RAAGA_AX_INTR_AGGR_AUTO_GO_CONTROL  0x00c40148 /* [RW] Auto Go Control register */
#define BCHP_RAAGA_AX_INTR_AGGR_COMMON_AX_GO     0x00c4014c /* [RW] Common Accelerator Go Command Issue register */

/***************************************************************************
 *DONE_STATUS - interrupt aggregator Status Register
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: reserved0 [31:15] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_reserved0_MASK         0xffff8000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_reserved0_SHIFT        15

/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: TIMER_DONE [14:14] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_TIMER_DONE_MASK        0x00004000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_TIMER_DONE_SHIFT       14
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_TIMER_DONE_DEFAULT     0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: SOFT_3_DONE [13:13] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_SOFT_3_DONE_MASK       0x00002000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_SOFT_3_DONE_SHIFT      13
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_SOFT_3_DONE_DEFAULT    0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: SOFT_2_DONE [12:12] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_SOFT_2_DONE_MASK       0x00001000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_SOFT_2_DONE_SHIFT      12
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_SOFT_2_DONE_DEFAULT    0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: SOFT_1_DONE [11:11] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_SOFT_1_DONE_MASK       0x00000800
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_SOFT_1_DONE_SHIFT      11
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_SOFT_1_DONE_DEFAULT    0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: SOFT_0_DONE [10:10] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_SOFT_0_DONE_MASK       0x00000400
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_SOFT_0_DONE_SHIFT      10
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_SOFT_0_DONE_DEFAULT    0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: DMA_Q5_DONE [09:09] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q5_DONE_MASK       0x00000200
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q5_DONE_SHIFT      9
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q5_DONE_DEFAULT    0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: DMA_Q4_DONE [08:08] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q4_DONE_MASK       0x00000100
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q4_DONE_SHIFT      8
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q4_DONE_DEFAULT    0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: DMA_Q3_DONE [07:07] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q3_DONE_MASK       0x00000080
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q3_DONE_SHIFT      7
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q3_DONE_DEFAULT    0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: DMA_Q2_DONE [06:06] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q2_DONE_MASK       0x00000040
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q2_DONE_SHIFT      6
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q2_DONE_DEFAULT    0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: DMA_Q1_DONE [05:05] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q1_DONE_MASK       0x00000020
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q1_DONE_SHIFT      5
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q1_DONE_DEFAULT    0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: DMA_Q0_DONE [04:04] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q0_DONE_MASK       0x00000010
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q0_DONE_SHIFT      4
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DMA_Q0_DONE_DEFAULT    0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: GENAX_DONE [03:03] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_GENAX_DONE_MASK        0x00000008
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_GENAX_DONE_SHIFT       3
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_GENAX_DONE_DEFAULT     0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: EC_DONE [02:02] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_EC_DONE_MASK           0x00000004
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_EC_DONE_SHIFT          2
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_EC_DONE_DEFAULT        0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: ME_DONE [01:01] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_ME_DONE_MASK           0x00000002
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_ME_DONE_SHIFT          1
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_ME_DONE_DEFAULT        0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_STATUS :: DBLK_DONE [00:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DBLK_DONE_MASK         0x00000001
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DBLK_DONE_SHIFT        0
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS_DBLK_DONE_DEFAULT      0x00000000

/***************************************************************************
 *DONE_SET - interrupt aggregator Set Register
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: DONE_SET :: reserved0 [31:15] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_reserved0_MASK            0xffff8000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_reserved0_SHIFT           15

/* RAAGA_AX_INTR_AGGR :: DONE_SET :: TIMER_DONE [14:14] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_TIMER_DONE_MASK           0x00004000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_TIMER_DONE_SHIFT          14
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_TIMER_DONE_DEFAULT        0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_SET :: SOFT_3_DONE [13:13] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_SOFT_3_DONE_MASK          0x00002000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_SOFT_3_DONE_SHIFT         13
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_SOFT_3_DONE_DEFAULT       0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_SET :: SOFT_2_DONE [12:12] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_SOFT_2_DONE_MASK          0x00001000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_SOFT_2_DONE_SHIFT         12
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_SOFT_2_DONE_DEFAULT       0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_SET :: SOFT_1_DONE [11:11] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_SOFT_1_DONE_MASK          0x00000800
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_SOFT_1_DONE_SHIFT         11
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_SOFT_1_DONE_DEFAULT       0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_SET :: SOFT_0_DONE [10:10] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_SOFT_0_DONE_MASK          0x00000400
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_SOFT_0_DONE_SHIFT         10
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_SOFT_0_DONE_DEFAULT       0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_SET :: DMA_Q5_DONE [09:09] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q5_DONE_MASK          0x00000200
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q5_DONE_SHIFT         9
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q5_DONE_DEFAULT       0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_SET :: DMA_Q4_DONE [08:08] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q4_DONE_MASK          0x00000100
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q4_DONE_SHIFT         8
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q4_DONE_DEFAULT       0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_SET :: DMA_Q3_DONE [07:07] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q3_DONE_MASK          0x00000080
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q3_DONE_SHIFT         7
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q3_DONE_DEFAULT       0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_SET :: DMA_Q2_DONE [06:06] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q2_DONE_MASK          0x00000040
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q2_DONE_SHIFT         6
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q2_DONE_DEFAULT       0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_SET :: DMA_Q1_DONE [05:05] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q1_DONE_MASK          0x00000020
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q1_DONE_SHIFT         5
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q1_DONE_DEFAULT       0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_SET :: DMA_Q0_DONE [04:04] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q0_DONE_MASK          0x00000010
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q0_DONE_SHIFT         4
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DMA_Q0_DONE_DEFAULT       0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_SET :: GENAX_DONE [03:03] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_GENAX_DONE_MASK           0x00000008
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_GENAX_DONE_SHIFT          3
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_GENAX_DONE_DEFAULT        0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_SET :: EC_DONE [02:02] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_EC_DONE_MASK              0x00000004
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_EC_DONE_SHIFT             2
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_EC_DONE_DEFAULT           0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_SET :: ME_DONE [01:01] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_ME_DONE_MASK              0x00000002
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_ME_DONE_SHIFT             1
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_ME_DONE_DEFAULT           0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_SET :: DBLK_DONE [00:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DBLK_DONE_MASK            0x00000001
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DBLK_DONE_SHIFT           0
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_SET_DBLK_DONE_DEFAULT         0x00000000

/***************************************************************************
 *DONE_CLEAR - interrupt aggregator Clear Register
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: reserved0 [31:15] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_reserved0_MASK          0xffff8000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_reserved0_SHIFT         15

/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: TIMER_DONE [14:14] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_TIMER_DONE_MASK         0x00004000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_TIMER_DONE_SHIFT        14
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_TIMER_DONE_DEFAULT      0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: SOFT_3_DONE [13:13] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_SOFT_3_DONE_MASK        0x00002000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_SOFT_3_DONE_SHIFT       13
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_SOFT_3_DONE_DEFAULT     0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: SOFT_2_DONE [12:12] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_SOFT_2_DONE_MASK        0x00001000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_SOFT_2_DONE_SHIFT       12
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_SOFT_2_DONE_DEFAULT     0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: SOFT_1_DONE [11:11] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_SOFT_1_DONE_MASK        0x00000800
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_SOFT_1_DONE_SHIFT       11
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_SOFT_1_DONE_DEFAULT     0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: SOFT_0_DONE [10:10] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_SOFT_0_DONE_MASK        0x00000400
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_SOFT_0_DONE_SHIFT       10
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_SOFT_0_DONE_DEFAULT     0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: DMA_Q5_DONE [09:09] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q5_DONE_MASK        0x00000200
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q5_DONE_SHIFT       9
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q5_DONE_DEFAULT     0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: DMA_Q4_DONE [08:08] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q4_DONE_MASK        0x00000100
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q4_DONE_SHIFT       8
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q4_DONE_DEFAULT     0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: DMA_Q3_DONE [07:07] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q3_DONE_MASK        0x00000080
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q3_DONE_SHIFT       7
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q3_DONE_DEFAULT     0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: DMA_Q2_DONE [06:06] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q2_DONE_MASK        0x00000040
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q2_DONE_SHIFT       6
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q2_DONE_DEFAULT     0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: DMA_Q1_DONE [05:05] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q1_DONE_MASK        0x00000020
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q1_DONE_SHIFT       5
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q1_DONE_DEFAULT     0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: DMA_Q0_DONE [04:04] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q0_DONE_MASK        0x00000010
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q0_DONE_SHIFT       4
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DMA_Q0_DONE_DEFAULT     0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: GENAX_DONE [03:03] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_GENAX_DONE_MASK         0x00000008
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_GENAX_DONE_SHIFT        3
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_GENAX_DONE_DEFAULT      0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: EC_DONE [02:02] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_EC_DONE_MASK            0x00000004
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_EC_DONE_SHIFT           2
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_EC_DONE_DEFAULT         0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: ME_DONE [01:01] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_ME_DONE_MASK            0x00000002
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_ME_DONE_SHIFT           1
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_ME_DONE_DEFAULT         0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_CLEAR :: DBLK_DONE [00:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DBLK_DONE_MASK          0x00000001
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DBLK_DONE_SHIFT         0
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_CLEAR_DBLK_DONE_DEFAULT       0x00000000

/***************************************************************************
 *DONE_MASK_STATUS - interrupt aggregator Mask Status Register
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: reserved0 [31:15] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_reserved0_MASK    0xffff8000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_reserved0_SHIFT   15

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: TIMER_DONE [14:14] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_TIMER_DONE_MASK   0x00004000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_TIMER_DONE_SHIFT  14
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_TIMER_DONE_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: SOFT_3_DONE [13:13] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_SOFT_3_DONE_MASK  0x00002000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_SOFT_3_DONE_SHIFT 13
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_SOFT_3_DONE_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: SOFT_2_DONE [12:12] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_SOFT_2_DONE_MASK  0x00001000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_SOFT_2_DONE_SHIFT 12
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_SOFT_2_DONE_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: SOFT_1_DONE [11:11] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_SOFT_1_DONE_MASK  0x00000800
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_SOFT_1_DONE_SHIFT 11
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_SOFT_1_DONE_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: SOFT_0_DONE [10:10] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_SOFT_0_DONE_MASK  0x00000400
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_SOFT_0_DONE_SHIFT 10
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_SOFT_0_DONE_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: DMA_Q5_DONE [09:09] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q5_DONE_MASK  0x00000200
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q5_DONE_SHIFT 9
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q5_DONE_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: DMA_Q4_DONE [08:08] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q4_DONE_MASK  0x00000100
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q4_DONE_SHIFT 8
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q4_DONE_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: DMA_Q3_DONE [07:07] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q3_DONE_MASK  0x00000080
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q3_DONE_SHIFT 7
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q3_DONE_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: DMA_Q2_DONE [06:06] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q2_DONE_MASK  0x00000040
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q2_DONE_SHIFT 6
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q2_DONE_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: DMA_Q1_DONE [05:05] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q1_DONE_MASK  0x00000020
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q1_DONE_SHIFT 5
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q1_DONE_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: DMA_Q0_DONE [04:04] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q0_DONE_MASK  0x00000010
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q0_DONE_SHIFT 4
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DMA_Q0_DONE_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: GENAX_DONE [03:03] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_GENAX_DONE_MASK   0x00000008
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_GENAX_DONE_SHIFT  3
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_GENAX_DONE_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: EC_DONE [02:02] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_EC_DONE_MASK      0x00000004
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_EC_DONE_SHIFT     2
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_EC_DONE_DEFAULT   0x00000001

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: ME_DONE [01:01] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_ME_DONE_MASK      0x00000002
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_ME_DONE_SHIFT     1
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_ME_DONE_DEFAULT   0x00000001

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_STATUS :: DBLK_DONE [00:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DBLK_DONE_MASK    0x00000001
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DBLK_DONE_SHIFT   0
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS_DBLK_DONE_DEFAULT 0x00000001

/***************************************************************************
 *DONE_MASK_SET - interrupt aggregator Mask Set Register
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: reserved0 [31:15] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_reserved0_MASK       0xffff8000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_reserved0_SHIFT      15

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: TIMER_DONE [14:14] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_TIMER_DONE_MASK      0x00004000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_TIMER_DONE_SHIFT     14
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_TIMER_DONE_DEFAULT   0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: SOFT_3_DONE [13:13] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_SOFT_3_DONE_MASK     0x00002000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_SOFT_3_DONE_SHIFT    13
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_SOFT_3_DONE_DEFAULT  0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: SOFT_2_DONE [12:12] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_SOFT_2_DONE_MASK     0x00001000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_SOFT_2_DONE_SHIFT    12
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_SOFT_2_DONE_DEFAULT  0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: SOFT_1_DONE [11:11] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_SOFT_1_DONE_MASK     0x00000800
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_SOFT_1_DONE_SHIFT    11
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_SOFT_1_DONE_DEFAULT  0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: SOFT_0_DONE [10:10] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_SOFT_0_DONE_MASK     0x00000400
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_SOFT_0_DONE_SHIFT    10
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_SOFT_0_DONE_DEFAULT  0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: DMA_Q5_DONE [09:09] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q5_DONE_MASK     0x00000200
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q5_DONE_SHIFT    9
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q5_DONE_DEFAULT  0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: DMA_Q4_DONE [08:08] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q4_DONE_MASK     0x00000100
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q4_DONE_SHIFT    8
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q4_DONE_DEFAULT  0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: DMA_Q3_DONE [07:07] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q3_DONE_MASK     0x00000080
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q3_DONE_SHIFT    7
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q3_DONE_DEFAULT  0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: DMA_Q2_DONE [06:06] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q2_DONE_MASK     0x00000040
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q2_DONE_SHIFT    6
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q2_DONE_DEFAULT  0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: DMA_Q1_DONE [05:05] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q1_DONE_MASK     0x00000020
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q1_DONE_SHIFT    5
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q1_DONE_DEFAULT  0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: DMA_Q0_DONE [04:04] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q0_DONE_MASK     0x00000010
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q0_DONE_SHIFT    4
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DMA_Q0_DONE_DEFAULT  0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: GENAX_DONE [03:03] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_GENAX_DONE_MASK      0x00000008
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_GENAX_DONE_SHIFT     3
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_GENAX_DONE_DEFAULT   0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: EC_DONE [02:02] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_EC_DONE_MASK         0x00000004
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_EC_DONE_SHIFT        2
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_EC_DONE_DEFAULT      0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: ME_DONE [01:01] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_ME_DONE_MASK         0x00000002
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_ME_DONE_SHIFT        1
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_ME_DONE_DEFAULT      0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_SET :: DBLK_DONE [00:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DBLK_DONE_MASK       0x00000001
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DBLK_DONE_SHIFT      0
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_SET_DBLK_DONE_DEFAULT    0x00000000

/***************************************************************************
 *DONE_MASK_CLEAR - interrupt aggregator Mask Clear Register
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: reserved0 [31:15] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_reserved0_MASK     0xffff8000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_reserved0_SHIFT    15

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: TIMER_DONE [14:14] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_TIMER_DONE_MASK    0x00004000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_TIMER_DONE_SHIFT   14
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_TIMER_DONE_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: SOFT_3_DONE [13:13] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_SOFT_3_DONE_MASK   0x00002000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_SOFT_3_DONE_SHIFT  13
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_SOFT_3_DONE_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: SOFT_2_DONE [12:12] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_SOFT_2_DONE_MASK   0x00001000
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_SOFT_2_DONE_SHIFT  12
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_SOFT_2_DONE_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: SOFT_1_DONE [11:11] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_SOFT_1_DONE_MASK   0x00000800
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_SOFT_1_DONE_SHIFT  11
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_SOFT_1_DONE_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: SOFT_0_DONE [10:10] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_SOFT_0_DONE_MASK   0x00000400
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_SOFT_0_DONE_SHIFT  10
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_SOFT_0_DONE_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: DMA_Q5_DONE [09:09] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q5_DONE_MASK   0x00000200
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q5_DONE_SHIFT  9
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q5_DONE_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: DMA_Q4_DONE [08:08] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q4_DONE_MASK   0x00000100
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q4_DONE_SHIFT  8
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q4_DONE_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: DMA_Q3_DONE [07:07] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q3_DONE_MASK   0x00000080
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q3_DONE_SHIFT  7
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q3_DONE_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: DMA_Q2_DONE [06:06] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q2_DONE_MASK   0x00000040
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q2_DONE_SHIFT  6
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q2_DONE_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: DMA_Q1_DONE [05:05] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q1_DONE_MASK   0x00000020
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q1_DONE_SHIFT  5
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q1_DONE_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: DMA_Q0_DONE [04:04] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q0_DONE_MASK   0x00000010
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q0_DONE_SHIFT  4
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DMA_Q0_DONE_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: GENAX_DONE [03:03] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_GENAX_DONE_MASK    0x00000008
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_GENAX_DONE_SHIFT   3
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_GENAX_DONE_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: EC_DONE [02:02] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_EC_DONE_MASK       0x00000004
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_EC_DONE_SHIFT      2
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_EC_DONE_DEFAULT    0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: ME_DONE [01:01] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_ME_DONE_MASK       0x00000002
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_ME_DONE_SHIFT      1
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_ME_DONE_DEFAULT    0x00000000

/* RAAGA_AX_INTR_AGGR :: DONE_MASK_CLEAR :: DBLK_DONE [00:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DBLK_DONE_MASK     0x00000001
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DBLK_DONE_SHIFT    0
#define BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_CLEAR_DBLK_DONE_DEFAULT  0x00000000

/***************************************************************************
 *ERR_STATUS - interrupt aggregator Status Register
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: ERR_STATUS :: reserved0 [31:08] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_reserved0_MASK          0xffffff00
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_reserved0_SHIFT         8

/* RAAGA_AX_INTR_AGGR :: ERR_STATUS :: GENAX_WATCHDOG_ERR [07:07] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_GENAX_WATCHDOG_ERR_MASK 0x00000080
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_GENAX_WATCHDOG_ERR_SHIFT 7
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_GENAX_WATCHDOG_ERR_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_STATUS :: GENAX_ERR [06:06] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_GENAX_ERR_MASK          0x00000040
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_GENAX_ERR_SHIFT         6
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_GENAX_ERR_DEFAULT       0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_STATUS :: EC_WATCHDOG_ERR [05:05] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_EC_WATCHDOG_ERR_MASK    0x00000020
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_EC_WATCHDOG_ERR_SHIFT   5
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_EC_WATCHDOG_ERR_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_STATUS :: EC_ERR [04:04] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_EC_ERR_MASK             0x00000010
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_EC_ERR_SHIFT            4
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_EC_ERR_DEFAULT          0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_STATUS :: ME_WATCHDOG_ERR [03:03] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_ME_WATCHDOG_ERR_MASK    0x00000008
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_ME_WATCHDOG_ERR_SHIFT   3
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_ME_WATCHDOG_ERR_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_STATUS :: ME_ERR [02:02] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_ME_ERR_MASK             0x00000004
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_ME_ERR_SHIFT            2
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_ME_ERR_DEFAULT          0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_STATUS :: DBLK_WATCHDOG_ERR [01:01] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_DBLK_WATCHDOG_ERR_MASK  0x00000002
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_DBLK_WATCHDOG_ERR_SHIFT 1
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_DBLK_WATCHDOG_ERR_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_STATUS :: DBLK_ERR [00:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_DBLK_ERR_MASK           0x00000001
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_DBLK_ERR_SHIFT          0
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS_DBLK_ERR_DEFAULT        0x00000000

/***************************************************************************
 *ERR_SET - interrupt aggregator Set Register
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: ERR_SET :: reserved0 [31:08] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_reserved0_MASK             0xffffff00
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_reserved0_SHIFT            8

/* RAAGA_AX_INTR_AGGR :: ERR_SET :: GENAX_WATCHDOG_ERR [07:07] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_GENAX_WATCHDOG_ERR_MASK    0x00000080
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_GENAX_WATCHDOG_ERR_SHIFT   7
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_GENAX_WATCHDOG_ERR_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_SET :: GENAX_ERR [06:06] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_GENAX_ERR_MASK             0x00000040
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_GENAX_ERR_SHIFT            6
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_GENAX_ERR_DEFAULT          0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_SET :: EC_WATCHDOG_ERR [05:05] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_EC_WATCHDOG_ERR_MASK       0x00000020
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_EC_WATCHDOG_ERR_SHIFT      5
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_EC_WATCHDOG_ERR_DEFAULT    0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_SET :: EC_ERR [04:04] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_EC_ERR_MASK                0x00000010
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_EC_ERR_SHIFT               4
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_EC_ERR_DEFAULT             0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_SET :: ME_WATCHDOG_ERR [03:03] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_ME_WATCHDOG_ERR_MASK       0x00000008
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_ME_WATCHDOG_ERR_SHIFT      3
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_ME_WATCHDOG_ERR_DEFAULT    0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_SET :: ME_ERR [02:02] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_ME_ERR_MASK                0x00000004
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_ME_ERR_SHIFT               2
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_ME_ERR_DEFAULT             0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_SET :: DBLK_WATCHDOG_ERR [01:01] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_DBLK_WATCHDOG_ERR_MASK     0x00000002
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_DBLK_WATCHDOG_ERR_SHIFT    1
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_DBLK_WATCHDOG_ERR_DEFAULT  0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_SET :: DBLK_ERR [00:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_DBLK_ERR_MASK              0x00000001
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_DBLK_ERR_SHIFT             0
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_SET_DBLK_ERR_DEFAULT           0x00000000

/***************************************************************************
 *ERR_CLEAR - interrupt aggregator Clear Register
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: ERR_CLEAR :: reserved0 [31:08] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_reserved0_MASK           0xffffff00
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_reserved0_SHIFT          8

/* RAAGA_AX_INTR_AGGR :: ERR_CLEAR :: GENAX_WATCHDOG_ERR [07:07] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_GENAX_WATCHDOG_ERR_MASK  0x00000080
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_GENAX_WATCHDOG_ERR_SHIFT 7
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_GENAX_WATCHDOG_ERR_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_CLEAR :: GENAX_ERR [06:06] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_GENAX_ERR_MASK           0x00000040
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_GENAX_ERR_SHIFT          6
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_GENAX_ERR_DEFAULT        0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_CLEAR :: EC_WATCHDOG_ERR [05:05] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_EC_WATCHDOG_ERR_MASK     0x00000020
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_EC_WATCHDOG_ERR_SHIFT    5
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_EC_WATCHDOG_ERR_DEFAULT  0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_CLEAR :: EC_ERR [04:04] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_EC_ERR_MASK              0x00000010
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_EC_ERR_SHIFT             4
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_EC_ERR_DEFAULT           0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_CLEAR :: ME_WATCHDOG_ERR [03:03] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_ME_WATCHDOG_ERR_MASK     0x00000008
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_ME_WATCHDOG_ERR_SHIFT    3
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_ME_WATCHDOG_ERR_DEFAULT  0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_CLEAR :: ME_ERR [02:02] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_ME_ERR_MASK              0x00000004
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_ME_ERR_SHIFT             2
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_ME_ERR_DEFAULT           0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_CLEAR :: DBLK_WATCHDOG_ERR [01:01] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_DBLK_WATCHDOG_ERR_MASK   0x00000002
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_DBLK_WATCHDOG_ERR_SHIFT  1
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_DBLK_WATCHDOG_ERR_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_CLEAR :: DBLK_ERR [00:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_DBLK_ERR_MASK            0x00000001
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_DBLK_ERR_SHIFT           0
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_CLEAR_DBLK_ERR_DEFAULT         0x00000000

/***************************************************************************
 *ERR_MASK_STATUS - interrupt aggregator Mask Status Register
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: ERR_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_reserved0_MASK     0xffffff00
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_reserved0_SHIFT    8

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_STATUS :: GENAX_WATCHDOG_ERR [07:07] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_GENAX_WATCHDOG_ERR_MASK 0x00000080
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_GENAX_WATCHDOG_ERR_SHIFT 7
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_GENAX_WATCHDOG_ERR_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_STATUS :: GENAX_ERR [06:06] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_GENAX_ERR_MASK     0x00000040
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_GENAX_ERR_SHIFT    6
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_GENAX_ERR_DEFAULT  0x00000001

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_STATUS :: EC_WATCHDOG_ERR [05:05] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_EC_WATCHDOG_ERR_MASK 0x00000020
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_EC_WATCHDOG_ERR_SHIFT 5
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_EC_WATCHDOG_ERR_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_STATUS :: EC_ERR [04:04] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_EC_ERR_MASK        0x00000010
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_EC_ERR_SHIFT       4
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_EC_ERR_DEFAULT     0x00000001

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_STATUS :: ME_WATCHDOG_ERR [03:03] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_ME_WATCHDOG_ERR_MASK 0x00000008
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_ME_WATCHDOG_ERR_SHIFT 3
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_ME_WATCHDOG_ERR_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_STATUS :: ME_ERR [02:02] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_ME_ERR_MASK        0x00000004
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_ME_ERR_SHIFT       2
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_ME_ERR_DEFAULT     0x00000001

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_STATUS :: DBLK_WATCHDOG_ERR [01:01] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_DBLK_WATCHDOG_ERR_MASK 0x00000002
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_DBLK_WATCHDOG_ERR_SHIFT 1
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_DBLK_WATCHDOG_ERR_DEFAULT 0x00000001

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_STATUS :: DBLK_ERR [00:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_DBLK_ERR_MASK      0x00000001
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_DBLK_ERR_SHIFT     0
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS_DBLK_ERR_DEFAULT   0x00000001

/***************************************************************************
 *ERR_MASK_SET - interrupt aggregator Mask Set Register
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: ERR_MASK_SET :: reserved0 [31:08] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_reserved0_MASK        0xffffff00
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_reserved0_SHIFT       8

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_SET :: GENAX_WATCHDOG_ERR [07:07] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_GENAX_WATCHDOG_ERR_MASK 0x00000080
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_GENAX_WATCHDOG_ERR_SHIFT 7
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_GENAX_WATCHDOG_ERR_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_SET :: GENAX_ERR [06:06] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_GENAX_ERR_MASK        0x00000040
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_GENAX_ERR_SHIFT       6
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_GENAX_ERR_DEFAULT     0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_SET :: EC_WATCHDOG_ERR [05:05] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_EC_WATCHDOG_ERR_MASK  0x00000020
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_EC_WATCHDOG_ERR_SHIFT 5
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_EC_WATCHDOG_ERR_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_SET :: EC_ERR [04:04] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_EC_ERR_MASK           0x00000010
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_EC_ERR_SHIFT          4
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_EC_ERR_DEFAULT        0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_SET :: ME_WATCHDOG_ERR [03:03] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_ME_WATCHDOG_ERR_MASK  0x00000008
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_ME_WATCHDOG_ERR_SHIFT 3
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_ME_WATCHDOG_ERR_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_SET :: ME_ERR [02:02] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_ME_ERR_MASK           0x00000004
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_ME_ERR_SHIFT          2
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_ME_ERR_DEFAULT        0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_SET :: DBLK_WATCHDOG_ERR [01:01] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_DBLK_WATCHDOG_ERR_MASK 0x00000002
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_DBLK_WATCHDOG_ERR_SHIFT 1
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_DBLK_WATCHDOG_ERR_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_SET :: DBLK_ERR [00:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_DBLK_ERR_MASK         0x00000001
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_DBLK_ERR_SHIFT        0
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_SET_DBLK_ERR_DEFAULT      0x00000000

/***************************************************************************
 *ERR_MASK_CLEAR - interrupt aggregator Mask Clear Register
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: ERR_MASK_CLEAR :: reserved0 [31:08] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_reserved0_MASK      0xffffff00
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_reserved0_SHIFT     8

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_CLEAR :: GENAX_WATCHDOG_ERR [07:07] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_GENAX_WATCHDOG_ERR_MASK 0x00000080
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_GENAX_WATCHDOG_ERR_SHIFT 7
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_GENAX_WATCHDOG_ERR_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_CLEAR :: GENAX_ERR [06:06] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_GENAX_ERR_MASK      0x00000040
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_GENAX_ERR_SHIFT     6
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_GENAX_ERR_DEFAULT   0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_CLEAR :: EC_WATCHDOG_ERR [05:05] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_EC_WATCHDOG_ERR_MASK 0x00000020
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_EC_WATCHDOG_ERR_SHIFT 5
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_EC_WATCHDOG_ERR_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_CLEAR :: EC_ERR [04:04] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_EC_ERR_MASK         0x00000010
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_EC_ERR_SHIFT        4
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_EC_ERR_DEFAULT      0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_CLEAR :: ME_WATCHDOG_ERR [03:03] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_ME_WATCHDOG_ERR_MASK 0x00000008
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_ME_WATCHDOG_ERR_SHIFT 3
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_ME_WATCHDOG_ERR_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_CLEAR :: ME_ERR [02:02] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_ME_ERR_MASK         0x00000004
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_ME_ERR_SHIFT        2
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_ME_ERR_DEFAULT      0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_CLEAR :: DBLK_WATCHDOG_ERR [01:01] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_DBLK_WATCHDOG_ERR_MASK 0x00000002
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_DBLK_WATCHDOG_ERR_SHIFT 1
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_DBLK_WATCHDOG_ERR_DEFAULT 0x00000000

/* RAAGA_AX_INTR_AGGR :: ERR_MASK_CLEAR :: DBLK_ERR [00:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_DBLK_ERR_MASK       0x00000001
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_DBLK_ERR_SHIFT      0
#define BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_CLEAR_DBLK_ERR_DEFAULT    0x00000000

/***************************************************************************
 *CFG - Interrupt aggregator config register for done interrupts
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: CFG :: AUTO_CLR_EN [31:31] */
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_AUTO_CLR_EN_MASK               0x80000000
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_AUTO_CLR_EN_SHIFT              31
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_AUTO_CLR_EN_DEFAULT            0x00000000

/* RAAGA_AX_INTR_AGGR :: CFG :: TIMER_AUTO_RESTART [30:30] */
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_TIMER_AUTO_RESTART_MASK        0x40000000
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_TIMER_AUTO_RESTART_SHIFT       30
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_TIMER_AUTO_RESTART_DEFAULT     0x00000000
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_TIMER_AUTO_RESTART_ON          1
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_TIMER_AUTO_RESTART_OFF         0

/* RAAGA_AX_INTR_AGGR :: CFG :: DONE_ON_ERROR [29:29] */
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_DONE_ON_ERROR_MASK             0x20000000
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_DONE_ON_ERROR_SHIFT            29
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_DONE_ON_ERROR_DEFAULT          0x00000000
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_DONE_ON_ERROR_ENABLED          1
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_DONE_ON_ERROR_DISABLED         0

/* RAAGA_AX_INTR_AGGR :: CFG :: DONE_ON_WATCHDOG [28:28] */
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_DONE_ON_WATCHDOG_MASK          0x10000000
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_DONE_ON_WATCHDOG_SHIFT         28
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_DONE_ON_WATCHDOG_DEFAULT       0x00000000
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_DONE_ON_WATCHDOG_ENABLED       1
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_DONE_ON_WATCHDOG_DISABLED      0

/* RAAGA_AX_INTR_AGGR :: CFG :: reserved0 [27:16] */
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_reserved0_MASK                 0x0fff0000
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_reserved0_SHIFT                16

/* RAAGA_AX_INTR_AGGR :: CFG :: TIMER_COUNT [15:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_TIMER_COUNT_MASK               0x0000ffff
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_TIMER_COUNT_SHIFT              0
#define BCHP_RAAGA_AX_INTR_AGGR_CFG_TIMER_COUNT_DEFAULT            0x00000000

/***************************************************************************
 *TIMER_EN - Interrupt aggregator timer enable register for done interrupts
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: TIMER_EN :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_INTR_AGGR_TIMER_EN_reserved0_MASK            0xfffffffe
#define BCHP_RAAGA_AX_INTR_AGGR_TIMER_EN_reserved0_SHIFT           1

/* RAAGA_AX_INTR_AGGR :: TIMER_EN :: EN [00:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_TIMER_EN_EN_MASK                   0x00000001
#define BCHP_RAAGA_AX_INTR_AGGR_TIMER_EN_EN_SHIFT                  0
#define BCHP_RAAGA_AX_INTR_AGGR_TIMER_EN_EN_DEFAULT                0x00000000

/***************************************************************************
 *AUTO_GO_CONTROL - Auto Go Control register
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: AUTO_GO_CONTROL :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_INTR_AGGR_AUTO_GO_CONTROL_reserved0_MASK     0xfffffffe
#define BCHP_RAAGA_AX_INTR_AGGR_AUTO_GO_CONTROL_reserved0_SHIFT    1

/* RAAGA_AX_INTR_AGGR :: AUTO_GO_CONTROL :: AUTO_GO_MODE [00:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_AUTO_GO_CONTROL_AUTO_GO_MODE_MASK  0x00000001
#define BCHP_RAAGA_AX_INTR_AGGR_AUTO_GO_CONTROL_AUTO_GO_MODE_SHIFT 0
#define BCHP_RAAGA_AX_INTR_AGGR_AUTO_GO_CONTROL_AUTO_GO_MODE_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_INTR_AGGR_AUTO_GO_CONTROL_AUTO_GO_MODE_ENABLED 1
#define BCHP_RAAGA_AX_INTR_AGGR_AUTO_GO_CONTROL_AUTO_GO_MODE_DISABLED 0

/***************************************************************************
 *COMMON_AX_GO - Common Accelerator Go Command Issue register
 ***************************************************************************/
/* RAAGA_AX_INTR_AGGR :: COMMON_AX_GO :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_INTR_AGGR_COMMON_AX_GO_reserved0_MASK        0xfffffffe
#define BCHP_RAAGA_AX_INTR_AGGR_COMMON_AX_GO_reserved0_SHIFT       1

/* RAAGA_AX_INTR_AGGR :: COMMON_AX_GO :: COMMON_AX_GO [00:00] */
#define BCHP_RAAGA_AX_INTR_AGGR_COMMON_AX_GO_COMMON_AX_GO_MASK     0x00000001
#define BCHP_RAAGA_AX_INTR_AGGR_COMMON_AX_GO_COMMON_AX_GO_SHIFT    0
#define BCHP_RAAGA_AX_INTR_AGGR_COMMON_AX_GO_COMMON_AX_GO_DEFAULT  0x00000000

#endif /* #ifndef BCHP_RAAGA_AX_INTR_AGGR_H__ */

/* End of File */
