Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 05:13:31 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fifo_sum_control_sets_placed.rpt
| Design       : fifo_sum
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |           11 |
| Yes          | No                    | No                     |              80 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              65 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------+----------------+
|    Clock Signal    |                                                Enable Signal                                               |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | uart_rx_inst/rx_cnt                                                                                        | uart_rx_inst/rx_cnt[3]_i_1_n_0        |                2 |              4 |
|  sys_clk_IBUF_BUFG | uart_tx_inst/tx_cnt                                                                                        | uart_tx_inst/tx_cnt[3]_i_1_n_0        |                2 |              4 |
|  sys_clk_IBUF_BUFG | fifo_sum_ctrl_inst/wr_data1[7]_i_1_n_0                                                                     | fifo_sum_ctrl_inst/SR[0]              |                2 |              8 |
|  sys_clk_IBUF_BUFG | fifo_sum_ctrl_inst/wr_en20                                                                                 | fifo_sum_ctrl_inst/SR[0]              |                3 |              8 |
|  sys_clk_IBUF_BUFG | fifo_sum_ctrl_inst/sum_flag                                                                                | fifo_sum_ctrl_inst/SR[0]              |                2 |              8 |
|  sys_clk_IBUF_BUFG | fifo_sum_ctrl_inst/row_cnt02_out                                                                           | fifo_sum_ctrl_inst/row_cnt[7]_i_1_n_0 |                3 |              8 |
|  sys_clk_IBUF_BUFG | uart_rx_inst/rx_flag0                                                                                      | fifo_sum_ctrl_inst/SR[0]              |                1 |              8 |
|  sys_clk_IBUF_BUFG | uart_rx_inst/uart_rx_done                                                                                  | fifo_sum_ctrl_inst/col_cnt[7]_i_1_n_0 |                2 |              8 |
|  sys_clk_IBUF_BUFG |                                                                                                            | uart_rx_inst/baud_cnt[8]_i_1_n_0      |                3 |              9 |
|  sys_clk_IBUF_BUFG |                                                                                                            | uart_tx_inst/baud_cnt[8]_i_1__0_n_0   |                4 |              9 |
|  sys_clk_IBUF_BUFG | uart_tx_inst/tx_data_t[7]_i_1_n_0                                                                          | fifo_sum_ctrl_inst/SR[0]              |                2 |              9 |
|  sys_clk_IBUF_BUFG |                                                                                                            | fifo_sum_ctrl_inst/SR[0]              |                4 |             11 |
|  sys_clk_IBUF_BUFG |                                                                                                            |                                       |                5 |             17 |
|  sys_clk_IBUF_BUFG | fifo_sum_ctrl_inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] |                                       |                5 |             20 |
|  sys_clk_IBUF_BUFG | fifo_sum_ctrl_inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                                       |                4 |             20 |
|  sys_clk_IBUF_BUFG | fifo_sum_ctrl_inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] |                                       |                4 |             20 |
|  sys_clk_IBUF_BUFG | fifo_sum_ctrl_inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                                       |                5 |             20 |
+--------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------+----------------+


