Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
<<<<<<< HEAD
Total CPU time to Xst completion: 0.04 secs
=======
Total CPU time to Xst completion: 0.08 secs
>>>>>>> 6b90e7df6324215584a467a075b704da6fa72f30
 
--> 
Reading design: head.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "head.prj"

---- Target Parameters
Target Device                      : xc3s500efg320-4
Output File Name                   : "head.ngc"

---- Source Options
Top Module Name                    : head

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
<<<<<<< HEAD
Compiling vhdl file "/home/student/Embedded/project_3_fsm_working/project_3.srcs/sources_1/imports/new/debounce.vhd" in Library work.
Entity <debounce> compiled.
Entity <debounce> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/student/Embedded/project_3_fsm_working/project_3.srcs/sources_1/imports/new/fsm.vhd" in Library work.
Entity <fsm> compiled.
Entity <fsm> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/student/Embedded/project_3_fsm_working/project_3.srcs/sources_1/imports/new/head.vhd" in Library work.
=======
Compiling vhdl file "/home/thomas/Documents/CloudStation/Skole/7_Semester/EMB/project_3_fsm_working/project_3.srcs/sources_1/imports/new/debounce.vhd" in Library work.
Entity <debounce> compiled.
Entity <debounce> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/thomas/Documents/CloudStation/Skole/7_Semester/EMB/project_3_fsm_working/project_3.srcs/sources_1/imports/new/fsm.vhd" in Library work.
Entity <fsm> compiled.
Entity <fsm> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/thomas/Documents/CloudStation/Skole/7_Semester/EMB/project_3_fsm_working/project_3.srcs/sources_1/imports/new/head.vhd" in Library work.
>>>>>>> 6b90e7df6324215584a467a075b704da6fa72f30
Entity <head> compiled.
Entity <head> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <head> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <Behavioral>) with generics.
	counter_size = 19

Analyzing hierarchy for entity <fsm> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <head> in library <work> (Architecture <Behavioral>).
Entity <head> analyzed. Unit <head> generated.

Analyzing generic Entity <debounce> in library <work> (Architecture <Behavioral>).
	counter_size = 19
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing Entity <fsm> in library <work> (Architecture <Behavioral>).
Entity <fsm> analyzed. Unit <fsm> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce>.
<<<<<<< HEAD
    Related source file is "/home/student/Embedded/project_3_fsm_working/project_3.srcs/sources_1/imports/new/debounce.vhd".
=======
    Related source file is "/home/thomas/Documents/CloudStation/Skole/7_Semester/EMB/project_3_fsm_working/project_3.srcs/sources_1/imports/new/debounce.vhd".
>>>>>>> 6b90e7df6324215584a467a075b704da6fa72f30
    Found 1-bit register for signal <result>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <counter_set>.
    Found 2-bit register for signal <flipflop>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <fsm>.
<<<<<<< HEAD
    Related source file is "/home/student/Embedded/project_3_fsm_working/project_3.srcs/sources_1/imports/new/fsm.vhd".
=======
    Related source file is "/home/thomas/Documents/CloudStation/Skole/7_Semester/EMB/project_3_fsm_working/project_3.srcs/sources_1/imports/new/fsm.vhd".
>>>>>>> 6b90e7df6324215584a467a075b704da6fa72f30
WARNING:Xst:647 - Input <clk_50mhz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 7                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | forward_i                 (rising_edge)        |
    | Reset              | reset_i                   (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fsm> synthesized.


Synthesizing Unit <head>.
<<<<<<< HEAD
    Related source file is "/home/student/Embedded/project_3_fsm_working/project_3.srcs/sources_1/imports/new/head.vhd".
=======
    Related source file is "/home/thomas/Documents/CloudStation/Skole/7_Semester/EMB/project_3_fsm_working/project_3.srcs/sources_1/imports/new/head.vhd".
>>>>>>> 6b90e7df6324215584a467a075b704da6fa72f30
Unit <head> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 20-bit up counter                                     : 2
# Registers                                            : 6
 1-bit register                                        : 6
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <fsm0/state/FSM> on signal <state[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 reset | 0000001
 led_1 | 0000010
 led_2 | 0000100
 led_3 | 0001000
 led_4 | 0010000
 led_5 | 0100000
 led_6 | 1000000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 2
 20-bit up counter                                     : 2
# Registers                                            : 6
 Flip-Flops                                            : 6
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <head> ...

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : head.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 128
#      GND                         : 2
#      INV                         : 4
#      LUT1                        : 38
#      LUT2                        : 2
#      LUT3                        : 2
#      MUXCY                       : 38
#      VCC                         : 2
#      XORCY                       : 40
# FlipFlops/Latches                : 53
#      FD                          : 4
#      FDC                         : 6
#      FDE                         : 2
#      FDP                         : 1
#      FDRE                        : 40
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 2
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       28  out of   4656     0%  
 Number of Slice Flip Flops:             53  out of   9312     0%  
 Number of 4 input LUTs:                 46  out of   9312     0%  
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
db0/result                         | NONE(fsm0/state_FSM_FFd1)| 7     |
clk_50mhz                          | BUFGP                    | 46    |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+--------------------------+-------+
Control Signal                     | Buffer(FF name)          | Load  |
-----------------------------------+--------------------------+-------+
db1/result(db1/result:Q)           | NONE(fsm0/state_FSM_FFd1)| 7     |
-----------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.469ns (Maximum Frequency: 223.764MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'db0/result'
  Clock period: 1.346ns (frequency: 742.942MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.346ns (Levels of Logic = 0)
  Source:            fsm0/state_FSM_FFd2 (FF)
  Destination:       fsm0/state_FSM_FFd1 (FF)
  Source Clock:      db0/result rising
  Destination Clock: db0/result rising

  Data Path: fsm0/state_FSM_FFd2 to fsm0/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  state_FSM_FFd2 (state_FSM_FFd2)
     FDC:D                     0.308          state_FSM_FFd1
    ----------------------------------------
    Total                      1.346ns (0.899ns logic, 0.447ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50mhz'
  Clock period: 4.469ns (frequency: 223.764MHz)
  Total number of paths / destination ports: 550 / 126
-------------------------------------------------------------------------
Delay:               4.469ns (Levels of Logic = 20)
  Source:            db0/count_1 (FF)
  Destination:       db0/count_19 (FF)
  Source Clock:      clk_50mhz rising
  Destination Clock: clk_50mhz rising

  Data Path: db0/count_1 to db0/count_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.595  count_1 (count_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_count_cy<1>_rt (Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_count_cy<1> (Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<2> (Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<3> (Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<4> (Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<5> (Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<6> (Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<7> (Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<8> (Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<9> (Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<10> (Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<11> (Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<12> (Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<13> (Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<14> (Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<15> (Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<16> (Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<17> (Mcount_count_cy<17>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_count_cy<18> (Mcount_count_cy<18>)
     XORCY:CI->O           1   0.804   0.000  Mcount_count_xor<19> (Result<19>1)
     FDRE:D                    0.308          count_19
    ----------------------------------------
    Total                      4.469ns (3.874ns logic, 0.595ns route)
                                       (86.7% logic, 13.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50mhz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 2)
  Source:            forward_i (PAD)
  Destination:       db0/flipflop_0 (FF)
  Destination Clock: clk_50mhz rising

  Data Path: forward_i to db0/flipflop_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  forward_i_IBUF (forward_i_IBUF)
     begin scope: 'db0'
     FD:D                      0.308          flipflop_0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'db0/result'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 2)
  Source:            fsm0/state_FSM_FFd1 (FF)
  Destination:       led_o<5> (PAD)
  Source Clock:      db0/result rising

  Data Path: fsm0/state_FSM_FFd1 to led_o<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  state_FSM_FFd1 (state_FSM_FFd1)
     end scope: 'fsm0'
     OBUF:I->O                 3.272          led_o_5_OBUF (led_o<5>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


<<<<<<< HEAD
Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.80 secs
=======
Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.27 secs
>>>>>>> 6b90e7df6324215584a467a075b704da6fa72f30
 
--> 


Total memory usage is 521668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

