library ieee;
use ieee.std_logic_1164.all;

entity circ_comb is
	port(s, z c, current1, current0: IN BIT;
			next1, next0, p, t: OUT BIT);
end circ_comb;
architecture behav of circ_comb is
begin
	t <= (not current1) and (not current0);
	p <= current1 and (not current0);
	next1 <= (not current1) and current0 and (not s) and z;
	next0 <= (not current1) and (not current0) or (
	not current1) and current0 and (not s) and (not z);
end architecture behav;	
