{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732778970559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732778970559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 15:29:30 2024 " "Processing started: Thu Nov 28 15:29:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732778970559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732778970559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab01 -c Lab01 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab01 -c Lab01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732778970560 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab01_6_1200mv_85c_slow.vo D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/ simulation " "Generated file Lab01_6_1200mv_85c_slow.vo in folder \"D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732778970781 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab01_6_1200mv_0c_slow.vo D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/ simulation " "Generated file Lab01_6_1200mv_0c_slow.vo in folder \"D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732778970791 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab01_min_1200mv_0c_fast.vo D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/ simulation " "Generated file Lab01_min_1200mv_0c_fast.vo in folder \"D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732778970800 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab01.vo D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/ simulation " "Generated file Lab01.vo in folder \"D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732778970808 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab01_6_1200mv_85c_v_slow.sdo D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/ simulation " "Generated file Lab01_6_1200mv_85c_v_slow.sdo in folder \"D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732778970824 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab01_6_1200mv_0c_v_slow.sdo D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/ simulation " "Generated file Lab01_6_1200mv_0c_v_slow.sdo in folder \"D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732778970834 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab01_min_1200mv_0c_v_fast.sdo D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/ simulation " "Generated file Lab01_min_1200mv_0c_v_fast.sdo in folder \"D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732778970844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab01_v.sdo D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/ simulation " "Generated file Lab01_v.sdo in folder \"D:/NTUST/113-1/Digital System Design/NTUST-Digital_System_Design/ProjectFPGA/Lab01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732778970854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4527 " "Peak virtual memory: 4527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732778970871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 15:29:30 2024 " "Processing ended: Thu Nov 28 15:29:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732778970871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732778970871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732778970871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732778970871 ""}
