// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VAzadi_top_verilator__Syms.h"


//======================

void VAzadi_top_verilator::trace(VerilatedVcdC* tfp, int, int) {
    tfp->spTrace()->addInitCb(&traceInit, __VlSymsp);
    traceRegister(tfp->spTrace());
}

void VAzadi_top_verilator::traceInit(void* userp, VerilatedVcd* tracep, uint32_t code) {
    // Callback from tracep->open()
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    if (!Verilated::calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
                        "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vlSymsp->__Vm_baseCode = code;
    tracep->module(vlSymsp->name());
    tracep->scopeEscape(' ');
    VAzadi_top_verilator::traceInitTop(vlSymsp, tracep);
    tracep->scopeEscape('.');
}

//======================


void VAzadi_top_verilator::traceInitTop(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceInitSub0(userp, tracep);
        vlTOPp->traceInitSub1(userp, tracep);
        vlTOPp->traceInitSub2(userp, tracep);
        vlTOPp->traceInitSub3(userp, tracep);
        vlTOPp->traceInitSub4(userp, tracep);
        vlTOPp->traceInitSub5(userp, tracep);
        vlTOPp->traceInitSub6(userp, tracep);
    }
}

void VAzadi_top_verilator::traceInitSub0(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+14366,"clock_i", false,-1);
        tracep->declBit(c+14367,"reset_ni", false,-1);
        tracep->declBus(c+14368,"gpio_i", false,-1, 19,0);
        tracep->declBus(c+14369,"gpio_o", false,-1, 19,0);
        tracep->declBit(c+14370,"uart_rx", false,-1);
        tracep->declBit(c+14371,"uart_tx", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator DirectDmiTap", false,-1);
        tracep->declBit(c+14366,"Azadi_top_verilator clock_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator reset_ni", false,-1);
        tracep->declBus(c+14368,"Azadi_top_verilator gpio_i", false,-1, 19,0);
        tracep->declBus(c+14369,"Azadi_top_verilator gpio_o", false,-1, 19,0);
        tracep->declBit(c+14370,"Azadi_top_verilator uart_rx", false,-1);
        tracep->declBit(c+14371,"Azadi_top_verilator uart_tx", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator clock", false,-1);
        tracep->declBus(c+14373,"Azadi_top_verilator counter", false,-1, 27,0);
        tracep->declBus(c+14864,"Azadi_top_verilator DIVISOR", false,-1, 27,0);
        tracep->declBus(c+14865,"Azadi_top_verilator JTAG_IDCODE", false,-1, 31,0);
        tracep->declBit(c+5955,"Azadi_top_verilator cio_jtag_tck", false,-1);
        tracep->declBit(c+5956,"Azadi_top_verilator cio_jtag_tdi", false,-1);
        tracep->declBit(c+6568,"Azadi_top_verilator cio_jtag_tdo", false,-1);
        tracep->declBit(c+5957,"Azadi_top_verilator cio_jtag_tms", false,-1);
        tracep->declBit(c+5958,"Azadi_top_verilator cio_jtag_trst_n", false,-1);
        tracep->declBit(c+5959,"Azadi_top_verilator cio_jtag_srst_n", false,-1);
        tracep->declBus(c+14865,"Azadi_top_verilator top_verilator JTAG_ID", false,-1, 31,0);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator DirectDmiTap", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator clock", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator reset_ni", false,-1);
        tracep->declBit(c+14866,"Azadi_top_verilator top_verilator uart_rx_i", false,-1);
        tracep->declBus(c+14368,"Azadi_top_verilator top_verilator gpio_i", false,-1, 19,0);
        tracep->declBus(c+14369,"Azadi_top_verilator top_verilator gpio_o", false,-1, 19,0);
        tracep->declBit(c+5955,"Azadi_top_verilator top_verilator jtag_tck_i", false,-1);
        tracep->declBit(c+5957,"Azadi_top_verilator top_verilator jtag_tms_i", false,-1);
        tracep->declBit(c+5958,"Azadi_top_verilator top_verilator jtag_trst_ni", false,-1);
        tracep->declBit(c+5956,"Azadi_top_verilator top_verilator jtag_tdi_i", false,-1);
        tracep->declBit(c+6568,"Azadi_top_verilator top_verilator jtag_tdo_o", false,-1);
        tracep->declBit(c+14371,"Azadi_top_verilator top_verilator uart_tx", false,-1);
        tracep->declBit(c+14370,"Azadi_top_verilator top_verilator uart_rx", false,-1);
        tracep->declBit(c+12472,"Azadi_top_verilator top_verilator i2c0_scl_io", false,-1);
        tracep->declBit(c+12473,"Azadi_top_verilator top_verilator i2c0_sda_io", false,-1);
        tracep->declBit(c+14374,"Azadi_top_verilator top_verilator RESET", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator system_rst_ni", false,-1);
        tracep->declBus(c+14368,"Azadi_top_verilator top_verilator gpio_in", false,-1, 19,0);
        tracep->declBus(c+10142,"Azadi_top_verilator top_verilator gpio_out", false,-1, 19,0);
        tracep->declBit(c+14867,"Azadi_top_verilator top_verilator i2c0_scl_in", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0_scl_out", false,-1);
        tracep->declBit(c+12474,"Azadi_top_verilator top_verilator i2c0_scl_en", false,-1);
        tracep->declBit(c+14869,"Azadi_top_verilator top_verilator i2c0_sda_in", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0_sda_out", false,-1);
        tracep->declBit(c+12475,"Azadi_top_verilator top_verilator i2c0_sda_en", false,-1);
        tracep->declBit(c+12572,"Azadi_top_verilator top_verilator ifu_to_xbar a_valid", false,-1);
        tracep->declBus(c+12573,"Azadi_top_verilator top_verilator ifu_to_xbar a_opcode", false,-1, 2,0);
        tracep->declBus(c+12574,"Azadi_top_verilator top_verilator ifu_to_xbar a_param", false,-1, 2,0);
        tracep->declBus(c+12575,"Azadi_top_verilator top_verilator ifu_to_xbar a_size", false,-1, 1,0);
        tracep->declBus(c+12576,"Azadi_top_verilator top_verilator ifu_to_xbar a_source", false,-1, 7,0);
        tracep->declBus(c+12577,"Azadi_top_verilator top_verilator ifu_to_xbar a_address", false,-1, 31,0);
        tracep->declBus(c+12578,"Azadi_top_verilator top_verilator ifu_to_xbar a_mask", false,-1, 3,0);
        tracep->declBus(c+12579,"Azadi_top_verilator top_verilator ifu_to_xbar a_data", false,-1, 31,0);
        tracep->declBit(c+12580,"Azadi_top_verilator top_verilator ifu_to_xbar d_ready", false,-1);
        tracep->declBit(c+12581,"Azadi_top_verilator top_verilator xbar_to_ifu d_valid", false,-1);
        tracep->declBus(c+12582,"Azadi_top_verilator top_verilator xbar_to_ifu d_opcode", false,-1, 2,0);
        tracep->declBus(c+12583,"Azadi_top_verilator top_verilator xbar_to_ifu d_param", false,-1, 2,0);
        tracep->declBus(c+12584,"Azadi_top_verilator top_verilator xbar_to_ifu d_size", false,-1, 1,0);
        tracep->declBus(c+12585,"Azadi_top_verilator top_verilator xbar_to_ifu d_source", false,-1, 7,0);
        tracep->declBus(c+12586,"Azadi_top_verilator top_verilator xbar_to_ifu d_sink", false,-1, 0,0);
        tracep->declBus(c+12587,"Azadi_top_verilator top_verilator xbar_to_ifu d_data", false,-1, 31,0);
        tracep->declBit(c+12588,"Azadi_top_verilator top_verilator xbar_to_ifu d_error", false,-1);
        tracep->declBit(c+12589,"Azadi_top_verilator top_verilator xbar_to_ifu a_ready", false,-1);
        tracep->declBit(c+12996,"Azadi_top_verilator top_verilator xbar_to_iccm a_valid", false,-1);
        tracep->declBus(c+12997,"Azadi_top_verilator top_verilator xbar_to_iccm a_opcode", false,-1, 2,0);
        tracep->declBus(c+12998,"Azadi_top_verilator top_verilator xbar_to_iccm a_param", false,-1, 2,0);
        tracep->declBus(c+12999,"Azadi_top_verilator top_verilator xbar_to_iccm a_size", false,-1, 1,0);
        tracep->declBus(c+13000,"Azadi_top_verilator top_verilator xbar_to_iccm a_source", false,-1, 7,0);
        tracep->declBus(c+13001,"Azadi_top_verilator top_verilator xbar_to_iccm a_address", false,-1, 31,0);
        tracep->declBus(c+13002,"Azadi_top_verilator top_verilator xbar_to_iccm a_mask", false,-1, 3,0);
        tracep->declBus(c+13003,"Azadi_top_verilator top_verilator xbar_to_iccm a_data", false,-1, 31,0);
        tracep->declBit(c+13004,"Azadi_top_verilator top_verilator xbar_to_iccm d_ready", false,-1);
        tracep->declBit(c+4007,"Azadi_top_verilator top_verilator iccm_to_xbar d_valid", false,-1);
        tracep->declBus(c+4008,"Azadi_top_verilator top_verilator iccm_to_xbar d_opcode", false,-1, 2,0);
        tracep->declBus(c+4009,"Azadi_top_verilator top_verilator iccm_to_xbar d_param", false,-1, 2,0);
        tracep->declBus(c+4010,"Azadi_top_verilator top_verilator iccm_to_xbar d_size", false,-1, 1,0);
        tracep->declBus(c+4011,"Azadi_top_verilator top_verilator iccm_to_xbar d_source", false,-1, 7,0);
        tracep->declBus(c+4012,"Azadi_top_verilator top_verilator iccm_to_xbar d_sink", false,-1, 0,0);
        tracep->declBus(c+4013,"Azadi_top_verilator top_verilator iccm_to_xbar d_data", false,-1, 31,0);
        tracep->declBit(c+4014,"Azadi_top_verilator top_verilator iccm_to_xbar d_error", false,-1);
        tracep->declBit(c+4015,"Azadi_top_verilator top_verilator iccm_to_xbar a_ready", false,-1);
        tracep->declBit(c+1345,"Azadi_top_verilator top_verilator lsu_to_xbar a_valid", false,-1);
        tracep->declBus(c+1346,"Azadi_top_verilator top_verilator lsu_to_xbar a_opcode", false,-1, 2,0);
        tracep->declBus(c+1347,"Azadi_top_verilator top_verilator lsu_to_xbar a_param", false,-1, 2,0);
        tracep->declBus(c+1348,"Azadi_top_verilator top_verilator lsu_to_xbar a_size", false,-1, 1,0);
        tracep->declBus(c+1349,"Azadi_top_verilator top_verilator lsu_to_xbar a_source", false,-1, 7,0);
        tracep->declBus(c+1350,"Azadi_top_verilator top_verilator lsu_to_xbar a_address", false,-1, 31,0);
        tracep->declBus(c+1351,"Azadi_top_verilator top_verilator lsu_to_xbar a_mask", false,-1, 3,0);
        tracep->declBus(c+1352,"Azadi_top_verilator top_verilator lsu_to_xbar a_data", false,-1, 31,0);
        tracep->declBit(c+1353,"Azadi_top_verilator top_verilator lsu_to_xbar d_ready", false,-1);
        tracep->declBit(c+10697,"Azadi_top_verilator top_verilator xbar_to_lsu d_valid", false,-1);
        tracep->declBus(c+10698,"Azadi_top_verilator top_verilator xbar_to_lsu d_opcode", false,-1, 2,0);
        tracep->declBus(c+10699,"Azadi_top_verilator top_verilator xbar_to_lsu d_param", false,-1, 2,0);
        tracep->declBus(c+10700,"Azadi_top_verilator top_verilator xbar_to_lsu d_size", false,-1, 1,0);
        tracep->declBus(c+10701,"Azadi_top_verilator top_verilator xbar_to_lsu d_source", false,-1, 7,0);
        tracep->declBus(c+10702,"Azadi_top_verilator top_verilator xbar_to_lsu d_sink", false,-1, 0,0);
        tracep->declBus(c+10703,"Azadi_top_verilator top_verilator xbar_to_lsu d_data", false,-1, 31,0);
        tracep->declBit(c+10704,"Azadi_top_verilator top_verilator xbar_to_lsu d_error", false,-1);
        tracep->declBit(c+10705,"Azadi_top_verilator top_verilator xbar_to_lsu a_ready", false,-1);
        tracep->declBit(c+13237,"Azadi_top_verilator top_verilator xbar_to_dccm a_valid", false,-1);
        tracep->declBus(c+13238,"Azadi_top_verilator top_verilator xbar_to_dccm a_opcode", false,-1, 2,0);
        tracep->declBus(c+13239,"Azadi_top_verilator top_verilator xbar_to_dccm a_param", false,-1, 2,0);
        tracep->declBus(c+13240,"Azadi_top_verilator top_verilator xbar_to_dccm a_size", false,-1, 1,0);
        tracep->declBus(c+13241,"Azadi_top_verilator top_verilator xbar_to_dccm a_source", false,-1, 7,0);
        tracep->declBus(c+13242,"Azadi_top_verilator top_verilator xbar_to_dccm a_address", false,-1, 31,0);
        tracep->declBus(c+13243,"Azadi_top_verilator top_verilator xbar_to_dccm a_mask", false,-1, 3,0);
        tracep->declBus(c+13244,"Azadi_top_verilator top_verilator xbar_to_dccm a_data", false,-1, 31,0);
        tracep->declBit(c+13245,"Azadi_top_verilator top_verilator xbar_to_dccm d_ready", false,-1);
        tracep->declBit(c+2999,"Azadi_top_verilator top_verilator dccm_to_xbar d_valid", false,-1);
        tracep->declBus(c+3000,"Azadi_top_verilator top_verilator dccm_to_xbar d_opcode", false,-1, 2,0);
        tracep->declBus(c+3001,"Azadi_top_verilator top_verilator dccm_to_xbar d_param", false,-1, 2,0);
        tracep->declBus(c+3002,"Azadi_top_verilator top_verilator dccm_to_xbar d_size", false,-1, 1,0);
        tracep->declBus(c+3003,"Azadi_top_verilator top_verilator dccm_to_xbar d_source", false,-1, 7,0);
        tracep->declBus(c+3004,"Azadi_top_verilator top_verilator dccm_to_xbar d_sink", false,-1, 0,0);
        tracep->declBus(c+3005,"Azadi_top_verilator top_verilator dccm_to_xbar d_data", false,-1, 31,0);
        tracep->declBit(c+3006,"Azadi_top_verilator top_verilator dccm_to_xbar d_error", false,-1);
        tracep->declBit(c+3007,"Azadi_top_verilator top_verilator dccm_to_xbar a_ready", false,-1);
        tracep->declBit(c+6707,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_valid", false,-1);
        tracep->declBus(c+6708,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_opcode", false,-1, 2,0);
        tracep->declBus(c+6709,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_param", false,-1, 2,0);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_size", false,-1, 1,0);
        tracep->declBus(c+6711,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_source", false,-1, 7,0);
        tracep->declBus(c+6712,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_address", false,-1, 31,0);
        tracep->declBus(c+6713,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_mask", false,-1, 3,0);
        tracep->declBus(c+6714,"Azadi_top_verilator top_verilator xbarm_to_xbarp a_data", false,-1, 31,0);
        tracep->declBit(c+6715,"Azadi_top_verilator top_verilator xbarm_to_xbarp d_ready", false,-1);
        tracep->declBit(c+10706,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_valid", false,-1);
        tracep->declBus(c+10707,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_opcode", false,-1, 2,0);
        tracep->declBus(c+10708,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_param", false,-1, 2,0);
        tracep->declBus(c+10709,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_size", false,-1, 1,0);
        tracep->declBus(c+10710,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_source", false,-1, 7,0);
        tracep->declBus(c+10711,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_sink", false,-1, 0,0);
        tracep->declBus(c+10712,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_data", false,-1, 31,0);
        tracep->declBit(c+10713,"Azadi_top_verilator top_verilator xbarp_to_xbarm d_error", false,-1);
        tracep->declBit(c+10714,"Azadi_top_verilator top_verilator xbarp_to_xbarm a_ready", false,-1);
        tracep->declBit(c+8192,"Azadi_top_verilator top_verilator xbarp_to_gpio a_valid", false,-1);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator xbarp_to_gpio a_opcode", false,-1, 2,0);
        tracep->declBus(c+8194,"Azadi_top_verilator top_verilator xbarp_to_gpio a_param", false,-1, 2,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator xbarp_to_gpio a_size", false,-1, 1,0);
        tracep->declBus(c+8196,"Azadi_top_verilator top_verilator xbarp_to_gpio a_source", false,-1, 7,0);
        tracep->declBus(c+8197,"Azadi_top_verilator top_verilator xbarp_to_gpio a_address", false,-1, 31,0);
        tracep->declBus(c+8198,"Azadi_top_verilator top_verilator xbarp_to_gpio a_mask", false,-1, 3,0);
        tracep->declBus(c+8199,"Azadi_top_verilator top_verilator xbarp_to_gpio a_data", false,-1, 31,0);
        tracep->declBit(c+8200,"Azadi_top_verilator top_verilator xbarp_to_gpio d_ready", false,-1);
        tracep->declBit(c+3101,"Azadi_top_verilator top_verilator gpio_to_xbarp d_valid", false,-1);
        tracep->declBus(c+3102,"Azadi_top_verilator top_verilator gpio_to_xbarp d_opcode", false,-1, 2,0);
        tracep->declBus(c+3103,"Azadi_top_verilator top_verilator gpio_to_xbarp d_param", false,-1, 2,0);
        tracep->declBus(c+3104,"Azadi_top_verilator top_verilator gpio_to_xbarp d_size", false,-1, 1,0);
        tracep->declBus(c+3105,"Azadi_top_verilator top_verilator gpio_to_xbarp d_source", false,-1, 7,0);
        tracep->declBus(c+3106,"Azadi_top_verilator top_verilator gpio_to_xbarp d_sink", false,-1, 0,0);
        tracep->declBus(c+3107,"Azadi_top_verilator top_verilator gpio_to_xbarp d_data", false,-1, 31,0);
        tracep->declBit(c+3108,"Azadi_top_verilator top_verilator gpio_to_xbarp d_error", false,-1);
        tracep->declBit(c+3109,"Azadi_top_verilator top_verilator gpio_to_xbarp a_ready", false,-1);
        tracep->declBit(c+1112,"Azadi_top_verilator top_verilator dm_to_xbar a_valid", false,-1);
        tracep->declBus(c+1113,"Azadi_top_verilator top_verilator dm_to_xbar a_opcode", false,-1, 2,0);
        tracep->declBus(c+1114,"Azadi_top_verilator top_verilator dm_to_xbar a_param", false,-1, 2,0);
        tracep->declBus(c+1115,"Azadi_top_verilator top_verilator dm_to_xbar a_size", false,-1, 1,0);
        tracep->declBus(c+1116,"Azadi_top_verilator top_verilator dm_to_xbar a_source", false,-1, 7,0);
        tracep->declBus(c+1117,"Azadi_top_verilator top_verilator dm_to_xbar a_address", false,-1, 31,0);
        tracep->declBus(c+1118,"Azadi_top_verilator top_verilator dm_to_xbar a_mask", false,-1, 3,0);
        tracep->declBus(c+1119,"Azadi_top_verilator top_verilator dm_to_xbar a_data", false,-1, 31,0);
        tracep->declBit(c+1120,"Azadi_top_verilator top_verilator dm_to_xbar d_ready", false,-1);
        tracep->declBit(c+11690,"Azadi_top_verilator top_verilator xbar_to_dm d_valid", false,-1);
        tracep->declBus(c+11691,"Azadi_top_verilator top_verilator xbar_to_dm d_opcode", false,-1, 2,0);
        tracep->declBus(c+11692,"Azadi_top_verilator top_verilator xbar_to_dm d_param", false,-1, 2,0);
        tracep->declBus(c+11693,"Azadi_top_verilator top_verilator xbar_to_dm d_size", false,-1, 1,0);
        tracep->declBus(c+11694,"Azadi_top_verilator top_verilator xbar_to_dm d_source", false,-1, 7,0);
        tracep->declBus(c+11695,"Azadi_top_verilator top_verilator xbar_to_dm d_sink", false,-1, 0,0);
        tracep->declBus(c+11696,"Azadi_top_verilator top_verilator xbar_to_dm d_data", false,-1, 31,0);
        tracep->declBit(c+11697,"Azadi_top_verilator top_verilator xbar_to_dm d_error", false,-1);
        tracep->declBit(c+11698,"Azadi_top_verilator top_verilator xbar_to_dm a_ready", false,-1);
        tracep->declBit(c+12590,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_valid", false,-1);
        tracep->declBus(c+12591,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_opcode", false,-1, 2,0);
        tracep->declBus(c+12592,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_param", false,-1, 2,0);
        tracep->declBus(c+12593,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_size", false,-1, 1,0);
        tracep->declBus(c+12594,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_source", false,-1, 7,0);
        tracep->declBus(c+12595,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_address", false,-1, 31,0);
        tracep->declBus(c+12596,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_mask", false,-1, 3,0);
        tracep->declBus(c+12597,"Azadi_top_verilator top_verilator dbgrom_to_xbar a_data", false,-1, 31,0);
        tracep->declBit(c+12598,"Azadi_top_verilator top_verilator dbgrom_to_xbar d_ready", false,-1);
        tracep->declBit(c+4862,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_valid", false,-1);
        tracep->declBus(c+4863,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_opcode", false,-1, 2,0);
        tracep->declBus(c+4864,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_param", false,-1, 2,0);
        tracep->declBus(c+4865,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_size", false,-1, 1,0);
        tracep->declBus(c+4866,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_source", false,-1, 7,0);
        tracep->declBus(c+4867,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_sink", false,-1, 0,0);
        tracep->declBus(c+4868,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_data", false,-1, 31,0);
        tracep->declBit(c+4869,"Azadi_top_verilator top_verilator xbar_to_dbgrom d_error", false,-1);
        tracep->declBit(c+4870,"Azadi_top_verilator top_verilator xbar_to_dbgrom a_ready", false,-1);
        tracep->declBit(c+7334,"Azadi_top_verilator top_verilator plic_req a_valid", false,-1);
        tracep->declBus(c+7335,"Azadi_top_verilator top_verilator plic_req a_opcode", false,-1, 2,0);
        tracep->declBus(c+7336,"Azadi_top_verilator top_verilator plic_req a_param", false,-1, 2,0);
        tracep->declBus(c+7337,"Azadi_top_verilator top_verilator plic_req a_size", false,-1, 1,0);
        tracep->declBus(c+7338,"Azadi_top_verilator top_verilator plic_req a_source", false,-1, 7,0);
        tracep->declBus(c+7339,"Azadi_top_verilator top_verilator plic_req a_address", false,-1, 31,0);
        tracep->declBus(c+7340,"Azadi_top_verilator top_verilator plic_req a_mask", false,-1, 3,0);
        tracep->declBus(c+7341,"Azadi_top_verilator top_verilator plic_req a_data", false,-1, 31,0);
        tracep->declBit(c+7342,"Azadi_top_verilator top_verilator plic_req d_ready", false,-1);
        tracep->declBit(c+3817,"Azadi_top_verilator top_verilator plic_resp d_valid", false,-1);
        tracep->declBus(c+3818,"Azadi_top_verilator top_verilator plic_resp d_opcode", false,-1, 2,0);
        tracep->declBus(c+3819,"Azadi_top_verilator top_verilator plic_resp d_param", false,-1, 2,0);
        tracep->declBus(c+3820,"Azadi_top_verilator top_verilator plic_resp d_size", false,-1, 1,0);
        tracep->declBus(c+3821,"Azadi_top_verilator top_verilator plic_resp d_source", false,-1, 7,0);
        tracep->declBus(c+3822,"Azadi_top_verilator top_verilator plic_resp d_sink", false,-1, 0,0);
        tracep->declBus(c+3823,"Azadi_top_verilator top_verilator plic_resp d_data", false,-1, 31,0);
        tracep->declBit(c+3824,"Azadi_top_verilator top_verilator plic_resp d_error", false,-1);
        tracep->declBit(c+3825,"Azadi_top_verilator top_verilator plic_resp a_ready", false,-1);
        tracep->declBit(c+8201,"Azadi_top_verilator top_verilator xbarp_to_uart a_valid", false,-1);
        tracep->declBus(c+8202,"Azadi_top_verilator top_verilator xbarp_to_uart a_opcode", false,-1, 2,0);
        tracep->declBus(c+8203,"Azadi_top_verilator top_verilator xbarp_to_uart a_param", false,-1, 2,0);
        tracep->declBus(c+8204,"Azadi_top_verilator top_verilator xbarp_to_uart a_size", false,-1, 1,0);
        tracep->declBus(c+8205,"Azadi_top_verilator top_verilator xbarp_to_uart a_source", false,-1, 7,0);
        tracep->declBus(c+8206,"Azadi_top_verilator top_verilator xbarp_to_uart a_address", false,-1, 31,0);
        tracep->declBus(c+8207,"Azadi_top_verilator top_verilator xbarp_to_uart a_mask", false,-1, 3,0);
        tracep->declBus(c+8208,"Azadi_top_verilator top_verilator xbarp_to_uart a_data", false,-1, 31,0);
        tracep->declBit(c+8209,"Azadi_top_verilator top_verilator xbarp_to_uart d_ready", false,-1);
        tracep->declBit(c+3110,"Azadi_top_verilator top_verilator uart_to_xbarp d_valid", false,-1);
        tracep->declBus(c+3111,"Azadi_top_verilator top_verilator uart_to_xbarp d_opcode", false,-1, 2,0);
        tracep->declBus(c+3112,"Azadi_top_verilator top_verilator uart_to_xbarp d_param", false,-1, 2,0);
        tracep->declBus(c+3113,"Azadi_top_verilator top_verilator uart_to_xbarp d_size", false,-1, 1,0);
        tracep->declBus(c+3114,"Azadi_top_verilator top_verilator uart_to_xbarp d_source", false,-1, 7,0);
        tracep->declBus(c+3115,"Azadi_top_verilator top_verilator uart_to_xbarp d_sink", false,-1, 0,0);
        tracep->declBus(c+3116,"Azadi_top_verilator top_verilator uart_to_xbarp d_data", false,-1, 31,0);
        tracep->declBit(c+3117,"Azadi_top_verilator top_verilator uart_to_xbarp d_error", false,-1);
        tracep->declBit(c+3118,"Azadi_top_verilator top_verilator uart_to_xbarp a_ready", false,-1);
        tracep->declBit(c+8210,"Azadi_top_verilator top_verilator xbarp_to_i2c a_valid", false,-1);
        tracep->declBus(c+8211,"Azadi_top_verilator top_verilator xbarp_to_i2c a_opcode", false,-1, 2,0);
        tracep->declBus(c+8212,"Azadi_top_verilator top_verilator xbarp_to_i2c a_param", false,-1, 2,0);
        tracep->declBus(c+8213,"Azadi_top_verilator top_verilator xbarp_to_i2c a_size", false,-1, 1,0);
        tracep->declBus(c+8214,"Azadi_top_verilator top_verilator xbarp_to_i2c a_source", false,-1, 7,0);
        tracep->declBus(c+8215,"Azadi_top_verilator top_verilator xbarp_to_i2c a_address", false,-1, 31,0);
        tracep->declBus(c+8216,"Azadi_top_verilator top_verilator xbarp_to_i2c a_mask", false,-1, 3,0);
        tracep->declBus(c+8217,"Azadi_top_verilator top_verilator xbarp_to_i2c a_data", false,-1, 31,0);
        tracep->declBit(c+8218,"Azadi_top_verilator top_verilator xbarp_to_i2c d_ready", false,-1);
        tracep->declBit(c+3119,"Azadi_top_verilator top_verilator i2c_to_xbarp d_valid", false,-1);
        tracep->declBus(c+3120,"Azadi_top_verilator top_verilator i2c_to_xbarp d_opcode", false,-1, 2,0);
        tracep->declBus(c+3121,"Azadi_top_verilator top_verilator i2c_to_xbarp d_param", false,-1, 2,0);
        tracep->declBus(c+3122,"Azadi_top_verilator top_verilator i2c_to_xbarp d_size", false,-1, 1,0);
        tracep->declBus(c+3123,"Azadi_top_verilator top_verilator i2c_to_xbarp d_source", false,-1, 7,0);
        tracep->declBus(c+3124,"Azadi_top_verilator top_verilator i2c_to_xbarp d_sink", false,-1, 0,0);
        tracep->declBus(c+3125,"Azadi_top_verilator top_verilator i2c_to_xbarp d_data", false,-1, 31,0);
        tracep->declBit(c+3126,"Azadi_top_verilator top_verilator i2c_to_xbarp d_error", false,-1);
        tracep->declBit(c+3127,"Azadi_top_verilator top_verilator i2c_to_xbarp a_ready", false,-1);
        tracep->declBit(c+7343,"Azadi_top_verilator top_verilator xbar_to_timer a_valid", false,-1);
        tracep->declBus(c+7344,"Azadi_top_verilator top_verilator xbar_to_timer a_opcode", false,-1, 2,0);
        tracep->declBus(c+7345,"Azadi_top_verilator top_verilator xbar_to_timer a_param", false,-1, 2,0);
        tracep->declBus(c+7346,"Azadi_top_verilator top_verilator xbar_to_timer a_size", false,-1, 1,0);
        tracep->declBus(c+7347,"Azadi_top_verilator top_verilator xbar_to_timer a_source", false,-1, 7,0);
        tracep->declBus(c+7348,"Azadi_top_verilator top_verilator xbar_to_timer a_address", false,-1, 31,0);
        tracep->declBus(c+7349,"Azadi_top_verilator top_verilator xbar_to_timer a_mask", false,-1, 3,0);
        tracep->declBus(c+7350,"Azadi_top_verilator top_verilator xbar_to_timer a_data", false,-1, 31,0);
        tracep->declBit(c+7351,"Azadi_top_verilator top_verilator xbar_to_timer d_ready", false,-1);
        tracep->declBit(c+3023,"Azadi_top_verilator top_verilator timer_to_xbar d_valid", false,-1);
        tracep->declBus(c+3024,"Azadi_top_verilator top_verilator timer_to_xbar d_opcode", false,-1, 2,0);
        tracep->declBus(c+3025,"Azadi_top_verilator top_verilator timer_to_xbar d_param", false,-1, 2,0);
        tracep->declBus(c+3026,"Azadi_top_verilator top_verilator timer_to_xbar d_size", false,-1, 1,0);
        tracep->declBus(c+3027,"Azadi_top_verilator top_verilator timer_to_xbar d_source", false,-1, 7,0);
        tracep->declBus(c+3028,"Azadi_top_verilator top_verilator timer_to_xbar d_sink", false,-1, 0,0);
        tracep->declBus(c+3029,"Azadi_top_verilator top_verilator timer_to_xbar d_data", false,-1, 31,0);
        tracep->declBit(c+3030,"Azadi_top_verilator top_verilator timer_to_xbar d_error", false,-1);
        tracep->declBit(c+3031,"Azadi_top_verilator top_verilator timer_to_xbar a_ready", false,-1);
        tracep->declQuad(c+14376,"Azadi_top_verilator top_verilator intr_vector", false,-1, 40,0);
        tracep->declBus(c+5960,"Azadi_top_verilator top_verilator intr_gpio", false,-1, 31,0);
        tracep->declBit(c+5961,"Azadi_top_verilator top_verilator intr_uart0_tx_watermark", false,-1);
        tracep->declBit(c+2714,"Azadi_top_verilator top_verilator intr_uart0_rx_watermark", false,-1);
        tracep->declBit(c+2715,"Azadi_top_verilator top_verilator intr_uart0_tx_empty", false,-1);
        tracep->declBit(c+2716,"Azadi_top_verilator top_verilator intr_uart0_rx_overflow", false,-1);
        tracep->declBit(c+2717,"Azadi_top_verilator top_verilator intr_uart0_rx_frame_err", false,-1);
        tracep->declBit(c+5962,"Azadi_top_verilator top_verilator intr_uart0_rx_break_err", false,-1);
        tracep->declBit(c+5963,"Azadi_top_verilator top_verilator intr_uart0_rx_timeout", false,-1);
        tracep->declBit(c+5964,"Azadi_top_verilator top_verilator intr_uart0_rx_parity_err", false,-1);
        tracep->declBit(c+5965,"Azadi_top_verilator top_verilator intr_fmt_watermark", false,-1);
        tracep->declBit(c+5966,"Azadi_top_verilator top_verilator intr_rx_watermark", false,-1);
        tracep->declBit(c+5967,"Azadi_top_verilator top_verilator intr_fmt_overflow", false,-1);
        tracep->declBit(c+2718,"Azadi_top_verilator top_verilator intr_rx_overflow", false,-1);
        tracep->declBit(c+2719,"Azadi_top_verilator top_verilator intr_nak", false,-1);
        tracep->declBit(c+2720,"Azadi_top_verilator top_verilator intr_scl_interference", false,-1);
        tracep->declBit(c+2721,"Azadi_top_verilator top_verilator intr_sda_interference", false,-1);
        tracep->declBit(c+2722,"Azadi_top_verilator top_verilator intr_stretch_timeout", false,-1);
        tracep->declBit(c+2723,"Azadi_top_verilator top_verilator intr_sda_unstable", false,-1);
        tracep->declBit(c+2724,"Azadi_top_verilator top_verilator intr_trans_complete", false,-1);
        tracep->declBit(c+2725,"Azadi_top_verilator top_verilator intr_tx_empty", false,-1);
        tracep->declBit(c+2726,"Azadi_top_verilator top_verilator intr_tx_nonempty", false,-1);
        tracep->declBit(c+2727,"Azadi_top_verilator top_verilator intr_tx_overflow", false,-1);
        tracep->declBit(c+2728,"Azadi_top_verilator top_verilator intr_acq_overflow", false,-1);
        tracep->declBit(c+2729,"Azadi_top_verilator top_verilator intr_ack_stop", false,-1);
        tracep->declBit(c+5968,"Azadi_top_verilator top_verilator intr_host_timeout", false,-1);
        tracep->declBit(c+546,"Azadi_top_verilator top_verilator intr_req", false,-1);
        tracep->declBus(c+14870,"Azadi_top_verilator top_verilator gpio_intr", false,-1, 31,0);
        tracep->declBit(c+2961,"Azadi_top_verilator top_verilator rx_dv_i", false,-1);
        tracep->declBus(c+2962,"Azadi_top_verilator top_verilator rx_byte_i", false,-1, 7,0);
        tracep->declBit(c+3968,"Azadi_top_verilator top_verilator instr_valid", false,-1);
        tracep->declBus(c+13005,"Azadi_top_verilator top_verilator tlul_addr", false,-1, 11,0);
        tracep->declBit(c+13006,"Azadi_top_verilator top_verilator req_i", false,-1);
        tracep->declBus(c+3969,"Azadi_top_verilator top_verilator tlul_data", false,-1, 31,0);
        tracep->declBit(c+2905,"Azadi_top_verilator top_verilator iccm_cntrl_reset", false,-1);
        tracep->declBus(c+2906,"Azadi_top_verilator top_verilator iccm_cntrl_addr", false,-1, 11,0);
        tracep->declBus(c+2963,"Azadi_top_verilator top_verilator iccm_cntrl_data", false,-1, 31,0);
        tracep->declBit(c+2907,"Azadi_top_verilator top_verilator iccm_cntrl_we", false,-1);
        tracep->declBit(c+6016,"Azadi_top_verilator top_verilator jtag_req tck", false,-1);
        tracep->declBit(c+6017,"Azadi_top_verilator top_verilator jtag_req tms", false,-1);
        tracep->declBit(c+6018,"Azadi_top_verilator top_verilator jtag_req trst_n", false,-1);
        tracep->declBit(c+6019,"Azadi_top_verilator top_verilator jtag_req tdi", false,-1);
        tracep->declBit(c+6569,"Azadi_top_verilator top_verilator jtag_rsp tdo", false,-1);
        tracep->declBit(c+6570,"Azadi_top_verilator top_verilator jtag_rsp tdo_oe", false,-1);
        tracep->declBit(c+6571,"Azadi_top_verilator top_verilator unused_jtag_tdo_oe_o", false,-1);
        tracep->declBit(c+530,"Azadi_top_verilator top_verilator dbg_req", false,-1);
        tracep->declBit(c+12494,"Azadi_top_verilator top_verilator dbg_rst", false,-1);
        tracep->declBit(c+547,"Azadi_top_verilator top_verilator intr_timer", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top PMPEnable", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+14873,"Azadi_top_verilator top_verilator u_top MHPMCounterWidth", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top RV32E", false,-1);
        tracep->declBus(c+14874,"Azadi_top_verilator top_verilator u_top RV32M", false,-1, 31,0);
        tracep->declBus(c+14875,"Azadi_top_verilator top_verilator u_top RV32B", false,-1, 31,0);
        tracep->declBus(c+14876,"Azadi_top_verilator top_verilator u_top RegFile", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top BranchTargetALU", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top WritebackStage", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top ICache", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top ICacheECC", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top BranchPredictor", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top DbgTriggerEn", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top DbgHwBreakNum", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top Securebrq", false,-1);
        tracep->declBus(c+14879,"Azadi_top_verilator top_verilator u_top DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+14880,"Azadi_top_verilator top_verilator u_top DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_top clock", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top reset", false,-1);
        tracep->declBit(c+12581,"Azadi_top_verilator top_verilator u_top tl_i_i d_valid", false,-1);
        tracep->declBus(c+12582,"Azadi_top_verilator top_verilator u_top tl_i_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12583,"Azadi_top_verilator top_verilator u_top tl_i_i d_param", false,-1, 2,0);
        tracep->declBus(c+12584,"Azadi_top_verilator top_verilator u_top tl_i_i d_size", false,-1, 1,0);
        tracep->declBus(c+12585,"Azadi_top_verilator top_verilator u_top tl_i_i d_source", false,-1, 7,0);
        tracep->declBus(c+12586,"Azadi_top_verilator top_verilator u_top tl_i_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12587,"Azadi_top_verilator top_verilator u_top tl_i_i d_data", false,-1, 31,0);
        tracep->declBit(c+12588,"Azadi_top_verilator top_verilator u_top tl_i_i d_error", false,-1);
        tracep->declBit(c+12589,"Azadi_top_verilator top_verilator u_top tl_i_i a_ready", false,-1);
        tracep->declBit(c+12572,"Azadi_top_verilator top_verilator u_top tl_i_o a_valid", false,-1);
        tracep->declBus(c+12573,"Azadi_top_verilator top_verilator u_top tl_i_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12574,"Azadi_top_verilator top_verilator u_top tl_i_o a_param", false,-1, 2,0);
        tracep->declBus(c+12575,"Azadi_top_verilator top_verilator u_top tl_i_o a_size", false,-1, 1,0);
        tracep->declBus(c+12576,"Azadi_top_verilator top_verilator u_top tl_i_o a_source", false,-1, 7,0);
        tracep->declBus(c+12577,"Azadi_top_verilator top_verilator u_top tl_i_o a_address", false,-1, 31,0);
        tracep->declBus(c+12578,"Azadi_top_verilator top_verilator u_top tl_i_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12579,"Azadi_top_verilator top_verilator u_top tl_i_o a_data", false,-1, 31,0);
        tracep->declBit(c+12580,"Azadi_top_verilator top_verilator u_top tl_i_o d_ready", false,-1);
        tracep->declBit(c+10697,"Azadi_top_verilator top_verilator u_top tl_d_i d_valid", false,-1);
        tracep->declBus(c+10698,"Azadi_top_verilator top_verilator u_top tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10699,"Azadi_top_verilator top_verilator u_top tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+10700,"Azadi_top_verilator top_verilator u_top tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+10701,"Azadi_top_verilator top_verilator u_top tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+10702,"Azadi_top_verilator top_verilator u_top tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10703,"Azadi_top_verilator top_verilator u_top tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+10704,"Azadi_top_verilator top_verilator u_top tl_d_i d_error", false,-1);
        tracep->declBit(c+10705,"Azadi_top_verilator top_verilator u_top tl_d_i a_ready", false,-1);
        tracep->declBit(c+1345,"Azadi_top_verilator top_verilator u_top tl_d_o a_valid", false,-1);
        tracep->declBus(c+1346,"Azadi_top_verilator top_verilator u_top tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1347,"Azadi_top_verilator top_verilator u_top tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+1348,"Azadi_top_verilator top_verilator u_top tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+1349,"Azadi_top_verilator top_verilator u_top tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+1350,"Azadi_top_verilator top_verilator u_top tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+1351,"Azadi_top_verilator top_verilator u_top tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1352,"Azadi_top_verilator top_verilator u_top tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+1353,"Azadi_top_verilator top_verilator u_top tl_d_o d_ready", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top test_en_i", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top hart_id_i", false,-1, 31,0);
        tracep->declBus(c+14882,"Azadi_top_verilator top_verilator u_top boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top irq_software_i", false,-1);
        tracep->declBit(c+547,"Azadi_top_verilator top_verilator u_top irq_timer_i", false,-1);
        tracep->declBit(c+546,"Azadi_top_verilator top_verilator u_top irq_external_i", false,-1);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator u_top irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top irq_nm_i", false,-1);
        tracep->declBit(c+530,"Azadi_top_verilator top_verilator u_top debug_req_i", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top fetch_enable_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top alert_minor_o", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top alert_major_o", false,-1);
        tracep->declBit(c+14378,"Azadi_top_verilator top_verilator u_top core_sleep_o", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top rst_ni", false,-1);
        tracep->declBit(c+12599,"Azadi_top_verilator top_verilator u_top instr_req", false,-1);
        tracep->declBit(c+12600,"Azadi_top_verilator top_verilator u_top instr_gnt", false,-1);
        tracep->declBit(c+12601,"Azadi_top_verilator top_verilator u_top instr_rvalid", false,-1);
        tracep->declBus(c+12602,"Azadi_top_verilator top_verilator u_top instr_addr", false,-1, 31,0);
        tracep->declBus(c+12603,"Azadi_top_verilator top_verilator u_top instr_rdata", false,-1, 31,0);
        tracep->declBit(c+12604,"Azadi_top_verilator top_verilator u_top instr_err", false,-1);
        tracep->declBit(c+14379,"Azadi_top_verilator top_verilator u_top data_req", false,-1);
        tracep->declBit(c+10715,"Azadi_top_verilator top_verilator u_top data_gnt", false,-1);
        tracep->declBit(c+10716,"Azadi_top_verilator top_verilator u_top data_rvalid", false,-1);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator u_top data_we", false,-1);
        tracep->declBus(c+1435,"Azadi_top_verilator top_verilator u_top data_be", false,-1, 3,0);
        tracep->declBus(c+1436,"Azadi_top_verilator top_verilator u_top data_addr", false,-1, 31,0);
        tracep->declBus(c+14380,"Azadi_top_verilator top_verilator u_top data_wdata", false,-1, 31,0);
        tracep->declBus(c+10717,"Azadi_top_verilator top_verilator u_top data_rdata", false,-1, 31,0);
        tracep->declBit(c+10718,"Azadi_top_verilator top_verilator u_top data_err", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core PMPEnable", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+14873,"Azadi_top_verilator top_verilator u_top u_core MHPMCounterWidth", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core RV32E", false,-1);
        tracep->declBus(c+14884,"Azadi_top_verilator top_verilator u_top u_core RV32M", false,-1, 31,0);
        tracep->declBus(c+14885,"Azadi_top_verilator top_verilator u_top u_core RV32B", false,-1, 31,0);
        tracep->declBus(c+14886,"Azadi_top_verilator top_verilator u_top u_core RegFile", false,-1, 31,0);
        tracep->declBus(c+14887,"Azadi_top_verilator top_verilator u_top u_core RVF", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core FloatingPoint", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core BranchTargetALU", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core WritebackStage", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core ICache", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core ICacheECC", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core BranchPredictor", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core DbgTriggerEn", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core DbgHwBreakNum", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core Securebrq", false,-1);
        tracep->declBus(c+14879,"Azadi_top_verilator top_verilator u_top u_core DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+14880,"Azadi_top_verilator top_verilator u_top u_core DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_top u_core clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core test_en_i", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core hart_id_i", false,-1, 31,0);
        tracep->declBus(c+14882,"Azadi_top_verilator top_verilator u_top u_core boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+12599,"Azadi_top_verilator top_verilator u_top u_core instr_req_o", false,-1);
        tracep->declBit(c+12600,"Azadi_top_verilator top_verilator u_top u_core instr_gnt_i", false,-1);
        tracep->declBit(c+12601,"Azadi_top_verilator top_verilator u_top u_core instr_rvalid_i", false,-1);
        tracep->declBus(c+12602,"Azadi_top_verilator top_verilator u_top u_core instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+12603,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+12604,"Azadi_top_verilator top_verilator u_top u_core instr_err_i", false,-1);
        tracep->declBit(c+14379,"Azadi_top_verilator top_verilator u_top u_core data_req_o", false,-1);
        tracep->declBit(c+10715,"Azadi_top_verilator top_verilator u_top u_core data_gnt_i", false,-1);
        tracep->declBit(c+10716,"Azadi_top_verilator top_verilator u_top u_core data_rvalid_i", false,-1);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator u_top u_core data_we_o", false,-1);
        tracep->declBus(c+1435,"Azadi_top_verilator top_verilator u_top u_core data_be_o", false,-1, 3,0);
        tracep->declBus(c+1436,"Azadi_top_verilator top_verilator u_top u_core data_addr_o", false,-1, 31,0);
        tracep->declBus(c+14380,"Azadi_top_verilator top_verilator u_top u_core data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+10717,"Azadi_top_verilator top_verilator u_top u_core data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+10718,"Azadi_top_verilator top_verilator u_top u_core data_err_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core irq_software_i", false,-1);
        tracep->declBit(c+547,"Azadi_top_verilator top_verilator u_top u_core irq_timer_i", false,-1);
        tracep->declBit(c+546,"Azadi_top_verilator top_verilator u_top u_core irq_external_i", false,-1);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator u_top u_core irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core irq_nm_i", false,-1);
        tracep->declBit(c+530,"Azadi_top_verilator top_verilator u_top u_core debug_req_i", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core fetch_enable_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core alert_minor_o", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core alert_major_o", false,-1);
        tracep->declBit(c+14378,"Azadi_top_verilator top_verilator u_top u_core core_sleep_o", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core W", false,-1, 31,0);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core fp_flush", false,-1);
        tracep->declBit(c+13246,"Azadi_top_verilator top_verilator u_top u_core in_ready_c2fpu", false,-1);
        tracep->declBit(c+14381,"Azadi_top_verilator top_verilator u_top u_core in_valid_c2fpu", false,-1);
        tracep->declBit(c+13786,"Azadi_top_verilator top_verilator u_top u_core out_ready_fpu2c", false,-1);
        tracep->declBit(c+5517,"Azadi_top_verilator top_verilator u_top u_core out_valid_fpu2c", false,-1);
        tracep->declBit(c+14890,"Azadi_top_verilator top_verilator u_top u_core ready_id_fpu", false,-1);
        tracep->declBit(c+5518,"Azadi_top_verilator top_verilator u_top u_core valid_id_fpu", false,-1);
        tracep->declBit(c+932,"Azadi_top_verilator top_verilator u_top u_core fp_rm_dynamic", false,-1);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core fp_alu_op_mod", false,-1);
        tracep->declBus(c+933,"Azadi_top_verilator top_verilator u_top u_core fp_rf_raddr_a", false,-1, 4,0);
        tracep->declBus(c+934,"Azadi_top_verilator top_verilator u_top u_core fp_rf_raddr_b", false,-1, 4,0);
        tracep->declBus(c+935,"Azadi_top_verilator top_verilator u_top u_core fp_rf_raddr_c", false,-1, 4,0);
        tracep->declBus(c+14382,"Azadi_top_verilator top_verilator u_top u_core fp_rf_rdata_a", false,-1, 31,0);
        tracep->declBus(c+1407,"Azadi_top_verilator top_verilator u_top u_core fp_rf_rdata_b", false,-1, 31,0);
        tracep->declBit(c+14383,"Azadi_top_verilator top_verilator u_top u_core fp_rf_rdata_c", false,-1);
        tracep->declBit(c+951,"Azadi_top_verilator top_verilator u_top u_core fp_rf_wen_id", false,-1);
        tracep->declBit(c+952,"Azadi_top_verilator top_verilator u_top u_core is_fp_instr", false,-1);
        tracep->declBus(c+2483,"Azadi_top_verilator top_verilator u_top u_core fp_operands(0)", false,-1, 31,0);
        tracep->declBus(c+2484,"Azadi_top_verilator top_verilator u_top u_core fp_operands(1)", false,-1, 31,0);
        tracep->declBus(c+2485,"Azadi_top_verilator top_verilator u_top u_core fp_operands(2)", false,-1, 31,0);
        tracep->declBit(c+14384,"Azadi_top_verilator top_verilator u_top u_core fp_busy", false,-1);
        tracep->declBus(c+14006,"Azadi_top_verilator top_verilator u_top u_core fp_result", false,-1, 31,0);
        tracep->declBus(c+14007,"Azadi_top_verilator top_verilator u_top u_core data_wb", false,-1, 31,0);
        tracep->declBus(c+936,"Azadi_top_verilator top_verilator u_top u_core fp_rf_waddr_id", false,-1, 4,0);
        tracep->declBus(c+918,"Azadi_top_verilator top_verilator u_top u_core fp_rf_waddr_wb", false,-1, 4,0);
        tracep->declBit(c+14891,"Azadi_top_verilator top_verilator u_top u_core fp_rf_we", false,-1);
        tracep->declBit(c+945,"Azadi_top_verilator top_verilator u_top u_core fp_rf_wen_wb", false,-1);
        tracep->declBit(c+953,"Azadi_top_verilator top_verilator u_top u_core use_fp_rs1", false,-1);
        tracep->declBit(c+954,"Azadi_top_verilator top_verilator u_top u_core use_fp_rs2", false,-1);
        tracep->declBit(c+955,"Azadi_top_verilator top_verilator u_top u_core use_fp_rd", false,-1);
        tracep->declBus(c+14385,"Azadi_top_verilator top_verilator u_top u_core fpu_op_a", false,-1, 31,0);
        tracep->declBus(c+14386,"Azadi_top_verilator top_verilator u_top u_core fpu_op_b", false,-1, 31,0);
        tracep->declBus(c+14387,"Azadi_top_verilator top_verilator u_top u_core fpu_op_c", false,-1, 31,0);
        tracep->declBit(c+14388,"Azadi_top_verilator top_verilator u_top u_core fp_rf_write_wb", false,-1);
        tracep->declBus(c+14389,"Azadi_top_verilator top_verilator u_top u_core rf_int_fp_lsu", false,-1, 31,0);
        tracep->declBit(c+14892,"Azadi_top_verilator top_verilator u_top u_core fp_swap_oprnds", false,-1);
        tracep->declBit(c+14008,"Azadi_top_verilator top_verilator u_top u_core fp_status NV", false,-1);
        tracep->declBit(c+14009,"Azadi_top_verilator top_verilator u_top u_core fp_status DZ", false,-1);
        tracep->declBit(c+14010,"Azadi_top_verilator top_verilator u_top u_core fp_status OF", false,-1);
        tracep->declBit(c+14011,"Azadi_top_verilator top_verilator u_top u_core fp_status UF", false,-1);
        tracep->declBit(c+14012,"Azadi_top_verilator top_verilator u_top u_core fp_status NX", false,-1);
        tracep->declBus(c+14893,"Azadi_top_verilator top_verilator u_top u_core fp_operation", false,-1, 3,0);
        tracep->declBus(c+937,"Azadi_top_verilator top_verilator u_top u_core fp_rounding_mode", false,-1, 2,0);
        tracep->declBus(c+4919,"Azadi_top_verilator top_verilator u_top u_core fp_frm_csr", false,-1, 2,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core fp_frm_fpnew", false,-1, 2,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core fp_alu_operator", false,-1, 3,0);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator u_top u_core fp_src_fmt", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core fp_dst_fmt", false,-1, 2,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core PMP_NUM_CHAN", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core DataIndTiming", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core DummyInstructions", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core PCIncrCheck", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core ShadowCSR", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core SpecBranch", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core RegFileECC", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core RegFileDataWidth", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_id", false,-1);
        tracep->declBit(c+925,"Azadi_top_verilator top_verilator u_top u_core instr_valid_id", false,-1);
        tracep->declBit(c+5214,"Azadi_top_verilator top_verilator u_top u_core instr_new_id", false,-1);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_id", false,-1, 31,0);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_alu_id", false,-1, 31,0);
        tracep->declBus(c+5210,"Azadi_top_verilator top_verilator u_top u_core instr_rdata_c_id", false,-1, 15,0);
        tracep->declBit(c+14390,"Azadi_top_verilator top_verilator u_top u_core instr_is_compressed_id", false,-1);
        tracep->declBit(c+14391,"Azadi_top_verilator top_verilator u_top u_core instr_perf_count_id", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core instr_bp_taken_id", false,-1);
        tracep->declBit(c+14392,"Azadi_top_verilator top_verilator u_top u_core instr_fetch_err", false,-1);
        tracep->declBit(c+4899,"Azadi_top_verilator top_verilator u_top u_core instr_fetch_err_plus2", false,-1);
        tracep->declBit(c+919,"Azadi_top_verilator top_verilator u_top u_core illegal_c_insn_id", false,-1);
        tracep->declBus(c+14393,"Azadi_top_verilator top_verilator u_top u_core pc_if", false,-1, 31,0);
        tracep->declBus(c+14394,"Azadi_top_verilator top_verilator u_top u_core pc_id", false,-1, 31,0);
        tracep->declBus(c+1137,"Azadi_top_verilator top_verilator u_top u_core pc_wb", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13345+i*2,"Azadi_top_verilator top_verilator u_top u_core imd_val_d_ex", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+1151+i*2,"Azadi_top_verilator top_verilator u_top u_core imd_val_q_ex", true,(i+0), 33,0);}}
        tracep->declBus(c+13787,"Azadi_top_verilator top_verilator u_top u_core imd_val_we_ex", false,-1, 1,0);
        tracep->declBit(c+4920,"Azadi_top_verilator top_verilator u_top u_core data_ind_timing", false,-1);
        tracep->declBit(c+4921,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_en", false,-1);
        tracep->declBus(c+4922,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_mask", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_seed_en", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core dummy_instr_seed", false,-1, 31,0);
        tracep->declBit(c+4923,"Azadi_top_verilator top_verilator u_top u_core icache_enable", false,-1);
        tracep->declBit(c+957,"Azadi_top_verilator top_verilator u_top u_core icache_inval", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core pc_mismatch_alert", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core csr_shadow_err", false,-1);
        tracep->declBit(c+14395,"Azadi_top_verilator top_verilator u_top u_core instr_first_cycle_id", false,-1);
        tracep->declBit(c+14396,"Azadi_top_verilator top_verilator u_top u_core instr_valid_clear", false,-1);
        tracep->declBit(c+10719,"Azadi_top_verilator top_verilator u_top u_core pc_set", false,-1);
        tracep->declBit(c+12605,"Azadi_top_verilator top_verilator u_top u_core pc_set_spec", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core nt_branch_mispredict", false,-1);
        tracep->declBus(c+5191,"Azadi_top_verilator top_verilator u_top u_core pc_mux_id", false,-1, 2,0);
        tracep->declBus(c+5175,"Azadi_top_verilator top_verilator u_top u_core exc_pc_mux_id", false,-1, 1,0);
        tracep->declBus(c+4886,"Azadi_top_verilator top_verilator u_top u_core exc_cause", false,-1, 5,0);
        tracep->declBit(c+10720,"Azadi_top_verilator top_verilator u_top u_core lsu_load_err", false,-1);
        tracep->declBit(c+10721,"Azadi_top_verilator top_verilator u_top u_core lsu_store_err", false,-1);
        tracep->declBit(c+1146,"Azadi_top_verilator top_verilator u_top u_core lsu_addr_incr_req", false,-1);
        tracep->declBus(c+1140,"Azadi_top_verilator top_verilator u_top u_core lsu_addr_last", false,-1, 31,0);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator u_top u_core branch_target_ex", false,-1, 31,0);
        tracep->declBit(c+5205,"Azadi_top_verilator top_verilator u_top u_core branch_decision", false,-1);
        tracep->declBit(c+5258,"Azadi_top_verilator top_verilator u_top u_core ctrl_busy", false,-1);
        tracep->declBit(c+14397,"Azadi_top_verilator top_verilator u_top u_core if_busy", false,-1);
        tracep->declBit(c+1141,"Azadi_top_verilator top_verilator u_top u_core lsu_busy", false,-1);
        tracep->declBit(c+14398,"Azadi_top_verilator top_verilator u_top u_core core_busy_d", false,-1);
        tracep->declBit(c+548,"Azadi_top_verilator top_verilator u_top u_core core_busy_q", false,-1);
        tracep->declBus(c+14399,"Azadi_top_verilator top_verilator u_top u_core rf_raddr_a", false,-1, 4,0);
        tracep->declBus(c+1408,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_a", false,-1, 31,0);
        tracep->declBus(c+934,"Azadi_top_verilator top_verilator u_top u_core rf_raddr_b", false,-1, 4,0);
        tracep->declBus(c+1409,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_b", false,-1, 31,0);
        tracep->declBit(c+958,"Azadi_top_verilator top_verilator u_top u_core rf_ren_a", false,-1);
        tracep->declBit(c+959,"Azadi_top_verilator top_verilator u_top u_core rf_ren_b", false,-1);
        tracep->declBus(c+918,"Azadi_top_verilator top_verilator u_top u_core rf_waddr_wb", false,-1, 4,0);
        tracep->declBus(c+13788,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_wb", false,-1, 31,0);
        tracep->declBus(c+1138,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_fwd_wb", false,-1, 31,0);
        tracep->declBus(c+13789,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_lsu", false,-1, 31,0);
        tracep->declBit(c+946,"Azadi_top_verilator top_verilator u_top u_core rf_we_wb", false,-1);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core rf_we_lsu", false,-1);
        tracep->declBus(c+936,"Azadi_top_verilator top_verilator u_top u_core rf_waddr_id", false,-1, 4,0);
        tracep->declBus(c+14013,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_id", false,-1, 31,0);
        tracep->declBit(c+14400,"Azadi_top_verilator top_verilator u_top u_core rf_we_id", false,-1);
        tracep->declBit(c+960,"Azadi_top_verilator top_verilator u_top u_core rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+14401,"Azadi_top_verilator top_verilator u_top u_core rf_rd_b_wb_match", false,-1);
        tracep->declBus(c+1364,"Azadi_top_verilator top_verilator u_top u_core alu_operator_ex", false,-1, 5,0);
        tracep->declBus(c+1422,"Azadi_top_verilator top_verilator u_top u_core alu_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+1423,"Azadi_top_verilator top_verilator u_top u_core alu_operand_b_ex", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core bt_a_operand", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core bt_b_operand", false,-1, 31,0);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator u_top u_core alu_adder_result_ex", false,-1, 31,0);
        tracep->declBus(c+14402,"Azadi_top_verilator top_verilator u_top u_core result_ex", false,-1, 31,0);
        tracep->declBit(c+14403,"Azadi_top_verilator top_verilator u_top u_core mult_en_ex", false,-1);
        tracep->declBit(c+14404,"Azadi_top_verilator top_verilator u_top u_core div_en_ex", false,-1);
        tracep->declBit(c+1365,"Azadi_top_verilator top_verilator u_top u_core mult_sel_ex", false,-1);
        tracep->declBit(c+1366,"Azadi_top_verilator top_verilator u_top u_core div_sel_ex", false,-1);
        tracep->declBus(c+961,"Azadi_top_verilator top_verilator u_top u_core multdiv_operator_ex", false,-1, 1,0);
        tracep->declBus(c+962,"Azadi_top_verilator top_verilator u_top u_core multdiv_signed_mode_ex", false,-1, 1,0);
        tracep->declBus(c+14405,"Azadi_top_verilator top_verilator u_top u_core multdiv_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+14406,"Azadi_top_verilator top_verilator u_top u_core multdiv_operand_b_ex", false,-1, 31,0);
        tracep->declBit(c+13246,"Azadi_top_verilator top_verilator u_top u_core multdiv_ready_id", false,-1);
        tracep->declBit(c+963,"Azadi_top_verilator top_verilator u_top u_core csr_access", false,-1);
        tracep->declBus(c+5179,"Azadi_top_verilator top_verilator u_top u_core csr_op", false,-1, 1,0);
        tracep->declBit(c+13248,"Azadi_top_verilator top_verilator u_top u_core csr_op_en", false,-1);
        tracep->declBus(c+5199,"Azadi_top_verilator top_verilator u_top u_core csr_addr", false,-1, 11,0);
        tracep->declBus(c+5259,"Azadi_top_verilator top_verilator u_top u_core csr_rdata", false,-1, 31,0);
        tracep->declBus(c+1422,"Azadi_top_verilator top_verilator u_top u_core csr_wdata", false,-1, 31,0);
        tracep->declBit(c+13249,"Azadi_top_verilator top_verilator u_top u_core illegal_csr_insn_id", false,-1);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator u_top u_core lsu_we", false,-1);
        tracep->declBus(c+964,"Azadi_top_verilator top_verilator u_top u_core lsu_type", false,-1, 1,0);
        tracep->declBit(c+965,"Azadi_top_verilator top_verilator u_top u_core lsu_sign_ext", false,-1);
        tracep->declBit(c+13790,"Azadi_top_verilator top_verilator u_top u_core lsu_req", false,-1);
        tracep->declBus(c+14406,"Azadi_top_verilator top_verilator u_top u_core lsu_wdata", false,-1, 31,0);
        tracep->declBit(c+13250,"Azadi_top_verilator top_verilator u_top u_core lsu_req_done", false,-1);
        tracep->declBit(c+13833,"Azadi_top_verilator top_verilator u_top u_core id_in_ready", false,-1);
        tracep->declBit(c+14407,"Azadi_top_verilator top_verilator u_top u_core ex_valid", false,-1);
        tracep->declBit(c+10722,"Azadi_top_verilator top_verilator u_top u_core lsu_resp_valid", false,-1);
        tracep->declBit(c+10723,"Azadi_top_verilator top_verilator u_top u_core lsu_resp_err", false,-1);
        tracep->declBit(c+5050,"Azadi_top_verilator top_verilator u_top u_core instr_req_int", false,-1);
        tracep->declBit(c+13251,"Azadi_top_verilator top_verilator u_top u_core en_wb", false,-1);
        tracep->declBus(c+966,"Azadi_top_verilator top_verilator u_top u_core instr_type_wb", false,-1, 1,0);
        tracep->declBit(c+13246,"Azadi_top_verilator top_verilator u_top u_core ready_wb", false,-1);
        tracep->declBit(c+14408,"Azadi_top_verilator top_verilator u_top u_core rf_write_wb", false,-1);
        tracep->declBit(c+5051,"Azadi_top_verilator top_verilator u_top u_core outstanding_load_wb", false,-1);
        tracep->declBit(c+14409,"Azadi_top_verilator top_verilator u_top u_core outstanding_store_wb", false,-1);
        tracep->declBit(c+531,"Azadi_top_verilator top_verilator u_top u_core irq_pending", false,-1);
        tracep->declBit(c+4924,"Azadi_top_verilator top_verilator u_top u_core nmi_mode", false,-1);
        tracep->declBit(c+532,"Azadi_top_verilator top_verilator u_top u_core irqs irq_software", false,-1);
        tracep->declBit(c+533,"Azadi_top_verilator top_verilator u_top u_core irqs irq_timer", false,-1);
        tracep->declBit(c+534,"Azadi_top_verilator top_verilator u_top u_core irqs irq_external", false,-1);
        tracep->declBus(c+535,"Azadi_top_verilator top_verilator u_top u_core irqs irq_fast", false,-1, 14,0);
        tracep->declBit(c+4925,"Azadi_top_verilator top_verilator u_top u_core csr_mstatus_mie", false,-1);
        tracep->declBus(c+5052,"Azadi_top_verilator top_verilator u_top u_core csr_mepc", false,-1, 31,0);
        tracep->declBus(c+4926,"Azadi_top_verilator top_verilator u_top u_core csr_depc", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+2+i*2,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_addr", true,(i+-1), 33,0);}}
        tracep->declBit(c+6,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) lock", false,-1);
        tracep->declBus(c+7,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) mode", false,-1, 1,0);
        tracep->declBit(c+8,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) exec", false,-1);
        tracep->declBit(c+9,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) write", false,-1);
        tracep->declBit(c+10,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(-1) read", false,-1);
        tracep->declBit(c+11,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) lock", false,-1);
        tracep->declBus(c+12,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) mode", false,-1, 1,0);
        tracep->declBit(c+13,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) exec", false,-1);
        tracep->declBit(c+14,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) write", false,-1);
        tracep->declBit(c+15,"Azadi_top_verilator top_verilator u_top u_core csr_pmp_cfg(0) read", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+16+i*1,"Azadi_top_verilator top_verilator u_top u_core pmp_req_err", true,(i+0));}}
        tracep->declBit(c+12606,"Azadi_top_verilator top_verilator u_top u_core instr_req_out", false,-1);
        tracep->declBit(c+14410,"Azadi_top_verilator top_verilator u_top u_core data_req_out", false,-1);
        tracep->declBit(c+5260,"Azadi_top_verilator top_verilator u_top u_core csr_save_if", false,-1);
        tracep->declBit(c+5304,"Azadi_top_verilator top_verilator u_top u_core csr_save_id", false,-1);
        tracep->declBit(c+5222,"Azadi_top_verilator top_verilator u_top u_core csr_save_wb", false,-1);
        tracep->declBit(c+5292,"Azadi_top_verilator top_verilator u_top u_core csr_restore_mret_id", false,-1);
        tracep->declBit(c+5293,"Azadi_top_verilator top_verilator u_top u_core csr_restore_dret_id", false,-1);
        tracep->declBit(c+5261,"Azadi_top_verilator top_verilator u_top u_core csr_save_cause", false,-1);
        tracep->declBit(c+13882,"Azadi_top_verilator top_verilator u_top u_core csr_mtvec_init", false,-1);
        tracep->declBus(c+4927,"Azadi_top_verilator top_verilator u_top u_core csr_mtvec", false,-1, 31,0);
        tracep->declBus(c+5305,"Azadi_top_verilator top_verilator u_top u_core csr_mtval", false,-1, 31,0);
        tracep->declBit(c+4928,"Azadi_top_verilator top_verilator u_top u_core csr_mstatus_tw", false,-1);
        tracep->declBus(c+4929,"Azadi_top_verilator top_verilator u_top u_core priv_mode_id", false,-1, 1,0);
        tracep->declBus(c+11699,"Azadi_top_verilator top_verilator u_top u_core priv_mode_if", false,-1, 1,0);
        tracep->declBus(c+4930,"Azadi_top_verilator top_verilator u_top u_core priv_mode_lsu", false,-1, 1,0);
        tracep->declBit(c+5053,"Azadi_top_verilator top_verilator u_top u_core debug_mode", false,-1);
        tracep->declBus(c+5262,"Azadi_top_verilator top_verilator u_top u_core debug_cause", false,-1, 2,0);
        tracep->declBit(c+5263,"Azadi_top_verilator top_verilator u_top u_core debug_csr_save", false,-1);
        tracep->declBit(c+4931,"Azadi_top_verilator top_verilator u_top u_core debug_single_step", false,-1);
        tracep->declBit(c+4932,"Azadi_top_verilator top_verilator u_top u_core debug_ebreakm", false,-1);
        tracep->declBit(c+4933,"Azadi_top_verilator top_verilator u_top u_core debug_ebreaku", false,-1);
        tracep->declBit(c+5180,"Azadi_top_verilator top_verilator u_top u_core trigger_match", false,-1);
        tracep->declBit(c+13252,"Azadi_top_verilator top_verilator u_top u_core instr_id_done", false,-1);
        tracep->declBit(c+14411,"Azadi_top_verilator top_verilator u_top u_core instr_done_wb", false,-1);
        tracep->declBit(c+13834,"Azadi_top_verilator top_verilator u_top u_core perf_instr_ret_wb", false,-1);
        tracep->declBit(c+14412,"Azadi_top_verilator top_verilator u_top u_core perf_instr_ret_compressed_wb", false,-1);
        tracep->declBit(c+14413,"Azadi_top_verilator top_verilator u_top u_core perf_iside_wait", false,-1);
        tracep->declBit(c+14414,"Azadi_top_verilator top_verilator u_top u_core perf_dside_wait", false,-1);
        tracep->declBit(c+14415,"Azadi_top_verilator top_verilator u_top u_core perf_mul_wait", false,-1);
        tracep->declBit(c+14416,"Azadi_top_verilator top_verilator u_top u_core perf_div_wait", false,-1);
        tracep->declBit(c+13835,"Azadi_top_verilator top_verilator u_top u_core perf_jump", false,-1);
        tracep->declBit(c+13836,"Azadi_top_verilator top_verilator u_top u_core perf_branch", false,-1);
        tracep->declBit(c+13837,"Azadi_top_verilator top_verilator u_top u_core perf_tbranch", false,-1);
        tracep->declBit(c+4887,"Azadi_top_verilator top_verilator u_top u_core perf_load", false,-1);
        tracep->declBit(c+4888,"Azadi_top_verilator top_verilator u_top u_core perf_store", false,-1);
        tracep->declBit(c+14417,"Azadi_top_verilator top_verilator u_top u_core illegal_insn_id", false,-1);
        tracep->declBit(c+14417,"Azadi_top_verilator top_verilator u_top u_core unused_illegal_insn_id", false,-1);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core clk", false,-1);
        tracep->declBit(c+14418,"Azadi_top_verilator top_verilator u_top u_core clock_en", false,-1);
        tracep->declBit(c+549,"Azadi_top_verilator top_verilator u_top u_core fetch_enable_q", false,-1);
        tracep->declBus(c+13788,"Azadi_top_verilator top_verilator u_top u_core rf_wdata_wb_ecc", false,-1, 31,0);
        tracep->declBus(c+1408,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_a_ecc", false,-1, 31,0);
        tracep->declBus(c+1409,"Azadi_top_verilator top_verilator u_top u_core rf_rdata_b_ecc", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core rf_ecc_err_comb", false,-1);
        tracep->declBit(c+13253,"Azadi_top_verilator top_verilator u_top u_core fp_wen", false,-1);
        tracep->declBus(c+2486,"Azadi_top_verilator top_verilator u_top u_core b", false,-1, 31,0);
        tracep->declBus(c+14419,"Azadi_top_verilator top_verilator u_top u_core c", false,-1, 31,0);
        tracep->declBit(c+4896,"Azadi_top_verilator top_verilator u_top u_core busy", false,-1);
        tracep->declBit(c+5214,"Azadi_top_verilator top_verilator u_top u_core unused_instr_new_id", false,-1);
        tracep->declBit(c+14411,"Azadi_top_verilator top_verilator u_top u_core unused_instr_done_wb", false,-1);
        tracep->declBit(c+958,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_ren_a", false,-1);
        tracep->declBit(c+959,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_ren_b", false,-1);
        tracep->declBit(c+960,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+14401,"Azadi_top_verilator top_verilator u_top u_core gen_no_regfile_ecc unused_rf_rd_b_wb_match", false,-1);
        tracep->declBus(c+11699,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_priv_lvl_if", false,-1, 1,0);
        tracep->declBus(c+4930,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_priv_lvl_ls", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+18+i*2,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_addr", true,(i+-1), 33,0);}}
        tracep->declBit(c+22,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) lock", false,-1);
        tracep->declBus(c+23,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) mode", false,-1, 1,0);
        tracep->declBit(c+24,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) exec", false,-1);
        tracep->declBit(c+25,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) write", false,-1);
        tracep->declBit(c+26,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(-1) read", false,-1);
        tracep->declBit(c+27,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) lock", false,-1);
        tracep->declBus(c+28,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) mode", false,-1, 1,0);
        tracep->declBit(c+29,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) exec", false,-1);
        tracep->declBit(c+30,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) write", false,-1);
        tracep->declBit(c+31,"Azadi_top_verilator top_verilator u_top u_core g_no_pmp unused_csr_pmp_cfg(0) read", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i clk_i", false,-1);
        tracep->declBit(c+14418,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i en_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i test_en_i", false,-1);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i clk_o", false,-1);
        tracep->declBus(c+14894,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i Impl", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic NoFpgaGate", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic clk_i", false,-1);
        tracep->declBit(c+14418,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic en_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic test_en_i", false,-1);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic clk_o", false,-1);
        tracep->declBit(c+537,"Azadi_top_verilator top_verilator u_top u_core core_clock_gate_i gen_generic u_impl_generic en_latch", false,-1);
        tracep->declBus(c+14879,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+14880,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core if_stage_i DummyInstructions", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ICache", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ICacheECC", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core if_stage_i PCIncrCheck", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core if_stage_i BranchPredictor", false,-1);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core if_stage_i clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core if_stage_i rst_ni", false,-1);
        tracep->declBus(c+14882,"Azadi_top_verilator top_verilator u_top u_core if_stage_i boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+5050,"Azadi_top_verilator top_verilator u_top u_core if_stage_i req_i", false,-1);
        tracep->declBit(c+12606,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_req_o", false,-1);
        tracep->declBus(c+12602,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_addr_o", false,-1, 31,0);
        tracep->declBit(c+12600,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_gnt_i", false,-1);
        tracep->declBit(c+12601,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rvalid_i", false,-1);
        tracep->declBus(c+12603,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+12604,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_err_i", false,-1);
        tracep->declBit(c+32,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_pmp_err_i", false,-1);
        tracep->declBit(c+925,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_o", false,-1);
        tracep->declBit(c+5214,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_o", false,-1);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_id_o", false,-1, 31,0);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_alu_id_o", false,-1, 31,0);
        tracep->declBus(c+5210,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_rdata_c_id_o", false,-1, 15,0);
        tracep->declBit(c+14390,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed_id_o", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_bp_taken_o", false,-1);
        tracep->declBit(c+14392,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_fetch_err_o", false,-1);
        tracep->declBit(c+4899,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_fetch_err_plus2_o", false,-1);
        tracep->declBit(c+919,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_insn_id_o", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_id_o", false,-1);
        tracep->declBus(c+14393,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_if_o", false,-1, 31,0);
        tracep->declBus(c+14394,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_id_o", false,-1, 31,0);
        tracep->declBit(c+14396,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_clear_i", false,-1);
        tracep->declBit(c+10719,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_set_i", false,-1);
        tracep->declBit(c+12605,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_set_spec_i", false,-1);
        tracep->declBus(c+5191,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mux_i", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core if_stage_i nt_branch_mispredict_i", false,-1);
        tracep->declBus(c+5175,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_pc_mux_i", false,-1, 1,0);
        tracep->declBus(c+4886,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_cause", false,-1, 5,0);
        tracep->declBit(c+4921,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_en_i", false,-1);
        tracep->declBus(c+4922,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_mask_i", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_seed_en_i", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core if_stage_i dummy_instr_seed_i", false,-1, 31,0);
        tracep->declBit(c+4923,"Azadi_top_verilator top_verilator u_top u_core if_stage_i icache_enable_i", false,-1);
        tracep->declBit(c+957,"Azadi_top_verilator top_verilator u_top u_core if_stage_i icache_inval_i", false,-1);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_target_ex_i", false,-1, 31,0);
        tracep->declBus(c+5052,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mepc_i", false,-1, 31,0);
        tracep->declBus(c+4926,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_depc_i", false,-1, 31,0);
        tracep->declBus(c+4927,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mtvec_i", false,-1, 31,0);
        tracep->declBit(c+13882,"Azadi_top_verilator top_verilator u_top u_core if_stage_i csr_mtvec_init_o", false,-1);
        tracep->declBit(c+13833,"Azadi_top_verilator top_verilator u_top u_core if_stage_i id_in_ready_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mismatch_alert_o", false,-1);
        tracep->declBit(c+14397,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_busy_o", false,-1);
        tracep->declBit(c+14420,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_d", false,-1);
        tracep->declBit(c+925,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_valid_id_q", false,-1);
        tracep->declBit(c+13883,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_d", false,-1);
        tracep->declBit(c+5214,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_new_id_q", false,-1);
        tracep->declBit(c+14397,"Azadi_top_verilator top_verilator u_top u_core if_stage_i prefetch_busy", false,-1);
        tracep->declBit(c+10719,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_req", false,-1);
        tracep->declBit(c+12605,"Azadi_top_verilator top_verilator u_top u_core if_stage_i branch_spec", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predicted_branch", false,-1);
        tracep->declBus(c+4889,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_addr_n", false,-1, 31,0);
        tracep->declBit(c+4890,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_fetch_addr_n0", false,-1);
        tracep->declBit(c+12607,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_valid", false,-1);
        tracep->declBit(c+13833,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_ready", false,-1);
        tracep->declBus(c+12608,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_rdata", false,-1, 31,0);
        tracep->declBus(c+14393,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_addr", false,-1, 31,0);
        tracep->declBit(c+13884,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_err", false,-1);
        tracep->declBit(c+14421,"Azadi_top_verilator top_verilator u_top u_core if_stage_i fetch_err_plus2", false,-1);
        tracep->declBit(c+12607,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_valid", false,-1);
        tracep->declBus(c+12608,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_rdata", false,-1, 31,0);
        tracep->declBus(c+14393,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_addr", false,-1, 31,0);
        tracep->declBit(c+13884,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_instr_err", false,-1);
        tracep->declBus(c+14422,"Azadi_top_verilator top_verilator u_top u_core if_stage_i exc_pc", false,-1, 31,0);
        tracep->declBus(c+4886,"Azadi_top_verilator top_verilator u_top u_core if_stage_i irq_id", false,-1, 5,0);
        tracep->declBit(c+4891,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_irq_bit", false,-1);
        tracep->declBit(c+13883,"Azadi_top_verilator top_verilator u_top u_core if_stage_i if_id_pipe_reg_we", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core if_stage_i stall_dummy_instr", false,-1);
        tracep->declBus(c+12609,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_out", false,-1, 31,0);
        tracep->declBit(c+12610,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed_out", false,-1);
        tracep->declBit(c+12611,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_instr_out", false,-1);
        tracep->declBit(c+13884,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_err_out", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predict_branch_taken", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core if_stage_i predict_branch_pc", false,-1, 31,0);
        tracep->declBus(c+5191,"Azadi_top_verilator top_verilator u_top u_core if_stage_i pc_mux_internal", false,-1, 2,0);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_boot_addr", false,-1, 7,0);
        tracep->declBus(c+4934,"Azadi_top_verilator top_verilator u_top u_core if_stage_i unused_csr_mtvec", false,-1, 7,0);
        tracep->declBus(c+12609,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_decompressed", false,-1, 31,0);
        tracep->declBit(c+12611,"Azadi_top_verilator top_verilator u_top u_core if_stage_i illegal_c_insn", false,-1);
        tracep->declBit(c+12610,"Azadi_top_verilator top_verilator u_top u_core if_stage_i instr_is_compressed", false,-1);
        tracep->declBit(c+4923,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer unused_icen", false,-1);
        tracep->declBit(c+957,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer unused_icinv", false,-1);
        tracep->declBit(c+4921,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_en", false,-1);
        tracep->declBus(c+4922,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_mask", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_seed_en", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_no_dummy_instr unused_dummy_seed", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i rst_ni", false,-1);
        tracep->declBit(c+12991,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i valid_i", false,-1);
        tracep->declBus(c+12608,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i instr_i", false,-1, 31,0);
        tracep->declBus(c+12609,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i instr_o", false,-1, 31,0);
        tracep->declBit(c+12610,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i is_compressed_o", false,-1);
        tracep->declBit(c+12611,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i illegal_instr_o", false,-1);
        tracep->declBit(c+12991,"Azadi_top_verilator top_verilator u_top u_core if_stage_i ifu_compressed_decoder_i unused_valid", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i BranchPredictor", false,-1);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rst_ni", false,-1);
        tracep->declBit(c+5050,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i req_i", false,-1);
        tracep->declBit(c+10719,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_i", false,-1);
        tracep->declBit(c+12605,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_spec_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i predicted_branch_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_mispredict_i", false,-1);
        tracep->declBus(c+4892,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_i", false,-1, 31,0);
        tracep->declBit(c+13833,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i ready_i", false,-1);
        tracep->declBit(c+12607,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_o", false,-1);
        tracep->declBus(c+12608,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_o", false,-1, 31,0);
        tracep->declBus(c+14393,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_o", false,-1, 31,0);
        tracep->declBit(c+13884,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i err_o", false,-1);
        tracep->declBit(c+14421,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i err_plus2_o", false,-1);
        tracep->declBit(c+12606,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_req_o", false,-1);
        tracep->declBit(c+12600,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_gnt_i", false,-1);
        tracep->declBus(c+12602,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+12603,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+12604,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_err_i", false,-1);
        tracep->declBit(c+32,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_pmp_err_i", false,-1);
        tracep->declBit(c+12601,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_rvalid_i", false,-1);
        tracep->declBit(c+14397,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i busy_o", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i NUM_REQS", false,-1, 31,0);
        tracep->declBit(c+14423,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_suppress", false,-1);
        tracep->declBit(c+12612,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_new_req", false,-1);
        tracep->declBit(c+12606,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req", false,-1);
        tracep->declBit(c+12992,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req_d", false,-1);
        tracep->declBit(c+5047,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_req_q", false,-1);
        tracep->declBit(c+13885,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i discard_req_d", false,-1);
        tracep->declBit(c+5215,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i discard_req_q", false,-1);
        tracep->declBit(c+13886,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i gnt_or_pmp_err", false,-1);
        tracep->declBit(c+12613,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rvalid_or_pmp_err", false,-1);
        tracep->declBus(c+13887,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_n", false,-1, 1,0);
        tracep->declBus(c+12993,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_s", false,-1, 1,0);
        tracep->declBus(c+4935,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_q", false,-1, 1,0);
        tracep->declBus(c+13888,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_n", false,-1, 1,0);
        tracep->declBus(c+12994,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_s", false,-1, 1,0);
        tracep->declBus(c+4936,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_discard_q", false,-1, 1,0);
        tracep->declBus(c+13889,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_n", false,-1, 1,0);
        tracep->declBus(c+12995,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_s", false,-1, 1,0);
        tracep->declBus(c+4937,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_pmp_err_q", false,-1, 1,0);
        tracep->declBus(c+5054,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i rdata_outstanding_rev", false,-1, 1,0);
        tracep->declBus(c+12614,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_d", false,-1, 31,0);
        tracep->declBus(c+4900,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_q", false,-1, 31,0);
        tracep->declBit(c+14424,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i stored_addr_en", false,-1);
        tracep->declBus(c+14425,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_d", false,-1, 31,0);
        tracep->declBus(c+4901,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_q", false,-1, 31,0);
        tracep->declBit(c+14426,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fetch_addr_en", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_mispredict_addr", false,-1, 31,0);
        tracep->declBus(c+12614,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr", false,-1, 31,0);
        tracep->declBus(c+12602,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_addr_w_aligned", false,-1, 31,0);
        tracep->declBit(c+12615,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i instr_or_pmp_err", false,-1);
        tracep->declBit(c+12616,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_valid", false,-1);
        tracep->declBus(c+14427,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_addr", false,-1, 31,0);
        tracep->declBit(c+14428,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_ready", false,-1);
        tracep->declBit(c+10719,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_clear", false,-1);
        tracep->declBus(c+5048,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_busy", false,-1, 1,0);
        tracep->declBit(c+12607,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i valid_raw", false,-1);
        tracep->declBus(c+14429,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i addr_next", false,-1, 31,0);
        tracep->declBit(c+10719,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i branch_or_mispredict", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i g_no_branch_predictor unused_predicted_branch", false,-1);
        tracep->declBus(c+14429,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i g_no_branch_predictor unused_addr_next", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i NUM_REQS", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rst_ni", false,-1);
        tracep->declBit(c+10719,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i clear_i", false,-1);
        tracep->declBus(c+5048,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i busy_o", false,-1, 1,0);
        tracep->declBit(c+12616,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_valid_i", false,-1);
        tracep->declBus(c+14427,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_addr_i", false,-1, 31,0);
        tracep->declBus(c+12603,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_rdata_i", false,-1, 31,0);
        tracep->declBit(c+12615,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i in_err_i", false,-1);
        tracep->declBit(c+12607,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_valid_o", false,-1);
        tracep->declBit(c+13833,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_ready_i", false,-1);
        tracep->declBus(c+14393,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_addr_o", false,-1, 31,0);
        tracep->declBus(c+14429,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_addr_next_o", false,-1, 31,0);
        tracep->declBus(c+12608,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_rdata_o", false,-1, 31,0);
        tracep->declBit(c+13884,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_err_o", false,-1);
        tracep->declBit(c+14421,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i out_err_plus2_o", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i DEPTH", false,-1, 31,0);
        tracep->declBus(c+12617,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_d(0)", false,-1, 31,0);
        tracep->declBus(c+12618,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_d(1)", false,-1, 31,0);
        tracep->declBus(c+12619,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_d(2)", false,-1, 31,0);
        tracep->declBus(c+5211,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_q(0)", false,-1, 31,0);
        tracep->declBus(c+5212,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_q(1)", false,-1, 31,0);
        tracep->declBus(c+5213,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_q(2)", false,-1, 31,0);
        tracep->declBus(c+12620,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_d", false,-1, 2,0);
        tracep->declBus(c+14430,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_q", false,-1, 2,0);
        tracep->declBus(c+13890,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_d", false,-1, 2,0);
        tracep->declBus(c+5049,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_q", false,-1, 2,0);
        tracep->declBus(c+5249,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i lowest_free_entry", false,-1, 2,0);
        tracep->declBus(c+13891,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_pushed", false,-1, 2,0);
        tracep->declBus(c+13892,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_popped", false,-1, 2,0);
        tracep->declBus(c+13893,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i entry_en", false,-1, 2,0);
        tracep->declBit(c+13894,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i pop_fifo", false,-1);
        tracep->declBus(c+12621,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata", false,-1, 31,0);
        tracep->declBus(c+14431,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i rdata_unaligned", false,-1, 31,0);
        tracep->declBit(c+12622,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err", false,-1);
        tracep->declBit(c+14432,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_unaligned", false,-1);
        tracep->declBit(c+14433,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i err_plus2", false,-1);
        tracep->declBit(c+12623,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid", false,-1);
        tracep->declBit(c+14434,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i valid_unaligned", false,-1);
        tracep->declBit(c+12624,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i aligned_is_compressed", false,-1);
        tracep->declBit(c+12625,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i unaligned_is_compressed", false,-1);
        tracep->declBit(c+13895,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i addr_incr_two", false,-1);
        tracep->declBus(c+14435,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_next", false,-1, 31,1);
        tracep->declBus(c+14436,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_d", false,-1, 31,1);
        tracep->declBus(c+14437,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_q", false,-1, 31,1);
        tracep->declBit(c+14438,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i instr_addr_en", false,-1);
        tracep->declBit(c+14439,"Azadi_top_verilator top_verilator u_top u_core if_stage_i gen_ifu_prefetch_buffer ifu_prefetch_buffer_i fifo_i unused_addr_in", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32E", false,-1);
        tracep->declBus(c+14897,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32M", false,-1, 31,0);
        tracep->declBus(c+14898,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RV32B", false,-1, 31,0);
        tracep->declBus(c+14899,"Azadi_top_verilator top_verilator u_top u_core id_stage_i RVF", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core id_stage_i DataIndTiming", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core id_stage_i BranchTargetALU", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core id_stage_i SpecBranch", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core id_stage_i WritebackStage", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core id_stage_i BranchPredictor", false,-1);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core id_stage_i clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rst_ni", false,-1);
        tracep->declBit(c+5258,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ctrl_busy_o", false,-1);
        tracep->declBit(c+14417,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_insn_o", false,-1);
        tracep->declBit(c+925,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_valid_i", false,-1);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_alu_i", false,-1, 31,0);
        tracep->declBus(c+5210,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_rdata_c_i", false,-1, 15,0);
        tracep->declBit(c+14390,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_is_compressed_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_bp_taken_i", false,-1);
        tracep->declBit(c+5050,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_req_o", false,-1);
        tracep->declBit(c+14395,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_first_cycle_id_o", false,-1);
        tracep->declBit(c+14396,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_valid_clear_o", false,-1);
        tracep->declBit(c+13833,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_in_ready_o", false,-1);
        tracep->declBit(c+957,"Azadi_top_verilator top_verilator u_top u_core id_stage_i icache_inval_o", false,-1);
        tracep->declBit(c+5205,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_decision_i", false,-1);
        tracep->declBit(c+10719,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_set_o", false,-1);
        tracep->declBit(c+12605,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_set_spec_o", false,-1);
        tracep->declBus(c+5191,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_mux_o", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i nt_branch_mispredict_o", false,-1);
        tracep->declBus(c+5175,"Azadi_top_verilator top_verilator u_top u_core id_stage_i exc_pc_mux_o", false,-1, 1,0);
        tracep->declBus(c+4886,"Azadi_top_verilator top_verilator u_top u_core id_stage_i exc_cause_o", false,-1, 5,0);
        tracep->declBit(c+919,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+14392,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_fetch_err_i", false,-1);
        tracep->declBit(c+4899,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_fetch_err_plus2_i", false,-1);
        tracep->declBus(c+14394,"Azadi_top_verilator top_verilator u_top u_core id_stage_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+5518,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ex_valid_i", false,-1);
        tracep->declBit(c+10722,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_resp_valid_i", false,-1);
        tracep->declBus(c+1364,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operator_ex_o", false,-1, 5,0);
        tracep->declBus(c+1422,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+1423,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_b_ex_o", false,-1, 31,0);
        tracep->declBus(c+13787,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_we_ex_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13349+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_d_ex_i", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+1147+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_q_ex_o", true,(i+0), 33,0);}}
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_a_operand_o", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_b_operand_o", false,-1, 31,0);
        tracep->declBit(c+14403,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_ex_o", false,-1);
        tracep->declBit(c+14404,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_ex_o", false,-1);
        tracep->declBit(c+1365,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_sel_ex_o", false,-1);
        tracep->declBit(c+1366,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_sel_ex_o", false,-1);
        tracep->declBus(c+961,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operator_ex_o", false,-1, 1,0);
        tracep->declBus(c+962,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_signed_mode_ex_o", false,-1, 1,0);
        tracep->declBus(c+14405,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+14406,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operand_b_ex_o", false,-1, 31,0);
        tracep->declBit(c+13246,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_ready_id_o", false,-1);
        tracep->declBit(c+963,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_access_o", false,-1);
        tracep->declBus(c+5179,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_op_o", false,-1, 1,0);
        tracep->declBit(c+13248,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_op_en_o", false,-1);
        tracep->declBit(c+5260,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_if_o", false,-1);
        tracep->declBit(c+5304,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_id_o", false,-1);
        tracep->declBit(c+5222,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_wb_o", false,-1);
        tracep->declBit(c+5292,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+5293,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+5261,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_save_cause_o", false,-1);
        tracep->declBus(c+5305,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mtval_o", false,-1, 31,0);
        tracep->declBus(c+4929,"Azadi_top_verilator top_verilator u_top u_core id_stage_i priv_mode_i", false,-1, 1,0);
        tracep->declBit(c+4928,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mstatus_tw_i", false,-1);
        tracep->declBit(c+13249,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_csr_insn_i", false,-1);
        tracep->declBit(c+4920,"Azadi_top_verilator top_verilator u_top u_core id_stage_i data_ind_timing_i", false,-1);
        tracep->declBit(c+13790,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_o", false,-1);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_we_o", false,-1);
        tracep->declBus(c+964,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_type_o", false,-1, 1,0);
        tracep->declBit(c+965,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_sign_ext_o", false,-1);
        tracep->declBus(c+14406,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_wdata_o", false,-1, 31,0);
        tracep->declBit(c+13250,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_done_i", false,-1);
        tracep->declBit(c+1146,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_addr_incr_req_i", false,-1);
        tracep->declBus(c+1140,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_addr_last_i", false,-1, 31,0);
        tracep->declBit(c+4925,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_mstatus_mie_i", false,-1);
        tracep->declBit(c+531,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irq_pending_i", false,-1);
        tracep->declBit(c+532,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_software", false,-1);
        tracep->declBit(c+533,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_timer", false,-1);
        tracep->declBit(c+534,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_external", false,-1);
        tracep->declBus(c+535,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irqs_i irq_fast", false,-1, 14,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i irq_nm_i", false,-1);
        tracep->declBit(c+4924,"Azadi_top_verilator top_verilator u_top u_core id_stage_i nmi_mode_o", false,-1);
        tracep->declBit(c+10720,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_load_err_i", false,-1);
        tracep->declBit(c+10721,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_store_err_i", false,-1);
        tracep->declBit(c+5053,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_mode_o", false,-1);
        tracep->declBus(c+5262,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+5263,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_csr_save_o", false,-1);
        tracep->declBit(c+530,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_req_i", false,-1);
        tracep->declBit(c+4931,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_single_step_i", false,-1);
        tracep->declBit(c+4932,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+4933,"Azadi_top_verilator top_verilator u_top u_core id_stage_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+5180,"Azadi_top_verilator top_verilator u_top u_core id_stage_i trigger_match_i", false,-1);
        tracep->declBus(c+14007,"Azadi_top_verilator top_verilator u_top u_core id_stage_i result_ex_i", false,-1, 31,0);
        tracep->declBus(c+5259,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+14399,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+1408,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_a_i", false,-1, 31,0);
        tracep->declBus(c+934,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+14389,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_b_i", false,-1, 31,0);
        tracep->declBit(c+958,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_a_o", false,-1);
        tracep->declBit(c+959,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_b_o", false,-1);
        tracep->declBus(c+936,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_waddr_id_o", false,-1, 4,0);
        tracep->declBus(c+14013,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_id_o", false,-1, 31,0);
        tracep->declBit(c+14400,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_id_o", false,-1);
        tracep->declBit(c+960,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rd_a_wb_match_o", false,-1);
        tracep->declBit(c+14401,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rd_b_wb_match_o", false,-1);
        tracep->declBus(c+918,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_waddr_wb_i", false,-1, 4,0);
        tracep->declBus(c+1138,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_fwd_wb_i", false,-1, 31,0);
        tracep->declBit(c+14408,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_write_wb_i", false,-1);
        tracep->declBit(c+13251,"Azadi_top_verilator top_verilator u_top u_core id_stage_i en_wb_o", false,-1);
        tracep->declBus(c+966,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_type_wb_o", false,-1, 1,0);
        tracep->declBit(c+14391,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_perf_count_id_o", false,-1);
        tracep->declBit(c+13246,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ready_wb_i", false,-1);
        tracep->declBit(c+5051,"Azadi_top_verilator top_verilator u_top u_core id_stage_i outstanding_load_wb_i", false,-1);
        tracep->declBit(c+14409,"Azadi_top_verilator top_verilator u_top u_core id_stage_i outstanding_store_wb_i", false,-1);
        tracep->declBit(c+13835,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_jump_o", false,-1);
        tracep->declBit(c+13836,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_branch_o", false,-1);
        tracep->declBit(c+13837,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_tbranch_o", false,-1);
        tracep->declBit(c+14414,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_dside_wait_o", false,-1);
        tracep->declBit(c+14415,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_mul_wait_o", false,-1);
        tracep->declBit(c+14416,"Azadi_top_verilator top_verilator u_top u_core id_stage_i perf_div_wait_o", false,-1);
        tracep->declBit(c+13252,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_id_done_o", false,-1);
        tracep->declBus(c+937,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rounding_mode_o", false,-1, 2,0);
        tracep->declBit(c+1367,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_alu_op_b_mux_sel_o", false,-1);
        tracep->declBit(c+14900,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_floating_type_o", false,-1);
        tracep->declBus(c+933,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+934,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+935,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_raddr_c_o", false,-1, 4,0);
        tracep->declBit(c+967,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_ren_a_o", false,-1);
        tracep->declBit(c+968,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_ren_b_o", false,-1);
        tracep->declBit(c+969,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_ren_c_o", false,-1);
        tracep->declBus(c+936,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_waddr_o", false,-1, 4,0);
        tracep->declBit(c+951,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_we_o", false,-1);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_alu_operator_o", false,-1, 3,0);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_alu_op_mod_o", false,-1);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_src_fmt_o", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_dst_fmt_o", false,-1, 2,0);
        tracep->declBit(c+932,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rm_dynamic_o", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_flush_o", false,-1);
        tracep->declBit(c+952,"Azadi_top_verilator top_verilator u_top u_core id_stage_i is_fp_instr_o", false,-1);
        tracep->declBit(c+953,"Azadi_top_verilator top_verilator u_top u_core id_stage_i use_fp_rs1_o", false,-1);
        tracep->declBit(c+954,"Azadi_top_verilator top_verilator u_top u_core id_stage_i use_fp_rs2_o", false,-1);
        tracep->declBit(c+955,"Azadi_top_verilator top_verilator u_top u_core id_stage_i use_fp_rd_o", false,-1);
        tracep->declBit(c+14384,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fpu_busy_i", false,-1);
        tracep->declBit(c+14388,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_rf_write_wb_i", false,-1);
        tracep->declBit(c+14892,"Azadi_top_verilator top_verilator u_top u_core id_stage_i fp_swap_oprnds_o", false,-1);
        tracep->declBit(c+970,"Azadi_top_verilator top_verilator u_top u_core id_stage_i illegal_insn_dec", false,-1);
        tracep->declBit(c+971,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ebrk_insn", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mret_insn_dec", false,-1);
        tracep->declBit(c+973,"Azadi_top_verilator top_verilator u_top u_core id_stage_i dret_insn_dec", false,-1);
        tracep->declBit(c+974,"Azadi_top_verilator top_verilator u_top u_core id_stage_i ecall_insn_dec", false,-1);
        tracep->declBit(c+975,"Azadi_top_verilator top_verilator u_top u_core id_stage_i wfi_insn_dec", false,-1);
        tracep->declBit(c+10724,"Azadi_top_verilator top_verilator u_top u_core id_stage_i wb_exception", false,-1);
        tracep->declBit(c+976,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_in_dec", false,-1);
        tracep->declBit(c+13791,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_spec", false,-1);
        tracep->declBit(c+4938,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set_spec", false,-1);
        tracep->declBit(c+4938,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set", false,-1);
        tracep->declBit(c+13838,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_set_d", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_not_set", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core id_stage_i branch_taken", false,-1);
        tracep->declBit(c+977,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_in_dec", false,-1);
        tracep->declBit(c+978,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_set_dec", false,-1);
        tracep->declBit(c+10725,"Azadi_top_verilator top_verilator u_top u_core id_stage_i jump_set", false,-1);
        tracep->declBit(c+14395,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_first_cycle", false,-1);
        tracep->declBit(c+10726,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_executing", false,-1);
        tracep->declBit(c+13251,"Azadi_top_verilator top_verilator u_top u_core id_stage_i instr_done", false,-1);
        tracep->declBit(c+5055,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_run", false,-1);
        tracep->declBit(c+5181,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_ld_hz", false,-1);
        tracep->declBit(c+13254,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_mem", false,-1);
        tracep->declBit(c+13255,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_multdiv", false,-1);
        tracep->declBit(c+13256,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_branch", false,-1);
        tracep->declBit(c+13257,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_jump", false,-1);
        tracep->declBit(c+13258,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_id", false,-1);
        tracep->declBit(c+13259,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_wb", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core id_stage_i flush_id", false,-1);
        tracep->declBit(c+13260,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multicycle_done", false,-1);
        tracep->declBus(c+939,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_i_type", false,-1, 31,0);
        tracep->declBus(c+940,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_s_type", false,-1, 31,0);
        tracep->declBus(c+941,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_type", false,-1, 31,0);
        tracep->declBus(c+942,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_u_type", false,-1, 31,0);
        tracep->declBus(c+943,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_j_type", false,-1, 31,0);
        tracep->declBus(c+944,"Azadi_top_verilator top_verilator u_top u_core id_stage_i zimm_rs1_type", false,-1, 31,0);
        tracep->declBus(c+14440,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_a", false,-1, 31,0);
        tracep->declBus(c+1417,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b", false,-1, 31,0);
        tracep->declBit(c+979,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_wdata_sel", false,-1);
        tracep->declBit(c+980,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_dec", false,-1);
        tracep->declBit(c+13792,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_we_raw", false,-1);
        tracep->declBit(c+958,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_a", false,-1);
        tracep->declBit(c+959,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_ren_b", false,-1);
        tracep->declBus(c+14405,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_a_fwd", false,-1, 31,0);
        tracep->declBus(c+14406,"Azadi_top_verilator top_verilator u_top u_core id_stage_i rf_rdata_b_fwd", false,-1, 31,0);
        tracep->declBus(c+1364,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operator", false,-1, 5,0);
        tracep->declBus(c+1410,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+1368,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_a_mux_sel_dec", false,-1, 1,0);
        tracep->declBit(c+14441,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_b_mux_sel", false,-1);
        tracep->declBit(c+1369,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_op_b_mux_sel_dec", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_multicycle_dec", false,-1);
        tracep->declBit(c+33,"Azadi_top_verilator top_verilator u_top u_core id_stage_i stall_alu", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+14442+i*2,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imd_val_q", true,(i+0), 33,0);}}
        tracep->declBus(c+14901,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+14902,"Azadi_top_verilator top_verilator u_top u_core id_stage_i bt_b_mux_sel", false,-1, 2,0);
        tracep->declBit(c+1370,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_a_mux_sel", false,-1);
        tracep->declBus(c+1411,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_mux_sel", false,-1, 2,0);
        tracep->declBus(c+1371,"Azadi_top_verilator top_verilator u_top u_core id_stage_i imm_b_mux_sel_dec", false,-1, 2,0);
        tracep->declBit(c+14403,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_id", false,-1);
        tracep->declBit(c+5182,"Azadi_top_verilator top_verilator u_top u_core id_stage_i mult_en_dec", false,-1);
        tracep->declBit(c+14404,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_id", false,-1);
        tracep->declBit(c+5183,"Azadi_top_verilator top_verilator u_top u_core id_stage_i div_en_dec", false,-1);
        tracep->declBit(c+5192,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_en_dec", false,-1);
        tracep->declBus(c+961,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_operator", false,-1, 1,0);
        tracep->declBus(c+962,"Azadi_top_verilator top_verilator u_top u_core id_stage_i multdiv_signed_mode", false,-1, 1,0);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_we", false,-1);
        tracep->declBus(c+964,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_type", false,-1, 1,0);
        tracep->declBit(c+965,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_sign_ext", false,-1);
        tracep->declBit(c+13790,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req", false,-1);
        tracep->declBit(c+981,"Azadi_top_verilator top_verilator u_top u_core id_stage_i lsu_req_dec", false,-1);
        tracep->declBit(c+10727,"Azadi_top_verilator top_verilator u_top u_core id_stage_i data_req_allowed", false,-1);
        tracep->declBit(c+13839,"Azadi_top_verilator top_verilator u_top u_core id_stage_i csr_pipe_flush", false,-1);
        tracep->declBus(c+1422,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_a", false,-1, 31,0);
        tracep->declBus(c+1423,"Azadi_top_verilator top_verilator u_top u_core id_stage_i alu_operand_b", false,-1, 31,0);
        tracep->declBit(c+926,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_fsm_q", false,-1);
        tracep->declBit(c+13840,"Azadi_top_verilator top_verilator u_top u_core id_stage_i id_fsm_d", false,-1);
        tracep->declBus(c+14901,"Azadi_top_verilator top_verilator u_top u_core id_stage_i g_nobtalu unused_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+14902,"Azadi_top_verilator top_verilator u_top u_core id_stage_i g_nobtalu unused_b_mux_sel", false,-1, 2,0);
        tracep->declBit(c+4938,"Azadi_top_verilator top_verilator u_top u_core id_stage_i g_branch_set_flop branch_set_q", false,-1);
        tracep->declBit(c+960,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+14401,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_b_wb_match", false,-1);
        tracep->declBit(c+982,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_a_hz", false,-1);
        tracep->declBit(c+14446,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem rf_rd_b_hz", false,-1);
        tracep->declBit(c+10728,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem outstanding_memory_access", false,-1);
        tracep->declBit(c+10729,"Azadi_top_verilator top_verilator u_top u_core id_stage_i gen_stall_mem instr_kill", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32E", false,-1);
        tracep->declBus(c+14903,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32M", false,-1, 31,0);
        tracep->declBus(c+14904,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RV32B", false,-1, 31,0);
        tracep->declBus(c+14905,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i RVF", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i BranchTargetALU", false,-1);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rst_ni", false,-1);
        tracep->declBit(c+970,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_insn_o", false,-1);
        tracep->declBit(c+971,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i ebrk_insn_o", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mret_insn_o", false,-1);
        tracep->declBit(c+973,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i dret_insn_o", false,-1);
        tracep->declBit(c+974,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i ecall_insn_o", false,-1);
        tracep->declBit(c+975,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i wfi_insn_o", false,-1);
        tracep->declBit(c+978,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i jump_set_o", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i branch_taken_i", false,-1);
        tracep->declBit(c+957,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i icache_inval_o", false,-1);
        tracep->declBit(c+14395,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_first_cycle_i", false,-1);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rdata_alu_i", false,-1, 31,0);
        tracep->declBit(c+919,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+1370,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_a_mux_sel_o", false,-1);
        tracep->declBus(c+1371,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_b_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+14901,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i bt_a_mux_sel_o", false,-1, 1,0);
        tracep->declBus(c+14902,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i bt_b_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+939,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_i_type_o", false,-1, 31,0);
        tracep->declBus(c+940,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_s_type_o", false,-1, 31,0);
        tracep->declBus(c+941,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_b_type_o", false,-1, 31,0);
        tracep->declBus(c+942,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_u_type_o", false,-1, 31,0);
        tracep->declBus(c+943,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i imm_j_type_o", false,-1, 31,0);
        tracep->declBus(c+944,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i zimm_rs1_type_o", false,-1, 31,0);
        tracep->declBit(c+979,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_wdata_sel_o", false,-1);
        tracep->declBit(c+980,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_we_o", false,-1);
        tracep->declBus(c+14399,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+934,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+936,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_waddr_o", false,-1, 4,0);
        tracep->declBit(c+958,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_ren_a_o", false,-1);
        tracep->declBit(c+959,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_ren_b_o", false,-1);
        tracep->declBus(c+1364,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_operator_o", false,-1, 5,0);
        tracep->declBus(c+1368,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_op_a_mux_sel_o", false,-1, 1,0);
        tracep->declBit(c+1369,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_op_b_mux_sel_o", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i alu_multicycle_o", false,-1);
        tracep->declBit(c+5182,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mult_en_o", false,-1);
        tracep->declBit(c+5183,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i div_en_o", false,-1);
        tracep->declBit(c+1365,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i mult_sel_o", false,-1);
        tracep->declBit(c+1366,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i div_sel_o", false,-1);
        tracep->declBus(c+961,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i multdiv_operator_o", false,-1, 1,0);
        tracep->declBus(c+962,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i multdiv_signed_mode_o", false,-1, 1,0);
        tracep->declBit(c+963,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_access_o", false,-1);
        tracep->declBus(c+5179,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_op_o", false,-1, 1,0);
        tracep->declBit(c+981,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_req_o", false,-1);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_we_o", false,-1);
        tracep->declBus(c+964,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_type_o", false,-1, 1,0);
        tracep->declBit(c+965,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i data_sign_extension_o", false,-1);
        tracep->declBit(c+977,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i jump_in_dec_o", false,-1);
        tracep->declBit(c+976,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i branch_in_dec_o", false,-1);
        tracep->declBus(c+937,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rounding_mode_o", false,-1, 2,0);
        tracep->declBit(c+1367,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_alu_op_b_mux_sel_o", false,-1);
        tracep->declBit(c+14900,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_floating_type_o", false,-1);
        tracep->declBus(c+933,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+934,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+935,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_raddr_c_o", false,-1, 4,0);
        tracep->declBit(c+967,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_ren_a_o", false,-1);
        tracep->declBit(c+968,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_ren_b_o", false,-1);
        tracep->declBit(c+969,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_ren_c_o", false,-1);
        tracep->declBus(c+936,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_waddr_o", false,-1, 4,0);
        tracep->declBit(c+951,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rf_we_o", false,-1);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_alu_operator_o", false,-1, 3,0);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_alu_op_mod_o", false,-1);
        tracep->declBit(c+932,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_rm_dynamic_o", false,-1);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_src_fmt_o", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_dst_fmt_o", false,-1, 2,0);
        tracep->declBit(c+952,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i is_fp_instr_o", false,-1);
        tracep->declBit(c+953,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_fp_rs1_o", false,-1);
        tracep->declBit(c+954,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_fp_rs2_o", false,-1);
        tracep->declBit(c+955,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_fp_rd_o", false,-1);
        tracep->declBit(c+983,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_swap_oprnds_o", false,-1);
        tracep->declBit(c+14447,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i fp_invalid_rm", false,-1);
        tracep->declBit(c+970,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_insn", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i illegal_reg_rv32e", false,-1);
        tracep->declBit(c+984,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_illegal", false,-1);
        tracep->declBit(c+980,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i rf_we", false,-1);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr", false,-1, 31,0);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_alu", false,-1, 31,0);
        tracep->declBus(c+933,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs1", false,-1, 4,0);
        tracep->declBus(c+934,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs2", false,-1, 4,0);
        tracep->declBus(c+935,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rs3", false,-1, 4,0);
        tracep->declBus(c+936,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i instr_rd", false,-1, 4,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_rs3_d", false,-1);
        tracep->declBit(c+927,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i use_rs3_q", false,-1);
        tracep->declBus(c+985,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i csr_op", false,-1, 1,0);
        tracep->declBus(c+986,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i opcode", false,-1, 6,0);
        tracep->declBus(c+1372,"Azadi_top_verilator top_verilator u_top u_core id_stage_i decoder_i opcode_alu", false,-1, 6,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i WritebackStage", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i BranchPredictor", false,-1);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i rst_ni", false,-1);
        tracep->declBit(c+5258,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_busy_o", false,-1);
        tracep->declBit(c+14417,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_i", false,-1);
        tracep->declBit(c+974,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn_i", false,-1);
        tracep->declBit(c+972,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mret_insn_i", false,-1);
        tracep->declBit(c+973,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i dret_insn_i", false,-1);
        tracep->declBit(c+975,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wfi_insn_i", false,-1);
        tracep->declBit(c+971,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn_i", false,-1);
        tracep->declBit(c+13839,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_pipe_flush_i", false,-1);
        tracep->declBit(c+925,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_valid_i", false,-1);
        tracep->declBus(c+938,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_i", false,-1, 31,0);
        tracep->declBus(c+5210,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_compressed_i", false,-1, 15,0);
        tracep->declBit(c+14390,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_is_compressed_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_bp_taken_i", false,-1);
        tracep->declBit(c+14392,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_i", false,-1);
        tracep->declBit(c+4899,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_plus2_i", false,-1);
        tracep->declBus(c+14394,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+14396,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_valid_clear_o", false,-1);
        tracep->declBit(c+13833,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i id_in_ready_o", false,-1);
        tracep->declBit(c+5055,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i controller_run_o", false,-1);
        tracep->declBit(c+5050,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_req_o", false,-1);
        tracep->declBit(c+10719,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_set_o", false,-1);
        tracep->declBit(c+12605,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_set_spec_o", false,-1);
        tracep->declBus(c+5191,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i pc_mux_o", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nt_branch_mispredict_o", false,-1);
        tracep->declBus(c+5175,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_pc_mux_o", false,-1, 1,0);
        tracep->declBus(c+4886,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_cause_o", false,-1, 5,0);
        tracep->declBus(c+1140,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i lsu_addr_last_i", false,-1, 31,0);
        tracep->declBit(c+10720,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_i", false,-1);
        tracep->declBit(c+10721,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_i", false,-1);
        tracep->declBit(c+10724,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wb_exception_o", false,-1);
        tracep->declBit(c+4938,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_set_i", false,-1);
        tracep->declBit(c+4938,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_set_spec_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i branch_not_set_i", false,-1);
        tracep->declBit(c+10725,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i jump_set_i", false,-1);
        tracep->declBit(c+4925,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mstatus_mie_i", false,-1);
        tracep->declBit(c+531,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irq_pending_i", false,-1);
        tracep->declBit(c+532,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_software", false,-1);
        tracep->declBit(c+533,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_timer", false,-1);
        tracep->declBit(c+534,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_external", false,-1);
        tracep->declBus(c+535,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irqs_i irq_fast", false,-1, 14,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i irq_nm_i", false,-1);
        tracep->declBit(c+4924,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_o", false,-1);
        tracep->declBit(c+530,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_req_i", false,-1);
        tracep->declBus(c+5262,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+5263,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_csr_save_o", false,-1);
        tracep->declBit(c+5053,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_o", false,-1);
        tracep->declBit(c+4931,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_single_step_i", false,-1);
        tracep->declBit(c+4932,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+4933,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+5180,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i trigger_match_i", false,-1);
        tracep->declBit(c+5260,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_if_o", false,-1);
        tracep->declBit(c+5304,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_id_o", false,-1);
        tracep->declBit(c+5222,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_wb_o", false,-1);
        tracep->declBit(c+5292,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+5293,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+5261,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_save_cause_o", false,-1);
        tracep->declBus(c+5305,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mtval_o", false,-1, 31,0);
        tracep->declBus(c+4929,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i priv_mode_i", false,-1, 1,0);
        tracep->declBit(c+4928,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_mstatus_tw_i", false,-1);
        tracep->declBit(c+13258,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall_id_i", false,-1);
        tracep->declBit(c+13259,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall_wb_i", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i flush_id_o", false,-1);
        tracep->declBit(c+13246,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ready_wb_i", false,-1);
        tracep->declBit(c+13835,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i perf_jump_o", false,-1);
        tracep->declBit(c+13837,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i perf_tbranch_o", false,-1);
        tracep->declBit(c+14384,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i fpu_busy_i", false,-1);
        tracep->declBus(c+4939,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_fsm_cs", false,-1, 3,0);
        tracep->declBus(c+13841,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ctrl_fsm_ns", false,-1, 3,0);
        tracep->declBit(c+4924,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_q", false,-1);
        tracep->declBit(c+5294,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i nmi_mode_d", false,-1);
        tracep->declBit(c+5053,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_q", false,-1);
        tracep->declBit(c+5264,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i debug_mode_d", false,-1);
        tracep->declBit(c+4940,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_q", false,-1);
        tracep->declBit(c+10720,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_d", false,-1);
        tracep->declBit(c+4941,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_q", false,-1);
        tracep->declBit(c+10721,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_d", false,-1);
        tracep->declBit(c+4942,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_q", false,-1);
        tracep->declBit(c+13842,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_d", false,-1);
        tracep->declBit(c+4943,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_q", false,-1);
        tracep->declBit(c+13261,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_d", false,-1);
        tracep->declBit(c+5193,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err_prio", false,-1);
        tracep->declBit(c+5194,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_insn_prio", false,-1);
        tracep->declBit(c+5195,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn_prio", false,-1);
        tracep->declBit(c+5196,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn_prio", false,-1);
        tracep->declBit(c+5197,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i store_err_prio", false,-1);
        tracep->declBit(c+5198,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i load_err_prio", false,-1);
        tracep->declBit(c+13843,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i stall", false,-1);
        tracep->declBit(c+13844,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i halt_if", false,-1);
        tracep->declBit(c+13845,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i retain_id", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i flush_id", false,-1);
        tracep->declBit(c+14448,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_dret", false,-1);
        tracep->declBit(c+14449,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i illegal_umode", false,-1);
        tracep->declBit(c+10730,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i exc_req_lsu", false,-1);
        tracep->declBit(c+13846,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i special_req_all", false,-1);
        tracep->declBit(c+5176,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i special_req_branch", false,-1);
        tracep->declBit(c+5265,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i enter_debug_mode", false,-1);
        tracep->declBit(c+5056,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebreak_into_debug", false,-1);
        tracep->declBit(c+4893,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i handle_irq", false,-1);
        tracep->declBus(c+538,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mfip_id", false,-1, 3,0);
        tracep->declBit(c+539,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i unused_irq_timer", false,-1);
        tracep->declBit(c+5184,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ecall_insn", false,-1);
        tracep->declBit(c+5185,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i mret_insn", false,-1);
        tracep->declBit(c+5186,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i dret_insn", false,-1);
        tracep->declBit(c+5277,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i wfi_insn", false,-1);
        tracep->declBit(c+5187,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i ebrk_insn", false,-1);
        tracep->declBit(c+13847,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i csr_pipe_flush", false,-1);
        tracep->declBit(c+5172,"Azadi_top_verilator top_verilator u_top u_core id_stage_i controller_i instr_fetch_err", false,-1);
        tracep->declBus(c+14906,"Azadi_top_verilator top_verilator u_top u_core ex_block_i RV32M", false,-1, 31,0);
        tracep->declBus(c+14907,"Azadi_top_verilator top_verilator u_top u_core ex_block_i RV32B", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core ex_block_i BranchTargetALU", false,-1);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core ex_block_i clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core ex_block_i rst_ni", false,-1);
        tracep->declBus(c+1364,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operator_i", false,-1, 5,0);
        tracep->declBus(c+1422,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+1423,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_operand_b_i", false,-1, 31,0);
        tracep->declBit(c+14395,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_instr_first_cycle_i", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i bt_a_operand_i", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i bt_b_operand_i", false,-1, 31,0);
        tracep->declBus(c+961,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operator_i", false,-1, 1,0);
        tracep->declBit(c+14403,"Azadi_top_verilator top_verilator u_top u_core ex_block_i mult_en_i", false,-1);
        tracep->declBit(c+14404,"Azadi_top_verilator top_verilator u_top u_core ex_block_i div_en_i", false,-1);
        tracep->declBit(c+1365,"Azadi_top_verilator top_verilator u_top u_core ex_block_i mult_sel_i", false,-1);
        tracep->declBit(c+1366,"Azadi_top_verilator top_verilator u_top u_core ex_block_i div_sel_i", false,-1);
        tracep->declBus(c+962,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_signed_mode_i", false,-1, 1,0);
        tracep->declBus(c+14405,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+14406,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_operand_b_i", false,-1, 31,0);
        tracep->declBit(c+13246,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_ready_id_i", false,-1);
        tracep->declBit(c+4920,"Azadi_top_verilator top_verilator u_top u_core ex_block_i data_ind_timing_i", false,-1);
        tracep->declBus(c+13787,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_we_o", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13353+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_d_o", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+1155+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i imd_val_q_i", true,(i+0), 33,0);}}
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_adder_result_ex_o", false,-1, 31,0);
        tracep->declBus(c+14402,"Azadi_top_verilator top_verilator u_top u_core ex_block_i result_ex_o", false,-1, 31,0);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator u_top u_core ex_block_i branch_target_o", false,-1, 31,0);
        tracep->declBit(c+5205,"Azadi_top_verilator top_verilator u_top u_core ex_block_i branch_decision_o", false,-1);
        tracep->declBit(c+14407,"Azadi_top_verilator top_verilator u_top u_core ex_block_i ex_valid_o", false,-1);
        tracep->declBus(c+5484,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_result", false,-1, 31,0);
        tracep->declBus(c+14450,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_result", false,-1, 31,0);
        tracep->declQuad(c+1424,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_alu_operand_b", false,-1, 32,0);
        tracep->declQuad(c+14451,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_alu_operand_a", false,-1, 32,0);
        tracep->declQuad(c+1438,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_adder_result_ext", false,-1, 33,0);
        tracep->declBit(c+5205,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_cmp_result", false,-1);
        tracep->declBit(c+1440,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_is_equal_result", false,-1);
        tracep->declBit(c+14453,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_valid", false,-1);
        tracep->declBit(c+1412,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_sel", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+1159+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_q", true,(i+0), 31,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+34+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_d", true,(i+0), 31,0);}}
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_imd_val_we", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+13357+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_imd_val_d", true,(i+0), 33,0);}}
        tracep->declBus(c+13793,"Azadi_top_verilator top_verilator u_top u_core ex_block_i multdiv_imd_val_we", false,-1, 1,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i g_no_branch_target_alu unused_bt_a_operand", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i g_no_branch_target_alu unused_bt_b_operand", false,-1, 31,0);
        tracep->declBus(c+14909,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i RV32B", false,-1, 31,0);
        tracep->declBus(c+1364,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operator_i", false,-1, 5,0);
        tracep->declBus(c+1422,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_a_i", false,-1, 31,0);
        tracep->declBus(c+1423,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_b_i", false,-1, 31,0);
        tracep->declBit(c+14395,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i instr_first_cycle_i", false,-1);
        tracep->declQuad(c+14451,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_operand_a_i", false,-1, 32,0);
        tracep->declQuad(c+1424,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_operand_b_i", false,-1, 32,0);
        tracep->declBit(c+1412,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multdiv_sel_i", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+1161+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_q_i", true,(i+0), 31,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+36+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_d_o", true,(i+0), 31,0);}}
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i imd_val_we_o", false,-1, 1,0);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result_o", false,-1, 31,0);
        tracep->declQuad(c+1438,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result_ext_o", false,-1, 33,0);
        tracep->declBus(c+5484,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i result_o", false,-1, 31,0);
        tracep->declBit(c+5205,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i comparison_result_o", false,-1);
        tracep->declBit(c+1440,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_equal_result_o", false,-1);
        tracep->declBus(c+5485,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_a_rev", false,-1, 31,0);
        tracep->declQuad(c+1426,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i operand_b_neg", false,-1, 32,0);
        tracep->declBit(c+1413,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_op_b_negate", false,-1);
        tracep->declQuad(c+14454,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_in_a", false,-1, 32,0);
        tracep->declQuad(c+14456,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_in_b", false,-1, 32,0);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i adder_result", false,-1, 31,0);
        tracep->declBit(c+1440,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_equal", false,-1);
        tracep->declBit(c+14458,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i is_greater_equal", false,-1);
        tracep->declBit(c+5177,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i cmp_signed", false,-1);
        tracep->declBit(c+5205,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i cmp_result", false,-1);
        tracep->declBit(c+5178,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_left", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_ones", false,-1);
        tracep->declBit(c+1373,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_arith", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_funnel", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_sbmode", false,-1);
        tracep->declBus(c+5200,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_amt", false,-1, 5,0);
        tracep->declBus(c+1428,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_amt_compl", false,-1, 5,0);
        tracep->declBus(c+5486,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_operand", false,-1, 31,0);
        tracep->declQuad(c+5487,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result_ext", false,-1, 32,0);
        tracep->declBit(c+5489,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unused_shift_result_ext", false,-1);
        tracep->declBus(c+5490,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result", false,-1, 31,0);
        tracep->declBus(c+5491,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shift_result_rev", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_op", false,-1);
        tracep->declBus(c+1429,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_len", false,-1, 4,0);
        tracep->declBus(c+1430,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_off", false,-1, 4,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_mask", false,-1, 31,0);
        tracep->declBus(c+38,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_mask_rev", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bfp_result", false,-1, 31,0);
        tracep->declBit(c+1374,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_or", false,-1);
        tracep->declBit(c+1375,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_and", false,-1);
        tracep->declBus(c+1423,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_operand_b", false,-1, 31,0);
        tracep->declBus(c+1431,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_or_result", false,-1, 31,0);
        tracep->declBus(c+1432,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_and_result", false,-1, 31,0);
        tracep->declBus(c+1433,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_xor_result", false,-1, 31,0);
        tracep->declBus(c+5492,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_result", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bwlogic_op_b_negate", false,-1);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i bitcnt_result", false,-1, 5,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i minmax_result", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i pack_result", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i sext_result", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i singlebit_result", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i rev_result", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i shuffle_result", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i butterfly_result", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i invbutterfly_result", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i clmul_result", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i multicycle_result", false,-1, 31,0);
        tracep->declBit(c+1434,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unused_shift_amt_compl", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i unnamedblk1 i", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+1163+i*1,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_imd_val_q", true,(i+0), 31,0);}}
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_butterfly_result", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core ex_block_i alu_i g_no_alu_rvb unused_invbutterfly_result", false,-1, 31,0);
        tracep->declBus(c+14911,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i RV32M", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i rst_ni", false,-1);
        tracep->declBit(c+14403,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_en_i", false,-1);
        tracep->declBit(c+14404,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_en_i", false,-1);
        tracep->declBit(c+1365,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_sel_i", false,-1);
        tracep->declBit(c+1366,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_sel_i", false,-1);
        tracep->declBus(c+961,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i operator_i", false,-1, 1,0);
        tracep->declBus(c+962,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i signed_mode_i", false,-1, 1,0);
        tracep->declBus(c+14405,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_a_i", false,-1, 31,0);
        tracep->declBus(c+14406,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_b_i", false,-1, 31,0);
        tracep->declQuad(c+1438,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_ext_i", false,-1, 33,0);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_i", false,-1, 31,0);
        tracep->declBit(c+1440,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i equal_to_zero_i", false,-1);
        tracep->declBit(c+4920,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i data_ind_timing_i", false,-1);
        tracep->declQuad(c+14451,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_a_o", false,-1, 32,0);
        tracep->declQuad(c+1424,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_b_o", false,-1, 32,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+1165+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i imd_val_q_i", true,(i+0), 33,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+14459+i*2,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i imd_val_d_o", true,(i+0), 33,0);}}
        tracep->declBus(c+13793,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i imd_val_we_o", false,-1, 1,0);
        tracep->declBit(c+13246,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i multdiv_ready_id_i", false,-1);
        tracep->declBus(c+14450,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i multdiv_result_o", false,-1, 31,0);
        tracep->declBit(c+14453,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i valid_o", false,-1);
        tracep->declQuad(c+14463,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res_signed", false,-1, 34,0);
        tracep->declQuad(c+14463,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res_ext", false,-1, 34,0);
        tracep->declQuad(c+5295,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i accum", false,-1, 33,0);
        tracep->declBit(c+5286,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i sign_a", false,-1);
        tracep->declBit(c+5287,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i sign_b", false,-1);
        tracep->declBit(c+5188,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_valid", false,-1);
        tracep->declBit(c+987,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i signed_mult", false,-1);
        tracep->declQuad(c+13231,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res_d", false,-1, 33,0);
        tracep->declQuad(c+14465,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_remainder_d", false,-1, 33,0);
        tracep->declQuad(c+14467,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mac_res", false,-1, 33,0);
        tracep->declBit(c+5288,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_sign_a", false,-1);
        tracep->declBit(c+5289,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_sign_b", false,-1);
        tracep->declBit(c+14469,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i is_greater_equal", false,-1);
        tracep->declBit(c+14470,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_change_sign", false,-1);
        tracep->declBit(c+5288,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i rem_change_sign", false,-1);
        tracep->declBus(c+4944,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i one_shift", false,-1, 31,0);
        tracep->declBus(c+1169,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_q", false,-1, 31,0);
        tracep->declBus(c+4945,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_q", false,-1, 31,0);
        tracep->declBus(c+4946,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_q", false,-1, 31,0);
        tracep->declBus(c+14471,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_d", false,-1, 31,0);
        tracep->declBus(c+13233,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_d", false,-1, 31,0);
        tracep->declBus(c+13361,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_d", false,-1, 31,0);
        tracep->declBus(c+14472,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i next_remainder", false,-1, 31,0);
        tracep->declQuad(c+14473,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i next_quotient", false,-1, 32,0);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i res_adder_h", false,-1, 31,0);
        tracep->declBit(c+5477,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_valid", false,-1);
        tracep->declBus(c+4947,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_counter_q", false,-1, 4,0);
        tracep->declBus(c+14475,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_counter_d", false,-1, 4,0);
        tracep->declBit(c+13794,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i multdiv_en", false,-1);
        tracep->declBit(c+13795,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_hold", false,-1);
        tracep->declBit(c+13796,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_hold", false,-1);
        tracep->declBit(c+13234,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_d", false,-1);
        tracep->declBit(c+4948,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_q", false,-1);
        tracep->declBit(c+13797,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i mult_en_internal", false,-1);
        tracep->declBit(c+13798,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i div_en_internal", false,-1);
        tracep->declBus(c+1142,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i md_state_q", false,-1, 2,0);
        tracep->declBus(c+13235,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i md_state_d", false,-1, 2,0);
        tracep->declBit(c+1365,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_mult_sel_i", false,-1);
        tracep->declBus(c+1170,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_imd_val", false,-1, 1,0);
        tracep->declBit(c+14476,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_mac_res_ext", false,-1);
        tracep->declBus(c+1441,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i unused_alu_adder_ext", false,-1, 1,0);
        tracep->declBus(c+5290,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_a", false,-1, 15,0);
        tracep->declBus(c+13236,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_b", false,-1, 15,0);
        tracep->declBus(c+4949,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_q", false,-1, 1,0);
        tracep->declBus(c+5189,"Azadi_top_verilator top_verilator u_top u_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_d", false,-1, 1,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rst_ni", false,-1);
        tracep->declBit(c+14410,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_req_o", false,-1);
        tracep->declBit(c+10715,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_gnt_i", false,-1);
        tracep->declBit(c+10716,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rvalid_i", false,-1);
        tracep->declBit(c+10718,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_err_i", false,-1);
        tracep->declBit(c+39,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_pmp_err_i", false,-1);
        tracep->declBus(c+1436,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr_o", false,-1, 31,0);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_we_o", false,-1);
        tracep->declBus(c+1435,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_be_o", false,-1, 3,0);
        tracep->declBus(c+14380,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+10717,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_we_i", false,-1);
        tracep->declBus(c+964,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_type_i", false,-1, 1,0);
        tracep->declBus(c+14406,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_wdata_i", false,-1, 31,0);
        tracep->declBit(c+965,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_sign_ext_i", false,-1);
        tracep->declBus(c+13789,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_rdata_o", false,-1, 31,0);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_rdata_valid_o", false,-1);
        tracep->declBit(c+13790,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_req_i", false,-1);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i adder_result_ex_i", false,-1, 31,0);
        tracep->declBit(c+1146,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_incr_req_o", false,-1);
        tracep->declBus(c+1140,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_last_o", false,-1, 31,0);
        tracep->declBit(c+13250,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_req_done_o", false,-1);
        tracep->declBit(c+10722,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_resp_valid_o", false,-1);
        tracep->declBit(c+10720,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i load_err_o", false,-1);
        tracep->declBit(c+10721,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i store_err_o", false,-1);
        tracep->declBit(c+1141,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i busy_o", false,-1);
        tracep->declBit(c+4887,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i perf_load_o", false,-1);
        tracep->declBit(c+4888,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i perf_store_o", false,-1);
        tracep->declBus(c+1437,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr", false,-1, 31,0);
        tracep->declBus(c+1436,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_addr_w_aligned", false,-1, 31,0);
        tracep->declBus(c+1140,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_last_q", false,-1, 31,0);
        tracep->declBit(c+13799,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i addr_update", false,-1);
        tracep->declBit(c+13800,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ctrl_update", false,-1);
        tracep->declBit(c+13801,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_update", false,-1);
        tracep->declBus(c+4950,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_q", false,-1, 31,8);
        tracep->declBus(c+1143,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_offset_q", false,-1, 1,0);
        tracep->declBus(c+928,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_type_q", false,-1, 1,0);
        tracep->declBit(c+929,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_sign_ext_q", false,-1);
        tracep->declBit(c+930,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_we_q", false,-1);
        tracep->declBus(c+1442,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_offset", false,-1, 1,0);
        tracep->declBus(c+1435,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_be", false,-1, 3,0);
        tracep->declBus(c+14380,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_wdata", false,-1, 31,0);
        tracep->declBus(c+13789,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_rdata_ext", false,-1, 31,0);
        tracep->declBus(c+14477,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_w_ext", false,-1, 31,0);
        tracep->declBus(c+14478,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_h_ext", false,-1, 31,0);
        tracep->declBus(c+14479,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i rdata_b_ext", false,-1, 31,0);
        tracep->declBit(c+5206,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i split_misaligned_access", false,-1);
        tracep->declBit(c+1144,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i handle_misaligned_q", false,-1);
        tracep->declBit(c+13802,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i handle_misaligned_d", false,-1);
        tracep->declBit(c+4951,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i pmp_err_q", false,-1);
        tracep->declBit(c+13803,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i pmp_err_d", false,-1);
        tracep->declBit(c+4952,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_err_q", false,-1);
        tracep->declBit(c+13804,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i lsu_err_d", false,-1);
        tracep->declBit(c+10731,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i data_or_pmp_err", false,-1);
        tracep->declBus(c+1145,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ls_fsm_cs", false,-1, 2,0);
        tracep->declBus(c+13262,"Azadi_top_verilator top_verilator u_top u_core load_store_unit_i ls_fsm_ns", false,-1, 2,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i WritebackStage", false,-1);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rst_ni", false,-1);
        tracep->declBit(c+13251,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i en_wb_i", false,-1);
        tracep->declBus(c+966,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_type_wb_i", false,-1, 1,0);
        tracep->declBus(c+14394,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+14390,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_is_compressed_id_i", false,-1);
        tracep->declBit(c+14391,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_perf_count_id_i", false,-1);
        tracep->declBit(c+13246,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i ready_wb_o", false,-1);
        tracep->declBit(c+14408,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_write_wb_o", false,-1);
        tracep->declBit(c+5051,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i outstanding_load_wb_o", false,-1);
        tracep->declBit(c+14409,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i outstanding_store_wb_o", false,-1);
        tracep->declBus(c+1137,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i pc_wb_o", false,-1, 31,0);
        tracep->declBit(c+13834,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i perf_instr_ret_wb_o", false,-1);
        tracep->declBit(c+14412,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i perf_instr_ret_compressed_wb_o", false,-1);
        tracep->declBus(c+936,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_waddr_id_i", false,-1, 4,0);
        tracep->declBus(c+14013,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_id_i", false,-1, 31,0);
        tracep->declBit(c+14400,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_id_i", false,-1);
        tracep->declBus(c+13789,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_lsu_i", false,-1, 31,0);
        tracep->declBit(c+13247,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_lsu_i", false,-1);
        tracep->declBus(c+1138,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_fwd_wb_o", false,-1, 31,0);
        tracep->declBus(c+918,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_waddr_wb_o", false,-1, 4,0);
        tracep->declBus(c+13788,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_o", false,-1, 31,0);
        tracep->declBit(c+946,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_we_wb_o", false,-1);
        tracep->declBit(c+10722,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i lsu_resp_valid_i", false,-1);
        tracep->declBit(c+10723,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i lsu_resp_err_i", false,-1);
        tracep->declBit(c+14411,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i instr_done_wb_o", false,-1);
        tracep->declBit(c+14388,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_write_wb_o", false,-1);
        tracep->declBit(c+945,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_wen_wb_o", false,-1);
        tracep->declBus(c+918,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_waddr_wb_o", false,-1, 4,0);
        tracep->declBus(c+936,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_waddr_id_i", false,-1, 4,0);
        tracep->declBit(c+951,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_wen_id_i", false,-1);
        tracep->declBus(c+14480,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_wdata_wb_o", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+14481+i*1,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_mux", true,(i+0), 31,0);}}
        tracep->declBus(c+947,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i rf_wdata_wb_mux_we", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+14483+i*1,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_wdata_wb_mux", true,(i+0), 31,0);}}
        tracep->declBus(c+948,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i fp_rf_wdata_wb_mux_we", false,-1, 1,0);
        tracep->declBit(c+949,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i we_temp", false,-1);
        tracep->declBus(c+1138,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage rf_wdata_wb_q", false,-1, 31,0);
        tracep->declBit(c+920,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage rf_we_wb_q", false,-1);
        tracep->declBus(c+918,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage rf_waddr_wb_q", false,-1, 4,0);
        tracep->declBit(c+13263,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_done", false,-1);
        tracep->declBit(c+931,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_valid_q", false,-1);
        tracep->declBus(c+1137,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_pc_q", false,-1, 31,0);
        tracep->declBit(c+1139,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_compressed_q", false,-1);
        tracep->declBit(c+921,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_count_q", false,-1);
        tracep->declBus(c+922,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_instr_type_q", false,-1, 1,0);
        tracep->declBit(c+14485,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage wb_valid_d", false,-1);
        tracep->declBus(c+4902,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage fp_rf_wdata_wb_q", false,-1, 31,0);
        tracep->declBit(c+923,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage fp_rf_we_wb_q", false,-1);
        tracep->declBus(c+924,"Azadi_top_verilator top_verilator u_top u_core wb_stage_i g_writeback_stage fp_rf_waddr_wb_q", false,-1, 4,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DbgTriggerEn", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DbgHwBreakNum", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DataIndTiming", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DummyInstructions", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i ShadowCSR", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i ICache", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+14873,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MHPMCounterWidth", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPEnable", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPNumRegions", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32E", false,-1);
        tracep->declBus(c+14912,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32M", false,-1, 31,0);
        tracep->declBus(c+14913,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RVF", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i rst_ni", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i hart_id_i", false,-1, 31,0);
        tracep->declBus(c+4929,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_id_o", false,-1, 1,0);
        tracep->declBus(c+11699,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_if_o", false,-1, 1,0);
        tracep->declBus(c+4930,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_mode_lsu_o", false,-1, 1,0);
        tracep->declBit(c+4928,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mstatus_tw_o", false,-1);
        tracep->declBus(c+4927,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtvec_o", false,-1, 31,0);
        tracep->declBit(c+13882,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtvec_init_i", false,-1);
        tracep->declBus(c+14882,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+963,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_access_i", false,-1);
        tracep->declBus(c+5199,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_addr_i", false,-1, 11,0);
        tracep->declBus(c+1422,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wdata_i", false,-1, 31,0);
        tracep->declBus(c+5179,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_op_i", false,-1, 1,0);
        tracep->declBit(c+13248,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_op_en_i", false,-1);
        tracep->declBus(c+5259,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_rdata_o", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_software_i", false,-1);
        tracep->declBit(c+547,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_timer_i", false,-1);
        tracep->declBit(c+546,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_external_i", false,-1);
        tracep->declBus(c+14883,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+4924,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i nmi_mode_i", false,-1);
        tracep->declBit(c+531,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irq_pending_o", false,-1);
        tracep->declBit(c+532,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_software", false,-1);
        tracep->declBit(c+533,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_timer", false,-1);
        tracep->declBit(c+534,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_external", false,-1);
        tracep->declBus(c+535,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i irqs_o irq_fast", false,-1, 14,0);
        tracep->declBit(c+4925,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mstatus_mie_o", false,-1);
        tracep->declBus(c+5052,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mepc_o", false,-1, 31,0);
        tracep->declBit(c+14914,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) lock", false,-1);
        tracep->declBus(c+14915,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) mode", false,-1, 1,0);
        tracep->declBit(c+14916,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) exec", false,-1);
        tracep->declBit(c+14917,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) write", false,-1);
        tracep->declBit(c+14918,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(-1) read", false,-1);
        tracep->declBit(c+14919,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) lock", false,-1);
        tracep->declBus(c+14920,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) mode", false,-1, 1,0);
        tracep->declBit(c+14921,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) exec", false,-1);
        tracep->declBit(c+14922,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) write", false,-1);
        tracep->declBit(c+14923,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_cfg_o(0) read", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+14924+i*2,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_pmp_addr_o", true,(i+-1), 33,0);}}
        tracep->declBit(c+5053,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_mode_i", false,-1);
        tracep->declBus(c+5262,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_cause_i", false,-1, 2,0);
        tracep->declBit(c+5263,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_csr_save_i", false,-1);
        tracep->declBus(c+4926,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_depc_o", false,-1, 31,0);
        tracep->declBit(c+4931,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_single_step_o", false,-1);
        tracep->declBit(c+4932,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_ebreakm_o", false,-1);
        tracep->declBit(c+4933,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i debug_ebreaku_o", false,-1);
        tracep->declBit(c+5180,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i trigger_match_o", false,-1);
        tracep->declBus(c+14393,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_if_i", false,-1, 31,0);
        tracep->declBus(c+14394,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_id_i", false,-1, 31,0);
        tracep->declBus(c+1137,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pc_wb_i", false,-1, 31,0);
        tracep->declBit(c+4920,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i data_ind_timing_o", false,-1);
        tracep->declBit(c+4921,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_en_o", false,-1);
        tracep->declBus(c+4922,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_mask_o", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_seed_en_o", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dummy_instr_seed_o", false,-1, 31,0);
        tracep->declBit(c+4923,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i icache_enable_o", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_shadow_err_o", false,-1);
        tracep->declBit(c+5260,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_if_i", false,-1);
        tracep->declBit(c+5304,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_id_i", false,-1);
        tracep->declBit(c+5222,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_wb_i", false,-1);
        tracep->declBit(c+5292,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_restore_mret_i", false,-1);
        tracep->declBit(c+5293,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_restore_dret_i", false,-1);
        tracep->declBit(c+5261,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_save_cause_i", false,-1);
        tracep->declBus(c+4886,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mcause_i", false,-1, 5,0);
        tracep->declBus(c+5305,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_mtval_i", false,-1, 31,0);
        tracep->declBit(c+13249,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_insn_o", false,-1);
        tracep->declBit(c+13834,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i instr_ret_i", false,-1);
        tracep->declBit(c+14412,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i instr_ret_compressed_i", false,-1);
        tracep->declBit(c+14413,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i iside_wait_i", false,-1);
        tracep->declBit(c+13835,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i jump_i", false,-1);
        tracep->declBit(c+13836,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i branch_i", false,-1);
        tracep->declBit(c+13837,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i branch_taken_i", false,-1);
        tracep->declBit(c+4887,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mem_load_i", false,-1);
        tracep->declBit(c+4888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mem_store_i", false,-1);
        tracep->declBit(c+14414,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dside_wait_i", false,-1);
        tracep->declBit(c+14415,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mul_wait_i", false,-1);
        tracep->declBit(c+14416,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i div_wait_i", false,-1);
        tracep->declBit(c+932,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fp_rm_dynamic_i", false,-1);
        tracep->declBus(c+4919,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fp_frm_o", false,-1, 2,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i RV32MEnabled", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i PMPAddrWidth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i SinglePrecision", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DoublePrecision", false,-1, 31,0);
        tracep->declBus(c+14928,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MISA_VALUE", false,-1, 31,0);
        tracep->declBus(c+13264,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i exception_pc", false,-1, 31,0);
        tracep->declBit(c+4953,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_q NV", false,-1);
        tracep->declBit(c+4954,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_q DZ", false,-1);
        tracep->declBit(c+4955,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_q OF", false,-1);
        tracep->declBit(c+4956,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_q UF", false,-1);
        tracep->declBit(c+4957,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_q NX", false,-1);
        tracep->declBit(c+13896,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_d NV", false,-1);
        tracep->declBit(c+13897,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_d DZ", false,-1);
        tracep->declBit(c+13898,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_d OF", false,-1);
        tracep->declBit(c+13899,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_d UF", false,-1);
        tracep->declBit(c+13900,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_d NX", false,-1);
        tracep->declBit(c+13901,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_en", false,-1);
        tracep->declBus(c+4958,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_q", false,-1, 7,0);
        tracep->declBus(c+14014,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_d", false,-1, 7,0);
        tracep->declBit(c+13848,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_en", false,-1);
        tracep->declBit(c+14015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_en", false,-1);
        tracep->declBus(c+4919,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_q", false,-1, 2,0);
        tracep->declBus(c+14016,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_d", false,-1, 2,0);
        tracep->declBus(c+4929,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_lvl_q", false,-1, 1,0);
        tracep->declBus(c+11699,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i priv_lvl_d", false,-1, 1,0);
        tracep->declBit(c+4959,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mie", false,-1);
        tracep->declBit(c+4960,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mpie", false,-1);
        tracep->declBus(c+4961,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mpp", false,-1, 1,0);
        tracep->declBit(c+4962,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q mprv", false,-1);
        tracep->declBit(c+4963,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_q tw", false,-1);
        tracep->declBit(c+14017,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mie", false,-1);
        tracep->declBit(c+14018,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mpie", false,-1);
        tracep->declBus(c+14019,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mpp", false,-1, 1,0);
        tracep->declBit(c+14020,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d mprv", false,-1);
        tracep->declBit(c+14021,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_d tw", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_err", false,-1);
        tracep->declBit(c+14022,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstatus_en", false,-1);
        tracep->declBit(c+5216,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_software", false,-1);
        tracep->declBit(c+5217,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_timer", false,-1);
        tracep->declBit(c+5218,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_external", false,-1);
        tracep->declBus(c+5219,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_q irq_fast", false,-1, 14,0);
        tracep->declBit(c+13265,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_software", false,-1);
        tracep->declBit(c+13266,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_timer", false,-1);
        tracep->declBit(c+13267,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_external", false,-1);
        tracep->declBus(c+13268,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_d irq_fast", false,-1, 14,0);
        tracep->declBit(c+14023,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mie_en", false,-1);
        tracep->declBus(c+4964,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mscratch_q", false,-1, 31,0);
        tracep->declBit(c+13849,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mscratch_en", false,-1);
        tracep->declBus(c+5052,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_q", false,-1, 31,0);
        tracep->declBus(c+13269,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_d", false,-1, 31,0);
        tracep->declBit(c+14024,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mepc_en", false,-1);
        tracep->declBus(c+5057,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_q", false,-1, 5,0);
        tracep->declBus(c+13270,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_d", false,-1, 5,0);
        tracep->declBit(c+14025,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcause_en", false,-1);
        tracep->declBus(c+4965,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_q", false,-1, 31,0);
        tracep->declBus(c+13271,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_d", false,-1, 31,0);
        tracep->declBit(c+14026,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtval_en", false,-1);
        tracep->declBus(c+4927,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_q", false,-1, 31,0);
        tracep->declBus(c+14486,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_d", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_err", false,-1);
        tracep->declBit(c+13902,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mtvec_en", false,-1);
        tracep->declBit(c+550,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_software", false,-1);
        tracep->declBit(c+551,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_timer", false,-1);
        tracep->declBit(c+552,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_external", false,-1);
        tracep->declBus(c+553,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mip irq_fast", false,-1, 14,0);
        tracep->declBus(c+4966,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q xdebugver", false,-1, 3,0);
        tracep->declBus(c+4967,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q zero2", false,-1, 11,0);
        tracep->declBit(c+4968,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q ebreakm", false,-1);
        tracep->declBit(c+4969,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q zero1", false,-1);
        tracep->declBit(c+4970,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q ebreaks", false,-1);
        tracep->declBit(c+4971,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q ebreaku", false,-1);
        tracep->declBit(c+4972,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q stepie", false,-1);
        tracep->declBit(c+4973,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q stopcount", false,-1);
        tracep->declBit(c+4974,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q stoptime", false,-1);
        tracep->declBus(c+4975,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q cause", false,-1, 2,0);
        tracep->declBit(c+4976,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q zero0", false,-1);
        tracep->declBit(c+4977,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q mprven", false,-1);
        tracep->declBit(c+4978,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q nmip", false,-1);
        tracep->declBit(c+4979,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q step", false,-1);
        tracep->declBus(c+4980,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_q prv", false,-1, 1,0);
        tracep->declBus(c+14027,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d xdebugver", false,-1, 3,0);
        tracep->declBus(c+14028,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d zero2", false,-1, 11,0);
        tracep->declBit(c+14029,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d ebreakm", false,-1);
        tracep->declBit(c+14030,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d zero1", false,-1);
        tracep->declBit(c+14031,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d ebreaks", false,-1);
        tracep->declBit(c+14032,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d ebreaku", false,-1);
        tracep->declBit(c+14033,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d stepie", false,-1);
        tracep->declBit(c+14034,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d stopcount", false,-1);
        tracep->declBit(c+14035,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d stoptime", false,-1);
        tracep->declBus(c+14036,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d cause", false,-1, 2,0);
        tracep->declBit(c+14037,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d zero0", false,-1);
        tracep->declBit(c+14038,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d mprven", false,-1);
        tracep->declBit(c+14039,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d nmip", false,-1);
        tracep->declBit(c+14040,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d step", false,-1);
        tracep->declBus(c+14041,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_d prv", false,-1, 1,0);
        tracep->declBit(c+14042,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dcsr_en", false,-1);
        tracep->declBus(c+4926,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_q", false,-1, 31,0);
        tracep->declBus(c+13272,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_d", false,-1, 31,0);
        tracep->declBit(c+14043,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i depc_en", false,-1);
        tracep->declBus(c+4981,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch0_q", false,-1, 31,0);
        tracep->declBus(c+4982,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch1_q", false,-1, 31,0);
        tracep->declBit(c+14044,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch0_en", false,-1);
        tracep->declBit(c+13850,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i dscratch1_en", false,-1);
        tracep->declBit(c+4983,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_q mpie", false,-1);
        tracep->declBus(c+4984,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_q mpp", false,-1, 1,0);
        tracep->declBit(c+5058,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_d mpie", false,-1);
        tracep->declBus(c+5059,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_d mpp", false,-1, 1,0);
        tracep->declBit(c+11700,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_en", false,-1);
        tracep->declBus(c+4985,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_epc_q", false,-1, 31,0);
        tracep->declBus(c+5052,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_epc_d", false,-1, 31,0);
        tracep->declBus(c+4986,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_cause_q", false,-1, 5,0);
        tracep->declBus(c+5057,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mstack_cause_d", false,-1, 5,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+40+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_addr_rdata", true,(i+0), 31,0);}}
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+56+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_cfg_rdata", true,(i+0), 7,0);}}
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i pmp_csr_err", false,-1);
        tracep->declBus(c+4987,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit", false,-1, 31,0);
        tracep->declBus(c+14487,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_d", false,-1, 2,0);
        tracep->declBus(c+4988,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_q", false,-1, 2,0);
        tracep->declBit(c+13903,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcountinhibit_we", false,-1);
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+5060+i*2,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter", true,(i+0), 63,0);}}
        tracep->declBus(c+13851,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_we", false,-1, 31,0);
        tracep->declBus(c+13852,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounterh_we", false,-1, 31,0);
        tracep->declBus(c+13853,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_incr", false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+72+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmevent", true,(i+0), 31,0);}}
        tracep->declBus(c+5201,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mhpmcounter_idx", false,-1, 4,0);
        tracep->declBit(c+13854,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounter_we_1", false,-1);
        tracep->declBit(c+13855,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounterh_we_1", false,-1);
        tracep->declBit(c+13856,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_mhpmcounter_incr_1", false,-1);
        tracep->declBus(c+4989,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tselect_rdata", false,-1, 31,0);
        tracep->declBus(c+14488,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tmatch_control_rdata", false,-1, 31,0);
        tracep->declBus(c+14489,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i tmatch_value_rdata", false,-1, 31,0);
        tracep->declBus(c+4990,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q dummy_instr_mask", false,-1, 2,0);
        tracep->declBit(c+4991,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q dummy_instr_en", false,-1);
        tracep->declBit(c+4992,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q data_ind_timing", false,-1);
        tracep->declBit(c+4993,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_q icache_enable", false,-1);
        tracep->declBus(c+104,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d dummy_instr_mask", false,-1, 2,0);
        tracep->declBit(c+105,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d dummy_instr_en", false,-1);
        tracep->declBit(c+106,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d data_ind_timing", false,-1);
        tracep->declBit(c+107,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_d icache_enable", false,-1);
        tracep->declBus(c+5266,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata dummy_instr_mask", false,-1, 2,0);
        tracep->declBit(c+5267,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata dummy_instr_en", false,-1);
        tracep->declBit(c+5268,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata data_ind_timing", false,-1);
        tracep->declBit(c+5269,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_wdata icache_enable", false,-1);
        tracep->declBit(c+13857,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_we", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i cpuctrl_err", false,-1);
        tracep->declBus(c+5270,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wdata_int", false,-1, 31,0);
        tracep->declBus(c+5259,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_rdata_int", false,-1, 31,0);
        tracep->declBit(c+13273,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_we_int", false,-1);
        tracep->declBit(c+13274,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_wreq", false,-1);
        tracep->declBit(c+5207,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr", false,-1);
        tracep->declBit(c+14490,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_priv", false,-1);
        tracep->declBit(c+14491,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_write", false,-1);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_boot_addr", false,-1, 7,0);
        tracep->declBus(c+5202,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i unused_csr_addr", false,-1, 2,0);
        tracep->declBit(c+5208,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_dyn_mod", false,-1);
        tracep->declBit(c+14492,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i illegal_csr_dyn_mod", false,-1);
        tracep->declBus(c+5199,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i csr_addr", false,-1, 11,0);
        tracep->declBit(c+14929,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mie", false,-1);
        tracep->declBit(c+14930,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mpie", false,-1);
        tracep->declBus(c+14931,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mpp", false,-1, 1,0);
        tracep->declBit(c+14932,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL mprv", false,-1);
        tracep->declBit(c+14933,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTATUS_RST_VAL tw", false,-1);
        tracep->declBus(c+14934,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL xdebugver", false,-1, 3,0);
        tracep->declBus(c+14935,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL zero2", false,-1, 11,0);
        tracep->declBit(c+14936,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL ebreakm", false,-1);
        tracep->declBit(c+14937,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL zero1", false,-1);
        tracep->declBit(c+14938,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL ebreaks", false,-1);
        tracep->declBit(c+14939,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL ebreaku", false,-1);
        tracep->declBit(c+14940,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL stepie", false,-1);
        tracep->declBit(c+14941,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL stopcount", false,-1);
        tracep->declBit(c+14942,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL stoptime", false,-1);
        tracep->declBus(c+14943,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL cause", false,-1, 2,0);
        tracep->declBit(c+14944,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL zero0", false,-1);
        tracep->declBit(c+14945,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL mprven", false,-1);
        tracep->declBit(c+14946,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL nmip", false,-1);
        tracep->declBit(c+14947,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL step", false,-1);
        tracep->declBus(c+14948,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i DCSR_RESET_VAL prv", false,-1, 1,0);
        tracep->declBit(c+14949,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTACK_RESET_VAL mpie", false,-1);
        tracep->declBus(c+14931,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i MSTACK_RESET_VAL mpp", false,-1, 1,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmcounter_incr unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14950,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmevent unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_mhpmevent unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+13858,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_we", false,-1, 28,0);
        tracep->declBus(c+13859,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounterh_we", false,-1, 28,0);
        tracep->declBus(c+13860,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_incr", false,-1, 28,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs DbgHwNumLen", false,-1, 31,0);
        tracep->declBus(c+5271,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tselect_d", false,-1, 0,0);
        tracep->declBus(c+4994,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tselect_q", false,-1, 0,0);
        tracep->declBit(c+5272,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_control_d", false,-1);
        tracep->declBus(c+5124,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_control_q", false,-1, 1,0);
        tracep->declBus(c+5270,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_value_d", false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+5125+i*1,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_value_q", true,(i+0), 31,0);}}
        tracep->declBit(c+14493,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tselect_we", false,-1);
        tracep->declBus(c+14045,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_control_we", false,-1, 1,0);
        tracep->declBus(c+14046,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs tmatch_value_we", false,-1, 1,0);
        tracep->declBus(c+5190,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs trigger_match", false,-1, 1,0);
        tracep->declBus(c+14951,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs TSelectRdataPadlen", false,-1, 31,0);
        tracep->declBit(c+5273,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dit unused_dit", false,-1);
        tracep->declBit(c+5274,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dummy unused_dummy_en", false,-1);
        tracep->declBus(c+5275,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_dummy unused_dummy_mask", false,-1, 2,0);
        tracep->declBit(c+5276,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_no_icache unused_icen", false,-1);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr ShadowCopy", false,-1);
        tracep->declBus(c+14953,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rst_ni", false,-1);
        tracep->declBus(c+14047,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+14022,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr wr_en_i", false,-1);
        tracep->declBus(c+4995,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rd_error_o", false,-1);
        tracep->declBus(c+4995,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstatus_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr ShadowCopy", false,-1);
        tracep->declBus(c+14954,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr rst_ni", false,-1);
        tracep->declBus(c+14048,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+13901,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr wr_en_i", false,-1);
        tracep->declBus(c+4996,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr rd_error_o", false,-1);
        tracep->declBus(c+4996,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fcsr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr ShadowCopy", false,-1);
        tracep->declBus(c+14954,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr rst_ni", false,-1);
        tracep->declBus(c+13904,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+13848,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr wr_en_i", false,-1);
        tracep->declBus(c+4997,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr rd_error_o", false,-1);
        tracep->declBus(c+4997,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i fflags_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr ShadowCopy", false,-1);
        tracep->declBus(c+14954,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr rst_ni", false,-1);
        tracep->declBus(c+14049,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+14015,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr wr_en_i", false,-1);
        tracep->declBus(c+4998,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr rd_error_o", false,-1);
        tracep->declBus(c+4998,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i frm_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr ShadowCopy", false,-1);
        tracep->declBus(c+14954,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rst_ni", false,-1);
        tracep->declBus(c+13269,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+14024,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr wr_en_i", false,-1);
        tracep->declBus(c+5052,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rd_error_o", false,-1);
        tracep->declBus(c+5052,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mepc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+14955,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr ShadowCopy", false,-1);
        tracep->declBus(c+14956,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr ResetValue", false,-1, 17,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rst_ni", false,-1);
        tracep->declBus(c+13275,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr wr_data_i", false,-1, 17,0);
        tracep->declBit(c+14023,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr wr_en_i", false,-1);
        tracep->declBus(c+5220,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rd_data_o", false,-1, 17,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rd_error_o", false,-1);
        tracep->declBus(c+5220,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mie_csr rdata_q", false,-1, 17,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr ShadowCopy", false,-1);
        tracep->declBus(c+14954,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rst_ni", false,-1);
        tracep->declBus(c+5270,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+13849,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr wr_en_i", false,-1);
        tracep->declBus(c+4964,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rd_error_o", false,-1);
        tracep->declBus(c+4964,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mscratch_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr ShadowCopy", false,-1);
        tracep->declBus(c+14957,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rst_ni", false,-1);
        tracep->declBus(c+13270,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+14025,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr wr_en_i", false,-1);
        tracep->declBus(c+5057,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rd_error_o", false,-1);
        tracep->declBus(c+5057,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mcause_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr ShadowCopy", false,-1);
        tracep->declBus(c+14954,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rst_ni", false,-1);
        tracep->declBus(c+13271,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+14026,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr wr_en_i", false,-1);
        tracep->declBus(c+4965,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rd_error_o", false,-1);
        tracep->declBus(c+4965,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtval_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr ShadowCopy", false,-1);
        tracep->declBus(c+14958,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rst_ni", false,-1);
        tracep->declBus(c+14486,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+13902,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr wr_en_i", false,-1);
        tracep->declBus(c+4927,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rd_error_o", false,-1);
        tracep->declBus(c+4927,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mtvec_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr ShadowCopy", false,-1);
        tracep->declBus(c+14959,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rst_ni", false,-1);
        tracep->declBus(c+14050,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+14042,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr wr_en_i", false,-1);
        tracep->declBus(c+4999,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rd_error_o", false,-1);
        tracep->declBus(c+4999,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dcsr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr ShadowCopy", false,-1);
        tracep->declBus(c+14954,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rst_ni", false,-1);
        tracep->declBus(c+13272,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+14043,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr wr_en_i", false,-1);
        tracep->declBus(c+4926,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rd_error_o", false,-1);
        tracep->declBus(c+4926,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_depc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr ShadowCopy", false,-1);
        tracep->declBus(c+14954,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rst_ni", false,-1);
        tracep->declBus(c+5270,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+14044,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr wr_en_i", false,-1);
        tracep->declBus(c+4981,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rd_error_o", false,-1);
        tracep->declBus(c+4981,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch0_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr ShadowCopy", false,-1);
        tracep->declBus(c+14954,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rst_ni", false,-1);
        tracep->declBus(c+5270,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+13850,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr wr_en_i", false,-1);
        tracep->declBus(c+4982,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rd_error_o", false,-1);
        tracep->declBus(c+4982,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_dscratch1_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr ShadowCopy", false,-1);
        tracep->declBus(c+14960,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr ResetValue", false,-1, 2,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rst_ni", false,-1);
        tracep->declBus(c+5127,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr wr_data_i", false,-1, 2,0);
        tracep->declBit(c+11700,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr wr_en_i", false,-1);
        tracep->declBus(c+5000,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rd_data_o", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rd_error_o", false,-1);
        tracep->declBus(c+5000,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_csr rdata_q", false,-1, 2,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr ShadowCopy", false,-1);
        tracep->declBus(c+14954,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rst_ni", false,-1);
        tracep->declBus(c+5052,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+11700,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr wr_en_i", false,-1);
        tracep->declBus(c+4985,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rd_error_o", false,-1);
        tracep->declBus(c+4985,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_epc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr ShadowCopy", false,-1);
        tracep->declBus(c+14957,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rst_ni", false,-1);
        tracep->declBus(c+5057,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+11700,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr wr_en_i", false,-1);
        tracep->declBus(c+4986,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rd_error_o", false,-1);
        tracep->declBus(c+4986,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_mstack_cause_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+14961,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i rst_ni", false,-1);
        tracep->declBit(c+14494,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_inc_i", false,-1);
        tracep->declBit(c+13861,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counterh_we_i", false,-1);
        tracep->declBit(c+13862,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_we_i", false,-1);
        tracep->declBus(c+5270,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+5001,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+5001,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter", false,-1, 63,0);
        tracep->declQuad(c+13863,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_upd", false,-1, 63,0);
        tracep->declQuad(c+13865,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_load", false,-1, 63,0);
        tracep->declBit(c+13867,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i we", false,-1);
        tracep->declQuad(c+13868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_d", false,-1, 63,0);
        tracep->declQuad(c+5001,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i mcycle_counter_i counter_q", false,-1, 63,0);
        tracep->declBus(c+14961,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i rst_ni", false,-1);
        tracep->declBit(c+14495,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_inc_i", false,-1);
        tracep->declBit(c+13870,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counterh_we_i", false,-1);
        tracep->declBit(c+13871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_we_i", false,-1);
        tracep->declBus(c+5270,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+5003,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+5003,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter", false,-1, 63,0);
        tracep->declQuad(c+13872,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_upd", false,-1, 63,0);
        tracep->declQuad(c+13874,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_load", false,-1, 63,0);
        tracep->declBit(c+13876,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i we", false,-1);
        tracep->declQuad(c+13877,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_d", false,-1, 63,0);
        tracep->declQuad(c+5003,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i minstret_counter_i counter_q", false,-1, 63,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr ShadowCopy", false,-1);
        tracep->declBus(c+14957,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rst_ni", false,-1);
        tracep->declBus(c+108,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+13857,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr wr_en_i", false,-1);
        tracep->declBus(c+5005,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rd_error_o", false,-1);
        tracep->declBus(c+5005,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i u_cpuctrl_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr ShadowCopy", false,-1);
        tracep->declBus(c+14962,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr ResetValue", false,-1, 0,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rst_ni", false,-1);
        tracep->declBus(c+5271,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr wr_data_i", false,-1, 0,0);
        tracep->declBit(c+14493,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr wr_en_i", false,-1);
        tracep->declBus(c+4994,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rd_data_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rd_error_o", false,-1);
        tracep->declBus(c+4994,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs u_tselect_csr rdata_q", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr ShadowCopy", false,-1);
        tracep->declBus(c+14962,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr ResetValue", false,-1, 0,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rst_ni", false,-1);
        tracep->declBus(c+5272,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr wr_data_i", false,-1, 0,0);
        tracep->declBit(c+14051,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr wr_en_i", false,-1);
        tracep->declBus(c+5006,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rd_data_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rd_error_o", false,-1);
        tracep->declBus(c+5006,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_control_csr rdata_q", false,-1, 0,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr ShadowCopy", false,-1);
        tracep->declBus(c+14954,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rst_ni", false,-1);
        tracep->declBus(c+5270,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+14052,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr wr_en_i", false,-1);
        tracep->declBus(c+5007,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rd_error_o", false,-1);
        tracep->declBus(c+5007,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[0] u_tmatch_value_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr ShadowCopy", false,-1);
        tracep->declBus(c+14962,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr ResetValue", false,-1, 0,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rst_ni", false,-1);
        tracep->declBus(c+5272,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr wr_data_i", false,-1, 0,0);
        tracep->declBit(c+14053,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr wr_en_i", false,-1);
        tracep->declBus(c+5008,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rd_data_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rd_error_o", false,-1);
        tracep->declBus(c+5008,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_control_csr rdata_q", false,-1, 0,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr ShadowCopy", false,-1);
        tracep->declBus(c+14954,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rst_ni", false,-1);
        tracep->declBus(c+5270,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+14054,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr wr_en_i", false,-1);
        tracep->declBus(c+5009,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rd_error_o", false,-1);
        tracep->declBus(c+5009,"Azadi_top_verilator top_verilator u_top u_core cs_registers_i gen_trigger_regs g_dbg_tmatch_reg[1] u_tmatch_value_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+14963,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Features Width", false,-1, 31,0);
        tracep->declBit(c+14964,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Features EnableVectors", false,-1);
        tracep->declBit(c+14965,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Features EnableNanBox", false,-1);
        tracep->declBus(c+14966,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Features FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+14967,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Features IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(0)(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(0)(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(0)(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(0)(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(0)(4)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(1)(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(1)(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(1)(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(1)(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(1)(4)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(2)(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(2)(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(2)(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(2)(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(2)(4)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(3)(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(3)(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(3)(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(3)(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeRegs(3)(4)", false,-1, 31,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(0)(0)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(0)(1)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(0)(2)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(0)(3)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(0)(4)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(1)(0)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(1)(1)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(1)(2)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(1)(3)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(1)(4)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(2)(0)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(2)(1)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(2)(2)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(2)(3)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(2)(4)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(3)(0)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(3)(1)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(3)(2)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(3)(3)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation UnitTypes(3)(4)", false,-1, 1,0);
        tracep->declBus(c+14970,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top Implementation PipeConfig", false,-1, 1,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top WIDTH", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top NUM_OPERANDS", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top rst_ni", false,-1);
        tracep->declBus(c+2483,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+2484,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+2485,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top operands_i(2)", false,-1, 31,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top op_i", false,-1, 3,0);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top op_mod_i", false,-1);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top dst_fmt_i", false,-1, 2,0);
        tracep->declBus(c+14971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top int_fmt_i", false,-1, 1,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top vectorial_op_i", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top tag_i", false,-1);
        tracep->declBit(c+14381,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top in_valid_i", false,-1);
        tracep->declBit(c+13786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top in_ready_o", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top flush_i", false,-1);
        tracep->declBus(c+14006,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top result_o", false,-1, 31,0);
        tracep->declBit(c+14008,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top status_o NV", false,-1);
        tracep->declBit(c+14009,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top status_o DZ", false,-1);
        tracep->declBit(c+14010,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top status_o OF", false,-1);
        tracep->declBit(c+14011,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top status_o UF", false,-1);
        tracep->declBit(c+14012,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top status_o NX", false,-1);
        tracep->declBit(c+14055,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top tag_o", false,-1);
        tracep->declBit(c+5517,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top out_valid_o", false,-1);
        tracep->declBit(c+13246,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top out_ready_i", false,-1);
        tracep->declBit(c+14384,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top busy_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top NUM_OPGROUPS", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top NUM_FORMATS", false,-1, 31,0);
        tracep->declBus(c+13805,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_in_ready", false,-1, 3,0);
        tracep->declBus(c+14496,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_out_valid", false,-1, 3,0);
        tracep->declBus(c+13276,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_out_ready", false,-1, 3,0);
        tracep->declBus(c+14056,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_ext", false,-1, 3,0);
        tracep->declBus(c+14497,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_busy", false,-1, 3,0);
        tracep->declBus(c+14057,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) result", false,-1, 31,0);
        tracep->declBit(c+14058,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) status NV", false,-1);
        tracep->declBit(c+14059,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) status DZ", false,-1);
        tracep->declBit(c+14060,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) status OF", false,-1);
        tracep->declBit(c+14061,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) status UF", false,-1);
        tracep->declBit(c+14062,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) status NX", false,-1);
        tracep->declBit(c+14063,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(0) tag", false,-1);
        tracep->declBus(c+14064,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) result", false,-1, 31,0);
        tracep->declBit(c+14065,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) status NV", false,-1);
        tracep->declBit(c+14066,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) status DZ", false,-1);
        tracep->declBit(c+14067,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) status OF", false,-1);
        tracep->declBit(c+14068,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) status UF", false,-1);
        tracep->declBit(c+14069,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) status NX", false,-1);
        tracep->declBit(c+14070,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(1) tag", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) result", false,-1, 31,0);
        tracep->declBit(c+14072,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) status NV", false,-1);
        tracep->declBit(c+14073,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) status DZ", false,-1);
        tracep->declBit(c+14074,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) status OF", false,-1);
        tracep->declBit(c+14075,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) status UF", false,-1);
        tracep->declBit(c+14076,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) status NX", false,-1);
        tracep->declBit(c+14077,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(2) tag", false,-1);
        tracep->declBus(c+14078,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) result", false,-1, 31,0);
        tracep->declBit(c+14079,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) status NV", false,-1);
        tracep->declBit(c+14080,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) status DZ", false,-1);
        tracep->declBit(c+14081,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) status OF", false,-1);
        tracep->declBit(c+14082,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) status UF", false,-1);
        tracep->declBit(c+14083,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) status NX", false,-1);
        tracep->declBit(c+14084,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top opgrp_outputs(3) tag", false,-1);
        tracep->declBus(c+2487,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top is_boxed(0)", false,-1, 2,0);
        tracep->declBus(c+2488,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top is_boxed(1)", false,-1, 2,0);
        tracep->declBus(c+2489,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top is_boxed(2)", false,-1, 2,0);
        tracep->declBus(c+2490,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top is_boxed(3)", false,-1, 2,0);
        tracep->declBus(c+2491,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top is_boxed(4)", false,-1, 2,0);
        tracep->declBus(c+14085,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output result", false,-1, 31,0);
        tracep->declBit(c+14008,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output status NV", false,-1);
        tracep->declBit(c+14009,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output status DZ", false,-1);
        tracep->declBit(c+14010,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output status OF", false,-1);
        tracep->declBit(c+14011,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output status UF", false,-1);
        tracep->declBit(c+14012,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output status NX", false,-1);
        tracep->declBit(c+14086,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top arbiter_output tag", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_nanbox_check[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_nanbox_check[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_nanbox_check[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_nanbox_check[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_nanbox_check[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] NUM_OPS", false,-1, 31,0);
        tracep->declBit(c+5493,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] in_valid", false,-1);
        tracep->declBus(c+2492,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] input_boxed(0)", false,-1, 2,0);
        tracep->declBus(c+2493,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] input_boxed(1)", false,-1, 2,0);
        tracep->declBus(c+2494,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] input_boxed(2)", false,-1, 2,0);
        tracep->declBus(c+2495,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] input_boxed(3)", false,-1, 2,0);
        tracep->declBus(c+2496,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] input_boxed(4)", false,-1, 2,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] slice_inputs unnamedblk1 fmt", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] NUM_OPS", false,-1, 31,0);
        tracep->declBit(c+5291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] in_valid", false,-1);
        tracep->declBus(c+5399,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] input_boxed(0)", false,-1, 1,0);
        tracep->declBus(c+5400,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] input_boxed(1)", false,-1, 1,0);
        tracep->declBus(c+5401,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] input_boxed(2)", false,-1, 1,0);
        tracep->declBus(c+5402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] input_boxed(3)", false,-1, 1,0);
        tracep->declBus(c+5403,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] input_boxed(4)", false,-1, 1,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] slice_inputs unnamedblk1 fmt", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] NUM_OPS", false,-1, 31,0);
        tracep->declBit(c+5494,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] in_valid", false,-1);
        tracep->declBus(c+5404,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] input_boxed(0)", false,-1, 1,0);
        tracep->declBus(c+5405,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] input_boxed(1)", false,-1, 1,0);
        tracep->declBus(c+5406,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] input_boxed(2)", false,-1, 1,0);
        tracep->declBus(c+5407,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] input_boxed(3)", false,-1, 1,0);
        tracep->declBus(c+5408,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] input_boxed(4)", false,-1, 1,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] slice_inputs unnamedblk1 fmt", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] NUM_OPS", false,-1, 31,0);
        tracep->declBit(c+14498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] in_valid", false,-1);
        tracep->declBus(c+2497,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] input_boxed(0)", false,-1, 2,0);
        tracep->declBus(c+2498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] input_boxed(1)", false,-1, 2,0);
        tracep->declBus(c+2499,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] input_boxed(2)", false,-1, 2,0);
        tracep->declBus(c+2500,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] input_boxed(3)", false,-1, 2,0);
        tracep->declBus(c+2501,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] input_boxed(4)", false,-1, 2,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] slice_inputs unnamedblk1 fmt", false,-1, 31,0);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter ExtPrio", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter LockIn", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter FairArb", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter rst_ni", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter flush_i", false,-1);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter rr_i", false,-1, 1,0);
        tracep->declBus(c+14496,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter req_i", false,-1, 3,0);
        tracep->declBus(c+13276,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gnt_o", false,-1, 3,0);
        tracep->declBus(c+14057,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) result", false,-1, 31,0);
        tracep->declBit(c+14058,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) status NV", false,-1);
        tracep->declBit(c+14059,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) status DZ", false,-1);
        tracep->declBit(c+14060,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) status OF", false,-1);
        tracep->declBit(c+14061,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) status UF", false,-1);
        tracep->declBit(c+14062,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) status NX", false,-1);
        tracep->declBit(c+14063,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(0) tag", false,-1);
        tracep->declBus(c+14064,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) result", false,-1, 31,0);
        tracep->declBit(c+14065,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) status NV", false,-1);
        tracep->declBit(c+14066,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) status DZ", false,-1);
        tracep->declBit(c+14067,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) status OF", false,-1);
        tracep->declBit(c+14068,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) status UF", false,-1);
        tracep->declBit(c+14069,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) status NX", false,-1);
        tracep->declBit(c+14070,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(1) tag", false,-1);
        tracep->declBus(c+14071,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) result", false,-1, 31,0);
        tracep->declBit(c+14072,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) status NV", false,-1);
        tracep->declBit(c+14073,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) status DZ", false,-1);
        tracep->declBit(c+14074,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) status OF", false,-1);
        tracep->declBit(c+14075,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) status UF", false,-1);
        tracep->declBit(c+14076,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) status NX", false,-1);
        tracep->declBit(c+14077,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(2) tag", false,-1);
        tracep->declBus(c+14078,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) result", false,-1, 31,0);
        tracep->declBit(c+14079,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) status NV", false,-1);
        tracep->declBit(c+14080,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) status DZ", false,-1);
        tracep->declBit(c+14081,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) status OF", false,-1);
        tracep->declBit(c+14082,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) status UF", false,-1);
        tracep->declBit(c+14083,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) status NX", false,-1);
        tracep->declBit(c+14084,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_i(3) tag", false,-1);
        tracep->declBit(c+5517,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter req_o", false,-1);
        tracep->declBit(c+13246,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gnt_i", false,-1);
        tracep->declBus(c+14085,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o result", false,-1, 31,0);
        tracep->declBit(c+14008,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o status NV", false,-1);
        tracep->declBit(c+14009,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o status DZ", false,-1);
        tracep->declBit(c+14010,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o status OF", false,-1);
        tracep->declBit(c+14011,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o status UF", false,-1);
        tracep->declBit(c+14012,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o status NX", false,-1);
        tracep->declBit(c+14086,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter data_o tag", false,-1);
        tracep->declBus(c+5519,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter idx_o", false,-1, 1,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+5520,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter index_nodes(0)", false,-1, 1,0);
        tracep->declBus(c+5521,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter index_nodes(1)", false,-1, 1,0);
        tracep->declBus(c+5522,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter index_nodes(2)", false,-1, 1,0);
        tracep->declBus(c+14085,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) result", false,-1, 31,0);
        tracep->declBit(c+14008,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) status NV", false,-1);
        tracep->declBit(c+14009,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) status DZ", false,-1);
        tracep->declBit(c+14010,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) status OF", false,-1);
        tracep->declBit(c+14011,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) status UF", false,-1);
        tracep->declBit(c+14012,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) status NX", false,-1);
        tracep->declBit(c+14086,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(0) tag", false,-1);
        tracep->declBus(c+14087,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) result", false,-1, 31,0);
        tracep->declBit(c+14088,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) status NV", false,-1);
        tracep->declBit(c+14089,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) status DZ", false,-1);
        tracep->declBit(c+14090,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) status OF", false,-1);
        tracep->declBit(c+14091,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) status UF", false,-1);
        tracep->declBit(c+14092,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) status NX", false,-1);
        tracep->declBit(c+14093,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(1) tag", false,-1);
        tracep->declBus(c+14094,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) result", false,-1, 31,0);
        tracep->declBit(c+14095,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) status NV", false,-1);
        tracep->declBit(c+14096,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) status DZ", false,-1);
        tracep->declBit(c+14097,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) status OF", false,-1);
        tracep->declBit(c+14098,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) status UF", false,-1);
        tracep->declBit(c+14099,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) status NX", false,-1);
        tracep->declBit(c+14100,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter data_nodes(2) tag", false,-1);
        tracep->declBus(c+14499,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gnt_nodes", false,-1, 2,0);
        tracep->declBus(c+5523,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter req_nodes", false,-1, 2,0);
        tracep->declBus(c+5010,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter rr_q", false,-1, 1,0);
        tracep->declBus(c+14496,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter req_d", false,-1, 3,0);
        tracep->declBus(c+14500,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 1,0);
        tracep->declBus(c+5524,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 3,0);
        tracep->declBus(c+5525,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 3,0);
        tracep->declBus(c+5526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 1,0);
        tracep->declBus(c+5527,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 1,0);
        tracep->declBus(c+5528,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 1,0);
        tracep->declBit(c+5529,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+14977,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+5530,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5531,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5532,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+5524,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 3,0);
        tracep->declBus(c+5526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 1,0);
        tracep->declBit(c+5529,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+109,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 1,0);
        tracep->declBus(c+110,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 1,0);
        tracep->declBus(c+111,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)", false,-1, 1,0);
        tracep->declBus(c+112,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)", false,-1, 1,0);
        tracep->declBus(c+5533,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 3,0);
        tracep->declBus(c+5534,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 1,0);
        tracep->declBus(c+5535,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 1,0);
        tracep->declBus(c+5536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)", false,-1, 1,0);
        tracep->declBus(c+5537,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)", false,-1, 1,0);
        tracep->declBus(c+5538,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 3,0);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+5525,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 3,0);
        tracep->declBus(c+5527,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 1,0);
        tracep->declBit(c+5539,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+113,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 1,0);
        tracep->declBus(c+114,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 1,0);
        tracep->declBus(c+115,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)", false,-1, 1,0);
        tracep->declBus(c+116,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)", false,-1, 1,0);
        tracep->declBus(c+5540,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 3,0);
        tracep->declBus(c+5541,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 1,0);
        tracep->declBus(c+5542,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 1,0);
        tracep->declBus(c+5543,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)", false,-1, 1,0);
        tracep->declBus(c+5544,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)", false,-1, 1,0);
        tracep->declBus(c+5545,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 3,0);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14978,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block OpGroup", false,-1, 1,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block Width", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block EnableVectors", false,-1);
        tracep->declBus(c+14979,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+14980,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtPipeRegs(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtPipeRegs(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtPipeRegs(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtPipeRegs(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtPipeRegs(4)", false,-1, 31,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtUnitTypes(0)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtUnitTypes(1)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtUnitTypes(2)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtUnitTypes(3)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block FmtUnitTypes(4)", false,-1, 1,0);
        tracep->declBus(c+14981,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block PipeConfig", false,-1, 1,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block NUM_FORMATS", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block NUM_OPERANDS", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block rst_ni", false,-1);
        tracep->declBus(c+2483,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+2484,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+2485,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block operands_i(2)", false,-1, 31,0);
        tracep->declBus(c+2492,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block is_boxed_i(0)", false,-1, 2,0);
        tracep->declBus(c+2493,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block is_boxed_i(1)", false,-1, 2,0);
        tracep->declBus(c+2494,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block is_boxed_i(2)", false,-1, 2,0);
        tracep->declBus(c+2495,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block is_boxed_i(3)", false,-1, 2,0);
        tracep->declBus(c+2496,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block is_boxed_i(4)", false,-1, 2,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block op_i", false,-1, 3,0);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block op_mod_i", false,-1);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block dst_fmt_i", false,-1, 2,0);
        tracep->declBus(c+14971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block int_fmt_i", false,-1, 1,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block vectorial_op_i", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block tag_i", false,-1);
        tracep->declBit(c+5493,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block in_valid_i", false,-1);
        tracep->declBit(c+14501,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block in_ready_o", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block flush_i", false,-1);
        tracep->declBus(c+14101,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block result_o", false,-1, 31,0);
        tracep->declBit(c+14102,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block status_o NV", false,-1);
        tracep->declBit(c+14103,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block status_o DZ", false,-1);
        tracep->declBit(c+14104,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block status_o OF", false,-1);
        tracep->declBit(c+14105,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block status_o UF", false,-1);
        tracep->declBit(c+14106,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block status_o NX", false,-1);
        tracep->declBit(c+14107,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block extension_bit_o", false,-1);
        tracep->declBit(c+14108,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block tag_o", false,-1);
        tracep->declBit(c+14502,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block out_valid_o", false,-1);
        tracep->declBit(c+13277,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block out_ready_i", false,-1);
        tracep->declBit(c+5495,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block busy_o", false,-1);
        tracep->declBus(c+13806,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_in_ready", false,-1, 4,0);
        tracep->declBus(c+5496,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_out_valid", false,-1, 4,0);
        tracep->declBus(c+13807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_out_ready", false,-1, 4,0);
        tracep->declBus(c+5497,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_busy", false,-1, 4,0);
        tracep->declBus(c+14109,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) result", false,-1, 31,0);
        tracep->declBit(c+14110,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) status NV", false,-1);
        tracep->declBit(c+14111,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) status DZ", false,-1);
        tracep->declBit(c+14112,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) status OF", false,-1);
        tracep->declBit(c+14113,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) status UF", false,-1);
        tracep->declBit(c+14114,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) status NX", false,-1);
        tracep->declBit(c+14115,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) ext_bit", false,-1);
        tracep->declBit(c+14116,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(0) tag", false,-1);
        tracep->declBus(c+14117,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) result", false,-1, 31,0);
        tracep->declBit(c+14118,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) status NV", false,-1);
        tracep->declBit(c+14119,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) status DZ", false,-1);
        tracep->declBit(c+14120,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) status OF", false,-1);
        tracep->declBit(c+14121,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) status UF", false,-1);
        tracep->declBit(c+14122,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) status NX", false,-1);
        tracep->declBit(c+14123,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) ext_bit", false,-1);
        tracep->declBit(c+14124,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(1) tag", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) result", false,-1, 31,0);
        tracep->declBit(c+14126,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) status NV", false,-1);
        tracep->declBit(c+14127,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) status DZ", false,-1);
        tracep->declBit(c+14128,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) status OF", false,-1);
        tracep->declBit(c+14129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) status UF", false,-1);
        tracep->declBit(c+14130,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) status NX", false,-1);
        tracep->declBit(c+14131,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) ext_bit", false,-1);
        tracep->declBit(c+14132,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(2) tag", false,-1);
        tracep->declBus(c+14133,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) result", false,-1, 31,0);
        tracep->declBit(c+14134,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) status NV", false,-1);
        tracep->declBit(c+14135,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) status DZ", false,-1);
        tracep->declBit(c+14136,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) status OF", false,-1);
        tracep->declBit(c+14137,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) status UF", false,-1);
        tracep->declBit(c+14138,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) status NX", false,-1);
        tracep->declBit(c+14139,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) ext_bit", false,-1);
        tracep->declBit(c+14140,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(3) tag", false,-1);
        tracep->declBus(c+14141,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) result", false,-1, 31,0);
        tracep->declBit(c+14142,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) status NV", false,-1);
        tracep->declBit(c+14143,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) status DZ", false,-1);
        tracep->declBit(c+14144,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) status OF", false,-1);
        tracep->declBit(c+14145,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) status UF", false,-1);
        tracep->declBit(c+14146,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) status NX", false,-1);
        tracep->declBit(c+14147,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) ext_bit", false,-1);
        tracep->declBit(c+14148,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block fmt_outputs(4) tag", false,-1);
        tracep->declBus(c+14149,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output result", false,-1, 31,0);
        tracep->declBit(c+14102,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output status NV", false,-1);
        tracep->declBit(c+14103,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output status DZ", false,-1);
        tracep->declBit(c+14104,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output status OF", false,-1);
        tracep->declBit(c+14105,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output status UF", false,-1);
        tracep->declBit(c+14106,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output status NX", false,-1);
        tracep->declBit(c+14150,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output ext_bit", false,-1);
        tracep->declBit(c+14151,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block arbiter_output tag", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+5498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format in_valid", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[1] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[1] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[2] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[2] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[3] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[3] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[4] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[4] IS_FIRST_MERGED", false,-1);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter ExtPrio", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter LockIn", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter FairArb", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter rst_ni", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter flush_i", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter rr_i", false,-1, 2,0);
        tracep->declBus(c+5496,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter req_i", false,-1, 4,0);
        tracep->declBus(c+13807,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gnt_o", false,-1, 4,0);
        tracep->declBus(c+14109,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) result", false,-1, 31,0);
        tracep->declBit(c+14110,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) status NV", false,-1);
        tracep->declBit(c+14111,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) status DZ", false,-1);
        tracep->declBit(c+14112,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) status OF", false,-1);
        tracep->declBit(c+14113,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) status UF", false,-1);
        tracep->declBit(c+14114,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) status NX", false,-1);
        tracep->declBit(c+14115,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) ext_bit", false,-1);
        tracep->declBit(c+14116,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(0) tag", false,-1);
        tracep->declBus(c+14117,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) result", false,-1, 31,0);
        tracep->declBit(c+14118,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) status NV", false,-1);
        tracep->declBit(c+14119,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) status DZ", false,-1);
        tracep->declBit(c+14120,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) status OF", false,-1);
        tracep->declBit(c+14121,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) status UF", false,-1);
        tracep->declBit(c+14122,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) status NX", false,-1);
        tracep->declBit(c+14123,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) ext_bit", false,-1);
        tracep->declBit(c+14124,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(1) tag", false,-1);
        tracep->declBus(c+14125,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) result", false,-1, 31,0);
        tracep->declBit(c+14126,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) status NV", false,-1);
        tracep->declBit(c+14127,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) status DZ", false,-1);
        tracep->declBit(c+14128,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) status OF", false,-1);
        tracep->declBit(c+14129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) status UF", false,-1);
        tracep->declBit(c+14130,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) status NX", false,-1);
        tracep->declBit(c+14131,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) ext_bit", false,-1);
        tracep->declBit(c+14132,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(2) tag", false,-1);
        tracep->declBus(c+14133,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) result", false,-1, 31,0);
        tracep->declBit(c+14134,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) status NV", false,-1);
        tracep->declBit(c+14135,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) status DZ", false,-1);
        tracep->declBit(c+14136,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) status OF", false,-1);
        tracep->declBit(c+14137,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) status UF", false,-1);
        tracep->declBit(c+14138,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) status NX", false,-1);
        tracep->declBit(c+14139,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) ext_bit", false,-1);
        tracep->declBit(c+14140,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(3) tag", false,-1);
        tracep->declBus(c+14141,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) result", false,-1, 31,0);
        tracep->declBit(c+14142,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) status NV", false,-1);
        tracep->declBit(c+14143,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) status DZ", false,-1);
        tracep->declBit(c+14144,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) status OF", false,-1);
        tracep->declBit(c+14145,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) status UF", false,-1);
        tracep->declBit(c+14146,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) status NX", false,-1);
        tracep->declBit(c+14147,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) ext_bit", false,-1);
        tracep->declBit(c+14148,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_i(4) tag", false,-1);
        tracep->declBit(c+14502,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter req_o", false,-1);
        tracep->declBit(c+13277,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gnt_i", false,-1);
        tracep->declBus(c+14149,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o result", false,-1, 31,0);
        tracep->declBit(c+14102,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o status NV", false,-1);
        tracep->declBit(c+14103,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o status DZ", false,-1);
        tracep->declBit(c+14104,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o status OF", false,-1);
        tracep->declBit(c+14105,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o status UF", false,-1);
        tracep->declBit(c+14106,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o status NX", false,-1);
        tracep->declBit(c+14150,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o ext_bit", false,-1);
        tracep->declBit(c+14151,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter data_o tag", false,-1);
        tracep->declBus(c+5555,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter idx_o", false,-1, 2,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+5556,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+5557,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+5558,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+5559,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+5560,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+5561,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+5562,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+14149,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) result", false,-1, 31,0);
        tracep->declBit(c+14102,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NV", false,-1);
        tracep->declBit(c+14103,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status DZ", false,-1);
        tracep->declBit(c+14104,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status OF", false,-1);
        tracep->declBit(c+14105,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status UF", false,-1);
        tracep->declBit(c+14106,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NX", false,-1);
        tracep->declBit(c+14150,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) ext_bit", false,-1);
        tracep->declBit(c+14151,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) tag", false,-1);
        tracep->declBus(c+14152,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) result", false,-1, 31,0);
        tracep->declBit(c+14153,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NV", false,-1);
        tracep->declBit(c+14154,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status DZ", false,-1);
        tracep->declBit(c+14155,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status OF", false,-1);
        tracep->declBit(c+14156,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status UF", false,-1);
        tracep->declBit(c+14157,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NX", false,-1);
        tracep->declBit(c+14158,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) ext_bit", false,-1);
        tracep->declBit(c+14159,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) tag", false,-1);
        tracep->declBus(c+14160,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) result", false,-1, 31,0);
        tracep->declBit(c+14161,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NV", false,-1);
        tracep->declBit(c+14162,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status DZ", false,-1);
        tracep->declBit(c+14163,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status OF", false,-1);
        tracep->declBit(c+14164,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status UF", false,-1);
        tracep->declBit(c+14165,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NX", false,-1);
        tracep->declBit(c+14166,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) ext_bit", false,-1);
        tracep->declBit(c+14167,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) tag", false,-1);
        tracep->declBus(c+14168,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) result", false,-1, 31,0);
        tracep->declBit(c+14169,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NV", false,-1);
        tracep->declBit(c+14170,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status DZ", false,-1);
        tracep->declBit(c+14171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status OF", false,-1);
        tracep->declBit(c+14172,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status UF", false,-1);
        tracep->declBit(c+14173,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NX", false,-1);
        tracep->declBit(c+14174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) ext_bit", false,-1);
        tracep->declBit(c+14175,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) tag", false,-1);
        tracep->declBus(c+14176,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) result", false,-1, 31,0);
        tracep->declBit(c+14177,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NV", false,-1);
        tracep->declBit(c+14178,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status DZ", false,-1);
        tracep->declBit(c+14179,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status OF", false,-1);
        tracep->declBit(c+14180,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status UF", false,-1);
        tracep->declBit(c+14181,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NX", false,-1);
        tracep->declBit(c+14182,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) ext_bit", false,-1);
        tracep->declBit(c+14183,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) tag", false,-1);
        tracep->declBus(c+14184,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) result", false,-1, 31,0);
        tracep->declBit(c+14185,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NV", false,-1);
        tracep->declBit(c+14186,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status DZ", false,-1);
        tracep->declBit(c+14187,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status OF", false,-1);
        tracep->declBit(c+14188,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status UF", false,-1);
        tracep->declBit(c+14189,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NX", false,-1);
        tracep->declBit(c+14190,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) ext_bit", false,-1);
        tracep->declBit(c+14191,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) tag", false,-1);
        tracep->declBus(c+14192,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) result", false,-1, 31,0);
        tracep->declBit(c+14193,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NV", false,-1);
        tracep->declBit(c+14194,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status DZ", false,-1);
        tracep->declBit(c+14195,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status OF", false,-1);
        tracep->declBit(c+14196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status UF", false,-1);
        tracep->declBit(c+14197,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NX", false,-1);
        tracep->declBit(c+14198,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) ext_bit", false,-1);
        tracep->declBit(c+14199,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) tag", false,-1);
        tracep->declBus(c+13808,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gnt_nodes", false,-1, 6,0);
        tracep->declBus(c+14503,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter req_nodes", false,-1, 6,0);
        tracep->declBus(c+5011,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter rr_q", false,-1, 2,0);
        tracep->declBus(c+5496,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter req_d", false,-1, 4,0);
        tracep->declBus(c+14504,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 2,0);
        tracep->declBus(c+5499,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 4,0);
        tracep->declBus(c+5500,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 4,0);
        tracep->declBus(c+5579,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 2,0);
        tracep->declBus(c+5580,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 2,0);
        tracep->declBus(c+5581,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 2,0);
        tracep->declBit(c+5582,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+14983,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+5546,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5547,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5548,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+5501,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+14984,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5502,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+14985,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+14986,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+14987,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+14988,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+14989,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+5499,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 4,0);
        tracep->declBus(c+5579,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 2,0);
        tracep->declBit(c+5582,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+117,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+118,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+119,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+120,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+121,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+5583,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+5584,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+5585,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+5586,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+5587,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+5588,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+5589,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+5590,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+5591,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+5625,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+5500,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 4,0);
        tracep->declBus(c+5580,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 2,0);
        tracep->declBit(c+5592,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+122,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+123,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+124,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+125,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+126,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+5593,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+5594,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+5595,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+5596,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+5597,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+5598,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+5599,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+5600,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+5601,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+5626,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14990,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice OpGroup", false,-1, 1,0);
        tracep->declBus(c+14991,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice FpFormat", false,-1, 2,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice Width", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice EnableVectors", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NumPipeRegs", false,-1, 31,0);
        tracep->declBus(c+14992,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice PipeConfig", false,-1, 1,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NUM_OPERANDS", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice rst_ni", false,-1);
        tracep->declBus(c+2483,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+2484,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+2485,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice operands_i(2)", false,-1, 31,0);
        tracep->declBus(c+2502,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice is_boxed_i", false,-1, 2,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice op_i", false,-1, 3,0);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice op_mod_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice vectorial_op_i", false,-1);
        tracep->declBit(c+14993,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice tag_i", false,-1);
        tracep->declBit(c+5498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice in_valid_i", false,-1);
        tracep->declBit(c+13809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice in_ready_o", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice flush_i", false,-1);
        tracep->declBus(c+14505,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_o", false,-1, 31,0);
        tracep->declBit(c+14200,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o NV", false,-1);
        tracep->declBit(c+14201,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o DZ", false,-1);
        tracep->declBit(c+14202,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o OF", false,-1);
        tracep->declBit(c+14203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o UF", false,-1);
        tracep->declBit(c+14204,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o NX", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice extension_bit_o", false,-1);
        tracep->declBit(c+14994,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice tag_o", false,-1);
        tracep->declBit(c+5498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice out_valid_o", false,-1);
        tracep->declBit(c+13809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice out_ready_i", false,-1);
        tracep->declBit(c+5503,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice busy_o", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NUM_LANES", false,-1, 31,0);
        tracep->declBus(c+13809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_in_ready", false,-1, 0,0);
        tracep->declBus(c+5498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_out_valid", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice vectorial_op", false,-1);
        tracep->declBus(c+14505,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_result", false,-1, 31,0);
        tracep->declBus(c+14505,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_regular_result", false,-1, 31,0);
        tracep->declBus(c+14995,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_class_result", false,-1, 31,0);
        tracep->declBus(c+127,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_vec_class_result", false,-1, 31,0);
        tracep->declBit(c+14506,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) NV", false,-1);
        tracep->declBit(c+14507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) DZ", false,-1);
        tracep->declBit(c+14508,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) OF", false,-1);
        tracep->declBit(c+14509,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) UF", false,-1);
        tracep->declBit(c+14510,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) NX", false,-1);
        tracep->declBus(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_ext_bit", false,-1, 0,0);
        tracep->declBus(c+14996,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_class_mask(0)", false,-1, 9,0);
        tracep->declBit(c+14997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_tags(0)", false,-1);
        tracep->declBus(c+14998,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_vectorial", false,-1, 0,0);
        tracep->declBus(c+5503,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_busy", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_is_class", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_is_vector", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_is_class", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice CLASS_VEC_BITS", false,-1, 31,0);
        tracep->declBus(c+14505,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] local_result", false,-1, 31,0);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] local_sign", false,-1);
        tracep->declBit(c+5498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane in_valid", false,-1);
        tracep->declBit(c+5498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane out_valid", false,-1);
        tracep->declBit(c+13809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane out_ready", false,-1);
        tracep->declBus(c+2503,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane local_operands(0)", false,-1, 31,0);
        tracep->declBus(c+2504,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane local_operands(1)", false,-1, 31,0);
        tracep->declBus(c+2505,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane local_operands(2)", false,-1, 31,0);
        tracep->declBus(c+14511,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_result", false,-1, 31,0);
        tracep->declBit(c+13961,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status NV", false,-1);
        tracep->declBit(c+13962,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status DZ", false,-1);
        tracep->declBit(c+13963,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status OF", false,-1);
        tracep->declBit(c+13964,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status UF", false,-1);
        tracep->declBit(c+13965,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status NX", false,-1);
        tracep->declBus(c+14999,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane prepare_input unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+14205,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status NV", false,-1);
        tracep->declBit(c+14206,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status DZ", false,-1);
        tracep->declBit(c+14207,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status OF", false,-1);
        tracep->declBit(c+14208,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status UF", false,-1);
        tracep->declBit(c+14209,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status NX", false,-1);
        tracep->declBus(c+14995,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+15000,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma FpFormat", false,-1, 2,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma NumPipeRegs", false,-1, 31,0);
        tracep->declBus(c+15001,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma PipeConfig", false,-1, 1,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma WIDTH", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma rst_ni", false,-1);
        tracep->declBus(c+2503,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+2504,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+2505,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operands_i(2)", false,-1, 31,0);
        tracep->declBus(c+2502,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma is_boxed_i", false,-1, 2,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma op_i", false,-1, 3,0);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma op_mod_i", false,-1);
        tracep->declBit(c+15002,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma tag_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma aux_i", false,-1);
        tracep->declBit(c+5498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma in_valid_i", false,-1);
        tracep->declBit(c+13809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma in_ready_o", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma flush_i", false,-1);
        tracep->declBus(c+14511,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma result_o", false,-1, 31,0);
        tracep->declBit(c+13961,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_o NV", false,-1);
        tracep->declBit(c+13962,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_o DZ", false,-1);
        tracep->declBit(c+13963,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_o OF", false,-1);
        tracep->declBit(c+13964,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_o UF", false,-1);
        tracep->declBit(c+13965,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_o NX", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma extension_bit_o", false,-1);
        tracep->declBit(c+15003,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma tag_o", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma aux_o", false,-1);
        tracep->declBit(c+5498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_valid_o", false,-1);
        tracep->declBit(c+13809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_ready_i", false,-1);
        tracep->declBit(c+5503,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma busy_o", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+15005,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma BIAS", false,-1, 31,0);
        tracep->declBus(c+15006,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma PRECISION_BITS", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma LOWER_SUM_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma LZC_RESULT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15008,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma EXP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14984,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma SHIFT_AMOUNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma NUM_INP_REGS", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma NUM_MID_REGS", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma NUM_OUT_REGS", false,-1, 31,0);
        tracep->declBus(c+2506,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_operands_q(0)(0)", false,-1, 31,0);
        tracep->declBus(c+2507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_operands_q(0)(1)", false,-1, 31,0);
        tracep->declBus(c+2508,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_operands_q(0)(2)", false,-1, 31,0);
        tracep->declBus(c+2502,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_is_boxed_q(0)", false,-1, 2,0);
        tracep->declBus(c+5173,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_rnd_mode_q(0)", false,-1, 2,0);
        tracep->declBus(c+1376,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_op_q(0)", false,-1, 3,0);
        tracep->declBus(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_op_mod_q", false,-1, 0,0);
        tracep->declBit(c+14997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_tag_q(0)", false,-1);
        tracep->declBit(c+15009,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_aux_q(0)", false,-1);
        tracep->declBus(c+5498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_valid_q", false,-1, 0,0);
        tracep->declBus(c+13809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inp_pipe_ready", false,-1, 0,0);
        tracep->declBit(c+5629,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_normal", false,-1);
        tracep->declBit(c+5630,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_subnormal", false,-1);
        tracep->declBit(c+5631,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_zero", false,-1);
        tracep->declBit(c+5632,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_inf", false,-1);
        tracep->declBit(c+5633,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_nan", false,-1);
        tracep->declBit(c+5634,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_signalling", false,-1);
        tracep->declBit(c+5635,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_quiet", false,-1);
        tracep->declBit(c+5636,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(0) is_boxed", false,-1);
        tracep->declBit(c+5637,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_normal", false,-1);
        tracep->declBit(c+5638,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_subnormal", false,-1);
        tracep->declBit(c+5639,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_zero", false,-1);
        tracep->declBit(c+5640,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_inf", false,-1);
        tracep->declBit(c+5641,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_nan", false,-1);
        tracep->declBit(c+5642,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_signalling", false,-1);
        tracep->declBit(c+5643,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_quiet", false,-1);
        tracep->declBit(c+5644,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(1) is_boxed", false,-1);
        tracep->declBit(c+5645,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_normal", false,-1);
        tracep->declBit(c+5646,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_subnormal", false,-1);
        tracep->declBit(c+5647,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_zero", false,-1);
        tracep->declBit(c+5648,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_inf", false,-1);
        tracep->declBit(c+5649,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_nan", false,-1);
        tracep->declBit(c+5650,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_signalling", false,-1);
        tracep->declBit(c+5651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_quiet", false,-1);
        tracep->declBit(c+5652,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_q(2) is_boxed", false,-1);
        tracep->declBit(c+2509,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_a sign", false,-1);
        tracep->declBus(c+2510,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_a exponent", false,-1, 7,0);
        tracep->declBus(c+2511,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_a mantissa", false,-1, 22,0);
        tracep->declBit(c+2512,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_b sign", false,-1);
        tracep->declBus(c+2513,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_b exponent", false,-1, 7,0);
        tracep->declBus(c+2514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_b mantissa", false,-1, 22,0);
        tracep->declBit(c+2515,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_c sign", false,-1);
        tracep->declBus(c+2516,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_c exponent", false,-1, 7,0);
        tracep->declBus(c+2517,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma operand_c mantissa", false,-1, 22,0);
        tracep->declBit(c+5653,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_normal", false,-1);
        tracep->declBit(c+5654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_subnormal", false,-1);
        tracep->declBit(c+5655,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_zero", false,-1);
        tracep->declBit(c+5656,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_inf", false,-1);
        tracep->declBit(c+5657,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_nan", false,-1);
        tracep->declBit(c+5658,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_signalling", false,-1);
        tracep->declBit(c+5659,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_quiet", false,-1);
        tracep->declBit(c+5660,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_a is_boxed", false,-1);
        tracep->declBit(c+5661,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_normal", false,-1);
        tracep->declBit(c+5662,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_subnormal", false,-1);
        tracep->declBit(c+5663,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_zero", false,-1);
        tracep->declBit(c+5664,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_inf", false,-1);
        tracep->declBit(c+5665,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_nan", false,-1);
        tracep->declBit(c+5666,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_signalling", false,-1);
        tracep->declBit(c+5667,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_quiet", false,-1);
        tracep->declBit(c+5668,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_b is_boxed", false,-1);
        tracep->declBit(c+5669,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_normal", false,-1);
        tracep->declBit(c+5670,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_subnormal", false,-1);
        tracep->declBit(c+5671,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_zero", false,-1);
        tracep->declBit(c+5672,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_inf", false,-1);
        tracep->declBit(c+5673,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_nan", false,-1);
        tracep->declBit(c+5674,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_signalling", false,-1);
        tracep->declBit(c+5675,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_quiet", false,-1);
        tracep->declBit(c+5676,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma info_c is_boxed", false,-1);
        tracep->declBit(c+13908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma any_operand_inf", false,-1);
        tracep->declBit(c+13909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma any_operand_nan", false,-1);
        tracep->declBit(c+5677,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma signalling_nan", false,-1);
        tracep->declBit(c+2518,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma effective_subtraction", false,-1);
        tracep->declBit(c+13910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma tentative_sign", false,-1);
        tracep->declBit(c+13911,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_result sign", false,-1);
        tracep->declBus(c+13912,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_result exponent", false,-1, 7,0);
        tracep->declBus(c+13913,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_result mantissa", false,-1, 22,0);
        tracep->declBit(c+13914,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status NV", false,-1);
        tracep->declBit(c+13915,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status DZ", false,-1);
        tracep->declBit(c+13916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status OF", false,-1);
        tracep->declBit(c+13917,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status UF", false,-1);
        tracep->declBit(c+13918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status NX", false,-1);
        tracep->declBit(c+13919,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma result_is_special", false,-1);
        tracep->declBus(c+2519,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_a", false,-1, 9,0);
        tracep->declBus(c+2520,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_b", false,-1, 9,0);
        tracep->declBus(c+2521,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_c", false,-1, 9,0);
        tracep->declBus(c+5678,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_addend", false,-1, 9,0);
        tracep->declBus(c+5679,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_product", false,-1, 9,0);
        tracep->declBus(c+5680,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_difference", false,-1, 9,0);
        tracep->declBus(c+5681,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma tentative_exponent", false,-1, 9,0);
        tracep->declBus(c+5682,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma addend_shamt", false,-1, 6,0);
        tracep->declBus(c+2661,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mantissa_a", false,-1, 23,0);
        tracep->declBus(c+2662,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mantissa_b", false,-1, 23,0);
        tracep->declBus(c+5683,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mantissa_c", false,-1, 23,0);
        tracep->declQuad(c+2663,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma product", false,-1, 47,0);
        tracep->declArray(c+2665,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma product_shifted", false,-1, 75,0);
        tracep->declArray(c+5684,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma addend_after_shift", false,-1, 75,0);
        tracep->declBus(c+5687,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma addend_sticky_bits", false,-1, 23,0);
        tracep->declBit(c+5688,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sticky_before_add", false,-1);
        tracep->declArray(c+2668,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma addend_shifted", false,-1, 75,0);
        tracep->declBit(c+2671,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma inject_carry_in", false,-1);
        tracep->declArray(c+5689,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sum_raw", false,-1, 76,0);
        tracep->declBit(c+5692,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sum_carry", false,-1);
        tracep->declArray(c+5693,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sum", false,-1, 75,0);
        tracep->declBit(c+14512,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma final_sign", false,-1);
        tracep->declBit(c+2518,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma effective_subtraction_q", false,-1);
        tracep->declBus(c+5679,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_product_q", false,-1, 9,0);
        tracep->declBus(c+5680,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma exponent_difference_q", false,-1, 9,0);
        tracep->declBus(c+5681,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma tentative_exponent_q", false,-1, 9,0);
        tracep->declBus(c+5682,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma addend_shamt_q", false,-1, 6,0);
        tracep->declBit(c+5688,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sticky_before_add_q", false,-1);
        tracep->declArray(c+5693,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sum_q", false,-1, 75,0);
        tracep->declBit(c+14512,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma final_sign_q", false,-1);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma rnd_mode_q", false,-1, 2,0);
        tracep->declBit(c+13919,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma result_is_special_q", false,-1);
        tracep->declBit(c+13911,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_result_q sign", false,-1);
        tracep->declBus(c+13912,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_result_q exponent", false,-1, 7,0);
        tracep->declBus(c+13913,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_result_q mantissa", false,-1, 22,0);
        tracep->declBit(c+13914,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status_q NV", false,-1);
        tracep->declBit(c+13915,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status_q DZ", false,-1);
        tracep->declBit(c+13916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status_q OF", false,-1);
        tracep->declBit(c+13917,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status_q UF", false,-1);
        tracep->declBit(c+13918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma special_status_q NX", false,-1);
        tracep->declBus(c+2518,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_eff_sub_q", false,-1, 0,0);
        tracep->declBus(c+5679,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_exp_prod_q(0)", false,-1, 9,0);
        tracep->declBus(c+5680,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_exp_diff_q(0)", false,-1, 9,0);
        tracep->declBus(c+5681,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_tent_exp_q(0)", false,-1, 9,0);
        tracep->declBus(c+5682,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_add_shamt_q(0)", false,-1, 6,0);
        tracep->declBus(c+5688,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_sticky_q", false,-1, 0,0);
        tracep->declArray(c+5693,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_sum_q(0)", false,-1, 75,0);
        tracep->declBus(c+14512,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_final_sign_q", false,-1, 0,0);
        tracep->declBus(c+5173,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_rnd_mode_q(0)", false,-1, 2,0);
        tracep->declBus(c+13919,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_res_is_spec_q", false,-1, 0,0);
        tracep->declBit(c+13920,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_res_q(0) sign", false,-1);
        tracep->declBus(c+13921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_res_q(0) exponent", false,-1, 7,0);
        tracep->declBus(c+13922,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_res_q(0) mantissa", false,-1, 22,0);
        tracep->declBit(c+13923,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_stat_q(0) NV", false,-1);
        tracep->declBit(c+13924,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_stat_q(0) DZ", false,-1);
        tracep->declBit(c+13925,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_stat_q(0) OF", false,-1);
        tracep->declBit(c+13926,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_stat_q(0) UF", false,-1);
        tracep->declBit(c+13927,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_spec_stat_q(0) NX", false,-1);
        tracep->declBit(c+14997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_tag_q(0)", false,-1);
        tracep->declBit(c+15009,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_aux_q(0)", false,-1);
        tracep->declBus(c+5498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_valid_q", false,-1, 0,0);
        tracep->declBus(c+13809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma mid_pipe_ready", false,-1, 0,0);
        tracep->declQuad(c+5696,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sum_lower", false,-1, 50,0);
        tracep->declBus(c+5733,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma leading_zero_count", false,-1, 5,0);
        tracep->declBus(c+5734,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma leading_zero_count_sgn", false,-1, 6,0);
        tracep->declBit(c+5735,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma lzc_zeroes", false,-1);
        tracep->declBus(c+14513,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma norm_shamt", false,-1, 6,0);
        tracep->declBus(c+14210,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma normalized_exponent", false,-1, 9,0);
        tracep->declArray(c+14211,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sum_shifted", false,-1, 76,0);
        tracep->declBus(c+14214,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma final_mantissa", false,-1, 24,0);
        tracep->declQuad(c+14215,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sum_sticky_bits", false,-1, 50,0);
        tracep->declBit(c+14514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma sticky_after_norm", false,-1);
        tracep->declBus(c+14217,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma final_exponent", false,-1, 9,0);
        tracep->declBit(c+14512,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma pre_round_sign", false,-1);
        tracep->declBus(c+14218,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma pre_round_exponent", false,-1, 7,0);
        tracep->declBus(c+14219,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma pre_round_mantissa", false,-1, 22,0);
        tracep->declBus(c+14220,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma pre_round_abs", false,-1, 30,0);
        tracep->declBus(c+14221,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma round_sticky_bits", false,-1, 1,0);
        tracep->declBit(c+14222,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma of_before_round", false,-1);
        tracep->declBit(c+14223,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma of_after_round", false,-1);
        tracep->declBit(c+14224,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma uf_before_round", false,-1);
        tracep->declBit(c+14225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma uf_after_round", false,-1);
        tracep->declBit(c+14226,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma result_zero", false,-1);
        tracep->declBit(c+14515,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma rounded_sign", false,-1);
        tracep->declBus(c+14227,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma rounded_abs", false,-1, 30,0);
        tracep->declBus(c+14516,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma regular_result", false,-1, 31,0);
        tracep->declBit(c+14228,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma regular_status NV", false,-1);
        tracep->declBit(c+14229,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma regular_status DZ", false,-1);
        tracep->declBit(c+14230,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma regular_status OF", false,-1);
        tracep->declBit(c+14231,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma regular_status UF", false,-1);
        tracep->declBit(c+14232,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma regular_status NX", false,-1);
        tracep->declBit(c+14517,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma result_d sign", false,-1);
        tracep->declBus(c+14518,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma result_d exponent", false,-1, 7,0);
        tracep->declBus(c+14519,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma result_d mantissa", false,-1, 22,0);
        tracep->declBit(c+13961,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_d NV", false,-1);
        tracep->declBit(c+13962,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_d DZ", false,-1);
        tracep->declBit(c+13963,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_d OF", false,-1);
        tracep->declBit(c+13964,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_d UF", false,-1);
        tracep->declBit(c+13965,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma status_d NX", false,-1);
        tracep->declBit(c+14517,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_result_q(0) sign", false,-1);
        tracep->declBus(c+14518,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_result_q(0) exponent", false,-1, 7,0);
        tracep->declBus(c+14519,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_result_q(0) mantissa", false,-1, 22,0);
        tracep->declBit(c+13961,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_status_q(0) NV", false,-1);
        tracep->declBit(c+13962,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_status_q(0) DZ", false,-1);
        tracep->declBit(c+13963,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_status_q(0) OF", false,-1);
        tracep->declBit(c+13964,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_status_q(0) UF", false,-1);
        tracep->declBit(c+13965,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_status_q(0) NX", false,-1);
        tracep->declBit(c+14997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_tag_q(0)", false,-1);
        tracep->declBit(c+15009,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_aux_q(0)", false,-1);
        tracep->declBus(c+5498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_valid_q", false,-1, 0,0);
        tracep->declBus(c+13809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma out_pipe_ready", false,-1, 0,0);
        tracep->declBus(c+15010,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs FpFormat", false,-1, 2,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs NumOperands", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2503,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+2504,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+2505,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs operands_i(2)", false,-1, 31,0);
        tracep->declBus(c+2502,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs is_boxed_i", false,-1, 2,0);
        tracep->declBit(c+5629,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_normal", false,-1);
        tracep->declBit(c+5630,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_subnormal", false,-1);
        tracep->declBit(c+5631,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_zero", false,-1);
        tracep->declBit(c+5632,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_inf", false,-1);
        tracep->declBit(c+5633,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_nan", false,-1);
        tracep->declBit(c+5634,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_signalling", false,-1);
        tracep->declBit(c+5635,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_quiet", false,-1);
        tracep->declBit(c+5636,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(0) is_boxed", false,-1);
        tracep->declBit(c+5637,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_normal", false,-1);
        tracep->declBit(c+5638,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_subnormal", false,-1);
        tracep->declBit(c+5639,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_zero", false,-1);
        tracep->declBit(c+5640,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_inf", false,-1);
        tracep->declBit(c+5641,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_nan", false,-1);
        tracep->declBit(c+5642,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_signalling", false,-1);
        tracep->declBit(c+5643,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_quiet", false,-1);
        tracep->declBit(c+5644,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(1) is_boxed", false,-1);
        tracep->declBit(c+5645,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_normal", false,-1);
        tracep->declBit(c+5646,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_subnormal", false,-1);
        tracep->declBit(c+5647,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_zero", false,-1);
        tracep->declBit(c+5648,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_inf", false,-1);
        tracep->declBit(c+5649,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_nan", false,-1);
        tracep->declBit(c+5650,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_signalling", false,-1);
        tracep->declBit(c+5651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_quiet", false,-1);
        tracep->declBit(c+5652,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs info_o(2) is_boxed", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs MAN_BITS", false,-1, 31,0);
        tracep->declBit(c+5698,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] value sign", false,-1);
        tracep->declBus(c+5699,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] value exponent", false,-1, 7,0);
        tracep->declBus(c+5700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] value mantissa", false,-1, 22,0);
        tracep->declBit(c+5701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_boxed", false,-1);
        tracep->declBit(c+5702,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_normal", false,-1);
        tracep->declBit(c+5703,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_inf", false,-1);
        tracep->declBit(c+5704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_nan", false,-1);
        tracep->declBit(c+5705,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_signalling", false,-1);
        tracep->declBit(c+5706,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_quiet", false,-1);
        tracep->declBit(c+5707,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_zero", false,-1);
        tracep->declBit(c+5708,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[0] is_subnormal", false,-1);
        tracep->declBit(c+5709,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] value sign", false,-1);
        tracep->declBus(c+5710,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] value exponent", false,-1, 7,0);
        tracep->declBus(c+5711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] value mantissa", false,-1, 22,0);
        tracep->declBit(c+5712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_boxed", false,-1);
        tracep->declBit(c+5713,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_normal", false,-1);
        tracep->declBit(c+5714,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_inf", false,-1);
        tracep->declBit(c+5715,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_nan", false,-1);
        tracep->declBit(c+5716,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_signalling", false,-1);
        tracep->declBit(c+5717,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_quiet", false,-1);
        tracep->declBit(c+5718,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_zero", false,-1);
        tracep->declBit(c+5719,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[1] is_subnormal", false,-1);
        tracep->declBit(c+5720,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] value sign", false,-1);
        tracep->declBus(c+5721,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] value exponent", false,-1, 7,0);
        tracep->declBus(c+5722,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] value mantissa", false,-1, 22,0);
        tracep->declBit(c+5723,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_boxed", false,-1);
        tracep->declBit(c+5724,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_normal", false,-1);
        tracep->declBit(c+5725,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_inf", false,-1);
        tracep->declBit(c+5726,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_nan", false,-1);
        tracep->declBit(c+5727,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_signalling", false,-1);
        tracep->declBit(c+5728,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_quiet", false,-1);
        tracep->declBit(c+5729,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_zero", false,-1);
        tracep->declBit(c+5730,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_class_inputs gen_num_values[2] is_subnormal", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc WIDTH", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc MODE", false,-1);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc CNT_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+5696,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc in_i", false,-1, 50,0);
        tracep->declBus(c+5733,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc cnt_o", false,-1, 5,0);
        tracep->declBit(c+5735,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc empty_o", false,-1);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+128,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(0)", false,-1, 5,0);
        tracep->declBus(c+129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(1)", false,-1, 5,0);
        tracep->declBus(c+130,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(2)", false,-1, 5,0);
        tracep->declBus(c+131,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(3)", false,-1, 5,0);
        tracep->declBus(c+132,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(4)", false,-1, 5,0);
        tracep->declBus(c+133,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(5)", false,-1, 5,0);
        tracep->declBus(c+134,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(6)", false,-1, 5,0);
        tracep->declBus(c+135,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(7)", false,-1, 5,0);
        tracep->declBus(c+136,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(8)", false,-1, 5,0);
        tracep->declBus(c+137,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(9)", false,-1, 5,0);
        tracep->declBus(c+138,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(10)", false,-1, 5,0);
        tracep->declBus(c+139,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(11)", false,-1, 5,0);
        tracep->declBus(c+140,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(12)", false,-1, 5,0);
        tracep->declBus(c+141,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(13)", false,-1, 5,0);
        tracep->declBus(c+142,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(14)", false,-1, 5,0);
        tracep->declBus(c+143,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(15)", false,-1, 5,0);
        tracep->declBus(c+144,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(16)", false,-1, 5,0);
        tracep->declBus(c+145,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(17)", false,-1, 5,0);
        tracep->declBus(c+146,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(18)", false,-1, 5,0);
        tracep->declBus(c+147,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(19)", false,-1, 5,0);
        tracep->declBus(c+148,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(20)", false,-1, 5,0);
        tracep->declBus(c+149,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(21)", false,-1, 5,0);
        tracep->declBus(c+150,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(22)", false,-1, 5,0);
        tracep->declBus(c+151,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(23)", false,-1, 5,0);
        tracep->declBus(c+152,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(24)", false,-1, 5,0);
        tracep->declBus(c+153,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(25)", false,-1, 5,0);
        tracep->declBus(c+154,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(26)", false,-1, 5,0);
        tracep->declBus(c+155,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(27)", false,-1, 5,0);
        tracep->declBus(c+156,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(28)", false,-1, 5,0);
        tracep->declBus(c+157,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(29)", false,-1, 5,0);
        tracep->declBus(c+158,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(30)", false,-1, 5,0);
        tracep->declBus(c+159,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(31)", false,-1, 5,0);
        tracep->declBus(c+160,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(32)", false,-1, 5,0);
        tracep->declBus(c+161,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(33)", false,-1, 5,0);
        tracep->declBus(c+162,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(34)", false,-1, 5,0);
        tracep->declBus(c+163,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(35)", false,-1, 5,0);
        tracep->declBus(c+164,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(36)", false,-1, 5,0);
        tracep->declBus(c+165,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(37)", false,-1, 5,0);
        tracep->declBus(c+166,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(38)", false,-1, 5,0);
        tracep->declBus(c+167,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(39)", false,-1, 5,0);
        tracep->declBus(c+168,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(40)", false,-1, 5,0);
        tracep->declBus(c+169,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(41)", false,-1, 5,0);
        tracep->declBus(c+170,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(42)", false,-1, 5,0);
        tracep->declBus(c+171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(43)", false,-1, 5,0);
        tracep->declBus(c+172,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(44)", false,-1, 5,0);
        tracep->declBus(c+173,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(45)", false,-1, 5,0);
        tracep->declBus(c+174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(46)", false,-1, 5,0);
        tracep->declBus(c+175,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(47)", false,-1, 5,0);
        tracep->declBus(c+176,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(48)", false,-1, 5,0);
        tracep->declBus(c+177,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(49)", false,-1, 5,0);
        tracep->declBus(c+178,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_lut(50)", false,-1, 5,0);
        tracep->declQuad(c+5736,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc sel_nodes", false,-1, 63,0);
        tracep->declBus(c+5738,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(0)", false,-1, 5,0);
        tracep->declBus(c+5739,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(1)", false,-1, 5,0);
        tracep->declBus(c+5740,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(2)", false,-1, 5,0);
        tracep->declBus(c+5741,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(3)", false,-1, 5,0);
        tracep->declBus(c+5742,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(4)", false,-1, 5,0);
        tracep->declBus(c+5743,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(5)", false,-1, 5,0);
        tracep->declBus(c+5744,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(6)", false,-1, 5,0);
        tracep->declBus(c+5745,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(7)", false,-1, 5,0);
        tracep->declBus(c+5746,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(8)", false,-1, 5,0);
        tracep->declBus(c+5747,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(9)", false,-1, 5,0);
        tracep->declBus(c+5748,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(10)", false,-1, 5,0);
        tracep->declBus(c+5749,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(11)", false,-1, 5,0);
        tracep->declBus(c+5750,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(12)", false,-1, 5,0);
        tracep->declBus(c+5751,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(13)", false,-1, 5,0);
        tracep->declBus(c+5752,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(14)", false,-1, 5,0);
        tracep->declBus(c+5753,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(15)", false,-1, 5,0);
        tracep->declBus(c+5754,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(16)", false,-1, 5,0);
        tracep->declBus(c+5755,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(17)", false,-1, 5,0);
        tracep->declBus(c+5756,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(18)", false,-1, 5,0);
        tracep->declBus(c+5757,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(19)", false,-1, 5,0);
        tracep->declBus(c+5758,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(20)", false,-1, 5,0);
        tracep->declBus(c+5759,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(21)", false,-1, 5,0);
        tracep->declBus(c+5760,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(22)", false,-1, 5,0);
        tracep->declBus(c+5761,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(23)", false,-1, 5,0);
        tracep->declBus(c+5762,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(24)", false,-1, 5,0);
        tracep->declBus(c+5763,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(25)", false,-1, 5,0);
        tracep->declBus(c+5764,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(26)", false,-1, 5,0);
        tracep->declBus(c+5765,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(27)", false,-1, 5,0);
        tracep->declBus(c+5766,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(28)", false,-1, 5,0);
        tracep->declBus(c+5767,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(29)", false,-1, 5,0);
        tracep->declBus(c+5768,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(30)", false,-1, 5,0);
        tracep->declBus(c+5769,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(31)", false,-1, 5,0);
        tracep->declBus(c+5770,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(32)", false,-1, 5,0);
        tracep->declBus(c+5771,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(33)", false,-1, 5,0);
        tracep->declBus(c+5772,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(34)", false,-1, 5,0);
        tracep->declBus(c+5773,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(35)", false,-1, 5,0);
        tracep->declBus(c+5774,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(36)", false,-1, 5,0);
        tracep->declBus(c+5775,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(37)", false,-1, 5,0);
        tracep->declBus(c+5776,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(38)", false,-1, 5,0);
        tracep->declBus(c+5777,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(39)", false,-1, 5,0);
        tracep->declBus(c+5778,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(40)", false,-1, 5,0);
        tracep->declBus(c+5779,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(41)", false,-1, 5,0);
        tracep->declBus(c+5780,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(42)", false,-1, 5,0);
        tracep->declBus(c+5781,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(43)", false,-1, 5,0);
        tracep->declBus(c+5782,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(44)", false,-1, 5,0);
        tracep->declBus(c+5783,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(45)", false,-1, 5,0);
        tracep->declBus(c+5784,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(46)", false,-1, 5,0);
        tracep->declBus(c+5785,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(47)", false,-1, 5,0);
        tracep->declBus(c+5786,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(48)", false,-1, 5,0);
        tracep->declBus(c+5787,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(49)", false,-1, 5,0);
        tracep->declBus(c+5788,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(50)", false,-1, 5,0);
        tracep->declBus(c+5789,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(51)", false,-1, 5,0);
        tracep->declBus(c+5790,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(52)", false,-1, 5,0);
        tracep->declBus(c+5791,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(53)", false,-1, 5,0);
        tracep->declBus(c+5792,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(54)", false,-1, 5,0);
        tracep->declBus(c+5793,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(55)", false,-1, 5,0);
        tracep->declBus(c+5794,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(56)", false,-1, 5,0);
        tracep->declBus(c+5795,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(57)", false,-1, 5,0);
        tracep->declBus(c+5796,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(58)", false,-1, 5,0);
        tracep->declBus(c+5797,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(59)", false,-1, 5,0);
        tracep->declBus(c+5798,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(60)", false,-1, 5,0);
        tracep->declBus(c+5799,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(61)", false,-1, 5,0);
        tracep->declBus(c+5800,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(62)", false,-1, 5,0);
        tracep->declBus(c+5801,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc index_nodes(63)", false,-1, 5,0);
        tracep->declQuad(c+5731,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc in_tmp", false,-1, 50,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_lzc gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14951,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding AbsWidth", false,-1, 31,0);
        tracep->declBus(c+14220,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding abs_value_i", false,-1, 30,0);
        tracep->declBit(c+14512,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding sign_i", false,-1);
        tracep->declBus(c+14221,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding round_sticky_bits_i", false,-1, 1,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding rnd_mode_i", false,-1, 2,0);
        tracep->declBit(c+2518,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding effective_subtraction_i", false,-1);
        tracep->declBus(c+14227,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding abs_rounded_o", false,-1, 30,0);
        tracep->declBit(c+14515,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding sign_o", false,-1);
        tracep->declBit(c+14226,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding exact_zero_o", false,-1);
        tracep->declBit(c+14520,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[0] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_fma i_fpnew_rounding round_up", false,-1);
        tracep->declBus(c+15011,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block OpGroup", false,-1, 1,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block Width", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block EnableVectors", false,-1);
        tracep->declBus(c+15012,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+15013,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtPipeRegs(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtPipeRegs(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtPipeRegs(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtPipeRegs(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtPipeRegs(4)", false,-1, 31,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtUnitTypes(0)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtUnitTypes(1)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtUnitTypes(2)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtUnitTypes(3)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block FmtUnitTypes(4)", false,-1, 1,0);
        tracep->declBus(c+15014,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block PipeConfig", false,-1, 1,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block NUM_FORMATS", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block NUM_OPERANDS", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block rst_ni", false,-1);
        tracep->declBus(c+2522,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+2523,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+5399,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block is_boxed_i(0)", false,-1, 1,0);
        tracep->declBus(c+5400,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block is_boxed_i(1)", false,-1, 1,0);
        tracep->declBus(c+5401,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block is_boxed_i(2)", false,-1, 1,0);
        tracep->declBus(c+5402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block is_boxed_i(3)", false,-1, 1,0);
        tracep->declBus(c+5403,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block is_boxed_i(4)", false,-1, 1,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block op_i", false,-1, 3,0);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block op_mod_i", false,-1);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block dst_fmt_i", false,-1, 2,0);
        tracep->declBus(c+14971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block int_fmt_i", false,-1, 1,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block vectorial_op_i", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block tag_i", false,-1);
        tracep->declBit(c+5291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block in_valid_i", false,-1);
        tracep->declBit(c+14521,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block in_ready_o", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block flush_i", false,-1);
        tracep->declBus(c+14233,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block result_o", false,-1, 31,0);
        tracep->declBit(c+14234,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block status_o NV", false,-1);
        tracep->declBit(c+14235,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block status_o DZ", false,-1);
        tracep->declBit(c+14236,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block status_o OF", false,-1);
        tracep->declBit(c+14237,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block status_o UF", false,-1);
        tracep->declBit(c+14238,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block status_o NX", false,-1);
        tracep->declBit(c+14239,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block extension_bit_o", false,-1);
        tracep->declBit(c+14240,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block tag_o", false,-1);
        tracep->declBit(c+14522,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block out_valid_o", false,-1);
        tracep->declBit(c+13278,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block out_ready_i", false,-1);
        tracep->declBit(c+13879,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block busy_o", false,-1);
        tracep->declBus(c+13810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_in_ready", false,-1, 4,0);
        tracep->declBus(c+13880,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_out_valid", false,-1, 4,0);
        tracep->declBus(c+13279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_out_ready", false,-1, 4,0);
        tracep->declBus(c+13881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_busy", false,-1, 4,0);
        tracep->declBus(c+5131,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) result", false,-1, 31,0);
        tracep->declBit(c+5132,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) status NV", false,-1);
        tracep->declBit(c+5133,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) status DZ", false,-1);
        tracep->declBit(c+5134,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) status OF", false,-1);
        tracep->declBit(c+5135,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) status UF", false,-1);
        tracep->declBit(c+5136,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) status NX", false,-1);
        tracep->declBit(c+5137,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) ext_bit", false,-1);
        tracep->declBit(c+5138,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(0) tag", false,-1);
        tracep->declBus(c+5139,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) result", false,-1, 31,0);
        tracep->declBit(c+5140,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) status NV", false,-1);
        tracep->declBit(c+5141,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) status DZ", false,-1);
        tracep->declBit(c+5142,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) status OF", false,-1);
        tracep->declBit(c+5143,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) status UF", false,-1);
        tracep->declBit(c+5144,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) status NX", false,-1);
        tracep->declBit(c+5145,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) ext_bit", false,-1);
        tracep->declBit(c+5146,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(1) tag", false,-1);
        tracep->declBus(c+5147,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) result", false,-1, 31,0);
        tracep->declBit(c+5148,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) status NV", false,-1);
        tracep->declBit(c+5149,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) status DZ", false,-1);
        tracep->declBit(c+5150,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) status OF", false,-1);
        tracep->declBit(c+5151,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) status UF", false,-1);
        tracep->declBit(c+5152,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) status NX", false,-1);
        tracep->declBit(c+5153,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) ext_bit", false,-1);
        tracep->declBit(c+5154,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(2) tag", false,-1);
        tracep->declBus(c+5155,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) result", false,-1, 31,0);
        tracep->declBit(c+5156,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) status NV", false,-1);
        tracep->declBit(c+5157,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) status DZ", false,-1);
        tracep->declBit(c+5158,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) status OF", false,-1);
        tracep->declBit(c+5159,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) status UF", false,-1);
        tracep->declBit(c+5160,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) status NX", false,-1);
        tracep->declBit(c+5161,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) ext_bit", false,-1);
        tracep->declBit(c+5162,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(3) tag", false,-1);
        tracep->declBus(c+5163,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) result", false,-1, 31,0);
        tracep->declBit(c+5164,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) status NV", false,-1);
        tracep->declBit(c+5165,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) status DZ", false,-1);
        tracep->declBit(c+5166,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) status OF", false,-1);
        tracep->declBit(c+5167,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) status UF", false,-1);
        tracep->declBit(c+5168,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) status NX", false,-1);
        tracep->declBit(c+5169,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) ext_bit", false,-1);
        tracep->declBit(c+5170,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block fmt_outputs(4) tag", false,-1);
        tracep->declBus(c+14241,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output result", false,-1, 31,0);
        tracep->declBit(c+14234,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output status NV", false,-1);
        tracep->declBit(c+14235,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output status DZ", false,-1);
        tracep->declBit(c+14236,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output status OF", false,-1);
        tracep->declBit(c+14237,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output status UF", false,-1);
        tracep->declBit(c+14238,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output status NX", false,-1);
        tracep->declBit(c+14242,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output ext_bit", false,-1);
        tracep->declBit(c+14243,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block arbiter_output tag", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] ANY_MERGED", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[0] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[1] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[1] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[2] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[2] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[3] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[3] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[4] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_parallel_slices[4] IS_FIRST_MERGED", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice FMT", false,-1, 2,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice REG", false,-1, 31,0);
        tracep->declBit(c+14523,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice in_valid", false,-1);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter ExtPrio", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter LockIn", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter FairArb", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter rst_ni", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter flush_i", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter rr_i", false,-1, 2,0);
        tracep->declBus(c+13880,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter req_i", false,-1, 4,0);
        tracep->declBus(c+13279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gnt_o", false,-1, 4,0);
        tracep->declBus(c+5131,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) result", false,-1, 31,0);
        tracep->declBit(c+5132,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) status NV", false,-1);
        tracep->declBit(c+5133,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) status DZ", false,-1);
        tracep->declBit(c+5134,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) status OF", false,-1);
        tracep->declBit(c+5135,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) status UF", false,-1);
        tracep->declBit(c+5136,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) status NX", false,-1);
        tracep->declBit(c+5137,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) ext_bit", false,-1);
        tracep->declBit(c+5138,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(0) tag", false,-1);
        tracep->declBus(c+5139,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) result", false,-1, 31,0);
        tracep->declBit(c+5140,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) status NV", false,-1);
        tracep->declBit(c+5141,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) status DZ", false,-1);
        tracep->declBit(c+5142,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) status OF", false,-1);
        tracep->declBit(c+5143,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) status UF", false,-1);
        tracep->declBit(c+5144,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) status NX", false,-1);
        tracep->declBit(c+5145,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) ext_bit", false,-1);
        tracep->declBit(c+5146,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(1) tag", false,-1);
        tracep->declBus(c+5147,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) result", false,-1, 31,0);
        tracep->declBit(c+5148,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) status NV", false,-1);
        tracep->declBit(c+5149,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) status DZ", false,-1);
        tracep->declBit(c+5150,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) status OF", false,-1);
        tracep->declBit(c+5151,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) status UF", false,-1);
        tracep->declBit(c+5152,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) status NX", false,-1);
        tracep->declBit(c+5153,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) ext_bit", false,-1);
        tracep->declBit(c+5154,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(2) tag", false,-1);
        tracep->declBus(c+5155,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) result", false,-1, 31,0);
        tracep->declBit(c+5156,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) status NV", false,-1);
        tracep->declBit(c+5157,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) status DZ", false,-1);
        tracep->declBit(c+5158,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) status OF", false,-1);
        tracep->declBit(c+5159,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) status UF", false,-1);
        tracep->declBit(c+5160,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) status NX", false,-1);
        tracep->declBit(c+5161,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) ext_bit", false,-1);
        tracep->declBit(c+5162,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(3) tag", false,-1);
        tracep->declBus(c+5163,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) result", false,-1, 31,0);
        tracep->declBit(c+5164,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) status NV", false,-1);
        tracep->declBit(c+5165,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) status DZ", false,-1);
        tracep->declBit(c+5166,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) status OF", false,-1);
        tracep->declBit(c+5167,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) status UF", false,-1);
        tracep->declBit(c+5168,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) status NX", false,-1);
        tracep->declBit(c+5169,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) ext_bit", false,-1);
        tracep->declBit(c+5170,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_i(4) tag", false,-1);
        tracep->declBit(c+14522,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter req_o", false,-1);
        tracep->declBit(c+13278,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gnt_i", false,-1);
        tracep->declBus(c+14241,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o result", false,-1, 31,0);
        tracep->declBit(c+14234,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o status NV", false,-1);
        tracep->declBit(c+14235,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o status DZ", false,-1);
        tracep->declBit(c+14236,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o status OF", false,-1);
        tracep->declBit(c+14237,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o status UF", false,-1);
        tracep->declBit(c+14238,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o status NX", false,-1);
        tracep->declBit(c+14242,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o ext_bit", false,-1);
        tracep->declBit(c+14243,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter data_o tag", false,-1);
        tracep->declBus(c+6260,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter idx_o", false,-1, 2,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+6261,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+6262,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+6263,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+6264,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+6265,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+6266,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+6267,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+14241,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) result", false,-1, 31,0);
        tracep->declBit(c+14234,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NV", false,-1);
        tracep->declBit(c+14235,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status DZ", false,-1);
        tracep->declBit(c+14236,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status OF", false,-1);
        tracep->declBit(c+14237,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status UF", false,-1);
        tracep->declBit(c+14238,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NX", false,-1);
        tracep->declBit(c+14242,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) ext_bit", false,-1);
        tracep->declBit(c+14243,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) tag", false,-1);
        tracep->declBus(c+14244,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) result", false,-1, 31,0);
        tracep->declBit(c+14245,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NV", false,-1);
        tracep->declBit(c+14246,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status DZ", false,-1);
        tracep->declBit(c+14247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status OF", false,-1);
        tracep->declBit(c+14248,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status UF", false,-1);
        tracep->declBit(c+14249,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NX", false,-1);
        tracep->declBit(c+14250,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) ext_bit", false,-1);
        tracep->declBit(c+14251,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) tag", false,-1);
        tracep->declBus(c+14252,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) result", false,-1, 31,0);
        tracep->declBit(c+14253,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NV", false,-1);
        tracep->declBit(c+14254,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status DZ", false,-1);
        tracep->declBit(c+14255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status OF", false,-1);
        tracep->declBit(c+14256,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status UF", false,-1);
        tracep->declBit(c+14257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NX", false,-1);
        tracep->declBit(c+14258,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) ext_bit", false,-1);
        tracep->declBit(c+14259,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) tag", false,-1);
        tracep->declBus(c+14260,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) result", false,-1, 31,0);
        tracep->declBit(c+14261,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NV", false,-1);
        tracep->declBit(c+14262,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status DZ", false,-1);
        tracep->declBit(c+14263,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status OF", false,-1);
        tracep->declBit(c+14264,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status UF", false,-1);
        tracep->declBit(c+14265,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NX", false,-1);
        tracep->declBit(c+14266,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) ext_bit", false,-1);
        tracep->declBit(c+14267,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) tag", false,-1);
        tracep->declBus(c+14268,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) result", false,-1, 31,0);
        tracep->declBit(c+14269,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NV", false,-1);
        tracep->declBit(c+14270,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status DZ", false,-1);
        tracep->declBit(c+14271,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status OF", false,-1);
        tracep->declBit(c+14272,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status UF", false,-1);
        tracep->declBit(c+14273,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NX", false,-1);
        tracep->declBit(c+14274,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) ext_bit", false,-1);
        tracep->declBit(c+14275,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) tag", false,-1);
        tracep->declBus(c+14276,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) result", false,-1, 31,0);
        tracep->declBit(c+14277,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NV", false,-1);
        tracep->declBit(c+14278,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status DZ", false,-1);
        tracep->declBit(c+14279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status OF", false,-1);
        tracep->declBit(c+14280,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status UF", false,-1);
        tracep->declBit(c+14281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NX", false,-1);
        tracep->declBit(c+14282,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) ext_bit", false,-1);
        tracep->declBit(c+14283,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) tag", false,-1);
        tracep->declBus(c+14284,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) result", false,-1, 31,0);
        tracep->declBit(c+14285,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NV", false,-1);
        tracep->declBit(c+14286,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status DZ", false,-1);
        tracep->declBit(c+14287,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status OF", false,-1);
        tracep->declBit(c+14288,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status UF", false,-1);
        tracep->declBit(c+14289,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NX", false,-1);
        tracep->declBit(c+14290,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) ext_bit", false,-1);
        tracep->declBit(c+14291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) tag", false,-1);
        tracep->declBus(c+14524,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gnt_nodes", false,-1, 6,0);
        tracep->declBus(c+14525,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter req_nodes", false,-1, 6,0);
        tracep->declBus(c+5012,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter rr_q", false,-1, 2,0);
        tracep->declBus(c+13880,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter req_d", false,-1, 4,0);
        tracep->declBus(c+14526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 2,0);
        tracep->declBus(c+6268,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 4,0);
        tracep->declBus(c+6269,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 4,0);
        tracep->declBus(c+6270,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 2,0);
        tracep->declBus(c+6271,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 2,0);
        tracep->declBus(c+6272,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 2,0);
        tracep->declBit(c+6273,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+15015,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+6274,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+6275,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+6276,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+4894,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+14984,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4895,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+14985,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+15016,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+14987,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+15017,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+14989,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6268,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 4,0);
        tracep->declBus(c+6270,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 2,0);
        tracep->declBit(c+6273,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+179,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+180,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+181,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+182,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+183,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+6277,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+6278,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+6279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+6280,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+6281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+6282,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+6283,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+6284,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+6285,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+6286,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6269,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 4,0);
        tracep->declBus(c+6271,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 2,0);
        tracep->declBit(c+6287,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+184,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+185,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+186,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+187,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+188,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+6288,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+6289,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+6290,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+6291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+6292,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+6293,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+6294,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+6295,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+6296,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+6297,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15018,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice OpGroup", false,-1, 1,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice Width", false,-1, 31,0);
        tracep->declBus(c+15019,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice FpFmtConfig", false,-1, 0,4);
        tracep->declBus(c+15020,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice IntFmtConfig", false,-1, 0,3);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice EnableVectors", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice NumPipeRegs", false,-1, 31,0);
        tracep->declBus(c+15021,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice PipeConfig", false,-1, 1,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_OPERANDS", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_FORMATS", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice rst_ni", false,-1);
        tracep->declBus(c+2522,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+2523,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+5399,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(0)", false,-1, 1,0);
        tracep->declBus(c+5400,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(1)", false,-1, 1,0);
        tracep->declBus(c+5401,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(2)", false,-1, 1,0);
        tracep->declBus(c+5402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(3)", false,-1, 1,0);
        tracep->declBus(c+5403,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(4)", false,-1, 1,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice op_i", false,-1, 3,0);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice op_mod_i", false,-1);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt_i", false,-1, 2,0);
        tracep->declBus(c+14971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice int_fmt_i", false,-1, 1,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice vectorial_op_i", false,-1);
        tracep->declBit(c+15022,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice tag_i", false,-1);
        tracep->declBit(c+14523,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice in_valid_i", false,-1);
        tracep->declBit(c+13280,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice in_ready_o", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice flush_i", false,-1);
        tracep->declBus(c+14527,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice result_o", false,-1, 31,0);
        tracep->declBit(c+14292,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice status_o NV", false,-1);
        tracep->declBit(c+14293,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice status_o DZ", false,-1);
        tracep->declBit(c+14294,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice status_o OF", false,-1);
        tracep->declBit(c+14295,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice status_o UF", false,-1);
        tracep->declBit(c+14296,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice status_o NX", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice extension_bit_o", false,-1);
        tracep->declBit(c+5013,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice tag_o", false,-1);
        tracep->declBit(c+13281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice out_valid_o", false,-1);
        tracep->declBit(c+13282,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice out_ready_i", false,-1);
        tracep->declBit(c+14528,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice busy_o", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice MAX_FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice MAX_INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_LANES", false,-1, 31,0);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_INT_FORMATS", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice FMT_BITS", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice AUX_BITS", false,-1, 31,0);
        tracep->declBus(c+13280,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_in_ready", false,-1, 0,0);
        tracep->declBus(c+13281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_out_valid", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice vectorial_op", false,-1);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt", false,-1, 2,0);
        tracep->declBus(c+189,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice aux_data", false,-1, 4,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt_is_int", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice dst_is_cpk", false,-1);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice dst_vec_op", false,-1, 1,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice target_aux_d", false,-1, 2,0);
        tracep->declBus(c+15023,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice target_aux_q", false,-1, 2,0);
        tracep->declBit(c+2478,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_up_cast", false,-1);
        tracep->declBit(c+2479,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_down_cast", false,-1);
        tracep->declBus(c+14297,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(0)", false,-1, 31,0);
        tracep->declBus(c+14298,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(1)", false,-1, 31,0);
        tracep->declBus(c+14299,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(2)", false,-1, 31,0);
        tracep->declBus(c+14300,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(3)", false,-1, 31,0);
        tracep->declBus(c+14301,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(4)", false,-1, 31,0);
        tracep->declBus(c+190,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(0)", false,-1, 31,0);
        tracep->declBus(c+191,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(1)", false,-1, 31,0);
        tracep->declBus(c+192,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(2)", false,-1, 31,0);
        tracep->declBus(c+193,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(3)", false,-1, 31,0);
        tracep->declBus(c+15024,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice conv_slice_result", false,-1, 31,0);
        tracep->declBus(c+15025,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice conv_target_d", false,-1, 31,0);
        tracep->declBus(c+15026,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice conv_target_q", false,-1, 31,0);
        tracep->declBit(c+4909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) NV", false,-1);
        tracep->declBit(c+4910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) DZ", false,-1);
        tracep->declBit(c+4911,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) OF", false,-1);
        tracep->declBit(c+4912,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) UF", false,-1);
        tracep->declBit(c+4913,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) NX", false,-1);
        tracep->declBus(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_ext_bit", false,-1, 0,0);
        tracep->declBit(c+5013,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_tags(0)", false,-1);
        tracep->declBus(c+5014,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_aux(0)", false,-1, 4,0);
        tracep->declBus(c+14528,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice lane_busy", false,-1, 0,0);
        tracep->declBit(c+5015,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice result_is_vector", false,-1);
        tracep->declBus(c+5016,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice result_fmt", false,-1, 2,0);
        tracep->declBit(c+5017,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice result_fmt_is_int", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice result_is_cpk", false,-1);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice result_vec_op", false,-1, 1,0);
        tracep->declBus(c+5409,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_1op", false,-1, 4,0);
        tracep->declBus(c+5410,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(0)", false,-1, 1,0);
        tracep->declBus(c+5411,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(1)", false,-1, 1,0);
        tracep->declBus(c+5412,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(2)", false,-1, 1,0);
        tracep->declBus(c+5413,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(3)", false,-1, 1,0);
        tracep->declBus(c+5414,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(4)", false,-1, 1,0);
        tracep->declBus(c+15027,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice boxed_2op unnamedblk1 fmt", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE", false,-1, 31,0);
        tracep->declBus(c+15028,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] ACTIVE_FORMATS", false,-1, 0,4);
        tracep->declBus(c+15029,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] ACTIVE_INT_FORMATS", false,-1, 0,3);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] MAX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15030,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_FORMATS", false,-1, 0,4);
        tracep->declBus(c+15031,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_INT_FORMATS", false,-1, 0,3);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15032,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE_FORMATS", false,-1, 0,4);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14529,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] local_result", false,-1, 31,0);
        tracep->declBit(c+14523,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane in_valid", false,-1);
        tracep->declBit(c+13281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane out_valid", false,-1);
        tracep->declBit(c+13282,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane out_ready", false,-1);
        tracep->declBus(c+2524,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane local_operands(0)", false,-1, 31,0);
        tracep->declBus(c+2525,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane local_operands(1)", false,-1, 31,0);
        tracep->declBus(c+14530,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_result", false,-1, 31,0);
        tracep->declBit(c+4914,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status NV", false,-1);
        tracep->declBit(c+4915,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status DZ", false,-1);
        tracep->declBit(c+4916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status OF", false,-1);
        tracep->declBit(c+4917,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status UF", false,-1);
        tracep->declBit(c+4918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status NX", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane prepare_input unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBit(c+14302,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status NV", false,-1);
        tracep->declBit(c+14303,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status DZ", false,-1);
        tracep->declBit(c+14304,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status OF", false,-1);
        tracep->declBit(c+14305,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status UF", false,-1);
        tracep->declBit(c+14306,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status NX", false,-1);
        tracep->declBus(c+14995,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+15033,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi FpFmtConfig", false,-1, 0,4);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi NumPipeRegs", false,-1, 31,0);
        tracep->declBus(c+15034,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi PipeConfig", false,-1, 1,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi WIDTH", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi NUM_FORMATS", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi rst_ni", false,-1);
        tracep->declBus(c+2524,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+2525,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+5410,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi is_boxed_i(0)", false,-1, 1,0);
        tracep->declBus(c+5411,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi is_boxed_i(1)", false,-1, 1,0);
        tracep->declBus(c+5412,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi is_boxed_i(2)", false,-1, 1,0);
        tracep->declBus(c+5413,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi is_boxed_i(3)", false,-1, 1,0);
        tracep->declBus(c+5414,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi is_boxed_i(4)", false,-1, 1,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi op_i", false,-1, 3,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi dst_fmt_i", false,-1, 2,0);
        tracep->declBit(c+15035,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi tag_i", false,-1);
        tracep->declBus(c+189,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi aux_i", false,-1, 4,0);
        tracep->declBit(c+14523,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi in_valid_i", false,-1);
        tracep->declBit(c+13280,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi in_ready_o", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi flush_i", false,-1);
        tracep->declBus(c+14530,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi result_o", false,-1, 31,0);
        tracep->declBit(c+4914,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_o NV", false,-1);
        tracep->declBit(c+4915,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_o DZ", false,-1);
        tracep->declBit(c+4916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_o OF", false,-1);
        tracep->declBit(c+4917,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_o UF", false,-1);
        tracep->declBit(c+4918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_o NX", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi extension_bit_o", false,-1);
        tracep->declBit(c+5013,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi tag_o", false,-1);
        tracep->declBus(c+5014,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi aux_o", false,-1, 4,0);
        tracep->declBit(c+13281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_valid_o", false,-1);
        tracep->declBit(c+13282,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_ready_i", false,-1);
        tracep->declBit(c+14528,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi busy_o", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi NUM_INP_REGS", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi NUM_OUT_REGS", false,-1, 31,0);
        tracep->declBus(c+2524,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi operands_q(0)", false,-1, 31,0);
        tracep->declBus(c+2525,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi operands_q(1)", false,-1, 31,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi rnd_mode_q", false,-1, 2,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi op_q", false,-1, 3,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi dst_fmt_q", false,-1, 2,0);
        tracep->declBit(c+14523,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi in_valid_q", false,-1);
        tracep->declBus(c+2526,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_operands_q(0)(0)", false,-1, 31,0);
        tracep->declBus(c+2527,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_operands_q(0)(1)", false,-1, 31,0);
        tracep->declBus(c+5173,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_rnd_mode_q(0)", false,-1, 2,0);
        tracep->declBus(c+1376,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_op_q(0)", false,-1, 3,0);
        tracep->declBus(c+194,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_dst_fmt_q(0)", false,-1, 2,0);
        tracep->declBit(c+14997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_tag_q(0)", false,-1);
        tracep->declBus(c+195,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_aux_q(0)", false,-1, 4,0);
        tracep->declBus(c+14523,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_valid_q", false,-1, 0,0);
        tracep->declBus(c+13280,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi inp_pipe_ready", false,-1, 0,0);
        tracep->declBus(c+196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi divsqrt_fmt", false,-1, 1,0);
        tracep->declQuad(c+2528,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi divsqrt_operands(0)", false,-1, 63,0);
        tracep->declQuad(c+2530,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi divsqrt_operands(1)", false,-1, 63,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi input_is_fp8", false,-1);
        tracep->declBit(c+13280,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi in_ready", false,-1);
        tracep->declBit(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi div_valid", false,-1);
        tracep->declBit(c+13812,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi sqrt_valid", false,-1);
        tracep->declBit(c+5174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_ready", false,-1);
        tracep->declBit(c+5128,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_done", false,-1);
        tracep->declBit(c+13813,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi op_starting", false,-1);
        tracep->declBit(c+13281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_valid", false,-1);
        tracep->declBit(c+13282,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_ready", false,-1);
        tracep->declBit(c+13283,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi hold_result", false,-1);
        tracep->declBit(c+13284,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi data_is_held", false,-1);
        tracep->declBit(c+13285,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_busy", false,-1);
        tracep->declBus(c+5018,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi state_q", false,-1, 1,0);
        tracep->declBus(c+13286,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi state_d", false,-1, 1,0);
        tracep->declBit(c+5019,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi result_is_fp8_q", false,-1);
        tracep->declBit(c+5013,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi result_tag_q", false,-1);
        tracep->declBus(c+5014,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi result_aux_q", false,-1, 4,0);
        tracep->declQuad(c+14531,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_result", false,-1, 63,0);
        tracep->declBus(c+14533,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi adjusted_result", false,-1, 31,0);
        tracep->declBus(c+4903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi held_result_q", false,-1, 31,0);
        tracep->declBit(c+5297,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_status NV", false,-1);
        tracep->declBit(c+5298,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_status DZ", false,-1);
        tracep->declBit(c+5299,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_status OF", false,-1);
        tracep->declBit(c+5300,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_status UF", false,-1);
        tracep->declBit(c+5301,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi unit_status NX", false,-1);
        tracep->declBit(c+4904,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi held_status_q NV", false,-1);
        tracep->declBit(c+4905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi held_status_q DZ", false,-1);
        tracep->declBit(c+4906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi held_status_q OF", false,-1);
        tracep->declBit(c+4907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi held_status_q UF", false,-1);
        tracep->declBit(c+4908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi held_status_q NX", false,-1);
        tracep->declBus(c+14530,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi result_d", false,-1, 31,0);
        tracep->declBit(c+4914,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_d NV", false,-1);
        tracep->declBit(c+4915,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_d DZ", false,-1);
        tracep->declBit(c+4916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_d OF", false,-1);
        tracep->declBit(c+4917,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_d UF", false,-1);
        tracep->declBit(c+4918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi status_d NX", false,-1);
        tracep->declBus(c+14530,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_result_q(0)", false,-1, 31,0);
        tracep->declBit(c+4914,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_status_q(0) NV", false,-1);
        tracep->declBit(c+4915,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_status_q(0) DZ", false,-1);
        tracep->declBit(c+4916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_status_q(0) OF", false,-1);
        tracep->declBit(c+4917,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_status_q(0) UF", false,-1);
        tracep->declBit(c+4918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_status_q(0) NX", false,-1);
        tracep->declBit(c+5020,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_tag_q(0)", false,-1);
        tracep->declBus(c+5021,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_aux_q(0)", false,-1, 4,0);
        tracep->declBus(c+13281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_valid_q", false,-1, 0,0);
        tracep->declBus(c+13282,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi out_pipe_ready", false,-1, 0,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Clk_CI", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Rst_RBI", false,-1);
        tracep->declBit(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Div_start_SI", false,-1);
        tracep->declBit(c+13812,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Sqrt_start_SI", false,-1);
        tracep->declQuad(c+2532,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Operand_a_DI", false,-1, 63,0);
        tracep->declQuad(c+2534,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Operand_b_DI", false,-1, 63,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei RM_SI", false,-1, 2,0);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Precision_ctl_SI", false,-1, 5,0);
        tracep->declBus(c+196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Format_sel_SI", false,-1, 1,0);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Kill_SI", false,-1);
        tracep->declQuad(c+14531,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Result_DO", false,-1, 63,0);
        tracep->declBus(c+5302,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Fflags_SO", false,-1, 4,0);
        tracep->declBit(c+5174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Ready_SO", false,-1);
        tracep->declBit(c+5128,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Done_SO", false,-1);
        tracep->declBus(c+1171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Exp_a_D", false,-1, 11,0);
        tracep->declBus(c+5221,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Exp_b_D", false,-1, 11,0);
        tracep->declQuad(c+1172,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Mant_a_D", false,-1, 52,0);
        tracep->declQuad(c+1174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Mant_b_D", false,-1, 52,0);
        tracep->declBus(c+5022,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Exp_z_D", false,-1, 12,0);
        tracep->declQuad(c+5129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Mant_z_D", false,-1, 56,0);
        tracep->declBit(c+5023,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Sign_z_D", false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Start_S", false,-1);
        tracep->declBus(c+5024,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei RM_dly_S", false,-1, 2,0);
        tracep->declBit(c+5025,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Div_enable_S", false,-1);
        tracep->declBit(c+1176,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Sqrt_enable_S", false,-1);
        tracep->declBit(c+5026,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Inf_a_S", false,-1);
        tracep->declBit(c+5027,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Inf_b_S", false,-1);
        tracep->declBit(c+5028,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Zero_a_S", false,-1);
        tracep->declBit(c+5029,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Zero_b_S", false,-1);
        tracep->declBit(c+5030,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei NaN_a_S", false,-1);
        tracep->declBit(c+5031,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei NaN_b_S", false,-1);
        tracep->declBit(c+5032,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei SNaN_S", false,-1);
        tracep->declBit(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Special_case_SB", false,-1);
        tracep->declBit(c+5033,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Special_case_dly_SB", false,-1);
        tracep->declBit(c+5034,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei Full_precision_S", false,-1);
        tracep->declBit(c+1177,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei FP32_S", false,-1);
        tracep->declBit(c+1178,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei FP64_S", false,-1);
        tracep->declBit(c+1179,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei FP16_S", false,-1);
        tracep->declBit(c+1180,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei FP16ALT_S", false,-1);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Clk_CI", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Rst_RBI", false,-1);
        tracep->declBit(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Div_start_SI", false,-1);
        tracep->declBit(c+13812,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Sqrt_start_SI", false,-1);
        tracep->declBit(c+5174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Ready_SI", false,-1);
        tracep->declQuad(c+2532,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Operand_a_DI", false,-1, 63,0);
        tracep->declQuad(c+2534,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Operand_b_DI", false,-1, 63,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 RM_SI", false,-1, 2,0);
        tracep->declBus(c+196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Format_sel_SI", false,-1, 1,0);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Start_SO", false,-1);
        tracep->declBus(c+1171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_a_DO_norm", false,-1, 11,0);
        tracep->declBus(c+5221,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_b_DO_norm", false,-1, 11,0);
        tracep->declQuad(c+1172,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_DO_norm", false,-1, 52,0);
        tracep->declQuad(c+1174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_DO_norm", false,-1, 52,0);
        tracep->declBus(c+5024,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 RM_dly_SO", false,-1, 2,0);
        tracep->declBit(c+5023,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Sign_z_DO", false,-1);
        tracep->declBit(c+5026,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Inf_a_SO", false,-1);
        tracep->declBit(c+5027,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Inf_b_SO", false,-1);
        tracep->declBit(c+5028,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Zero_a_SO", false,-1);
        tracep->declBit(c+5029,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Zero_b_SO", false,-1);
        tracep->declBit(c+5030,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 NaN_a_SO", false,-1);
        tracep->declBit(c+5031,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 NaN_b_SO", false,-1);
        tracep->declBit(c+5032,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 SNaN_SO", false,-1);
        tracep->declBit(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Special_case_SBO", false,-1);
        tracep->declBit(c+5033,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Special_case_dly_SBO", false,-1);
        tracep->declBit(c+2536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Hb_a_D", false,-1);
        tracep->declBit(c+2537,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Hb_b_D", false,-1);
        tracep->declBus(c+2538,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_a_D", false,-1, 10,0);
        tracep->declBus(c+2539,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_b_D", false,-1, 10,0);
        tracep->declQuad(c+5802,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_NonH_D", false,-1, 51,0);
        tracep->declQuad(c+2540,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_NonH_D", false,-1, 51,0);
        tracep->declQuad(c+5804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_D", false,-1, 52,0);
        tracep->declQuad(c+5806,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_D", false,-1, 52,0);
        tracep->declBit(c+5808,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Sign_a_D", false,-1);
        tracep->declBit(c+2542,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Sign_b_D", false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Start_S", false,-1);
        tracep->declBit(c+5809,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_prenorm_zero_S", false,-1);
        tracep->declBit(c+5810,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_prenorm_zero_S", false,-1);
        tracep->declBit(c+2543,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_a_prenorm_zero_S", false,-1);
        tracep->declBit(c+2544,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_b_prenorm_zero_S", false,-1);
        tracep->declBit(c+5811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_a_prenorm_Inf_NaN_S", false,-1);
        tracep->declBit(c+5812,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_b_prenorm_Inf_NaN_S", false,-1);
        tracep->declBit(c+5813,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_prenorm_QNaN_S", false,-1);
        tracep->declBit(c+5814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_prenorm_SNaN_S", false,-1);
        tracep->declBit(c+2545,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_prenorm_QNaN_S", false,-1);
        tracep->declBit(c+2546,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_prenorm_SNaN_S", false,-1);
        tracep->declBit(c+13816,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Zero_a_SN", false,-1);
        tracep->declBit(c+5028,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Zero_a_SP", false,-1);
        tracep->declBit(c+13817,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Zero_b_SN", false,-1);
        tracep->declBit(c+5029,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Zero_b_SP", false,-1);
        tracep->declBit(c+13818,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Inf_a_SN", false,-1);
        tracep->declBit(c+5026,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Inf_a_SP", false,-1);
        tracep->declBit(c+13819,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Inf_b_SN", false,-1);
        tracep->declBit(c+5027,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Inf_b_SP", false,-1);
        tracep->declBit(c+13820,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 NaN_a_SN", false,-1);
        tracep->declBit(c+5030,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 NaN_a_SP", false,-1);
        tracep->declBit(c+13821,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 NaN_b_SN", false,-1);
        tracep->declBit(c+5031,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 NaN_b_SP", false,-1);
        tracep->declBit(c+14534,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 SNaN_SN", false,-1);
        tracep->declBit(c+5032,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 SNaN_SP", false,-1);
        tracep->declBit(c+14535,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Sign_z_DN", false,-1);
        tracep->declBit(c+5023,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Sign_z_DP", false,-1);
        tracep->declBus(c+14536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 RM_DN", false,-1, 2,0);
        tracep->declBus(c+5024,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 RM_DP", false,-1, 2,0);
        tracep->declBus(c+5819,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_leadingOne_a", false,-1, 5,0);
        tracep->declBus(c+5820,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_leadingOne_b", false,-1, 5,0);
        tracep->declBit(c+5821,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_zero_S_a", false,-1);
        tracep->declBit(c+5822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_zero_S_b", false,-1);
        tracep->declQuad(c+14537,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_norm_DN", false,-1, 52,0);
        tracep->declQuad(c+1172,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_a_norm_DP", false,-1, 52,0);
        tracep->declBus(c+14539,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_a_norm_DN", false,-1, 11,0);
        tracep->declBus(c+1171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_a_norm_DP", false,-1, 11,0);
        tracep->declQuad(c+14540,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_norm_DN", false,-1, 52,0);
        tracep->declQuad(c+1174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Mant_b_norm_DP", false,-1, 52,0);
        tracep->declBus(c+14542,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_b_norm_DN", false,-1, 11,0);
        tracep->declBus(c+5221,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 Exp_b_norm_DP", false,-1, 11,0);
        tracep->declBus(c+15036,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua WIDTH", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua MODE", false,-1);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua CNT_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+5804,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua in_i", false,-1, 52,0);
        tracep->declBus(c+5819,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua cnt_o", false,-1, 5,0);
        tracep->declBit(c+5821,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua empty_o", false,-1);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+197,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(0)", false,-1, 5,0);
        tracep->declBus(c+198,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(1)", false,-1, 5,0);
        tracep->declBus(c+199,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(2)", false,-1, 5,0);
        tracep->declBus(c+200,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(3)", false,-1, 5,0);
        tracep->declBus(c+201,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(4)", false,-1, 5,0);
        tracep->declBus(c+202,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(5)", false,-1, 5,0);
        tracep->declBus(c+203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(6)", false,-1, 5,0);
        tracep->declBus(c+204,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(7)", false,-1, 5,0);
        tracep->declBus(c+205,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(8)", false,-1, 5,0);
        tracep->declBus(c+206,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(9)", false,-1, 5,0);
        tracep->declBus(c+207,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(10)", false,-1, 5,0);
        tracep->declBus(c+208,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(11)", false,-1, 5,0);
        tracep->declBus(c+209,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(12)", false,-1, 5,0);
        tracep->declBus(c+210,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(13)", false,-1, 5,0);
        tracep->declBus(c+211,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(14)", false,-1, 5,0);
        tracep->declBus(c+212,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(15)", false,-1, 5,0);
        tracep->declBus(c+213,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(16)", false,-1, 5,0);
        tracep->declBus(c+214,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(17)", false,-1, 5,0);
        tracep->declBus(c+215,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(18)", false,-1, 5,0);
        tracep->declBus(c+216,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(19)", false,-1, 5,0);
        tracep->declBus(c+217,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(20)", false,-1, 5,0);
        tracep->declBus(c+218,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(21)", false,-1, 5,0);
        tracep->declBus(c+219,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(22)", false,-1, 5,0);
        tracep->declBus(c+220,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(23)", false,-1, 5,0);
        tracep->declBus(c+221,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(24)", false,-1, 5,0);
        tracep->declBus(c+222,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(25)", false,-1, 5,0);
        tracep->declBus(c+223,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(26)", false,-1, 5,0);
        tracep->declBus(c+224,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(27)", false,-1, 5,0);
        tracep->declBus(c+225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(28)", false,-1, 5,0);
        tracep->declBus(c+226,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(29)", false,-1, 5,0);
        tracep->declBus(c+227,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(30)", false,-1, 5,0);
        tracep->declBus(c+228,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(31)", false,-1, 5,0);
        tracep->declBus(c+229,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(32)", false,-1, 5,0);
        tracep->declBus(c+230,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(33)", false,-1, 5,0);
        tracep->declBus(c+231,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(34)", false,-1, 5,0);
        tracep->declBus(c+232,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(35)", false,-1, 5,0);
        tracep->declBus(c+233,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(36)", false,-1, 5,0);
        tracep->declBus(c+234,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(37)", false,-1, 5,0);
        tracep->declBus(c+235,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(38)", false,-1, 5,0);
        tracep->declBus(c+236,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(39)", false,-1, 5,0);
        tracep->declBus(c+237,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(40)", false,-1, 5,0);
        tracep->declBus(c+238,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(41)", false,-1, 5,0);
        tracep->declBus(c+239,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(42)", false,-1, 5,0);
        tracep->declBus(c+240,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(43)", false,-1, 5,0);
        tracep->declBus(c+241,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(44)", false,-1, 5,0);
        tracep->declBus(c+242,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(45)", false,-1, 5,0);
        tracep->declBus(c+243,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(46)", false,-1, 5,0);
        tracep->declBus(c+244,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(47)", false,-1, 5,0);
        tracep->declBus(c+245,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(48)", false,-1, 5,0);
        tracep->declBus(c+246,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(49)", false,-1, 5,0);
        tracep->declBus(c+247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(50)", false,-1, 5,0);
        tracep->declBus(c+248,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(51)", false,-1, 5,0);
        tracep->declBus(c+249,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_lut(52)", false,-1, 5,0);
        tracep->declQuad(c+5823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc sel_nodes", false,-1, 63,0);
        tracep->declBus(c+5825,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(0)", false,-1, 5,0);
        tracep->declBus(c+5826,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(1)", false,-1, 5,0);
        tracep->declBus(c+5827,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(2)", false,-1, 5,0);
        tracep->declBus(c+5828,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(3)", false,-1, 5,0);
        tracep->declBus(c+5829,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(4)", false,-1, 5,0);
        tracep->declBus(c+5830,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(5)", false,-1, 5,0);
        tracep->declBus(c+5831,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(6)", false,-1, 5,0);
        tracep->declBus(c+5832,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(7)", false,-1, 5,0);
        tracep->declBus(c+5833,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(8)", false,-1, 5,0);
        tracep->declBus(c+5834,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(9)", false,-1, 5,0);
        tracep->declBus(c+5835,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(10)", false,-1, 5,0);
        tracep->declBus(c+5836,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(11)", false,-1, 5,0);
        tracep->declBus(c+5837,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(12)", false,-1, 5,0);
        tracep->declBus(c+5838,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(13)", false,-1, 5,0);
        tracep->declBus(c+5839,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(14)", false,-1, 5,0);
        tracep->declBus(c+5840,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(15)", false,-1, 5,0);
        tracep->declBus(c+5841,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(16)", false,-1, 5,0);
        tracep->declBus(c+5842,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(17)", false,-1, 5,0);
        tracep->declBus(c+5843,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(18)", false,-1, 5,0);
        tracep->declBus(c+5844,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(19)", false,-1, 5,0);
        tracep->declBus(c+5845,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(20)", false,-1, 5,0);
        tracep->declBus(c+5846,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(21)", false,-1, 5,0);
        tracep->declBus(c+5847,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(22)", false,-1, 5,0);
        tracep->declBus(c+5848,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(23)", false,-1, 5,0);
        tracep->declBus(c+5849,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(24)", false,-1, 5,0);
        tracep->declBus(c+5850,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(25)", false,-1, 5,0);
        tracep->declBus(c+5851,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(26)", false,-1, 5,0);
        tracep->declBus(c+5852,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(27)", false,-1, 5,0);
        tracep->declBus(c+5853,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(28)", false,-1, 5,0);
        tracep->declBus(c+5854,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(29)", false,-1, 5,0);
        tracep->declBus(c+5855,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(30)", false,-1, 5,0);
        tracep->declBus(c+5856,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(31)", false,-1, 5,0);
        tracep->declBus(c+5857,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(32)", false,-1, 5,0);
        tracep->declBus(c+5858,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(33)", false,-1, 5,0);
        tracep->declBus(c+5859,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(34)", false,-1, 5,0);
        tracep->declBus(c+5860,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(35)", false,-1, 5,0);
        tracep->declBus(c+5861,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(36)", false,-1, 5,0);
        tracep->declBus(c+5862,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(37)", false,-1, 5,0);
        tracep->declBus(c+5863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(38)", false,-1, 5,0);
        tracep->declBus(c+5864,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(39)", false,-1, 5,0);
        tracep->declBus(c+5865,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(40)", false,-1, 5,0);
        tracep->declBus(c+5866,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(41)", false,-1, 5,0);
        tracep->declBus(c+5867,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(42)", false,-1, 5,0);
        tracep->declBus(c+5868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(43)", false,-1, 5,0);
        tracep->declBus(c+5869,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(44)", false,-1, 5,0);
        tracep->declBus(c+5870,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(45)", false,-1, 5,0);
        tracep->declBus(c+5871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(46)", false,-1, 5,0);
        tracep->declBus(c+5872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(47)", false,-1, 5,0);
        tracep->declBus(c+5873,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(48)", false,-1, 5,0);
        tracep->declBus(c+5874,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(49)", false,-1, 5,0);
        tracep->declBus(c+5875,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(50)", false,-1, 5,0);
        tracep->declBus(c+5876,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(51)", false,-1, 5,0);
        tracep->declBus(c+5877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(52)", false,-1, 5,0);
        tracep->declBus(c+5878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(53)", false,-1, 5,0);
        tracep->declBus(c+5879,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(54)", false,-1, 5,0);
        tracep->declBus(c+5880,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(55)", false,-1, 5,0);
        tracep->declBus(c+5881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(56)", false,-1, 5,0);
        tracep->declBus(c+5882,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(57)", false,-1, 5,0);
        tracep->declBus(c+5883,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(58)", false,-1, 5,0);
        tracep->declBus(c+5884,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(59)", false,-1, 5,0);
        tracep->declBus(c+5885,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(60)", false,-1, 5,0);
        tracep->declBus(c+5886,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(61)", false,-1, 5,0);
        tracep->declBus(c+5887,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(62)", false,-1, 5,0);
        tracep->declBus(c+5888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc index_nodes(63)", false,-1, 5,0);
        tracep->declQuad(c+5815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc in_tmp", false,-1, 52,0);
        tracep->declBus(c+15036,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ua gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15036,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub WIDTH", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub MODE", false,-1);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub CNT_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+5806,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub in_i", false,-1, 52,0);
        tracep->declBus(c+5820,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub cnt_o", false,-1, 5,0);
        tracep->declBit(c+5822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub empty_o", false,-1);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+250,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(0)", false,-1, 5,0);
        tracep->declBus(c+251,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(1)", false,-1, 5,0);
        tracep->declBus(c+252,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(2)", false,-1, 5,0);
        tracep->declBus(c+253,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(3)", false,-1, 5,0);
        tracep->declBus(c+254,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(4)", false,-1, 5,0);
        tracep->declBus(c+255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(5)", false,-1, 5,0);
        tracep->declBus(c+256,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(6)", false,-1, 5,0);
        tracep->declBus(c+257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(7)", false,-1, 5,0);
        tracep->declBus(c+258,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(8)", false,-1, 5,0);
        tracep->declBus(c+259,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(9)", false,-1, 5,0);
        tracep->declBus(c+260,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(10)", false,-1, 5,0);
        tracep->declBus(c+261,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(11)", false,-1, 5,0);
        tracep->declBus(c+262,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(12)", false,-1, 5,0);
        tracep->declBus(c+263,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(13)", false,-1, 5,0);
        tracep->declBus(c+264,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(14)", false,-1, 5,0);
        tracep->declBus(c+265,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(15)", false,-1, 5,0);
        tracep->declBus(c+266,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(16)", false,-1, 5,0);
        tracep->declBus(c+267,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(17)", false,-1, 5,0);
        tracep->declBus(c+268,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(18)", false,-1, 5,0);
        tracep->declBus(c+269,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(19)", false,-1, 5,0);
        tracep->declBus(c+270,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(20)", false,-1, 5,0);
        tracep->declBus(c+271,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(21)", false,-1, 5,0);
        tracep->declBus(c+272,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(22)", false,-1, 5,0);
        tracep->declBus(c+273,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(23)", false,-1, 5,0);
        tracep->declBus(c+274,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(24)", false,-1, 5,0);
        tracep->declBus(c+275,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(25)", false,-1, 5,0);
        tracep->declBus(c+276,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(26)", false,-1, 5,0);
        tracep->declBus(c+277,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(27)", false,-1, 5,0);
        tracep->declBus(c+278,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(28)", false,-1, 5,0);
        tracep->declBus(c+279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(29)", false,-1, 5,0);
        tracep->declBus(c+280,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(30)", false,-1, 5,0);
        tracep->declBus(c+281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(31)", false,-1, 5,0);
        tracep->declBus(c+282,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(32)", false,-1, 5,0);
        tracep->declBus(c+283,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(33)", false,-1, 5,0);
        tracep->declBus(c+284,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(34)", false,-1, 5,0);
        tracep->declBus(c+285,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(35)", false,-1, 5,0);
        tracep->declBus(c+286,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(36)", false,-1, 5,0);
        tracep->declBus(c+287,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(37)", false,-1, 5,0);
        tracep->declBus(c+288,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(38)", false,-1, 5,0);
        tracep->declBus(c+289,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(39)", false,-1, 5,0);
        tracep->declBus(c+290,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(40)", false,-1, 5,0);
        tracep->declBus(c+291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(41)", false,-1, 5,0);
        tracep->declBus(c+292,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(42)", false,-1, 5,0);
        tracep->declBus(c+293,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(43)", false,-1, 5,0);
        tracep->declBus(c+294,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(44)", false,-1, 5,0);
        tracep->declBus(c+295,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(45)", false,-1, 5,0);
        tracep->declBus(c+296,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(46)", false,-1, 5,0);
        tracep->declBus(c+297,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(47)", false,-1, 5,0);
        tracep->declBus(c+298,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(48)", false,-1, 5,0);
        tracep->declBus(c+299,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(49)", false,-1, 5,0);
        tracep->declBus(c+300,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(50)", false,-1, 5,0);
        tracep->declBus(c+301,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(51)", false,-1, 5,0);
        tracep->declBus(c+302,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_lut(52)", false,-1, 5,0);
        tracep->declQuad(c+5889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc sel_nodes", false,-1, 63,0);
        tracep->declBus(c+5891,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(0)", false,-1, 5,0);
        tracep->declBus(c+5892,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(1)", false,-1, 5,0);
        tracep->declBus(c+5893,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(2)", false,-1, 5,0);
        tracep->declBus(c+5894,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(3)", false,-1, 5,0);
        tracep->declBus(c+5895,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(4)", false,-1, 5,0);
        tracep->declBus(c+5896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(5)", false,-1, 5,0);
        tracep->declBus(c+5897,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(6)", false,-1, 5,0);
        tracep->declBus(c+5898,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(7)", false,-1, 5,0);
        tracep->declBus(c+5899,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(8)", false,-1, 5,0);
        tracep->declBus(c+5900,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(9)", false,-1, 5,0);
        tracep->declBus(c+5901,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(10)", false,-1, 5,0);
        tracep->declBus(c+5902,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(11)", false,-1, 5,0);
        tracep->declBus(c+5903,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(12)", false,-1, 5,0);
        tracep->declBus(c+5904,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(13)", false,-1, 5,0);
        tracep->declBus(c+5905,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(14)", false,-1, 5,0);
        tracep->declBus(c+5906,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(15)", false,-1, 5,0);
        tracep->declBus(c+5907,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(16)", false,-1, 5,0);
        tracep->declBus(c+5908,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(17)", false,-1, 5,0);
        tracep->declBus(c+5909,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(18)", false,-1, 5,0);
        tracep->declBus(c+5910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(19)", false,-1, 5,0);
        tracep->declBus(c+5911,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(20)", false,-1, 5,0);
        tracep->declBus(c+5912,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(21)", false,-1, 5,0);
        tracep->declBus(c+5913,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(22)", false,-1, 5,0);
        tracep->declBus(c+5914,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(23)", false,-1, 5,0);
        tracep->declBus(c+5915,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(24)", false,-1, 5,0);
        tracep->declBus(c+5916,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(25)", false,-1, 5,0);
        tracep->declBus(c+5917,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(26)", false,-1, 5,0);
        tracep->declBus(c+5918,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(27)", false,-1, 5,0);
        tracep->declBus(c+5919,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(28)", false,-1, 5,0);
        tracep->declBus(c+5920,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(29)", false,-1, 5,0);
        tracep->declBus(c+5921,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(30)", false,-1, 5,0);
        tracep->declBus(c+5922,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(31)", false,-1, 5,0);
        tracep->declBus(c+5923,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(32)", false,-1, 5,0);
        tracep->declBus(c+5924,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(33)", false,-1, 5,0);
        tracep->declBus(c+5925,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(34)", false,-1, 5,0);
        tracep->declBus(c+5926,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(35)", false,-1, 5,0);
        tracep->declBus(c+5927,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(36)", false,-1, 5,0);
        tracep->declBus(c+5928,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(37)", false,-1, 5,0);
        tracep->declBus(c+5929,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(38)", false,-1, 5,0);
        tracep->declBus(c+5930,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(39)", false,-1, 5,0);
        tracep->declBus(c+5931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(40)", false,-1, 5,0);
        tracep->declBus(c+5932,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(41)", false,-1, 5,0);
        tracep->declBus(c+5933,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(42)", false,-1, 5,0);
        tracep->declBus(c+5934,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(43)", false,-1, 5,0);
        tracep->declBus(c+5935,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(44)", false,-1, 5,0);
        tracep->declBus(c+5936,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(45)", false,-1, 5,0);
        tracep->declBus(c+5937,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(46)", false,-1, 5,0);
        tracep->declBus(c+5938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(47)", false,-1, 5,0);
        tracep->declBus(c+5939,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(48)", false,-1, 5,0);
        tracep->declBus(c+5940,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(49)", false,-1, 5,0);
        tracep->declBus(c+5941,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(50)", false,-1, 5,0);
        tracep->declBus(c+5942,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(51)", false,-1, 5,0);
        tracep->declBus(c+5943,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(52)", false,-1, 5,0);
        tracep->declBus(c+5944,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(53)", false,-1, 5,0);
        tracep->declBus(c+5945,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(54)", false,-1, 5,0);
        tracep->declBus(c+5946,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(55)", false,-1, 5,0);
        tracep->declBus(c+5947,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(56)", false,-1, 5,0);
        tracep->declBus(c+5948,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(57)", false,-1, 5,0);
        tracep->declBus(c+5949,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(58)", false,-1, 5,0);
        tracep->declBus(c+5950,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(59)", false,-1, 5,0);
        tracep->declBus(c+5951,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(60)", false,-1, 5,0);
        tracep->declBus(c+5952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(61)", false,-1, 5,0);
        tracep->declBus(c+5953,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(62)", false,-1, 5,0);
        tracep->declBus(c+5954,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc index_nodes(63)", false,-1, 5,0);
        tracep->declQuad(c+5817,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc in_tmp", false,-1, 52,0);
        tracep->declBus(c+15036,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei preprocess_U0 LOD_Ub gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Clk_CI", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Rst_RBI", false,-1);
        tracep->declBit(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Div_start_SI", false,-1);
        tracep->declBit(c+13812,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Sqrt_start_SI", false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Start_SI", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Kill_SI", false,-1);
        tracep->declBit(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Special_case_SBI", false,-1);
        tracep->declBit(c+5033,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Special_case_dly_SBI", false,-1);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Precision_ctl_SI", false,-1, 5,0);
        tracep->declBus(c+196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Format_sel_SI", false,-1, 1,0);
        tracep->declQuad(c+1172,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Mant_a_DI", false,-1, 52,0);
        tracep->declQuad(c+1174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Mant_b_DI", false,-1, 52,0);
        tracep->declBus(c+1171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Exp_a_DI", false,-1, 11,0);
        tracep->declBus(c+5221,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Exp_b_DI", false,-1, 11,0);
        tracep->declBit(c+5025,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Div_enable_SO", false,-1);
        tracep->declBit(c+1176,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Sqrt_enable_SO", false,-1);
        tracep->declBit(c+5034,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Full_precision_SO", false,-1);
        tracep->declBit(c+1177,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 FP32_SO", false,-1);
        tracep->declBit(c+1178,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 FP64_SO", false,-1);
        tracep->declBit(c+1179,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 FP16_SO", false,-1);
        tracep->declBit(c+1180,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 FP16ALT_SO", false,-1);
        tracep->declBit(c+5174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Ready_SO", false,-1);
        tracep->declBit(c+5128,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Done_SO", false,-1);
        tracep->declQuad(c+5129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Mant_z_DO", false,-1, 56,0);
        tracep->declBus(c+5022,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Exp_z_DO", false,-1, 12,0);
        tracep->declBit(c+1181,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Div_start_dly_S", false,-1);
        tracep->declBit(c+1182,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 Sqrt_start_dly_S", false,-1);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Clk_CI", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Rst_RBI", false,-1);
        tracep->declBit(c+13811,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Div_start_SI", false,-1);
        tracep->declBit(c+13812,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_start_SI", false,-1);
        tracep->declBit(c+13814,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Start_SI", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Kill_SI", false,-1);
        tracep->declBit(c+13815,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Special_case_SBI", false,-1);
        tracep->declBit(c+5033,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Special_case_dly_SBI", false,-1);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Precision_ctl_SI", false,-1, 5,0);
        tracep->declBus(c+196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Format_sel_SI", false,-1, 1,0);
        tracep->declQuad(c+1172,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Numerator_DI", false,-1, 52,0);
        tracep->declBus(c+1171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_num_DI", false,-1, 11,0);
        tracep->declQuad(c+1174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Denominator_DI", false,-1, 52,0);
        tracep->declBus(c+5221,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_den_DI", false,-1, 11,0);
        tracep->declBit(c+1181,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Div_start_dly_SO", false,-1);
        tracep->declBit(c+1182,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_start_dly_SO", false,-1);
        tracep->declBit(c+5025,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Div_enable_SO", false,-1);
        tracep->declBit(c+1176,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_enable_SO", false,-1);
        tracep->declBit(c+5034,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Full_precision_SO", false,-1);
        tracep->declBit(c+1177,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 FP32_SO", false,-1);
        tracep->declBit(c+1178,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 FP64_SO", false,-1);
        tracep->declBit(c+1179,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 FP16_SO", false,-1);
        tracep->declBit(c+1180,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 FP16ALT_SO", false,-1);
        tracep->declBit(c+5174,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Ready_SO", false,-1);
        tracep->declBit(c+5128,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Done_SO", false,-1);
        tracep->declQuad(c+5129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Mant_result_prenorm_DO", false,-1, 56,0);
        tracep->declBus(c+5022,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_result_prenorm_DO", false,-1, 12,0);
        tracep->declQuad(c+14543,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Partial_remainder_DN", false,-1, 57,0);
        tracep->declQuad(c+1183,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Partial_remainder_DP", false,-1, 57,0);
        tracep->declQuad(c+1185,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Quotient_DP", false,-1, 56,0);
        tracep->declQuad(c+1187,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Numerator_se_D", false,-1, 53,0);
        tracep->declQuad(c+1189,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Denominator_se_D", false,-1, 53,0);
        tracep->declQuad(c+1377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Denominator_se_DB", false,-1, 53,0);
        tracep->declQuad(c+1379,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Mant_D_sqrt_Norm", false,-1, 53,0);
        tracep->declBus(c+1191,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Format_sel_S", false,-1, 1,0);
        tracep->declBus(c+5035,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Precision_ctl_S", false,-1, 5,0);
        tracep->declBus(c+5223,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 State_ctl_S", false,-1, 5,0);
        tracep->declBus(c+5036,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 State_Two_iteration_unit_S", false,-1, 5,0);
        tracep->declBus(c+5037,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 State_Four_iteration_unit_S", false,-1, 5,0);
        tracep->declBit(c+1181,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Div_start_dly_S", false,-1);
        tracep->declBit(c+1182,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_start_dly_S", false,-1);
        tracep->declBus(c+1192,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Crtl_cnt_S", false,-1, 5,0);
        tracep->declBit(c+5224,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Start_dly_S", false,-1);
        tracep->declBit(c+11701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Fsm_enable_S", false,-1);
        tracep->declBit(c+5250,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Final_state_S", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_0", false,-1);
        tracep->declBit(c+1193,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_1", false,-1);
        tracep->declBus(c+1194,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_2", false,-1, 1,0);
        tracep->declBus(c+1195,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_3", false,-1, 2,0);
        tracep->declBus(c+1196,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_4", false,-1, 3,0);
        tracep->declBus(c+1197,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_5", false,-1, 4,0);
        tracep->declBus(c+1198,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_6", false,-1, 5,0);
        tracep->declBus(c+1199,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_7", false,-1, 6,0);
        tracep->declBus(c+1200,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_8", false,-1, 7,0);
        tracep->declBus(c+1201,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_9", false,-1, 8,0);
        tracep->declBus(c+1202,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_10", false,-1, 9,0);
        tracep->declBus(c+1203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_11", false,-1, 10,0);
        tracep->declBus(c+1204,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_12", false,-1, 11,0);
        tracep->declBus(c+1205,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_13", false,-1, 12,0);
        tracep->declBus(c+1206,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_14", false,-1, 13,0);
        tracep->declBus(c+1207,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_15", false,-1, 14,0);
        tracep->declBus(c+1208,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_16", false,-1, 15,0);
        tracep->declBus(c+1209,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_17", false,-1, 16,0);
        tracep->declBus(c+1210,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_18", false,-1, 17,0);
        tracep->declBus(c+1211,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_19", false,-1, 18,0);
        tracep->declBus(c+1212,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_20", false,-1, 19,0);
        tracep->declBus(c+1213,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_21", false,-1, 20,0);
        tracep->declBus(c+1214,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_22", false,-1, 21,0);
        tracep->declBus(c+1215,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_23", false,-1, 22,0);
        tracep->declBus(c+1216,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_24", false,-1, 23,0);
        tracep->declBus(c+1217,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_25", false,-1, 24,0);
        tracep->declBus(c+1218,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_26", false,-1, 25,0);
        tracep->declBus(c+1219,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_27", false,-1, 26,0);
        tracep->declBus(c+1220,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_28", false,-1, 27,0);
        tracep->declBus(c+1221,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_29", false,-1, 28,0);
        tracep->declBus(c+1222,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_30", false,-1, 29,0);
        tracep->declBus(c+1223,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_31", false,-1, 30,0);
        tracep->declBus(c+1224,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_32", false,-1, 31,0);
        tracep->declQuad(c+1225,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_33", false,-1, 32,0);
        tracep->declQuad(c+1227,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_34", false,-1, 33,0);
        tracep->declQuad(c+1229,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_35", false,-1, 34,0);
        tracep->declQuad(c+1231,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_36", false,-1, 35,0);
        tracep->declQuad(c+1233,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_37", false,-1, 36,0);
        tracep->declQuad(c+1235,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_38", false,-1, 37,0);
        tracep->declQuad(c+1237,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_39", false,-1, 38,0);
        tracep->declQuad(c+1239,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_40", false,-1, 39,0);
        tracep->declQuad(c+1241,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_41", false,-1, 40,0);
        tracep->declQuad(c+1243,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_42", false,-1, 41,0);
        tracep->declQuad(c+1245,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_43", false,-1, 42,0);
        tracep->declQuad(c+1247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_44", false,-1, 43,0);
        tracep->declQuad(c+1249,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_45", false,-1, 44,0);
        tracep->declQuad(c+1251,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_46", false,-1, 45,0);
        tracep->declQuad(c+1253,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_47", false,-1, 46,0);
        tracep->declQuad(c+1255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_48", false,-1, 47,0);
        tracep->declQuad(c+1257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_49", false,-1, 48,0);
        tracep->declQuad(c+1259,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_50", false,-1, 49,0);
        tracep->declQuad(c+1261,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_51", false,-1, 50,0);
        tracep->declQuad(c+1263,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_52", false,-1, 51,0);
        tracep->declQuad(c+1265,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_53", false,-1, 52,0);
        tracep->declQuad(c+1267,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_54", false,-1, 53,0);
        tracep->declQuad(c+1269,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_55", false,-1, 54,0);
        tracep->declQuad(c+1271,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_56", false,-1, 55,0);
        tracep->declQuad(c+1185,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_57", false,-1, 56,0);
        tracep->declQuad(c+15037,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_58", false,-1, 57,0);
        tracep->declQuad(c+15039,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_59", false,-1, 58,0);
        tracep->declQuad(c+15041,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_one_60", false,-1, 59,0);
        tracep->declBus(c+5311,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_0", false,-1, 1,0);
        tracep->declBus(c+1277,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_1", false,-1, 2,0);
        tracep->declBus(c+1278,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_2", false,-1, 4,0);
        tracep->declBus(c+1279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_3", false,-1, 6,0);
        tracep->declBus(c+1280,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_4", false,-1, 8,0);
        tracep->declBus(c+1281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_5", false,-1, 10,0);
        tracep->declBus(c+1282,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_6", false,-1, 12,0);
        tracep->declBus(c+1283,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_7", false,-1, 14,0);
        tracep->declBus(c+1284,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_8", false,-1, 16,0);
        tracep->declBus(c+1285,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_9", false,-1, 18,0);
        tracep->declBus(c+1286,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_10", false,-1, 20,0);
        tracep->declBus(c+1287,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_11", false,-1, 22,0);
        tracep->declBus(c+1288,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_12", false,-1, 24,0);
        tracep->declBus(c+1289,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_13", false,-1, 26,0);
        tracep->declBus(c+1290,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_14", false,-1, 28,0);
        tracep->declBus(c+1291,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_15", false,-1, 30,0);
        tracep->declQuad(c+1292,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_16", false,-1, 32,0);
        tracep->declQuad(c+1294,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_17", false,-1, 34,0);
        tracep->declQuad(c+1296,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_18", false,-1, 36,0);
        tracep->declQuad(c+1298,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_19", false,-1, 38,0);
        tracep->declQuad(c+1300,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_20", false,-1, 40,0);
        tracep->declQuad(c+1302,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_21", false,-1, 42,0);
        tracep->declQuad(c+1304,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_22", false,-1, 44,0);
        tracep->declQuad(c+1306,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_23", false,-1, 46,0);
        tracep->declQuad(c+1308,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_24", false,-1, 48,0);
        tracep->declQuad(c+1310,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_25", false,-1, 50,0);
        tracep->declQuad(c+1312,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_26", false,-1, 52,0);
        tracep->declQuad(c+1314,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_27", false,-1, 54,0);
        tracep->declQuad(c+1316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_two_28", false,-1, 56,0);
        tracep->declBus(c+5312,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_0", false,-1, 2,0);
        tracep->declBus(c+5313,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_1", false,-1, 4,0);
        tracep->declBus(c+5314,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_2", false,-1, 7,0);
        tracep->declBus(c+5315,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_3", false,-1, 10,0);
        tracep->declBus(c+5316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_4", false,-1, 13,0);
        tracep->declBus(c+5317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_5", false,-1, 16,0);
        tracep->declBus(c+5318,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_6", false,-1, 19,0);
        tracep->declBus(c+5319,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_7", false,-1, 22,0);
        tracep->declBus(c+5320,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_8", false,-1, 25,0);
        tracep->declBus(c+5321,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_9", false,-1, 28,0);
        tracep->declBus(c+5322,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_10", false,-1, 31,0);
        tracep->declQuad(c+5323,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_11", false,-1, 34,0);
        tracep->declQuad(c+5325,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_12", false,-1, 37,0);
        tracep->declQuad(c+5327,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_13", false,-1, 40,0);
        tracep->declQuad(c+5329,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_14", false,-1, 43,0);
        tracep->declQuad(c+5331,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_15", false,-1, 46,0);
        tracep->declQuad(c+5333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_16", false,-1, 49,0);
        tracep->declQuad(c+5335,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_17", false,-1, 52,0);
        tracep->declQuad(c+5337,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_18", false,-1, 55,0);
        tracep->declQuad(c+1318,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_19", false,-1, 58,0);
        tracep->declQuad(c+15043,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_three_20", false,-1, 61,0);
        tracep->declBus(c+5339,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_0", false,-1, 3,0);
        tracep->declBus(c+1320,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_1", false,-1, 6,0);
        tracep->declBus(c+1321,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_2", false,-1, 10,0);
        tracep->declBus(c+1322,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_3", false,-1, 14,0);
        tracep->declBus(c+1323,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_4", false,-1, 18,0);
        tracep->declBus(c+1324,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_5", false,-1, 22,0);
        tracep->declBus(c+1325,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_6", false,-1, 26,0);
        tracep->declBus(c+1326,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_7", false,-1, 30,0);
        tracep->declQuad(c+1327,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_8", false,-1, 34,0);
        tracep->declQuad(c+1329,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_9", false,-1, 38,0);
        tracep->declQuad(c+1331,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_10", false,-1, 42,0);
        tracep->declQuad(c+1333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_11", false,-1, 46,0);
        tracep->declQuad(c+1335,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_12", false,-1, 50,0);
        tracep->declQuad(c+1337,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_13", false,-1, 54,0);
        tracep->declQuad(c+1339,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Qcnt_four_14", false,-1, 58,0);
        tracep->declQuad(c+1273,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_R0", false,-1, 57,0);
        tracep->declQuad(c+5340,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_Q0", false,-1, 57,0);
        tracep->declQuad(c+5342,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt0", false,-1, 57,0);
        tracep->declQuad(c+1354,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt_com_0", false,-1, 57,0);
        tracep->declQuad(c+14545,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_R1", false,-1, 57,0);
        tracep->declQuad(c+5344,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_Q1", false,-1, 57,0);
        tracep->declQuad(c+5346,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt1", false,-1, 57,0);
        tracep->declQuad(c+1356,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt_com_1", false,-1, 57,0);
        tracep->declQuad(c+14547,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_R2", false,-1, 57,0);
        tracep->declQuad(c+5348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_Q2", false,-1, 57,0);
        tracep->declQuad(c+5350,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt2", false,-1, 57,0);
        tracep->declQuad(c+1358,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt_com_2", false,-1, 57,0);
        tracep->declQuad(c+14549,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_R3", false,-1, 57,0);
        tracep->declQuad(c+15045,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_Q3", false,-1, 57,0);
        tracep->declQuad(c+15047,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt3", false,-1, 57,0);
        tracep->declQuad(c+1381,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Q_sqrt_com_3", false,-1, 57,0);
        tracep->declQuad(c+14551,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_R4", false,-1, 57,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1383+i*1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_DI", true,(i+0), 1,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1418+i*1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_DO", true,(i+0), 1,0);}}
        tracep->declBit(c+15049,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_carry_DO", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+5385+i*2,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Iteration_cell_a_D", true,(i+0), 57,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+5352+i*2,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Iteration_cell_b_D", true,(i+0), 57,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+14553+i*2,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Iteration_cell_a_BMASK_D", true,(i+0), 57,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+5360+i*2,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Iteration_cell_b_BMASK_D", true,(i+0), 57,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+11702+i*1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Iteration_cell_carry_D", true,(i+0));}}
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+11706+i*2,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Iteration_cell_sum_D", true,(i+0), 57,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+5368+i*2,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Iteration_cell_sum_AMASK_D", true,(i+0), 57,0);}}
        tracep->declBus(c+5376,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_quotinent_S", false,-1, 3,0);
        tracep->declQuad(c+1387,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Denominator_se_format_DB", false,-1, 57,0);
        tracep->declQuad(c+1389,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 First_iteration_cell_div_a_D", false,-1, 57,0);
        tracep->declQuad(c+14561,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 First_iteration_cell_div_b_D", false,-1, 57,0);
        tracep->declBit(c+1275,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sel_b_for_first_S", false,-1);
        tracep->declQuad(c+1341,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sec_iteration_cell_div_a_D", false,-1, 57,0);
        tracep->declQuad(c+14563,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sec_iteration_cell_div_b_D", false,-1, 57,0);
        tracep->declBit(c+5377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sel_b_for_sec_S", false,-1);
        tracep->declQuad(c+1343,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Thi_iteration_cell_div_a_D", false,-1, 57,0);
        tracep->declQuad(c+14565,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Thi_iteration_cell_div_b_D", false,-1, 57,0);
        tracep->declBit(c+5378,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sel_b_for_thi_S", false,-1);
        tracep->declQuad(c+15050,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Fou_iteration_cell_div_a_D", false,-1, 57,0);
        tracep->declQuad(c+15052,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Fou_iteration_cell_div_b_D", false,-1, 57,0);
        tracep->declBit(c+15054,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sel_b_for_fou_S", false,-1);
        tracep->declQuad(c+15055,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Mask_bits_ctl_S", false,-1, 57,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+5225+i*1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Div_enable_SI", true,(i+0));}}
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+5229+i*1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Div_start_dly_SI", true,(i+0));}}
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+5233+i*1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Sqrt_enable_SI", true,(i+0));}}
        tracep->declQuad(c+14567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Quotient_DN", false,-1, 56,0);
        tracep->declBus(c+14569,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_result_prenorm_DN", false,-1, 12,0);
        tracep->declBus(c+5022,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_result_prenorm_DP", false,-1, 12,0);
        tracep->declBus(c+1276,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_add_a_D", false,-1, 12,0);
        tracep->declBus(c+14570,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_add_b_D", false,-1, 12,0);
        tracep->declBus(c+14571,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 Exp_add_c_D", false,-1, 12,0);
        tracep->declBus(c+5237,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 C_BIAS_AONE", false,-1, 31,0);
        tracep->declBus(c+5238,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 C_HALF_BIAS", false,-1, 31,0);
        tracep->declBus(c+15057,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt WIDTH", false,-1, 31,0);
        tracep->declQuad(c+5393,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt A_DI", false,-1, 57,0);
        tracep->declQuad(c+5379,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt B_DI", false,-1, 57,0);
        tracep->declBit(c+5239,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt Div_enable_SI", false,-1);
        tracep->declBit(c+5240,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt Div_start_dly_SI", false,-1);
        tracep->declBit(c+5241,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt Sqrt_enable_SI", false,-1);
        tracep->declBus(c+1391,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt D_DI", false,-1, 1,0);
        tracep->declBus(c+1414,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt D_DO", false,-1, 1,0);
        tracep->declQuad(c+14572,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt Sum_DO", false,-1, 57,0);
        tracep->declBit(c+14574,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt Carry_out_DO", false,-1);
        tracep->declBit(c+1392,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt D_carry_D", false,-1);
        tracep->declBit(c+14575,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt Sqrt_cin_D", false,-1);
        tracep->declBit(c+5278,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[0] iteration_div_sqrt Cin_D", false,-1);
        tracep->declBus(c+15057,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt WIDTH", false,-1, 31,0);
        tracep->declQuad(c+5395,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt A_DI", false,-1, 57,0);
        tracep->declQuad(c+5381,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt B_DI", false,-1, 57,0);
        tracep->declBit(c+5242,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt Div_enable_SI", false,-1);
        tracep->declBit(c+5243,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt Div_start_dly_SI", false,-1);
        tracep->declBit(c+5244,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt Sqrt_enable_SI", false,-1);
        tracep->declBus(c+1393,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt D_DI", false,-1, 1,0);
        tracep->declBus(c+1415,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt D_DO", false,-1, 1,0);
        tracep->declQuad(c+14576,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt Sum_DO", false,-1, 57,0);
        tracep->declBit(c+14578,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt Carry_out_DO", false,-1);
        tracep->declBit(c+1394,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt D_carry_D", false,-1);
        tracep->declBit(c+14579,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt Sqrt_cin_D", false,-1);
        tracep->declBit(c+5279,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[1] iteration_div_sqrt Cin_D", false,-1);
        tracep->declBus(c+15057,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt WIDTH", false,-1, 31,0);
        tracep->declQuad(c+5397,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt A_DI", false,-1, 57,0);
        tracep->declQuad(c+5383,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt B_DI", false,-1, 57,0);
        tracep->declBit(c+5245,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt Div_enable_SI", false,-1);
        tracep->declBit(c+5246,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt Div_start_dly_SI", false,-1);
        tracep->declBit(c+5247,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt Sqrt_enable_SI", false,-1);
        tracep->declBus(c+1395,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt D_DI", false,-1, 1,0);
        tracep->declBus(c+1416,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt D_DO", false,-1, 1,0);
        tracep->declQuad(c+14580,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt Sum_DO", false,-1, 57,0);
        tracep->declBit(c+14582,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt Carry_out_DO", false,-1);
        tracep->declBit(c+1396,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt D_carry_D", false,-1);
        tracep->declBit(c+14583,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt Sqrt_cin_D", false,-1);
        tracep->declBit(c+5280,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei nrbd_nrsc_U0 control_U0 genblk4[2] iteration_div_sqrt Cin_D", false,-1);
        tracep->declQuad(c+5129,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_in_DI", false,-1, 56,0);
        tracep->declBus(c+5022,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_in_DI", false,-1, 12,0);
        tracep->declBit(c+5023,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Sign_in_DI", false,-1);
        tracep->declBit(c+5025,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Div_enable_SI", false,-1);
        tracep->declBit(c+1176,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Sqrt_enable_SI", false,-1);
        tracep->declBit(c+5026,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Inf_a_SI", false,-1);
        tracep->declBit(c+5027,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Inf_b_SI", false,-1);
        tracep->declBit(c+5028,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Zero_a_SI", false,-1);
        tracep->declBit(c+5029,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Zero_b_SI", false,-1);
        tracep->declBit(c+5030,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 NaN_a_SI", false,-1);
        tracep->declBit(c+5031,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 NaN_b_SI", false,-1);
        tracep->declBit(c+5032,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 SNaN_SI", false,-1);
        tracep->declBus(c+5024,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 RM_SI", false,-1, 2,0);
        tracep->declBit(c+5034,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Full_precision_SI", false,-1);
        tracep->declBit(c+1177,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 FP32_SI", false,-1);
        tracep->declBit(c+1178,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 FP64_SI", false,-1);
        tracep->declBit(c+1179,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 FP16_SI", false,-1);
        tracep->declBit(c+1180,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 FP16ALT_SI", false,-1);
        tracep->declQuad(c+14531,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Result_DO", false,-1, 63,0);
        tracep->declBus(c+5302,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Fflags_SO", false,-1, 4,0);
        tracep->declBit(c+5248,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Sign_res_D", false,-1);
        tracep->declBit(c+14584,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 NV_OP_S", false,-1);
        tracep->declBit(c+5251,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_OF_S", false,-1);
        tracep->declBit(c+14585,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_UF_S", false,-1);
        tracep->declBit(c+5038,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Div_Zero_S", false,-1);
        tracep->declBit(c+14586,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 In_Exact_S", false,-1);
        tracep->declQuad(c+5252,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_res_norm_D", false,-1, 52,0);
        tracep->declBus(c+5254,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_res_norm_D", false,-1, 10,0);
        tracep->declBus(c+5039,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_Max_RS_FP64_D", false,-1, 12,0);
        tracep->declBus(c+5040,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_Max_RS_FP32_D", false,-1, 9,0);
        tracep->declBus(c+5041,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_Max_RS_FP16_D", false,-1, 6,0);
        tracep->declBus(c+5042,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_Max_RS_FP16ALT_D", false,-1, 9,0);
        tracep->declBus(c+5043,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Num_RS_D", false,-1, 12,0);
        tracep->declQuad(c+14587,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_RS_D", false,-1, 52,0);
        tracep->declQuad(c+14589,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_forsticky_D", false,-1, 56,0);
        tracep->declBus(c+5044,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_subOne_D", false,-1, 12,0);
        tracep->declBus(c+5281,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_lower_D", false,-1, 1,0);
        tracep->declBit(c+5282,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_sticky_bit_D", false,-1);
        tracep->declQuad(c+5255,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_forround_D", false,-1, 56,0);
        tracep->declQuad(c+5283,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_upper_D", false,-1, 52,0);
        tracep->declQuad(c+5306,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_upperRounded_D", false,-1, 53,0);
        tracep->declBit(c+5303,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_roundUp_S", false,-1);
        tracep->declBit(c+5285,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_rounded_S", false,-1);
        tracep->declBit(c+5308,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_renorm_S", false,-1);
        tracep->declQuad(c+14591,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_roundUp_Vector_S", false,-1, 52,0);
        tracep->declQuad(c+5309,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_res_round_D", false,-1, 51,0);
        tracep->declBus(c+14593,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_res_round_D", false,-1, 10,0);
        tracep->declQuad(c+14594,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Mant_before_format_ctl_D", false,-1, 51,0);
        tracep->declBus(c+14596,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[1] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_divsqrt_multi i_divsqrt_lei fpu_norm_U0 Exp_before_format_ctl_D", false,-1, 10,0);
        tracep->declBus(c+15058,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block OpGroup", false,-1, 1,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block Width", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block EnableVectors", false,-1);
        tracep->declBus(c+15059,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+15060,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtPipeRegs(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtPipeRegs(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtPipeRegs(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtPipeRegs(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtPipeRegs(4)", false,-1, 31,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtUnitTypes(0)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtUnitTypes(1)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtUnitTypes(2)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtUnitTypes(3)", false,-1, 1,0);
        tracep->declBus(c+14968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block FmtUnitTypes(4)", false,-1, 1,0);
        tracep->declBus(c+15061,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block PipeConfig", false,-1, 1,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block NUM_FORMATS", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block NUM_OPERANDS", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block rst_ni", false,-1);
        tracep->declBus(c+2522,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+2523,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+5404,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block is_boxed_i(0)", false,-1, 1,0);
        tracep->declBus(c+5405,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block is_boxed_i(1)", false,-1, 1,0);
        tracep->declBus(c+5406,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block is_boxed_i(2)", false,-1, 1,0);
        tracep->declBus(c+5407,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block is_boxed_i(3)", false,-1, 1,0);
        tracep->declBus(c+5408,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block is_boxed_i(4)", false,-1, 1,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block op_i", false,-1, 3,0);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block op_mod_i", false,-1);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block dst_fmt_i", false,-1, 2,0);
        tracep->declBus(c+14971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block int_fmt_i", false,-1, 1,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block vectorial_op_i", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block tag_i", false,-1);
        tracep->declBit(c+5494,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block in_valid_i", false,-1);
        tracep->declBit(c+14597,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block in_ready_o", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block flush_i", false,-1);
        tracep->declBus(c+14307,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block result_o", false,-1, 31,0);
        tracep->declBit(c+14308,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block status_o NV", false,-1);
        tracep->declBit(c+14309,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block status_o DZ", false,-1);
        tracep->declBit(c+14310,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block status_o OF", false,-1);
        tracep->declBit(c+14311,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block status_o UF", false,-1);
        tracep->declBit(c+14312,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block status_o NX", false,-1);
        tracep->declBit(c+14313,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block extension_bit_o", false,-1);
        tracep->declBit(c+14314,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block tag_o", false,-1);
        tracep->declBit(c+14598,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block out_valid_o", false,-1);
        tracep->declBit(c+13287,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block out_ready_i", false,-1);
        tracep->declBit(c+5504,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block busy_o", false,-1);
        tracep->declBus(c+13822,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_in_ready", false,-1, 4,0);
        tracep->declBus(c+5505,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_out_valid", false,-1, 4,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_out_ready", false,-1, 4,0);
        tracep->declBus(c+5506,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_busy", false,-1, 4,0);
        tracep->declBus(c+13966,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) result", false,-1, 31,0);
        tracep->declBit(c+13967,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) status NV", false,-1);
        tracep->declBit(c+13968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) status DZ", false,-1);
        tracep->declBit(c+13969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) status OF", false,-1);
        tracep->declBit(c+13970,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) status UF", false,-1);
        tracep->declBit(c+13971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) status NX", false,-1);
        tracep->declBit(c+13972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) ext_bit", false,-1);
        tracep->declBit(c+13973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(0) tag", false,-1);
        tracep->declBus(c+13974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) result", false,-1, 31,0);
        tracep->declBit(c+13975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) status NV", false,-1);
        tracep->declBit(c+13976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) status DZ", false,-1);
        tracep->declBit(c+13977,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) status OF", false,-1);
        tracep->declBit(c+13978,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) status UF", false,-1);
        tracep->declBit(c+13979,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) status NX", false,-1);
        tracep->declBit(c+13980,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) ext_bit", false,-1);
        tracep->declBit(c+13981,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(1) tag", false,-1);
        tracep->declBus(c+13982,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) result", false,-1, 31,0);
        tracep->declBit(c+13983,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) status NV", false,-1);
        tracep->declBit(c+13984,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) status DZ", false,-1);
        tracep->declBit(c+13985,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) status OF", false,-1);
        tracep->declBit(c+13986,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) status UF", false,-1);
        tracep->declBit(c+13987,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) status NX", false,-1);
        tracep->declBit(c+13988,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) ext_bit", false,-1);
        tracep->declBit(c+13989,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(2) tag", false,-1);
        tracep->declBus(c+13990,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) result", false,-1, 31,0);
        tracep->declBit(c+13991,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) status NV", false,-1);
        tracep->declBit(c+13992,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) status DZ", false,-1);
        tracep->declBit(c+13993,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) status OF", false,-1);
        tracep->declBit(c+13994,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) status UF", false,-1);
        tracep->declBit(c+13995,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) status NX", false,-1);
        tracep->declBit(c+13996,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) ext_bit", false,-1);
        tracep->declBit(c+13997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(3) tag", false,-1);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) result", false,-1, 31,0);
        tracep->declBit(c+13999,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) status NV", false,-1);
        tracep->declBit(c+14000,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) status DZ", false,-1);
        tracep->declBit(c+14001,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) status OF", false,-1);
        tracep->declBit(c+14002,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) status UF", false,-1);
        tracep->declBit(c+14003,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) status NX", false,-1);
        tracep->declBit(c+14004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) ext_bit", false,-1);
        tracep->declBit(c+14005,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block fmt_outputs(4) tag", false,-1);
        tracep->declBus(c+14315,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output result", false,-1, 31,0);
        tracep->declBit(c+14308,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output status NV", false,-1);
        tracep->declBit(c+14309,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output status DZ", false,-1);
        tracep->declBit(c+14310,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output status OF", false,-1);
        tracep->declBit(c+14311,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output status UF", false,-1);
        tracep->declBit(c+14312,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output status NX", false,-1);
        tracep->declBit(c+14316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output ext_bit", false,-1);
        tracep->declBit(c+14317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block arbiter_output tag", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+5507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format in_valid", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[1] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[1] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[2] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[2] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[3] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[3] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[4] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[4] IS_FIRST_MERGED", false,-1);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter ExtPrio", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter LockIn", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter FairArb", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter rst_ni", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter flush_i", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter rr_i", false,-1, 2,0);
        tracep->declBus(c+5505,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter req_i", false,-1, 4,0);
        tracep->declBus(c+13823,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gnt_o", false,-1, 4,0);
        tracep->declBus(c+13966,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) result", false,-1, 31,0);
        tracep->declBit(c+13967,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) status NV", false,-1);
        tracep->declBit(c+13968,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) status DZ", false,-1);
        tracep->declBit(c+13969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) status OF", false,-1);
        tracep->declBit(c+13970,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) status UF", false,-1);
        tracep->declBit(c+13971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) status NX", false,-1);
        tracep->declBit(c+13972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) ext_bit", false,-1);
        tracep->declBit(c+13973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(0) tag", false,-1);
        tracep->declBus(c+13974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) result", false,-1, 31,0);
        tracep->declBit(c+13975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) status NV", false,-1);
        tracep->declBit(c+13976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) status DZ", false,-1);
        tracep->declBit(c+13977,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) status OF", false,-1);
        tracep->declBit(c+13978,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) status UF", false,-1);
        tracep->declBit(c+13979,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) status NX", false,-1);
        tracep->declBit(c+13980,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) ext_bit", false,-1);
        tracep->declBit(c+13981,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(1) tag", false,-1);
        tracep->declBus(c+13982,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) result", false,-1, 31,0);
        tracep->declBit(c+13983,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) status NV", false,-1);
        tracep->declBit(c+13984,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) status DZ", false,-1);
        tracep->declBit(c+13985,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) status OF", false,-1);
        tracep->declBit(c+13986,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) status UF", false,-1);
        tracep->declBit(c+13987,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) status NX", false,-1);
        tracep->declBit(c+13988,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) ext_bit", false,-1);
        tracep->declBit(c+13989,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(2) tag", false,-1);
        tracep->declBus(c+13990,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) result", false,-1, 31,0);
        tracep->declBit(c+13991,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) status NV", false,-1);
        tracep->declBit(c+13992,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) status DZ", false,-1);
        tracep->declBit(c+13993,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) status OF", false,-1);
        tracep->declBit(c+13994,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) status UF", false,-1);
        tracep->declBit(c+13995,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) status NX", false,-1);
        tracep->declBit(c+13996,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) ext_bit", false,-1);
        tracep->declBit(c+13997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(3) tag", false,-1);
        tracep->declBus(c+13998,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) result", false,-1, 31,0);
        tracep->declBit(c+13999,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) status NV", false,-1);
        tracep->declBit(c+14000,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) status DZ", false,-1);
        tracep->declBit(c+14001,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) status OF", false,-1);
        tracep->declBit(c+14002,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) status UF", false,-1);
        tracep->declBit(c+14003,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) status NX", false,-1);
        tracep->declBit(c+14004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) ext_bit", false,-1);
        tracep->declBit(c+14005,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_i(4) tag", false,-1);
        tracep->declBit(c+14598,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter req_o", false,-1);
        tracep->declBit(c+13287,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gnt_i", false,-1);
        tracep->declBus(c+14315,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o result", false,-1, 31,0);
        tracep->declBit(c+14308,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o status NV", false,-1);
        tracep->declBit(c+14309,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o status DZ", false,-1);
        tracep->declBit(c+14310,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o status OF", false,-1);
        tracep->declBit(c+14311,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o status UF", false,-1);
        tracep->declBit(c+14312,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o status NX", false,-1);
        tracep->declBit(c+14316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o ext_bit", false,-1);
        tracep->declBit(c+14317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter data_o tag", false,-1);
        tracep->declBus(c+5563,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter idx_o", false,-1, 2,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+5564,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+5565,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+5566,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+5567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+5568,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+5569,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+5570,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+14315,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) result", false,-1, 31,0);
        tracep->declBit(c+14308,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NV", false,-1);
        tracep->declBit(c+14309,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status DZ", false,-1);
        tracep->declBit(c+14310,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status OF", false,-1);
        tracep->declBit(c+14311,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status UF", false,-1);
        tracep->declBit(c+14312,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NX", false,-1);
        tracep->declBit(c+14316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) ext_bit", false,-1);
        tracep->declBit(c+14317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) tag", false,-1);
        tracep->declBus(c+14318,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) result", false,-1, 31,0);
        tracep->declBit(c+14319,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NV", false,-1);
        tracep->declBit(c+14320,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status DZ", false,-1);
        tracep->declBit(c+14321,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status OF", false,-1);
        tracep->declBit(c+14322,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status UF", false,-1);
        tracep->declBit(c+14323,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NX", false,-1);
        tracep->declBit(c+14324,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) ext_bit", false,-1);
        tracep->declBit(c+14325,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) tag", false,-1);
        tracep->declBus(c+14326,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) result", false,-1, 31,0);
        tracep->declBit(c+14327,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NV", false,-1);
        tracep->declBit(c+14328,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status DZ", false,-1);
        tracep->declBit(c+14329,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status OF", false,-1);
        tracep->declBit(c+14330,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status UF", false,-1);
        tracep->declBit(c+14331,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NX", false,-1);
        tracep->declBit(c+14332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) ext_bit", false,-1);
        tracep->declBit(c+14333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) tag", false,-1);
        tracep->declBus(c+14334,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) result", false,-1, 31,0);
        tracep->declBit(c+14335,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NV", false,-1);
        tracep->declBit(c+14336,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status DZ", false,-1);
        tracep->declBit(c+14337,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status OF", false,-1);
        tracep->declBit(c+14338,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status UF", false,-1);
        tracep->declBit(c+14339,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NX", false,-1);
        tracep->declBit(c+14340,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) ext_bit", false,-1);
        tracep->declBit(c+14341,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) tag", false,-1);
        tracep->declBus(c+14342,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) result", false,-1, 31,0);
        tracep->declBit(c+14343,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NV", false,-1);
        tracep->declBit(c+14344,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status DZ", false,-1);
        tracep->declBit(c+14345,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status OF", false,-1);
        tracep->declBit(c+14346,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status UF", false,-1);
        tracep->declBit(c+14347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NX", false,-1);
        tracep->declBit(c+14348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) ext_bit", false,-1);
        tracep->declBit(c+14349,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) tag", false,-1);
        tracep->declBus(c+14350,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) result", false,-1, 31,0);
        tracep->declBit(c+14351,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NV", false,-1);
        tracep->declBit(c+14352,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status DZ", false,-1);
        tracep->declBit(c+14353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status OF", false,-1);
        tracep->declBit(c+14354,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status UF", false,-1);
        tracep->declBit(c+14355,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NX", false,-1);
        tracep->declBit(c+14356,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) ext_bit", false,-1);
        tracep->declBit(c+14357,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) tag", false,-1);
        tracep->declBus(c+14358,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) result", false,-1, 31,0);
        tracep->declBit(c+14359,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NV", false,-1);
        tracep->declBit(c+14360,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status DZ", false,-1);
        tracep->declBit(c+14361,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status OF", false,-1);
        tracep->declBit(c+14362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status UF", false,-1);
        tracep->declBit(c+14363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NX", false,-1);
        tracep->declBit(c+14364,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) ext_bit", false,-1);
        tracep->declBit(c+14365,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) tag", false,-1);
        tracep->declBus(c+13824,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gnt_nodes", false,-1, 6,0);
        tracep->declBus(c+14599,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter req_nodes", false,-1, 6,0);
        tracep->declBus(c+5045,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter rr_q", false,-1, 2,0);
        tracep->declBus(c+5505,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter req_d", false,-1, 4,0);
        tracep->declBus(c+14600,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 2,0);
        tracep->declBus(c+5508,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 4,0);
        tracep->declBus(c+5509,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 4,0);
        tracep->declBus(c+5602,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 2,0);
        tracep->declBus(c+5603,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 2,0);
        tracep->declBus(c+5604,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 2,0);
        tracep->declBit(c+5605,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+15062,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+5549,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5550,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5551,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+5510,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+14984,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5511,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+14985,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+15063,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+14987,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+15064,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+14989,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+5508,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 4,0);
        tracep->declBus(c+5602,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 2,0);
        tracep->declBit(c+5605,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+303,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+304,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+305,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+306,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+307,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+5606,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+5607,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+5608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+5609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+5610,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+5611,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+5612,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+5613,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+5614,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+5627,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+5509,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 4,0);
        tracep->declBus(c+5603,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 2,0);
        tracep->declBit(c+5615,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+308,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+309,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+310,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+311,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+312,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+5616,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+5617,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+5618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+5619,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+5620,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+5621,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+5622,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+5623,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+5624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+5628,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15065,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice OpGroup", false,-1, 1,0);
        tracep->declBus(c+15066,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice FpFormat", false,-1, 2,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice Width", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice EnableVectors", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NumPipeRegs", false,-1, 31,0);
        tracep->declBus(c+15067,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice PipeConfig", false,-1, 1,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NUM_OPERANDS", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice rst_ni", false,-1);
        tracep->declBus(c+2522,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+2523,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+5415,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice is_boxed_i", false,-1, 1,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice op_i", false,-1, 3,0);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice op_mod_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice vectorial_op_i", false,-1);
        tracep->declBit(c+15068,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice tag_i", false,-1);
        tracep->declBit(c+5507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice in_valid_i", false,-1);
        tracep->declBit(c+13825,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice in_ready_o", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice flush_i", false,-1);
        tracep->declBus(c+14601,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_o", false,-1, 31,0);
        tracep->declBit(c+13928,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o NV", false,-1);
        tracep->declBit(c+13929,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o DZ", false,-1);
        tracep->declBit(c+13930,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o OF", false,-1);
        tracep->declBit(c+13931,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o UF", false,-1);
        tracep->declBit(c+13932,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice status_o NX", false,-1);
        tracep->declBit(c+13933,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice extension_bit_o", false,-1);
        tracep->declBit(c+15069,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice tag_o", false,-1);
        tracep->declBit(c+5507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice out_valid_o", false,-1);
        tracep->declBit(c+13825,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice out_ready_i", false,-1);
        tracep->declBit(c+5512,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice busy_o", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice NUM_LANES", false,-1, 31,0);
        tracep->declBus(c+13825,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_in_ready", false,-1, 0,0);
        tracep->declBus(c+5507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_out_valid", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice vectorial_op", false,-1);
        tracep->declBus(c+14602,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_result", false,-1, 31,0);
        tracep->declBus(c+14602,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_regular_result", false,-1, 31,0);
        tracep->declBus(c+13934,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_class_result", false,-1, 31,0);
        tracep->declBus(c+13935,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice slice_vec_class_result", false,-1, 31,0);
        tracep->declBit(c+14603,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) NV", false,-1);
        tracep->declBit(c+14604,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) DZ", false,-1);
        tracep->declBit(c+14605,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) OF", false,-1);
        tracep->declBit(c+14606,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) UF", false,-1);
        tracep->declBit(c+14607,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_status(0) NX", false,-1);
        tracep->declBus(c+13933,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_ext_bit", false,-1, 0,0);
        tracep->declBus(c+13936,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_class_mask(0)", false,-1, 9,0);
        tracep->declBit(c+14997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_tags(0)", false,-1);
        tracep->declBus(c+15070,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_vectorial", false,-1, 0,0);
        tracep->declBus(c+5512,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_busy", false,-1, 0,0);
        tracep->declBus(c+1397,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice lane_is_class", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_is_vector", false,-1);
        tracep->declBit(c+1397,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice result_is_class", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice CLASS_VEC_BITS", false,-1, 31,0);
        tracep->declBus(c+14602,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] local_result", false,-1, 31,0);
        tracep->declBit(c+13937,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] local_sign", false,-1);
        tracep->declBit(c+5507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane in_valid", false,-1);
        tracep->declBit(c+5507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane out_valid", false,-1);
        tracep->declBit(c+13825,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane out_ready", false,-1);
        tracep->declBus(c+5416,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane local_operands(0)", false,-1, 31,0);
        tracep->declBus(c+5417,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane local_operands(1)", false,-1, 31,0);
        tracep->declBus(c+13938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_result", false,-1, 31,0);
        tracep->declBit(c+1402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status NV", false,-1);
        tracep->declBit(c+1403,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status DZ", false,-1);
        tracep->declBit(c+1404,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status OF", false,-1);
        tracep->declBit(c+1405,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status UF", false,-1);
        tracep->declBit(c+1406,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane op_status NX", false,-1);
        tracep->declBus(c+15071,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane prepare_input unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+13939,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status NV", false,-1);
        tracep->declBit(c+13940,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status DZ", false,-1);
        tracep->declBit(c+13941,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status OF", false,-1);
        tracep->declBit(c+13942,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status UF", false,-1);
        tracep->declBit(c+13943,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing temp_status NX", false,-1);
        tracep->declBus(c+14995,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice output_processing unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+15072,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp FpFormat", false,-1, 2,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp NumPipeRegs", false,-1, 31,0);
        tracep->declBus(c+15073,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp PipeConfig", false,-1, 1,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp WIDTH", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp rst_ni", false,-1);
        tracep->declBus(c+5416,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+5417,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+5415,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp is_boxed_i", false,-1, 1,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp op_i", false,-1, 3,0);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp op_mod_i", false,-1);
        tracep->declBit(c+15074,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp tag_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp aux_i", false,-1);
        tracep->declBit(c+5507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp in_valid_i", false,-1);
        tracep->declBit(c+13825,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp in_ready_o", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp flush_i", false,-1);
        tracep->declBus(c+13938,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp result_o", false,-1, 31,0);
        tracep->declBit(c+1402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_o NV", false,-1);
        tracep->declBit(c+1403,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_o DZ", false,-1);
        tracep->declBit(c+1404,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_o OF", false,-1);
        tracep->declBit(c+1405,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_o UF", false,-1);
        tracep->declBit(c+1406,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_o NX", false,-1);
        tracep->declBit(c+13933,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp extension_bit_o", false,-1);
        tracep->declBus(c+13936,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_mask_o", false,-1, 9,0);
        tracep->declBit(c+1397,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp is_class_o", false,-1);
        tracep->declBit(c+15075,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp tag_o", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp aux_o", false,-1);
        tracep->declBit(c+5507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_valid_o", false,-1);
        tracep->declBit(c+13825,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_ready_i", false,-1);
        tracep->declBit(c+5512,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp busy_o", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp NUM_INP_REGS", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp NUM_OUT_REGS", false,-1, 31,0);
        tracep->declBus(c+5418,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_operands_q(0)(0)", false,-1, 31,0);
        tracep->declBus(c+5419,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_operands_q(0)(1)", false,-1, 31,0);
        tracep->declBus(c+5415,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_is_boxed_q(0)", false,-1, 1,0);
        tracep->declBus(c+5173,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_rnd_mode_q(0)", false,-1, 2,0);
        tracep->declBus(c+1376,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_op_q(0)", false,-1, 3,0);
        tracep->declBus(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_op_mod_q", false,-1, 0,0);
        tracep->declBit(c+14997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_tag_q(0)", false,-1);
        tracep->declBit(c+15076,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_aux_q(0)", false,-1);
        tracep->declBus(c+5507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_valid_q", false,-1, 0,0);
        tracep->declBus(c+13825,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp inp_pipe_ready", false,-1, 0,0);
        tracep->declBit(c+5420,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_normal", false,-1);
        tracep->declBit(c+5421,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_subnormal", false,-1);
        tracep->declBit(c+5422,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_zero", false,-1);
        tracep->declBit(c+5423,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_inf", false,-1);
        tracep->declBit(c+5424,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_nan", false,-1);
        tracep->declBit(c+5425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_signalling", false,-1);
        tracep->declBit(c+5426,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_quiet", false,-1);
        tracep->declBit(c+5427,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(0) is_boxed", false,-1);
        tracep->declBit(c+5428,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_normal", false,-1);
        tracep->declBit(c+5429,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_subnormal", false,-1);
        tracep->declBit(c+5430,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_zero", false,-1);
        tracep->declBit(c+5431,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_inf", false,-1);
        tracep->declBit(c+5432,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_nan", false,-1);
        tracep->declBit(c+5433,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_signalling", false,-1);
        tracep->declBit(c+5434,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_quiet", false,-1);
        tracep->declBit(c+5435,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_q(1) is_boxed", false,-1);
        tracep->declBit(c+5436,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operand_a sign", false,-1);
        tracep->declBus(c+5437,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operand_a exponent", false,-1, 7,0);
        tracep->declBus(c+5438,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operand_a mantissa", false,-1, 22,0);
        tracep->declBit(c+5439,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operand_b sign", false,-1);
        tracep->declBus(c+5440,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operand_b exponent", false,-1, 7,0);
        tracep->declBus(c+5441,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operand_b mantissa", false,-1, 22,0);
        tracep->declBit(c+5420,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_normal", false,-1);
        tracep->declBit(c+5421,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_subnormal", false,-1);
        tracep->declBit(c+5422,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_zero", false,-1);
        tracep->declBit(c+5423,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_inf", false,-1);
        tracep->declBit(c+5424,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_nan", false,-1);
        tracep->declBit(c+5425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_signalling", false,-1);
        tracep->declBit(c+5426,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_quiet", false,-1);
        tracep->declBit(c+5427,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_a is_boxed", false,-1);
        tracep->declBit(c+5428,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_normal", false,-1);
        tracep->declBit(c+5429,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_subnormal", false,-1);
        tracep->declBit(c+5430,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_zero", false,-1);
        tracep->declBit(c+5431,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_inf", false,-1);
        tracep->declBit(c+5432,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_nan", false,-1);
        tracep->declBit(c+5433,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_signalling", false,-1);
        tracep->declBit(c+5434,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_quiet", false,-1);
        tracep->declBit(c+5435,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp info_b is_boxed", false,-1);
        tracep->declBit(c+5442,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp any_operand_inf", false,-1);
        tracep->declBit(c+5443,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp any_operand_nan", false,-1);
        tracep->declBit(c+5444,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp signalling_nan", false,-1);
        tracep->declBit(c+5445,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operands_equal", false,-1);
        tracep->declBit(c+5446,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp operand_a_smaller", false,-1);
        tracep->declBit(c+5447,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_result sign", false,-1);
        tracep->declBus(c+5448,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_result exponent", false,-1, 7,0);
        tracep->declBus(c+5449,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_result mantissa", false,-1, 22,0);
        tracep->declBit(c+15077,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_status NV", false,-1);
        tracep->declBit(c+15078,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_status DZ", false,-1);
        tracep->declBit(c+15079,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_status OF", false,-1);
        tracep->declBit(c+15080,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_status UF", false,-1);
        tracep->declBit(c+15081,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_status NX", false,-1);
        tracep->declBit(c+14608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sgnj_extension_bit", false,-1);
        tracep->declBit(c+14609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_result sign", false,-1);
        tracep->declBus(c+14610,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_result exponent", false,-1, 7,0);
        tracep->declBus(c+14611,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_result mantissa", false,-1, 22,0);
        tracep->declBit(c+13944,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_status NV", false,-1);
        tracep->declBit(c+13945,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_status DZ", false,-1);
        tracep->declBit(c+13946,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_status OF", false,-1);
        tracep->declBit(c+13947,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_status UF", false,-1);
        tracep->declBit(c+13948,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_status NX", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp minmax_extension_bit", false,-1);
        tracep->declBit(c+5450,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_result sign", false,-1);
        tracep->declBus(c+5451,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_result exponent", false,-1, 7,0);
        tracep->declBus(c+5452,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_result mantissa", false,-1, 22,0);
        tracep->declBit(c+13949,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_status NV", false,-1);
        tracep->declBit(c+13950,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_status DZ", false,-1);
        tracep->declBit(c+13951,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_status OF", false,-1);
        tracep->declBit(c+13952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_status UF", false,-1);
        tracep->declBit(c+13953,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_status NX", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp cmp_extension_bit", false,-1);
        tracep->declBit(c+15077,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_status NV", false,-1);
        tracep->declBit(c+15078,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_status DZ", false,-1);
        tracep->declBit(c+15079,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_status OF", false,-1);
        tracep->declBit(c+15080,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_status UF", false,-1);
        tracep->declBit(c+15081,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_status NX", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_extension_bit", false,-1);
        tracep->declBus(c+13936,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp class_mask_d", false,-1, 9,0);
        tracep->declBit(c+13954,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp result_d sign", false,-1);
        tracep->declBus(c+13955,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp result_d exponent", false,-1, 7,0);
        tracep->declBus(c+13956,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp result_d mantissa", false,-1, 22,0);
        tracep->declBit(c+1402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_d NV", false,-1);
        tracep->declBit(c+1403,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_d DZ", false,-1);
        tracep->declBit(c+1404,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_d OF", false,-1);
        tracep->declBit(c+1405,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_d UF", false,-1);
        tracep->declBit(c+1406,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp status_d NX", false,-1);
        tracep->declBit(c+13933,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp extension_bit_d", false,-1);
        tracep->declBit(c+1397,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp is_class_d", false,-1);
        tracep->declBit(c+13957,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_result_q(0) sign", false,-1);
        tracep->declBus(c+13958,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_result_q(0) exponent", false,-1, 7,0);
        tracep->declBus(c+13959,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_result_q(0) mantissa", false,-1, 22,0);
        tracep->declBit(c+1402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_status_q(0) NV", false,-1);
        tracep->declBit(c+1403,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_status_q(0) DZ", false,-1);
        tracep->declBit(c+1404,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_status_q(0) OF", false,-1);
        tracep->declBit(c+1405,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_status_q(0) UF", false,-1);
        tracep->declBit(c+1406,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_status_q(0) NX", false,-1);
        tracep->declBus(c+13933,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_extension_bit_q", false,-1, 0,0);
        tracep->declBus(c+13960,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_class_mask_q(0)", false,-1, 9,0);
        tracep->declBus(c+1397,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_is_class_q", false,-1, 0,0);
        tracep->declBit(c+14997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_tag_q(0)", false,-1);
        tracep->declBit(c+15076,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_aux_q(0)", false,-1);
        tracep->declBus(c+5507,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_valid_q", false,-1, 0,0);
        tracep->declBus(c+13825,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp out_pipe_ready", false,-1, 0,0);
        tracep->declBit(c+5453,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sign_injections sign_a", false,-1);
        tracep->declBit(c+5454,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp sign_injections sign_b", false,-1);
        tracep->declBus(c+15082,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a FpFormat", false,-1, 2,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a NumOperands", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a WIDTH", false,-1, 31,0);
        tracep->declBus(c+5416,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+5417,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+5415,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a is_boxed_i", false,-1, 1,0);
        tracep->declBit(c+5420,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_normal", false,-1);
        tracep->declBit(c+5421,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_subnormal", false,-1);
        tracep->declBit(c+5422,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_zero", false,-1);
        tracep->declBit(c+5423,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_inf", false,-1);
        tracep->declBit(c+5424,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_nan", false,-1);
        tracep->declBit(c+5425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_signalling", false,-1);
        tracep->declBit(c+5426,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_quiet", false,-1);
        tracep->declBit(c+5427,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(0) is_boxed", false,-1);
        tracep->declBit(c+5428,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_normal", false,-1);
        tracep->declBit(c+5429,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_subnormal", false,-1);
        tracep->declBit(c+5430,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_zero", false,-1);
        tracep->declBit(c+5431,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_inf", false,-1);
        tracep->declBit(c+5432,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_nan", false,-1);
        tracep->declBit(c+5433,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_signalling", false,-1);
        tracep->declBit(c+5434,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_quiet", false,-1);
        tracep->declBit(c+5435,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a info_o(1) is_boxed", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a MAN_BITS", false,-1, 31,0);
        tracep->declBit(c+5455,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] value sign", false,-1);
        tracep->declBus(c+5456,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] value exponent", false,-1, 7,0);
        tracep->declBus(c+5457,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] value mantissa", false,-1, 22,0);
        tracep->declBit(c+5458,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_boxed", false,-1);
        tracep->declBit(c+5459,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_normal", false,-1);
        tracep->declBit(c+5460,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_inf", false,-1);
        tracep->declBit(c+5461,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_nan", false,-1);
        tracep->declBit(c+5462,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_signalling", false,-1);
        tracep->declBit(c+5463,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_quiet", false,-1);
        tracep->declBit(c+5464,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_zero", false,-1);
        tracep->declBit(c+5465,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[0] is_subnormal", false,-1);
        tracep->declBit(c+5466,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] value sign", false,-1);
        tracep->declBus(c+5467,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] value exponent", false,-1, 7,0);
        tracep->declBus(c+5468,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] value mantissa", false,-1, 22,0);
        tracep->declBit(c+5469,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_boxed", false,-1);
        tracep->declBit(c+5470,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_normal", false,-1);
        tracep->declBit(c+5471,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_inf", false,-1);
        tracep->declBit(c+5472,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_nan", false,-1);
        tracep->declBit(c+5473,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_signalling", false,-1);
        tracep->declBit(c+5474,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_quiet", false,-1);
        tracep->declBit(c+5475,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_zero", false,-1);
        tracep->declBit(c+5476,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[2] i_opgroup_block gen_parallel_slices[0] active_format i_fmt_slice gen_num_lanes[0] active_lane lane_instance i_noncomp i_class_a gen_num_values[1] is_subnormal", false,-1);
        tracep->declBus(c+15083,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block OpGroup", false,-1, 1,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block Width", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block EnableVectors", false,-1);
        tracep->declBus(c+15084,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FpFmtMask", false,-1, 0,4);
        tracep->declBus(c+15085,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block IntFmtMask", false,-1, 0,3);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtPipeRegs(0)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtPipeRegs(1)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtPipeRegs(2)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtPipeRegs(3)", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtPipeRegs(4)", false,-1, 31,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtUnitTypes(0)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtUnitTypes(1)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtUnitTypes(2)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtUnitTypes(3)", false,-1, 1,0);
        tracep->declBus(c+14969,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block FmtUnitTypes(4)", false,-1, 1,0);
        tracep->declBus(c+15086,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block PipeConfig", false,-1, 1,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block NUM_FORMATS", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block NUM_OPERANDS", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block rst_ni", false,-1);
        tracep->declBus(c+2483,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+2484,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+2485,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block operands_i(2)", false,-1, 31,0);
        tracep->declBus(c+2497,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block is_boxed_i(0)", false,-1, 2,0);
        tracep->declBus(c+2498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block is_boxed_i(1)", false,-1, 2,0);
        tracep->declBus(c+2499,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block is_boxed_i(2)", false,-1, 2,0);
        tracep->declBus(c+2500,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block is_boxed_i(3)", false,-1, 2,0);
        tracep->declBus(c+2501,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block is_boxed_i(4)", false,-1, 2,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block op_i", false,-1, 3,0);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block op_mod_i", false,-1);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block dst_fmt_i", false,-1, 2,0);
        tracep->declBus(c+14971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block int_fmt_i", false,-1, 1,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block vectorial_op_i", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block tag_i", false,-1);
        tracep->declBit(c+14498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block in_valid_i", false,-1);
        tracep->declBit(c+14612,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block in_ready_o", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block flush_i", false,-1);
        tracep->declBus(c+6298,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block result_o", false,-1, 31,0);
        tracep->declBit(c+6299,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block status_o NV", false,-1);
        tracep->declBit(c+6300,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block status_o DZ", false,-1);
        tracep->declBit(c+6301,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block status_o OF", false,-1);
        tracep->declBit(c+6302,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block status_o UF", false,-1);
        tracep->declBit(c+6303,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block status_o NX", false,-1);
        tracep->declBit(c+6304,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block extension_bit_o", false,-1);
        tracep->declBit(c+6305,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block tag_o", false,-1);
        tracep->declBit(c+14613,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block out_valid_o", false,-1);
        tracep->declBit(c+13288,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block out_ready_i", false,-1);
        tracep->declBit(c+5513,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block busy_o", false,-1);
        tracep->declBus(c+13826,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_in_ready", false,-1, 4,0);
        tracep->declBus(c+5209,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_out_valid", false,-1, 4,0);
        tracep->declBus(c+13827,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_out_ready", false,-1, 4,0);
        tracep->declBus(c+5514,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_busy", false,-1, 4,0);
        tracep->declBus(c+6306,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) result", false,-1, 31,0);
        tracep->declBit(c+6307,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) status NV", false,-1);
        tracep->declBit(c+6308,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) status DZ", false,-1);
        tracep->declBit(c+6309,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) status OF", false,-1);
        tracep->declBit(c+6310,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) status UF", false,-1);
        tracep->declBit(c+6311,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) status NX", false,-1);
        tracep->declBit(c+6312,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) ext_bit", false,-1);
        tracep->declBit(c+6313,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(0) tag", false,-1);
        tracep->declBus(c+6314,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) result", false,-1, 31,0);
        tracep->declBit(c+6315,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) status NV", false,-1);
        tracep->declBit(c+6316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) status DZ", false,-1);
        tracep->declBit(c+6317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) status OF", false,-1);
        tracep->declBit(c+6318,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) status UF", false,-1);
        tracep->declBit(c+6319,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) status NX", false,-1);
        tracep->declBit(c+6320,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) ext_bit", false,-1);
        tracep->declBit(c+6321,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(1) tag", false,-1);
        tracep->declBus(c+6322,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) result", false,-1, 31,0);
        tracep->declBit(c+6323,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) status NV", false,-1);
        tracep->declBit(c+6324,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) status DZ", false,-1);
        tracep->declBit(c+6325,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) status OF", false,-1);
        tracep->declBit(c+6326,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) status UF", false,-1);
        tracep->declBit(c+6327,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) status NX", false,-1);
        tracep->declBit(c+6328,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) ext_bit", false,-1);
        tracep->declBit(c+6329,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(2) tag", false,-1);
        tracep->declBus(c+6330,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) result", false,-1, 31,0);
        tracep->declBit(c+6331,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) status NV", false,-1);
        tracep->declBit(c+6332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) status DZ", false,-1);
    }
}

void VAzadi_top_verilator::traceInitSub1(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+6333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) status OF", false,-1);
        tracep->declBit(c+6334,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) status UF", false,-1);
        tracep->declBit(c+6335,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) status NX", false,-1);
        tracep->declBit(c+6336,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) ext_bit", false,-1);
        tracep->declBit(c+6337,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(3) tag", false,-1);
        tracep->declBus(c+6338,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) result", false,-1, 31,0);
        tracep->declBit(c+6339,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) status NV", false,-1);
        tracep->declBit(c+6340,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) status DZ", false,-1);
        tracep->declBit(c+6341,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) status OF", false,-1);
        tracep->declBit(c+6342,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) status UF", false,-1);
        tracep->declBit(c+6343,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) status NX", false,-1);
        tracep->declBit(c+6344,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) ext_bit", false,-1);
        tracep->declBit(c+6345,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block fmt_outputs(4) tag", false,-1);
        tracep->declBus(c+6346,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output result", false,-1, 31,0);
        tracep->declBit(c+6299,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output status NV", false,-1);
        tracep->declBit(c+6300,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output status DZ", false,-1);
        tracep->declBit(c+6301,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output status OF", false,-1);
        tracep->declBit(c+6302,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output status UF", false,-1);
        tracep->declBit(c+6303,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output status NX", false,-1);
        tracep->declBit(c+6347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output ext_bit", false,-1);
        tracep->declBit(c+6348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block arbiter_output tag", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] ANY_MERGED", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[0] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[1] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[1] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[2] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[2] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[3] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[3] IS_FIRST_MERGED", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[4] ANY_MERGED", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_parallel_slices[4] IS_FIRST_MERGED", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice FMT", false,-1, 2,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice REG", false,-1, 31,0);
        tracep->declBit(c+5203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice in_valid", false,-1);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter ExtPrio", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter LockIn", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter FairArb", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter rst_ni", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter flush_i", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter rr_i", false,-1, 2,0);
        tracep->declBus(c+5209,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter req_i", false,-1, 4,0);
        tracep->declBus(c+13827,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gnt_o", false,-1, 4,0);
        tracep->declBus(c+6306,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) result", false,-1, 31,0);
        tracep->declBit(c+6307,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) status NV", false,-1);
        tracep->declBit(c+6308,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) status DZ", false,-1);
        tracep->declBit(c+6309,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) status OF", false,-1);
        tracep->declBit(c+6310,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) status UF", false,-1);
        tracep->declBit(c+6311,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) status NX", false,-1);
        tracep->declBit(c+6312,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) ext_bit", false,-1);
        tracep->declBit(c+6313,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(0) tag", false,-1);
        tracep->declBus(c+6314,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) result", false,-1, 31,0);
        tracep->declBit(c+6315,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) status NV", false,-1);
        tracep->declBit(c+6316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) status DZ", false,-1);
        tracep->declBit(c+6317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) status OF", false,-1);
        tracep->declBit(c+6318,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) status UF", false,-1);
        tracep->declBit(c+6319,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) status NX", false,-1);
        tracep->declBit(c+6320,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) ext_bit", false,-1);
        tracep->declBit(c+6321,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(1) tag", false,-1);
        tracep->declBus(c+6322,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) result", false,-1, 31,0);
        tracep->declBit(c+6323,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) status NV", false,-1);
        tracep->declBit(c+6324,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) status DZ", false,-1);
        tracep->declBit(c+6325,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) status OF", false,-1);
        tracep->declBit(c+6326,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) status UF", false,-1);
        tracep->declBit(c+6327,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) status NX", false,-1);
        tracep->declBit(c+6328,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) ext_bit", false,-1);
        tracep->declBit(c+6329,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(2) tag", false,-1);
        tracep->declBus(c+6330,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) result", false,-1, 31,0);
        tracep->declBit(c+6331,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) status NV", false,-1);
        tracep->declBit(c+6332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) status DZ", false,-1);
        tracep->declBit(c+6333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) status OF", false,-1);
        tracep->declBit(c+6334,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) status UF", false,-1);
        tracep->declBit(c+6335,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) status NX", false,-1);
        tracep->declBit(c+6336,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) ext_bit", false,-1);
        tracep->declBit(c+6337,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(3) tag", false,-1);
        tracep->declBus(c+6338,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) result", false,-1, 31,0);
        tracep->declBit(c+6339,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) status NV", false,-1);
        tracep->declBit(c+6340,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) status DZ", false,-1);
        tracep->declBit(c+6341,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) status OF", false,-1);
        tracep->declBit(c+6342,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) status UF", false,-1);
        tracep->declBit(c+6343,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) status NX", false,-1);
        tracep->declBit(c+6344,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) ext_bit", false,-1);
        tracep->declBit(c+6345,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_i(4) tag", false,-1);
        tracep->declBit(c+14613,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter req_o", false,-1);
        tracep->declBit(c+13288,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gnt_i", false,-1);
        tracep->declBus(c+6346,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o result", false,-1, 31,0);
        tracep->declBit(c+6299,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o status NV", false,-1);
        tracep->declBit(c+6300,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o status DZ", false,-1);
        tracep->declBit(c+6301,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o status OF", false,-1);
        tracep->declBit(c+6302,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o status UF", false,-1);
        tracep->declBit(c+6303,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o status NX", false,-1);
        tracep->declBit(c+6347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o ext_bit", false,-1);
        tracep->declBit(c+6348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter data_o tag", false,-1);
        tracep->declBus(c+5571,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter idx_o", false,-1, 2,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+5572,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+5573,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+5574,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+5575,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+5576,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+5577,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+5578,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+6346,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) result", false,-1, 31,0);
        tracep->declBit(c+6299,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NV", false,-1);
        tracep->declBit(c+6300,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status DZ", false,-1);
        tracep->declBit(c+6301,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status OF", false,-1);
        tracep->declBit(c+6302,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status UF", false,-1);
        tracep->declBit(c+6303,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) status NX", false,-1);
        tracep->declBit(c+6347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) ext_bit", false,-1);
        tracep->declBit(c+6348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(0) tag", false,-1);
        tracep->declBus(c+6349,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) result", false,-1, 31,0);
        tracep->declBit(c+6350,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NV", false,-1);
        tracep->declBit(c+6351,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status DZ", false,-1);
        tracep->declBit(c+6352,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status OF", false,-1);
        tracep->declBit(c+6353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status UF", false,-1);
        tracep->declBit(c+6354,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) status NX", false,-1);
        tracep->declBit(c+6355,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) ext_bit", false,-1);
        tracep->declBit(c+6356,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(1) tag", false,-1);
        tracep->declBus(c+6357,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) result", false,-1, 31,0);
        tracep->declBit(c+6358,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NV", false,-1);
        tracep->declBit(c+6359,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status DZ", false,-1);
        tracep->declBit(c+6360,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status OF", false,-1);
        tracep->declBit(c+6361,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status UF", false,-1);
        tracep->declBit(c+6362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) status NX", false,-1);
        tracep->declBit(c+6363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) ext_bit", false,-1);
        tracep->declBit(c+6364,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(2) tag", false,-1);
        tracep->declBus(c+6365,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) result", false,-1, 31,0);
        tracep->declBit(c+6366,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NV", false,-1);
        tracep->declBit(c+6367,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status DZ", false,-1);
        tracep->declBit(c+6368,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status OF", false,-1);
        tracep->declBit(c+6369,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status UF", false,-1);
        tracep->declBit(c+6370,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) status NX", false,-1);
        tracep->declBit(c+6371,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) ext_bit", false,-1);
        tracep->declBit(c+6372,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(3) tag", false,-1);
        tracep->declBus(c+6373,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) result", false,-1, 31,0);
        tracep->declBit(c+6374,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NV", false,-1);
        tracep->declBit(c+6375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status DZ", false,-1);
        tracep->declBit(c+6376,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status OF", false,-1);
        tracep->declBit(c+6377,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status UF", false,-1);
        tracep->declBit(c+6378,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) status NX", false,-1);
        tracep->declBit(c+6379,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) ext_bit", false,-1);
        tracep->declBit(c+6380,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(4) tag", false,-1);
        tracep->declBus(c+6381,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) result", false,-1, 31,0);
        tracep->declBit(c+6382,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NV", false,-1);
        tracep->declBit(c+6383,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status DZ", false,-1);
        tracep->declBit(c+6384,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status OF", false,-1);
        tracep->declBit(c+6385,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status UF", false,-1);
        tracep->declBit(c+6386,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) status NX", false,-1);
        tracep->declBit(c+6387,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) ext_bit", false,-1);
        tracep->declBit(c+6388,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(5) tag", false,-1);
        tracep->declBus(c+6389,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) result", false,-1, 31,0);
        tracep->declBit(c+6390,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NV", false,-1);
        tracep->declBit(c+6391,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status DZ", false,-1);
        tracep->declBit(c+6392,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status OF", false,-1);
        tracep->declBit(c+6393,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status UF", false,-1);
        tracep->declBit(c+6394,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) status NX", false,-1);
        tracep->declBit(c+6395,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) ext_bit", false,-1);
        tracep->declBit(c+6396,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter data_nodes(6) tag", false,-1);
        tracep->declBus(c+13828,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gnt_nodes", false,-1, 6,0);
        tracep->declBus(c+14614,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter req_nodes", false,-1, 6,0);
        tracep->declBus(c+5046,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter rr_q", false,-1, 2,0);
        tracep->declBus(c+5209,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter req_d", false,-1, 4,0);
        tracep->declBus(c+14615,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 2,0);
        tracep->declBus(c+6496,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 4,0);
        tracep->declBus(c+6497,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 4,0);
        tracep->declBus(c+6473,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 2,0);
        tracep->declBus(c+6474,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 2,0);
        tracep->declBus(c+6475,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 2,0);
        tracep->declBit(c+6476,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+15087,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+5552,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5553,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5554,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+5515,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+14984,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5516,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+14985,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+15088,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+14987,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+15089,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+14989,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6496,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 4,0);
        tracep->declBus(c+6473,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 2,0);
        tracep->declBit(c+6476,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+313,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+314,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+315,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+316,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+317,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+6477,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+6478,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+6479,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+6480,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+6481,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+6482,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+6483,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+6484,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+6485,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+6498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6497,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 4,0);
        tracep->declBus(c+6474,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 2,0);
        tracep->declBit(c+6486,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+318,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(0)", false,-1, 2,0);
        tracep->declBus(c+319,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(1)", false,-1, 2,0);
        tracep->declBus(c+320,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(2)", false,-1, 2,0);
        tracep->declBus(c+321,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(3)", false,-1, 2,0);
        tracep->declBus(c+322,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut(4)", false,-1, 2,0);
        tracep->declBus(c+6487,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 7,0);
        tracep->declBus(c+6488,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(0)", false,-1, 2,0);
        tracep->declBus(c+6489,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(1)", false,-1, 2,0);
        tracep->declBus(c+6490,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(2)", false,-1, 2,0);
        tracep->declBus(c+6491,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(3)", false,-1, 2,0);
        tracep->declBus(c+6492,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(4)", false,-1, 2,0);
        tracep->declBus(c+6493,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(5)", false,-1, 2,0);
        tracep->declBus(c+6494,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(6)", false,-1, 2,0);
        tracep->declBus(c+6495,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes(7)", false,-1, 2,0);
        tracep->declBus(c+6499,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 4,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block i_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15090,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice OpGroup", false,-1, 1,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice Width", false,-1, 31,0);
        tracep->declBus(c+15091,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice FpFmtConfig", false,-1, 0,4);
        tracep->declBus(c+15092,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice IntFmtConfig", false,-1, 0,3);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice EnableVectors", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice NumPipeRegs", false,-1, 31,0);
        tracep->declBus(c+15093,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice PipeConfig", false,-1, 1,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_OPERANDS", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_FORMATS", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice rst_ni", false,-1);
        tracep->declBus(c+2483,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+2484,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice operands_i(1)", false,-1, 31,0);
        tracep->declBus(c+2485,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice operands_i(2)", false,-1, 31,0);
        tracep->declBus(c+2497,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(0)", false,-1, 2,0);
        tracep->declBus(c+2498,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(1)", false,-1, 2,0);
        tracep->declBus(c+2499,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(2)", false,-1, 2,0);
        tracep->declBus(c+2500,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(3)", false,-1, 2,0);
        tracep->declBus(c+2501,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_i(4)", false,-1, 2,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice op_i", false,-1, 3,0);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice op_mod_i", false,-1);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt_i", false,-1, 2,0);
        tracep->declBus(c+14971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice int_fmt_i", false,-1, 1,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice vectorial_op_i", false,-1);
        tracep->declBit(c+15094,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice tag_i", false,-1);
        tracep->declBit(c+5203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice in_valid_i", false,-1);
        tracep->declBit(c+13829,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice in_ready_o", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice flush_i", false,-1);
        tracep->declBus(c+14616,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice result_o", false,-1, 31,0);
        tracep->declBit(c+6397,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice status_o NV", false,-1);
        tracep->declBit(c+6398,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice status_o DZ", false,-1);
        tracep->declBit(c+6399,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice status_o OF", false,-1);
        tracep->declBit(c+6400,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice status_o UF", false,-1);
        tracep->declBit(c+6401,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice status_o NX", false,-1);
        tracep->declBit(c+6402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice extension_bit_o", false,-1);
        tracep->declBit(c+15095,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice tag_o", false,-1);
        tracep->declBit(c+5203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice out_valid_o", false,-1);
        tracep->declBit(c+13829,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice out_ready_i", false,-1);
        tracep->declBit(c+5204,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice busy_o", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice MAX_FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice MAX_INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_LANES", false,-1, 31,0);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice NUM_INT_FORMATS", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice FMT_BITS", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice AUX_BITS", false,-1, 31,0);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_in_ready", false,-1, 0,0);
        tracep->declBus(c+5203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_out_valid", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice vectorial_op", false,-1);
        tracep->declBus(c+1398,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt", false,-1, 2,0);
        tracep->declBus(c+5478,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice aux_data", false,-1, 4,0);
        tracep->declBit(c+1399,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice dst_fmt_is_int", false,-1);
        tracep->declBit(c+5479,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice dst_is_cpk", false,-1);
        tracep->declBus(c+1400,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice dst_vec_op", false,-1, 1,0);
        tracep->declBus(c+14617,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice target_aux_d", false,-1, 2,0);
        tracep->declBus(c+15096,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice target_aux_q", false,-1, 2,0);
        tracep->declBit(c+2480,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_up_cast", false,-1);
        tracep->declBit(c+2481,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_down_cast", false,-1);
        tracep->declBus(c+6403,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(0)", false,-1, 31,0);
        tracep->declBus(c+6404,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(1)", false,-1, 31,0);
        tracep->declBus(c+6405,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(2)", false,-1, 31,0);
        tracep->declBus(c+6406,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(3)", false,-1, 31,0);
        tracep->declBus(c+6407,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice fmt_slice_result(4)", false,-1, 31,0);
        tracep->declBus(c+6408,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(0)", false,-1, 31,0);
        tracep->declBus(c+6409,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(1)", false,-1, 31,0);
        tracep->declBus(c+6410,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(2)", false,-1, 31,0);
        tracep->declBus(c+6411,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice ifmt_slice_result(3)", false,-1, 31,0);
        tracep->declBus(c+15097,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice conv_slice_result", false,-1, 31,0);
        tracep->declBus(c+14618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice conv_target_d", false,-1, 31,0);
        tracep->declBus(c+14618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice conv_target_q", false,-1, 31,0);
        tracep->declBit(c+14619,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) NV", false,-1);
        tracep->declBit(c+14620,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) DZ", false,-1);
        tracep->declBit(c+14621,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) OF", false,-1);
        tracep->declBit(c+14622,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) UF", false,-1);
        tracep->declBit(c+14623,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_status(0) NX", false,-1);
        tracep->declBus(c+6402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_ext_bit", false,-1, 0,0);
        tracep->declBit(c+14997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_tags(0)", false,-1);
        tracep->declBus(c+5478,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_aux(0)", false,-1, 4,0);
        tracep->declBus(c+5204,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice lane_busy", false,-1, 0,0);
        tracep->declBit(c+5480,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice result_is_vector", false,-1);
        tracep->declBus(c+5481,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice result_fmt", false,-1, 2,0);
        tracep->declBit(c+5482,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice result_fmt_is_int", false,-1);
        tracep->declBit(c+5479,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice result_is_cpk", false,-1);
        tracep->declBus(c+1400,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice result_vec_op", false,-1, 1,0);
        tracep->declBus(c+2547,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_1op", false,-1, 4,0);
        tracep->declBus(c+2548,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(0)", false,-1, 1,0);
        tracep->declBus(c+2549,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(1)", false,-1, 1,0);
        tracep->declBus(c+2550,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(2)", false,-1, 1,0);
        tracep->declBus(c+2551,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(3)", false,-1, 1,0);
        tracep->declBus(c+2552,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice is_boxed_2op(4)", false,-1, 1,0);
        tracep->declBus(c+15027,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice boxed_2op unnamedblk1 fmt", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE", false,-1, 31,0);
        tracep->declBus(c+15098,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] ACTIVE_FORMATS", false,-1, 0,4);
        tracep->declBus(c+15099,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] ACTIVE_INT_FORMATS", false,-1, 0,3);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] MAX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15100,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_FORMATS", false,-1, 0,4);
        tracep->declBus(c+15101,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_INT_FORMATS", false,-1, 0,3);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] CONV_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15102,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE_FORMATS", false,-1, 0,4);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] LANE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6412,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] local_result", false,-1, 31,0);
        tracep->declBit(c+5203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane in_valid", false,-1);
        tracep->declBit(c+5203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane out_valid", false,-1);
        tracep->declBit(c+13829,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane out_ready", false,-1);
        tracep->declBus(c+2553,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane local_operands(0)", false,-1, 31,0);
        tracep->declBus(c+2554,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane local_operands(1)", false,-1, 31,0);
        tracep->declBus(c+2555,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane local_operands(2)", false,-1, 31,0);
        tracep->declBus(c+14624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_result", false,-1, 31,0);
        tracep->declBit(c+14625,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status NV", false,-1);
        tracep->declBit(c+14626,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status DZ", false,-1);
        tracep->declBit(c+14627,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status OF", false,-1);
        tracep->declBit(c+14628,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status UF", false,-1);
        tracep->declBit(c+14629,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane op_status NX", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane prepare_input unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] pack_fp_result[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] int_results_enabled pack_int_result[0] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] int_results_enabled pack_int_result[1] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] int_results_enabled pack_int_result[2] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] int_results_enabled pack_int_result[3] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice extend_fp_result[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice target_regs byp_pipe_target_q(0)", false,-1, 31,0);
        tracep->declBus(c+14617,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice target_regs byp_pipe_aux_q(0)", false,-1, 2,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice target_regs byp_pipe_valid_q", false,-1, 0,0);
        tracep->declBus(c+14630,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice target_regs byp_pipe_ready", false,-1, 0,0);
        tracep->declBit(c+6413,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status NV", false,-1);
        tracep->declBit(c+6414,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status DZ", false,-1);
        tracep->declBit(c+6415,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status OF", false,-1);
        tracep->declBit(c+6416,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status UF", false,-1);
        tracep->declBit(c+6417,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing temp_status NX", false,-1);
        tracep->declBus(c+14995,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice output_processing unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+15103,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi FpFmtConfig", false,-1, 0,4);
        tracep->declBus(c+15104,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi IntFmtConfig", false,-1, 0,3);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NumPipeRegs", false,-1, 31,0);
        tracep->declBus(c+15105,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi PipeConfig", false,-1, 1,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi WIDTH", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NUM_FORMATS", false,-1, 31,0);
        tracep->declBit(c+536,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi rst_ni", false,-1);
        tracep->declBus(c+2556,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi operands_i", false,-1, 31,0);
        tracep->declBus(c+2547,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi is_boxed_i", false,-1, 4,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi rnd_mode_i", false,-1, 2,0);
        tracep->declBus(c+1363,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi op_i", false,-1, 3,0);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi op_mod_i", false,-1);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_fmt_i", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi dst_fmt_i", false,-1, 2,0);
        tracep->declBus(c+14971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_fmt_i", false,-1, 1,0);
        tracep->declBit(c+15106,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi tag_i", false,-1);
        tracep->declBus(c+5478,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi aux_i", false,-1, 4,0);
        tracep->declBit(c+5203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi in_valid_i", false,-1);
        tracep->declBit(c+13829,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi in_ready_o", false,-1);
        tracep->declBit(c+5257,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi flush_i", false,-1);
        tracep->declBus(c+14624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi result_o", false,-1, 31,0);
        tracep->declBit(c+14625,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_o NV", false,-1);
        tracep->declBit(c+14626,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_o DZ", false,-1);
        tracep->declBit(c+14627,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_o OF", false,-1);
        tracep->declBit(c+14628,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_o UF", false,-1);
        tracep->declBit(c+14629,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_o NX", false,-1);
        tracep->declBit(c+6402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi extension_bit_o", false,-1);
        tracep->declBit(c+15107,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi tag_o", false,-1);
        tracep->declBus(c+5478,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi aux_o", false,-1, 4,0);
        tracep->declBit(c+5203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_valid_o", false,-1);
        tracep->declBit(c+13829,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_ready_i", false,-1);
        tracep->declBit(c+5204,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi busy_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NUM_INT_FORMATS", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi MAX_INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15108,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi SUPER_FORMAT exp_bits", false,-1, 31,0);
        tracep->declBus(c+15109,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi SUPER_FORMAT man_bits", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi SUPER_EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi SUPER_MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+15005,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi SUPER_BIAS", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi INT_MAN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi LZC_RESULT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14985,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi INT_EXP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NUM_INP_REGS", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NUM_MID_REGS", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NUM_OUT_REGS", false,-1, 31,0);
        tracep->declBus(c+2556,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi operands_q", false,-1, 31,0);
        tracep->declBus(c+2547,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi is_boxed_q", false,-1, 4,0);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi op_mod_q", false,-1);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_fmt_q", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi dst_fmt_q", false,-1, 2,0);
        tracep->declBus(c+14971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_fmt_q", false,-1, 1,0);
        tracep->declBus(c+2556,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_operands_q(0)", false,-1, 31,0);
        tracep->declBus(c+2547,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_is_boxed_q(0)", false,-1, 4,0);
        tracep->declBus(c+5173,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_rnd_mode_q(0)", false,-1, 2,0);
        tracep->declBus(c+1376,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_op_q(0)", false,-1, 3,0);
        tracep->declBus(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_op_mod_q", false,-1, 0,0);
        tracep->declBus(c+988,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_src_fmt_q(0)", false,-1, 2,0);
        tracep->declBus(c+194,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_dst_fmt_q(0)", false,-1, 2,0);
        tracep->declBus(c+14971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_int_fmt_q(0)", false,-1, 1,0);
        tracep->declBit(c+14997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_tag_q(0)", false,-1);
        tracep->declBus(c+5483,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_aux_q(0)", false,-1, 4,0);
        tracep->declBus(c+5203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_valid_q", false,-1, 0,0);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi inp_pipe_ready", false,-1, 0,0);
        tracep->declBit(c+1401,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_is_int", false,-1);
        tracep->declBit(c+1399,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi dst_is_int", false,-1);
        tracep->declBus(c+2557,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi encoded_mant", false,-1, 31,0);
        tracep->declBus(c+2558,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_sign", false,-1, 4,0);
        tracep->declBus(c+2559,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_exponent(0)", false,-1, 8,0);
        tracep->declBus(c+2560,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_exponent(1)", false,-1, 8,0);
        tracep->declBus(c+2561,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_exponent(2)", false,-1, 8,0);
        tracep->declBus(c+2562,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_exponent(3)", false,-1, 8,0);
        tracep->declBus(c+2563,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_exponent(4)", false,-1, 8,0);
        tracep->declBus(c+2564,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_mantissa(0)", false,-1, 31,0);
        tracep->declBus(c+2565,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_mantissa(1)", false,-1, 31,0);
        tracep->declBus(c+2566,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_mantissa(2)", false,-1, 31,0);
        tracep->declBus(c+2567,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_mantissa(3)", false,-1, 31,0);
        tracep->declBus(c+2568,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_mantissa(4)", false,-1, 31,0);
        tracep->declBus(c+323,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_shift_compensation(0)", false,-1, 8,0);
        tracep->declBus(c+324,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_shift_compensation(1)", false,-1, 8,0);
        tracep->declBus(c+325,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_shift_compensation(2)", false,-1, 8,0);
        tracep->declBus(c+326,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_shift_compensation(3)", false,-1, 8,0);
        tracep->declBus(c+327,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_shift_compensation(4)", false,-1, 8,0);
        tracep->declBit(c+2569,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_normal", false,-1);
        tracep->declBit(c+2570,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_subnormal", false,-1);
        tracep->declBit(c+2571,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_zero", false,-1);
        tracep->declBit(c+2572,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_inf", false,-1);
        tracep->declBit(c+2573,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_nan", false,-1);
        tracep->declBit(c+2574,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_signalling", false,-1);
        tracep->declBit(c+2575,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_quiet", false,-1);
        tracep->declBit(c+2576,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(0) is_boxed", false,-1);
        tracep->declBit(c+2577,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_normal", false,-1);
        tracep->declBit(c+2578,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_subnormal", false,-1);
        tracep->declBit(c+2579,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_zero", false,-1);
        tracep->declBit(c+2580,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_inf", false,-1);
        tracep->declBit(c+2581,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_nan", false,-1);
        tracep->declBit(c+2582,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_signalling", false,-1);
        tracep->declBit(c+2583,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_quiet", false,-1);
        tracep->declBit(c+2584,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(1) is_boxed", false,-1);
        tracep->declBit(c+2585,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_normal", false,-1);
        tracep->declBit(c+2586,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_subnormal", false,-1);
        tracep->declBit(c+2587,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_zero", false,-1);
        tracep->declBit(c+2588,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_inf", false,-1);
        tracep->declBit(c+2589,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_nan", false,-1);
        tracep->declBit(c+2590,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_signalling", false,-1);
        tracep->declBit(c+2591,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_quiet", false,-1);
        tracep->declBit(c+2592,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(2) is_boxed", false,-1);
        tracep->declBit(c+2593,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_normal", false,-1);
        tracep->declBit(c+2594,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_subnormal", false,-1);
        tracep->declBit(c+2595,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_zero", false,-1);
        tracep->declBit(c+2596,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_inf", false,-1);
        tracep->declBit(c+2597,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_nan", false,-1);
        tracep->declBit(c+2598,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_signalling", false,-1);
        tracep->declBit(c+2599,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_quiet", false,-1);
        tracep->declBit(c+2600,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(3) is_boxed", false,-1);
        tracep->declBit(c+2601,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_normal", false,-1);
        tracep->declBit(c+2602,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_subnormal", false,-1);
        tracep->declBit(c+2603,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_zero", false,-1);
        tracep->declBit(c+2604,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_inf", false,-1);
        tracep->declBit(c+2605,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_nan", false,-1);
        tracep->declBit(c+2606,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_signalling", false,-1);
        tracep->declBit(c+2607,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_quiet", false,-1);
        tracep->declBit(c+2608,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info(4) is_boxed", false,-1);
        tracep->declBus(c+2609,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_input_val(0)", false,-1, 31,0);
        tracep->declBus(c+2610,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_input_val(1)", false,-1, 31,0);
        tracep->declBus(c+2611,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_input_val(2)", false,-1, 31,0);
        tracep->declBus(c+2612,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_input_val(3)", false,-1, 31,0);
        tracep->declBit(c+2613,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_sign", false,-1);
        tracep->declBus(c+2614,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_value", false,-1, 31,0);
        tracep->declBus(c+2615,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_mantissa", false,-1, 31,0);
        tracep->declBus(c+2482,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_bias", false,-1, 8,0);
        tracep->declBus(c+14631,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_exp", false,-1, 8,0);
        tracep->declBus(c+14632,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_subnormal", false,-1, 8,0);
        tracep->declBus(c+989,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_offset", false,-1, 8,0);
        tracep->declBit(c+2616,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi input_sign", false,-1);
        tracep->declBus(c+14633,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi input_exp", false,-1, 8,0);
        tracep->declBus(c+2672,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi input_mant", false,-1, 31,0);
        tracep->declBit(c+14634,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mant_is_zero", false,-1);
        tracep->declBus(c+14635,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_input_exp", false,-1, 8,0);
        tracep->declBus(c+2673,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_input_exp", false,-1, 8,0);
        tracep->declBus(c+2674,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi renorm_shamt", false,-1, 4,0);
        tracep->declBus(c+2675,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi renorm_shamt_sgn", false,-1, 5,0);
        tracep->declBus(c+14636,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi destination_exp", false,-1, 8,0);
        tracep->declBit(c+2616,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi input_sign_q", false,-1);
        tracep->declBus(c+14633,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi input_exp_q", false,-1, 8,0);
        tracep->declBus(c+2672,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi input_mant_q", false,-1, 31,0);
        tracep->declBus(c+14636,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi destination_exp_q", false,-1, 8,0);
        tracep->declBit(c+1401,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_is_int_q", false,-1);
        tracep->declBit(c+1399,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi dst_is_int_q", false,-1);
        tracep->declBit(c+2617,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_normal", false,-1);
        tracep->declBit(c+2618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_subnormal", false,-1);
        tracep->declBit(c+2619,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_zero", false,-1);
        tracep->declBit(c+2620,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_inf", false,-1);
        tracep->declBit(c+2621,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_nan", false,-1);
        tracep->declBit(c+2622,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_signalling", false,-1);
        tracep->declBit(c+2623,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_quiet", false,-1);
        tracep->declBit(c+2624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi info_q is_boxed", false,-1);
        tracep->declBit(c+14634,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mant_is_zero_q", false,-1);
        tracep->declBit(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi op_mod_q2", false,-1);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi rnd_mode_q", false,-1, 2,0);
        tracep->declBus(c+956,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi src_fmt_q2", false,-1, 2,0);
        tracep->declBus(c+1,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi dst_fmt_q2", false,-1, 2,0);
        tracep->declBus(c+14971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_fmt_q2", false,-1, 1,0);
        tracep->declBus(c+2616,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_input_sign_q", false,-1, 0,0);
        tracep->declBus(c+14633,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_input_exp_q(0)", false,-1, 8,0);
        tracep->declBus(c+2672,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_input_mant_q(0)", false,-1, 31,0);
        tracep->declBus(c+14636,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_dest_exp_q(0)", false,-1, 8,0);
        tracep->declBus(c+1401,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_src_is_int_q", false,-1, 0,0);
        tracep->declBus(c+1399,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_dst_is_int_q", false,-1, 0,0);
        tracep->declBit(c+2617,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_normal", false,-1);
        tracep->declBit(c+2618,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_subnormal", false,-1);
        tracep->declBit(c+2619,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_zero", false,-1);
        tracep->declBit(c+2620,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_inf", false,-1);
        tracep->declBit(c+2621,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_nan", false,-1);
        tracep->declBit(c+2622,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_signalling", false,-1);
        tracep->declBit(c+2623,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_quiet", false,-1);
        tracep->declBit(c+2624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_info_q(0) is_boxed", false,-1);
        tracep->declBus(c+14634,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_mant_zero_q", false,-1, 0,0);
        tracep->declBus(c+1362,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_op_mod_q", false,-1, 0,0);
        tracep->declBus(c+5173,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_rnd_mode_q(0)", false,-1, 2,0);
        tracep->declBus(c+988,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_src_fmt_q(0)", false,-1, 2,0);
        tracep->declBus(c+194,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_dst_fmt_q(0)", false,-1, 2,0);
        tracep->declBus(c+14971,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_int_fmt_q(0)", false,-1, 1,0);
        tracep->declBit(c+14997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_tag_q(0)", false,-1);
        tracep->declBus(c+5483,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_aux_q(0)", false,-1, 4,0);
        tracep->declBus(c+5203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_valid_q", false,-1, 0,0);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi mid_pipe_ready", false,-1, 0,0);
        tracep->declBus(c+6418,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi final_exp", false,-1, 8,0);
        tracep->declArray(c+6419,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi preshift_mant", false,-1, 64,0);
        tracep->declArray(c+6422,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi destination_mant", false,-1, 64,0);
        tracep->declBus(c+6425,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi final_mant", false,-1, 22,0);
        tracep->declBus(c+6426,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi final_int", false,-1, 31,0);
        tracep->declBus(c+6427,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi denorm_shamt", false,-1, 5,0);
        tracep->declBus(c+6428,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_round_sticky_bits", false,-1, 1,0);
        tracep->declBus(c+6429,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_round_sticky_bits", false,-1, 1,0);
        tracep->declBus(c+6430,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi round_sticky_bits", false,-1, 1,0);
        tracep->declBit(c+6431,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi of_before_round", false,-1);
        tracep->declBit(c+6432,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi uf_before_round", false,-1);
        tracep->declBus(c+15110,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NUM_FP_STICKY", false,-1, 31,0);
        tracep->declBus(c+14950,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi NUM_INT_STICKY", false,-1, 31,0);
        tracep->declBus(c+6433,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi pre_round_abs", false,-1, 31,0);
        tracep->declBit(c+6434,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi of_after_round", false,-1);
        tracep->declBit(c+6435,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi uf_after_round", false,-1);
        tracep->declBus(c+6436,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_pre_round_abs(0)", false,-1, 31,0);
        tracep->declBus(c+6437,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_pre_round_abs(1)", false,-1, 31,0);
        tracep->declBus(c+6438,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_pre_round_abs(2)", false,-1, 31,0);
        tracep->declBus(c+6439,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_pre_round_abs(3)", false,-1, 31,0);
        tracep->declBus(c+6440,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_pre_round_abs(4)", false,-1, 31,0);
        tracep->declBus(c+6441,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_of_after_round", false,-1, 4,0);
        tracep->declBus(c+6442,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_uf_after_round", false,-1, 4,0);
        tracep->declBus(c+6443,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_pre_round_abs(0)", false,-1, 31,0);
        tracep->declBus(c+6444,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_pre_round_abs(1)", false,-1, 31,0);
        tracep->declBus(c+6445,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_pre_round_abs(2)", false,-1, 31,0);
        tracep->declBus(c+6446,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_pre_round_abs(3)", false,-1, 31,0);
        tracep->declBit(c+2616,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi rounded_sign", false,-1);
        tracep->declBus(c+6447,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi rounded_abs", false,-1, 31,0);
        tracep->declBit(c+6448,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi result_true_zero", false,-1);
        tracep->declBus(c+6449,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi rounded_int_res", false,-1, 31,0);
        tracep->declBit(c+6450,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi rounded_int_res_zero", false,-1);
        tracep->declBus(c+6451,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_result(0)", false,-1, 31,0);
        tracep->declBus(c+6452,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_result(1)", false,-1, 31,0);
        tracep->declBus(c+6453,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_result(2)", false,-1, 31,0);
        tracep->declBus(c+6454,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_result(3)", false,-1, 31,0);
        tracep->declBus(c+6455,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_result(4)", false,-1, 31,0);
        tracep->declBus(c+2625,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_special_result", false,-1, 31,0);
        tracep->declBit(c+2626,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_special_status NV", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_special_status DZ", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_special_status OF", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_special_status UF", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_special_status NX", false,-1);
        tracep->declBit(c+2627,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_result_is_special", false,-1);
        tracep->declBus(c+2628,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_special_result(0)", false,-1, 31,0);
        tracep->declBus(c+2629,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_special_result(1)", false,-1, 31,0);
        tracep->declBus(c+2630,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_special_result(2)", false,-1, 31,0);
        tracep->declBus(c+2631,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_special_result(3)", false,-1, 31,0);
        tracep->declBus(c+2632,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_special_result(4)", false,-1, 31,0);
        tracep->declBus(c+2633,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_special_result", false,-1, 31,0);
        tracep->declBit(c+15111,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_special_status NV", false,-1);
        tracep->declBit(c+15078,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_special_status DZ", false,-1);
        tracep->declBit(c+15079,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_special_status OF", false,-1);
        tracep->declBit(c+15080,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_special_status UF", false,-1);
        tracep->declBit(c+15081,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_special_status NX", false,-1);
        tracep->declBit(c+6456,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_result_is_special", false,-1);
        tracep->declBus(c+2634,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_special_result(0)", false,-1, 31,0);
        tracep->declBus(c+2635,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_special_result(1)", false,-1, 31,0);
        tracep->declBus(c+2636,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_special_result(2)", false,-1, 31,0);
        tracep->declBus(c+2637,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi ifmt_special_result(3)", false,-1, 31,0);
        tracep->declBit(c+6457,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_regular_status NV", false,-1);
        tracep->declBit(c+6458,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_regular_status DZ", false,-1);
        tracep->declBit(c+6459,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_regular_status OF", false,-1);
        tracep->declBit(c+6460,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_regular_status UF", false,-1);
        tracep->declBit(c+6461,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_regular_status NX", false,-1);
        tracep->declBit(c+6462,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_regular_status NV", false,-1);
        tracep->declBit(c+6463,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_regular_status DZ", false,-1);
        tracep->declBit(c+6464,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_regular_status OF", false,-1);
        tracep->declBit(c+6465,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_regular_status UF", false,-1);
        tracep->declBit(c+6466,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_regular_status NX", false,-1);
        tracep->declBus(c+2676,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_result", false,-1, 31,0);
        tracep->declBus(c+6467,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_result", false,-1, 31,0);
        tracep->declBit(c+2677,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_status NV", false,-1);
        tracep->declBit(c+2678,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_status DZ", false,-1);
        tracep->declBit(c+2679,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_status OF", false,-1);
        tracep->declBit(c+2680,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_status UF", false,-1);
        tracep->declBit(c+2681,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fp_status NX", false,-1);
        tracep->declBit(c+6468,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_status NV", false,-1);
        tracep->declBit(c+6469,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_status DZ", false,-1);
        tracep->declBit(c+6470,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_status OF", false,-1);
        tracep->declBit(c+6471,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_status UF", false,-1);
        tracep->declBit(c+6472,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi int_status NX", false,-1);
        tracep->declBus(c+14624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi result_d", false,-1, 31,0);
        tracep->declBit(c+14625,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_d NV", false,-1);
        tracep->declBit(c+14626,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_d DZ", false,-1);
        tracep->declBit(c+14627,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_d OF", false,-1);
        tracep->declBit(c+14628,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_d UF", false,-1);
        tracep->declBit(c+14629,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi status_d NX", false,-1);
        tracep->declBit(c+6402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi extension_bit", false,-1);
        tracep->declBus(c+14624,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_result_q(0)", false,-1, 31,0);
        tracep->declBit(c+14625,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_status_q(0) NV", false,-1);
        tracep->declBit(c+14626,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_status_q(0) DZ", false,-1);
        tracep->declBit(c+14627,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_status_q(0) OF", false,-1);
        tracep->declBit(c+14628,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_status_q(0) UF", false,-1);
        tracep->declBit(c+14629,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_status_q(0) NX", false,-1);
        tracep->declBus(c+6402,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_ext_bit_q", false,-1, 0,0);
        tracep->declBit(c+14997,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_tag_q(0)", false,-1);
        tracep->declBus(c+5483,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_aux_q(0)", false,-1, 4,0);
        tracep->declBus(c+5203,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_valid_q", false,-1, 0,0);
        tracep->declBus(c+13829,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi out_pipe_ready", false,-1, 0,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14987,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[1] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15112,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[1] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[2] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15008,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[2] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[3] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[3] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[4] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+14984,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[4] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_extend_int[0] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_extend_int[1] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_extend_int[2] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_extend_int[3] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[0] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[0] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14987,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[1] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15112,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[1] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[2] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15008,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[2] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[3] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[3] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[4] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+14984,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_res_assemble[4] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_int_res_sign_ext[0] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_int_res_sign_ext[1] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_int_res_sign_ext[2] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_int_res_sign_ext[3] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[0] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[0] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14987,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[1] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15112,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[1] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[2] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15008,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[2] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[3] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[3] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[4] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+14984,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_sign_inject[4] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[0] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[0] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[0] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+15113,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[0] QNAN_EXPONENT", false,-1, 7,0);
        tracep->declBus(c+15114,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[0] QNAN_MANTISSA", false,-1, 22,0);
        tracep->declBus(c+2638,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[0] active_format special_results special_res", false,-1, 31,0);
        tracep->declBus(c+14974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[1] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14987,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[1] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15112,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[1] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+15115,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[1] QNAN_EXPONENT", false,-1, 10,0);
        tracep->declQuad(c+15116,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[1] QNAN_MANTISSA", false,-1, 51,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[2] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[2] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15008,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[2] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+15118,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[2] QNAN_EXPONENT", false,-1, 4,0);
        tracep->declBus(c+15119,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[2] QNAN_MANTISSA", false,-1, 9,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[3] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[3] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[3] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+15118,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[3] QNAN_EXPONENT", false,-1, 4,0);
        tracep->declBus(c+15120,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[3] QNAN_MANTISSA", false,-1, 1,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[4] FP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[4] EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+14984,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[4] MAN_BITS", false,-1, 31,0);
        tracep->declBus(c+15113,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[4] QNAN_EXPONENT", false,-1, 7,0);
        tracep->declBus(c+15121,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results[4] QNAN_MANTISSA", false,-1, 6,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results_int[0] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results_int[1] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results_int[2] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2639,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results_int[2] active_format special_results special_res", false,-1, 31,0);
        tracep->declBus(c+14974,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi gen_special_results_int[3] INT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc WIDTH", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc MODE", false,-1);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2557,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc in_i", false,-1, 31,0);
        tracep->declBus(c+2674,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc cnt_o", false,-1, 4,0);
        tracep->declBit(c+14634,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc empty_o", false,-1);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+328,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(0)", false,-1, 4,0);
        tracep->declBus(c+329,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(1)", false,-1, 4,0);
        tracep->declBus(c+330,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(2)", false,-1, 4,0);
        tracep->declBus(c+331,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(3)", false,-1, 4,0);
        tracep->declBus(c+332,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(4)", false,-1, 4,0);
        tracep->declBus(c+333,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(5)", false,-1, 4,0);
        tracep->declBus(c+334,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(6)", false,-1, 4,0);
        tracep->declBus(c+335,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(7)", false,-1, 4,0);
        tracep->declBus(c+336,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(8)", false,-1, 4,0);
        tracep->declBus(c+337,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(9)", false,-1, 4,0);
        tracep->declBus(c+338,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(10)", false,-1, 4,0);
        tracep->declBus(c+339,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(11)", false,-1, 4,0);
        tracep->declBus(c+340,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(12)", false,-1, 4,0);
        tracep->declBus(c+341,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(13)", false,-1, 4,0);
        tracep->declBus(c+342,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(14)", false,-1, 4,0);
        tracep->declBus(c+343,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(15)", false,-1, 4,0);
        tracep->declBus(c+344,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(16)", false,-1, 4,0);
        tracep->declBus(c+345,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(17)", false,-1, 4,0);
        tracep->declBus(c+346,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(18)", false,-1, 4,0);
        tracep->declBus(c+347,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(19)", false,-1, 4,0);
        tracep->declBus(c+348,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(20)", false,-1, 4,0);
        tracep->declBus(c+349,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(21)", false,-1, 4,0);
        tracep->declBus(c+350,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(22)", false,-1, 4,0);
        tracep->declBus(c+351,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(23)", false,-1, 4,0);
        tracep->declBus(c+352,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(24)", false,-1, 4,0);
        tracep->declBus(c+353,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(25)", false,-1, 4,0);
        tracep->declBus(c+354,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(26)", false,-1, 4,0);
        tracep->declBus(c+355,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(27)", false,-1, 4,0);
        tracep->declBus(c+356,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(28)", false,-1, 4,0);
        tracep->declBus(c+357,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(29)", false,-1, 4,0);
        tracep->declBus(c+358,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(30)", false,-1, 4,0);
        tracep->declBus(c+359,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_lut(31)", false,-1, 4,0);
        tracep->declBus(c+14637,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc sel_nodes", false,-1, 31,0);
        tracep->declBus(c+2682,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(0)", false,-1, 4,0);
        tracep->declBus(c+2683,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(1)", false,-1, 4,0);
        tracep->declBus(c+2684,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(2)", false,-1, 4,0);
        tracep->declBus(c+2685,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(3)", false,-1, 4,0);
        tracep->declBus(c+2686,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(4)", false,-1, 4,0);
        tracep->declBus(c+2687,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(5)", false,-1, 4,0);
        tracep->declBus(c+2688,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(6)", false,-1, 4,0);
        tracep->declBus(c+2689,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(7)", false,-1, 4,0);
        tracep->declBus(c+2690,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(8)", false,-1, 4,0);
        tracep->declBus(c+2691,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(9)", false,-1, 4,0);
        tracep->declBus(c+2692,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(10)", false,-1, 4,0);
        tracep->declBus(c+2693,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(11)", false,-1, 4,0);
        tracep->declBus(c+2694,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(12)", false,-1, 4,0);
        tracep->declBus(c+2695,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(13)", false,-1, 4,0);
        tracep->declBus(c+2696,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(14)", false,-1, 4,0);
        tracep->declBus(c+2697,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(15)", false,-1, 4,0);
        tracep->declBus(c+2698,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(16)", false,-1, 4,0);
        tracep->declBus(c+2699,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(17)", false,-1, 4,0);
        tracep->declBus(c+2700,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(18)", false,-1, 4,0);
        tracep->declBus(c+2701,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(19)", false,-1, 4,0);
        tracep->declBus(c+2702,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(20)", false,-1, 4,0);
        tracep->declBus(c+2703,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(21)", false,-1, 4,0);
        tracep->declBus(c+2704,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(22)", false,-1, 4,0);
        tracep->declBus(c+2705,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(23)", false,-1, 4,0);
        tracep->declBus(c+2706,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(24)", false,-1, 4,0);
        tracep->declBus(c+2707,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(25)", false,-1, 4,0);
        tracep->declBus(c+2708,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(26)", false,-1, 4,0);
        tracep->declBus(c+2709,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(27)", false,-1, 4,0);
        tracep->declBus(c+2710,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(28)", false,-1, 4,0);
        tracep->declBus(c+2711,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(29)", false,-1, 4,0);
        tracep->declBus(c+2712,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(30)", false,-1, 4,0);
        tracep->declBus(c+2713,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc index_nodes(31)", false,-1, 4,0);
        tracep->declBus(c+2640,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc in_tmp", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_lzc gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding AbsWidth", false,-1, 31,0);
        tracep->declBus(c+6433,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding abs_value_i", false,-1, 31,0);
        tracep->declBit(c+2616,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding sign_i", false,-1);
        tracep->declBus(c+6430,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding round_sticky_bits_i", false,-1, 1,0);
        tracep->declBus(c+5171,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding rnd_mode_i", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding effective_subtraction_i", false,-1);
        tracep->declBus(c+6447,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding abs_rounded_o", false,-1, 31,0);
        tracep->declBit(c+2616,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding sign_o", false,-1);
        tracep->declBit(c+6448,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding exact_zero_o", false,-1);
        tracep->declBit(c+14638,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi i_fpnew_rounding round_up", false,-1);
        tracep->declBus(c+15122,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier FpFormat", false,-1, 2,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier NumOperands", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier WIDTH", false,-1, 31,0);
        tracep->declBus(c+2556,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier operands_i(0)", false,-1, 31,0);
        tracep->declBus(c+2641,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier is_boxed_i", false,-1, 0,0);
        tracep->declBit(c+2642,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_normal", false,-1);
        tracep->declBit(c+2643,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_subnormal", false,-1);
        tracep->declBit(c+2644,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_zero", false,-1);
        tracep->declBit(c+2645,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_inf", false,-1);
        tracep->declBit(c+2646,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_nan", false,-1);
        tracep->declBit(c+2647,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_signalling", false,-1);
        tracep->declBit(c+2648,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_quiet", false,-1);
        tracep->declBit(c+2649,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier info_o(0) is_boxed", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier EXP_BITS", false,-1, 31,0);
        tracep->declBus(c+15004,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier MAN_BITS", false,-1, 31,0);
        tracep->declBit(c+2650,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] value sign", false,-1);
        tracep->declBus(c+2651,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] value exponent", false,-1, 7,0);
        tracep->declBus(c+2652,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] value mantissa", false,-1, 22,0);
        tracep->declBit(c+2653,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_boxed", false,-1);
        tracep->declBit(c+2654,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_normal", false,-1);
        tracep->declBit(c+2655,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_inf", false,-1);
        tracep->declBit(c+2656,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_nan", false,-1);
        tracep->declBit(c+2657,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_signalling", false,-1);
        tracep->declBit(c+2658,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_quiet", false,-1);
        tracep->declBit(c+2659,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_zero", false,-1);
        tracep->declBit(c+2660,"Azadi_top_verilator top_verilator u_top u_core i_fpnew_top gen_operation_groups[3] i_opgroup_block gen_merged_slice i_multifmt_slice gen_num_lanes[0] active_lane lane_instance i_fpnew_cast_multi fmt_init_inputs[0] active_format i_fpnew_classifier gen_num_values[0] is_subnormal", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i RV32E", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i DataWidth", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i DummyInstructions", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i test_en_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i dummy_instr_id_i", false,-1);
        tracep->declBus(c+14399,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i raddr_a_i", false,-1, 4,0);
        tracep->declBus(c+1408,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rdata_a_o", false,-1, 31,0);
        tracep->declBus(c+934,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i raddr_b_i", false,-1, 4,0);
        tracep->declBus(c+1409,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rdata_b_o", false,-1, 31,0);
        tracep->declBus(c+918,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i waddr_a_i", false,-1, 4,0);
        tracep->declBus(c+13788,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i wdata_a_i", false,-1, 31,0);
        tracep->declBit(c+946,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_i", false,-1);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i NUM_WORDS", false,-1, 31,0);
        tracep->declBus(c+1080,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(0)", false,-1, 31,0);
        tracep->declBus(c+1081,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(1)", false,-1, 31,0);
        tracep->declBus(c+1082,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(2)", false,-1, 31,0);
        tracep->declBus(c+1083,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(3)", false,-1, 31,0);
        tracep->declBus(c+1084,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(4)", false,-1, 31,0);
        tracep->declBus(c+1085,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(5)", false,-1, 31,0);
        tracep->declBus(c+1086,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(6)", false,-1, 31,0);
        tracep->declBus(c+1087,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(7)", false,-1, 31,0);
        tracep->declBus(c+1088,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(8)", false,-1, 31,0);
        tracep->declBus(c+1089,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(9)", false,-1, 31,0);
        tracep->declBus(c+1090,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(10)", false,-1, 31,0);
        tracep->declBus(c+1091,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(11)", false,-1, 31,0);
        tracep->declBus(c+1092,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(12)", false,-1, 31,0);
        tracep->declBus(c+1093,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(13)", false,-1, 31,0);
        tracep->declBus(c+1094,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(14)", false,-1, 31,0);
        tracep->declBus(c+1095,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(15)", false,-1, 31,0);
        tracep->declBus(c+1096,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(16)", false,-1, 31,0);
        tracep->declBus(c+1097,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(17)", false,-1, 31,0);
        tracep->declBus(c+1098,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(18)", false,-1, 31,0);
        tracep->declBus(c+1099,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(19)", false,-1, 31,0);
        tracep->declBus(c+1100,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(20)", false,-1, 31,0);
        tracep->declBus(c+1101,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(21)", false,-1, 31,0);
        tracep->declBus(c+1102,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(22)", false,-1, 31,0);
        tracep->declBus(c+1103,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(23)", false,-1, 31,0);
        tracep->declBus(c+1104,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(24)", false,-1, 31,0);
        tracep->declBus(c+1105,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(25)", false,-1, 31,0);
        tracep->declBus(c+1106,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(26)", false,-1, 31,0);
        tracep->declBus(c+1107,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(27)", false,-1, 31,0);
        tracep->declBus(c+1108,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(28)", false,-1, 31,0);
        tracep->declBus(c+1109,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(29)", false,-1, 31,0);
        tracep->declBus(c+1110,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(30)", false,-1, 31,0);
        tracep->declBus(c+1111,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg(31)", false,-1, 31,0);
        tracep->declBus(c+990,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(1)", false,-1, 31,0);
        tracep->declBus(c+991,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(2)", false,-1, 31,0);
        tracep->declBus(c+992,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(3)", false,-1, 31,0);
        tracep->declBus(c+993,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(4)", false,-1, 31,0);
        tracep->declBus(c+994,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(5)", false,-1, 31,0);
        tracep->declBus(c+995,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(6)", false,-1, 31,0);
        tracep->declBus(c+996,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(7)", false,-1, 31,0);
        tracep->declBus(c+997,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(8)", false,-1, 31,0);
        tracep->declBus(c+998,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(9)", false,-1, 31,0);
        tracep->declBus(c+999,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(10)", false,-1, 31,0);
        tracep->declBus(c+1000,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(11)", false,-1, 31,0);
        tracep->declBus(c+1001,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(12)", false,-1, 31,0);
        tracep->declBus(c+1002,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(13)", false,-1, 31,0);
        tracep->declBus(c+1003,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(14)", false,-1, 31,0);
        tracep->declBus(c+1004,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(15)", false,-1, 31,0);
        tracep->declBus(c+1005,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(16)", false,-1, 31,0);
        tracep->declBus(c+1006,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(17)", false,-1, 31,0);
        tracep->declBus(c+1007,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(18)", false,-1, 31,0);
        tracep->declBus(c+1008,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(19)", false,-1, 31,0);
        tracep->declBus(c+1009,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(20)", false,-1, 31,0);
        tracep->declBus(c+1010,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(21)", false,-1, 31,0);
        tracep->declBus(c+1011,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(22)", false,-1, 31,0);
        tracep->declBus(c+1012,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(23)", false,-1, 31,0);
        tracep->declBus(c+1013,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(24)", false,-1, 31,0);
        tracep->declBus(c+1014,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(25)", false,-1, 31,0);
        tracep->declBus(c+1015,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(26)", false,-1, 31,0);
        tracep->declBus(c+1016,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(27)", false,-1, 31,0);
        tracep->declBus(c+1017,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(28)", false,-1, 31,0);
        tracep->declBus(c+1018,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(29)", false,-1, 31,0);
        tracep->declBus(c+1019,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(30)", false,-1, 31,0);
        tracep->declBus(c+1020,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i rf_reg_q(31)", false,-1, 31,0);
        tracep->declBus(c+13830,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_dec", false,-1, 31,1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i unused_test_en", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i we_a_decoder unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top u_core gen_regfile_ff register_file_i g_normal_r0 unused_dummy_instr_id", false,-1);
        tracep->declBus(c+15123,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file RVF", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file DataWidth", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rst_ni", false,-1);
        tracep->declBus(c+933,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file raddr_a_i", false,-1, 4,0);
        tracep->declBus(c+14382,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rdata_a_o", false,-1, 31,0);
        tracep->declBus(c+934,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file raddr_b_i", false,-1, 4,0);
        tracep->declBus(c+1407,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rdata_b_o", false,-1, 31,0);
        tracep->declBus(c+935,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file raddr_c_i", false,-1, 4,0);
        tracep->declBus(c+14639,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rdata_c_o", false,-1, 31,0);
        tracep->declBus(c+918,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file waddr_a_i", false,-1, 4,0);
        tracep->declBus(c+13788,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file wdata_a_i", false,-1, 31,0);
        tracep->declBit(c+13253,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file we_a_i", false,-1);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file NUM_WORDS", false,-1, 31,0);
        tracep->declBus(c+886,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(0)", false,-1, 31,0);
        tracep->declBus(c+887,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(1)", false,-1, 31,0);
        tracep->declBus(c+888,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(2)", false,-1, 31,0);
        tracep->declBus(c+889,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(3)", false,-1, 31,0);
        tracep->declBus(c+890,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(4)", false,-1, 31,0);
        tracep->declBus(c+891,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(5)", false,-1, 31,0);
        tracep->declBus(c+892,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(6)", false,-1, 31,0);
        tracep->declBus(c+893,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(7)", false,-1, 31,0);
        tracep->declBus(c+894,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(8)", false,-1, 31,0);
        tracep->declBus(c+895,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(9)", false,-1, 31,0);
        tracep->declBus(c+896,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(10)", false,-1, 31,0);
        tracep->declBus(c+897,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(11)", false,-1, 31,0);
        tracep->declBus(c+898,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(12)", false,-1, 31,0);
        tracep->declBus(c+899,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(13)", false,-1, 31,0);
        tracep->declBus(c+900,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(14)", false,-1, 31,0);
        tracep->declBus(c+901,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(15)", false,-1, 31,0);
        tracep->declBus(c+902,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(16)", false,-1, 31,0);
        tracep->declBus(c+903,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(17)", false,-1, 31,0);
        tracep->declBus(c+904,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(18)", false,-1, 31,0);
        tracep->declBus(c+905,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(19)", false,-1, 31,0);
        tracep->declBus(c+906,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(20)", false,-1, 31,0);
        tracep->declBus(c+907,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(21)", false,-1, 31,0);
        tracep->declBus(c+908,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(22)", false,-1, 31,0);
        tracep->declBus(c+909,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(23)", false,-1, 31,0);
        tracep->declBus(c+910,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(24)", false,-1, 31,0);
        tracep->declBus(c+911,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(25)", false,-1, 31,0);
        tracep->declBus(c+912,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(26)", false,-1, 31,0);
        tracep->declBus(c+913,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(27)", false,-1, 31,0);
        tracep->declBus(c+914,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(28)", false,-1, 31,0);
        tracep->declBus(c+915,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(29)", false,-1, 31,0);
        tracep->declBus(c+916,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(30)", false,-1, 31,0);
        tracep->declBus(c+917,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg(31)", false,-1, 31,0);
        tracep->declBus(c+886,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(0)", false,-1, 31,0);
        tracep->declBus(c+887,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(1)", false,-1, 31,0);
        tracep->declBus(c+888,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(2)", false,-1, 31,0);
        tracep->declBus(c+889,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(3)", false,-1, 31,0);
        tracep->declBus(c+890,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(4)", false,-1, 31,0);
        tracep->declBus(c+891,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(5)", false,-1, 31,0);
        tracep->declBus(c+892,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(6)", false,-1, 31,0);
        tracep->declBus(c+893,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(7)", false,-1, 31,0);
        tracep->declBus(c+894,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(8)", false,-1, 31,0);
        tracep->declBus(c+895,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(9)", false,-1, 31,0);
        tracep->declBus(c+896,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(10)", false,-1, 31,0);
        tracep->declBus(c+897,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(11)", false,-1, 31,0);
        tracep->declBus(c+898,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(12)", false,-1, 31,0);
        tracep->declBus(c+899,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(13)", false,-1, 31,0);
        tracep->declBus(c+900,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(14)", false,-1, 31,0);
        tracep->declBus(c+901,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(15)", false,-1, 31,0);
        tracep->declBus(c+902,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(16)", false,-1, 31,0);
        tracep->declBus(c+903,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(17)", false,-1, 31,0);
        tracep->declBus(c+904,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(18)", false,-1, 31,0);
        tracep->declBus(c+905,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(19)", false,-1, 31,0);
        tracep->declBus(c+906,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(20)", false,-1, 31,0);
        tracep->declBus(c+907,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(21)", false,-1, 31,0);
        tracep->declBus(c+908,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(22)", false,-1, 31,0);
        tracep->declBus(c+909,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(23)", false,-1, 31,0);
        tracep->declBus(c+910,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(24)", false,-1, 31,0);
        tracep->declBus(c+911,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(25)", false,-1, 31,0);
        tracep->declBus(c+912,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(26)", false,-1, 31,0);
        tracep->declBus(c+913,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(27)", false,-1, 31,0);
        tracep->declBus(c+914,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(28)", false,-1, 31,0);
        tracep->declBus(c+915,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(29)", false,-1, 31,0);
        tracep->declBus(c+916,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(30)", false,-1, 31,0);
        tracep->declBus(c+917,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file rf_reg_q(31)", false,-1, 31,0);
        tracep->declBus(c+13831,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file we_a_dec", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_top u_core gen_fp_regfile fp_register_file we_a_decoder unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top intr_interface MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_top intr_interface clock", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top intr_interface reset", false,-1);
        tracep->declBit(c+12599,"Azadi_top_verilator top_verilator u_top intr_interface req_i", false,-1);
        tracep->declBit(c+12600,"Azadi_top_verilator top_verilator u_top intr_interface gnt_o", false,-1);
        tracep->declBus(c+12602,"Azadi_top_verilator top_verilator u_top intr_interface addr_i", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_top intr_interface we_i", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator u_top intr_interface wdata_i", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator u_top intr_interface be_i", false,-1, 3,0);
        tracep->declBit(c+12601,"Azadi_top_verilator top_verilator u_top intr_interface valid_o", false,-1);
        tracep->declBus(c+12603,"Azadi_top_verilator top_verilator u_top intr_interface rdata_o", false,-1, 31,0);
        tracep->declBit(c+12604,"Azadi_top_verilator top_verilator u_top intr_interface err_o", false,-1);
        tracep->declBit(c+12572,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_valid", false,-1);
        tracep->declBus(c+12573,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_opcode", false,-1, 2,0);
        tracep->declBus(c+12574,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_param", false,-1, 2,0);
        tracep->declBus(c+12575,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_size", false,-1, 1,0);
        tracep->declBus(c+12576,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_source", false,-1, 7,0);
        tracep->declBus(c+12577,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_address", false,-1, 31,0);
        tracep->declBus(c+12578,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_mask", false,-1, 3,0);
        tracep->declBus(c+12579,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a a_data", false,-1, 31,0);
        tracep->declBit(c+12580,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_a d_ready", false,-1);
        tracep->declBit(c+12581,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_valid", false,-1);
        tracep->declBus(c+12582,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_opcode", false,-1, 2,0);
        tracep->declBus(c+12583,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_param", false,-1, 2,0);
        tracep->declBus(c+12584,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_size", false,-1, 1,0);
        tracep->declBus(c+12585,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_source", false,-1, 7,0);
        tracep->declBus(c+12586,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_sink", false,-1, 0,0);
        tracep->declBus(c+12587,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_data", false,-1, 31,0);
        tracep->declBit(c+12588,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d d_error", false,-1);
        tracep->declBit(c+12589,"Azadi_top_verilator top_verilator u_top intr_interface tl_h_c_d a_ready", false,-1);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator u_top intr_interface WordSize", false,-1, 31,0);
        tracep->declBus(c+4897,"Azadi_top_verilator top_verilator u_top intr_interface tl_source", false,-1, 7,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator u_top intr_interface tl_be", false,-1, 3,0);
        tracep->declBus(c+12603,"Azadi_top_verilator top_verilator u_top intr_interface rddata", false,-1, 31,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_top intr_interface genblk2 ReqNumW", false,-1, 31,0);
        tracep->declBus(c+13905,"Azadi_top_verilator top_verilator u_top intr_interface genblk2 source_d", false,-1, 0,0);
        tracep->declBus(c+4898,"Azadi_top_verilator top_verilator u_top intr_interface genblk2 source_q", false,-1, 0,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator u_top data_interface MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_top data_interface clock", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_top data_interface reset", false,-1);
        tracep->declBit(c+14379,"Azadi_top_verilator top_verilator u_top data_interface req_i", false,-1);
        tracep->declBit(c+10715,"Azadi_top_verilator top_verilator u_top data_interface gnt_o", false,-1);
        tracep->declBus(c+1436,"Azadi_top_verilator top_verilator u_top data_interface addr_i", false,-1, 31,0);
        tracep->declBit(c+950,"Azadi_top_verilator top_verilator u_top data_interface we_i", false,-1);
        tracep->declBus(c+14380,"Azadi_top_verilator top_verilator u_top data_interface wdata_i", false,-1, 31,0);
        tracep->declBus(c+1435,"Azadi_top_verilator top_verilator u_top data_interface be_i", false,-1, 3,0);
        tracep->declBit(c+10716,"Azadi_top_verilator top_verilator u_top data_interface valid_o", false,-1);
        tracep->declBus(c+10717,"Azadi_top_verilator top_verilator u_top data_interface rdata_o", false,-1, 31,0);
        tracep->declBit(c+10718,"Azadi_top_verilator top_verilator u_top data_interface err_o", false,-1);
        tracep->declBit(c+1345,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_valid", false,-1);
        tracep->declBus(c+1346,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_opcode", false,-1, 2,0);
        tracep->declBus(c+1347,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_param", false,-1, 2,0);
        tracep->declBus(c+1348,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_size", false,-1, 1,0);
        tracep->declBus(c+1349,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_source", false,-1, 7,0);
        tracep->declBus(c+1350,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_address", false,-1, 31,0);
        tracep->declBus(c+1351,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_mask", false,-1, 3,0);
        tracep->declBus(c+1352,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a a_data", false,-1, 31,0);
        tracep->declBit(c+1353,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_a d_ready", false,-1);
        tracep->declBit(c+10697,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_valid", false,-1);
        tracep->declBus(c+10698,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_opcode", false,-1, 2,0);
        tracep->declBus(c+10699,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_param", false,-1, 2,0);
        tracep->declBus(c+10700,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_size", false,-1, 1,0);
        tracep->declBus(c+10701,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_source", false,-1, 7,0);
        tracep->declBus(c+10702,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_sink", false,-1, 0,0);
        tracep->declBus(c+10703,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_data", false,-1, 31,0);
        tracep->declBit(c+10704,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d d_error", false,-1);
        tracep->declBit(c+10705,"Azadi_top_verilator top_verilator u_top data_interface tl_h_c_d a_ready", false,-1);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator u_top data_interface WordSize", false,-1, 31,0);
        tracep->declBus(c+14640,"Azadi_top_verilator top_verilator u_top data_interface tl_source", false,-1, 7,0);
        tracep->declBus(c+14641,"Azadi_top_verilator top_verilator u_top data_interface tl_be", false,-1, 3,0);
        tracep->declBus(c+10717,"Azadi_top_verilator top_verilator u_top data_interface rddata", false,-1, 31,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_top data_interface genblk2 ReqNumW", false,-1, 31,0);
        tracep->declBus(c+13832,"Azadi_top_verilator top_verilator u_top data_interface genblk2 source_d", false,-1, 0,0);
        tracep->declBus(c+14642,"Azadi_top_verilator top_verilator u_top data_interface genblk2 source_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator debug_module NrHarts", false,-1, 31,0);
        tracep->declBus(c+14865,"Azadi_top_verilator top_verilator debug_module IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator debug_module DirectDmiTap", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module rst_ni", false,-1);
        tracep->declBit(c+15127,"Azadi_top_verilator top_verilator debug_module testmode_i", false,-1);
        tracep->declBit(c+12494,"Azadi_top_verilator top_verilator debug_module ndmreset_o", false,-1);
        tracep->declBit(c+12495,"Azadi_top_verilator top_verilator debug_module dmactive_o", false,-1);
        tracep->declBus(c+530,"Azadi_top_verilator top_verilator debug_module debug_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator debug_module unavailable_i", false,-1, 0,0);
        tracep->declBit(c+12590,"Azadi_top_verilator top_verilator debug_module tl_d_i a_valid", false,-1);
        tracep->declBus(c+12591,"Azadi_top_verilator top_verilator debug_module tl_d_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12592,"Azadi_top_verilator top_verilator debug_module tl_d_i a_param", false,-1, 2,0);
        tracep->declBus(c+12593,"Azadi_top_verilator top_verilator debug_module tl_d_i a_size", false,-1, 1,0);
        tracep->declBus(c+12594,"Azadi_top_verilator top_verilator debug_module tl_d_i a_source", false,-1, 7,0);
        tracep->declBus(c+12595,"Azadi_top_verilator top_verilator debug_module tl_d_i a_address", false,-1, 31,0);
        tracep->declBus(c+12596,"Azadi_top_verilator top_verilator debug_module tl_d_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12597,"Azadi_top_verilator top_verilator debug_module tl_d_i a_data", false,-1, 31,0);
        tracep->declBit(c+12598,"Azadi_top_verilator top_verilator debug_module tl_d_i d_ready", false,-1);
        tracep->declBit(c+4862,"Azadi_top_verilator top_verilator debug_module tl_d_o d_valid", false,-1);
        tracep->declBus(c+4863,"Azadi_top_verilator top_verilator debug_module tl_d_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4864,"Azadi_top_verilator top_verilator debug_module tl_d_o d_param", false,-1, 2,0);
        tracep->declBus(c+4865,"Azadi_top_verilator top_verilator debug_module tl_d_o d_size", false,-1, 1,0);
        tracep->declBus(c+4866,"Azadi_top_verilator top_verilator debug_module tl_d_o d_source", false,-1, 7,0);
        tracep->declBus(c+4867,"Azadi_top_verilator top_verilator debug_module tl_d_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4868,"Azadi_top_verilator top_verilator debug_module tl_d_o d_data", false,-1, 31,0);
        tracep->declBit(c+4869,"Azadi_top_verilator top_verilator debug_module tl_d_o d_error", false,-1);
        tracep->declBit(c+4870,"Azadi_top_verilator top_verilator debug_module tl_d_o a_ready", false,-1);
        tracep->declBit(c+1112,"Azadi_top_verilator top_verilator debug_module tl_h_o a_valid", false,-1);
        tracep->declBus(c+1113,"Azadi_top_verilator top_verilator debug_module tl_h_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1114,"Azadi_top_verilator top_verilator debug_module tl_h_o a_param", false,-1, 2,0);
        tracep->declBus(c+1115,"Azadi_top_verilator top_verilator debug_module tl_h_o a_size", false,-1, 1,0);
        tracep->declBus(c+1116,"Azadi_top_verilator top_verilator debug_module tl_h_o a_source", false,-1, 7,0);
        tracep->declBus(c+1117,"Azadi_top_verilator top_verilator debug_module tl_h_o a_address", false,-1, 31,0);
        tracep->declBus(c+1118,"Azadi_top_verilator top_verilator debug_module tl_h_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1119,"Azadi_top_verilator top_verilator debug_module tl_h_o a_data", false,-1, 31,0);
        tracep->declBit(c+1120,"Azadi_top_verilator top_verilator debug_module tl_h_o d_ready", false,-1);
        tracep->declBit(c+11690,"Azadi_top_verilator top_verilator debug_module tl_h_i d_valid", false,-1);
        tracep->declBus(c+11691,"Azadi_top_verilator top_verilator debug_module tl_h_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11692,"Azadi_top_verilator top_verilator debug_module tl_h_i d_param", false,-1, 2,0);
        tracep->declBus(c+11693,"Azadi_top_verilator top_verilator debug_module tl_h_i d_size", false,-1, 1,0);
        tracep->declBus(c+11694,"Azadi_top_verilator top_verilator debug_module tl_h_i d_source", false,-1, 7,0);
        tracep->declBus(c+11695,"Azadi_top_verilator top_verilator debug_module tl_h_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11696,"Azadi_top_verilator top_verilator debug_module tl_h_i d_data", false,-1, 31,0);
        tracep->declBit(c+11697,"Azadi_top_verilator top_verilator debug_module tl_h_i d_error", false,-1);
        tracep->declBit(c+11698,"Azadi_top_verilator top_verilator debug_module tl_h_i a_ready", false,-1);
        tracep->declBit(c+6016,"Azadi_top_verilator top_verilator debug_module jtag_req_i tck", false,-1);
        tracep->declBit(c+6017,"Azadi_top_verilator top_verilator debug_module jtag_req_i tms", false,-1);
        tracep->declBit(c+6018,"Azadi_top_verilator top_verilator debug_module jtag_req_i trst_n", false,-1);
        tracep->declBit(c+6019,"Azadi_top_verilator top_verilator debug_module jtag_req_i tdi", false,-1);
        tracep->declBit(c+6569,"Azadi_top_verilator top_verilator debug_module jtag_rsp_o tdo", false,-1);
        tracep->declBit(c+6570,"Azadi_top_verilator top_verilator debug_module jtag_rsp_o tdo_oe", false,-1);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator debug_module BusWidth", false,-1, 31,0);
        tracep->declBus(c+15129,"Azadi_top_verilator top_verilator debug_module SelectableHarts", false,-1, 0,0);
        tracep->declBus(c+15130,"Azadi_top_verilator top_verilator debug_module hartinfo(0) zero1", false,-1, 31,24);
        tracep->declBus(c+15131,"Azadi_top_verilator top_verilator debug_module hartinfo(0) nscratch", false,-1, 23,20);
        tracep->declBus(c+15132,"Azadi_top_verilator top_verilator debug_module hartinfo(0) zero0", false,-1, 19,17);
        tracep->declBit(c+15133,"Azadi_top_verilator top_verilator debug_module hartinfo(0) dataaccess", false,-1);
        tracep->declBus(c+15134,"Azadi_top_verilator top_verilator debug_module hartinfo(0) datasize", false,-1, 15,12);
        tracep->declBus(c+15135,"Azadi_top_verilator top_verilator debug_module hartinfo(0) dataaddr", false,-1, 11,0);
        tracep->declBus(c+6020,"Azadi_top_verilator top_verilator debug_module halted", false,-1, 0,0);
        tracep->declBus(c+6021,"Azadi_top_verilator top_verilator debug_module resumeack", false,-1, 0,0);
        tracep->declBus(c+530,"Azadi_top_verilator top_verilator debug_module haltreq", false,-1, 0,0);
        tracep->declBus(c+540,"Azadi_top_verilator top_verilator debug_module resumereq", false,-1, 0,0);
        tracep->declBit(c+6647,"Azadi_top_verilator top_verilator debug_module clear_resumeack", false,-1);
        tracep->declBit(c+1021,"Azadi_top_verilator top_verilator debug_module cmd_valid", false,-1);
        tracep->declBus(c+1022,"Azadi_top_verilator top_verilator debug_module cmd cmdtype", false,-1, 7,0);
        tracep->declBus(c+1023,"Azadi_top_verilator top_verilator debug_module cmd control", false,-1, 23,0);
        tracep->declBit(c+13362,"Azadi_top_verilator top_verilator debug_module cmderror_valid", false,-1);
        tracep->declBus(c+13363,"Azadi_top_verilator top_verilator debug_module cmderror", false,-1, 2,0);
        tracep->declBit(c+6053,"Azadi_top_verilator top_verilator debug_module cmdbusy", false,-1);
        tracep->declBus(c+1024,"Azadi_top_verilator top_verilator debug_module progbuf(0)", false,-1, 31,0);
        tracep->declBus(c+1025,"Azadi_top_verilator top_verilator debug_module progbuf(1)", false,-1, 31,0);
        tracep->declBus(c+1026,"Azadi_top_verilator top_verilator debug_module progbuf(2)", false,-1, 31,0);
        tracep->declBus(c+1027,"Azadi_top_verilator top_verilator debug_module progbuf(3)", false,-1, 31,0);
        tracep->declBus(c+1028,"Azadi_top_verilator top_verilator debug_module progbuf(4)", false,-1, 31,0);
        tracep->declBus(c+1029,"Azadi_top_verilator top_verilator debug_module progbuf(5)", false,-1, 31,0);
        tracep->declBus(c+1030,"Azadi_top_verilator top_verilator debug_module progbuf(6)", false,-1, 31,0);
        tracep->declBus(c+1031,"Azadi_top_verilator top_verilator debug_module progbuf(7)", false,-1, 31,0);
        tracep->declBus(c+1032,"Azadi_top_verilator top_verilator debug_module data_csrs_mem(0)", false,-1, 31,0);
        tracep->declBus(c+1033,"Azadi_top_verilator top_verilator debug_module data_csrs_mem(1)", false,-1, 31,0);
        tracep->declBus(c+13007,"Azadi_top_verilator top_verilator debug_module data_mem_csrs(0)", false,-1, 31,0);
        tracep->declBus(c+13008,"Azadi_top_verilator top_verilator debug_module data_mem_csrs(1)", false,-1, 31,0);
        tracep->declBit(c+13009,"Azadi_top_verilator top_verilator debug_module data_valid", false,-1);
        tracep->declBus(c+541,"Azadi_top_verilator top_verilator debug_module hartsel", false,-1, 19,0);
        tracep->declBus(c+1034,"Azadi_top_verilator top_verilator debug_module sbaddress_csrs_sba", false,-1, 31,0);
        tracep->declBus(c+13616,"Azadi_top_verilator top_verilator debug_module sbaddress_sba_csrs", false,-1, 31,0);
        tracep->declBit(c+6601,"Azadi_top_verilator top_verilator debug_module sbaddress_write_valid", false,-1);
        tracep->declBit(c+1035,"Azadi_top_verilator top_verilator debug_module sbreadonaddr", false,-1);
        tracep->declBit(c+1036,"Azadi_top_verilator top_verilator debug_module sbautoincrement", false,-1);
        tracep->declBus(c+1037,"Azadi_top_verilator top_verilator debug_module sbaccess", false,-1, 2,0);
        tracep->declBit(c+1038,"Azadi_top_verilator top_verilator debug_module sbreadondata", false,-1);
        tracep->declBus(c+1039,"Azadi_top_verilator top_verilator debug_module sbdata_write", false,-1, 31,0);
        tracep->declBit(c+6602,"Azadi_top_verilator top_verilator debug_module sbdata_read_valid", false,-1);
        tracep->declBit(c+6603,"Azadi_top_verilator top_verilator debug_module sbdata_write_valid", false,-1);
        tracep->declBus(c+11714,"Azadi_top_verilator top_verilator debug_module sbdata_read", false,-1, 31,0);
        tracep->declBit(c+11715,"Azadi_top_verilator top_verilator debug_module sbdata_valid", false,-1);
        tracep->declBit(c+1040,"Azadi_top_verilator top_verilator debug_module sbbusy", false,-1);
        tracep->declBit(c+6500,"Azadi_top_verilator top_verilator debug_module sberror_valid", false,-1);
        tracep->declBus(c+6501,"Azadi_top_verilator top_verilator debug_module sberror", false,-1, 2,0);
        tracep->declBus(c+6085,"Azadi_top_verilator top_verilator debug_module dmi_req addr", false,-1, 6,0);
        tracep->declBus(c+6086,"Azadi_top_verilator top_verilator debug_module dmi_req op", false,-1, 1,0);
        tracep->declBus(c+6087,"Azadi_top_verilator top_verilator debug_module dmi_req data", false,-1, 31,0);
        tracep->declBus(c+6525,"Azadi_top_verilator top_verilator debug_module dmi_rsp data", false,-1, 31,0);
        tracep->declBus(c+6526,"Azadi_top_verilator top_verilator debug_module dmi_rsp resp", false,-1, 1,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator debug_module dmi_req_valid", false,-1);
        tracep->declBit(c+6054,"Azadi_top_verilator top_verilator debug_module dmi_req_ready", false,-1);
        tracep->declBit(c+6502,"Azadi_top_verilator top_verilator debug_module dmi_rsp_valid", false,-1);
        tracep->declBit(c+14644,"Azadi_top_verilator top_verilator debug_module dmi_rsp_ready", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module dmi_rst_n", false,-1);
        tracep->declBus(c+15130,"Azadi_top_verilator top_verilator debug_module DebugHartInfo zero1", false,-1, 31,24);
        tracep->declBus(c+15131,"Azadi_top_verilator top_verilator debug_module DebugHartInfo nscratch", false,-1, 23,20);
        tracep->declBus(c+15132,"Azadi_top_verilator top_verilator debug_module DebugHartInfo zero0", false,-1, 19,17);
        tracep->declBit(c+15133,"Azadi_top_verilator top_verilator debug_module DebugHartInfo dataaccess", false,-1);
        tracep->declBus(c+15134,"Azadi_top_verilator top_verilator debug_module DebugHartInfo datasize", false,-1, 15,12);
        tracep->declBus(c+15135,"Azadi_top_verilator top_verilator debug_module DebugHartInfo dataaddr", false,-1, 11,0);
        tracep->declBit(c+1121,"Azadi_top_verilator top_verilator debug_module host_req", false,-1);
        tracep->declBus(c+1034,"Azadi_top_verilator top_verilator debug_module host_add", false,-1, 31,0);
        tracep->declBit(c+1122,"Azadi_top_verilator top_verilator debug_module host_we", false,-1);
        tracep->declBus(c+1039,"Azadi_top_verilator top_verilator debug_module host_wdata", false,-1, 31,0);
        tracep->declBus(c+1123,"Azadi_top_verilator top_verilator debug_module host_be", false,-1, 3,0);
        tracep->declBit(c+11716,"Azadi_top_verilator top_verilator debug_module host_gnt", false,-1);
        tracep->declBit(c+11715,"Azadi_top_verilator top_verilator debug_module host_r_valid", false,-1);
        tracep->declBus(c+11714,"Azadi_top_verilator top_verilator debug_module host_r_rdata", false,-1, 31,0);
        tracep->declBit(c+11717,"Azadi_top_verilator top_verilator debug_module host_r_err", false,-1);
        tracep->declBus(c+15136,"Azadi_top_verilator top_verilator debug_module AddressWidthWords", false,-1, 31,0);
        tracep->declBit(c+12626,"Azadi_top_verilator top_verilator debug_module req", false,-1);
        tracep->declBit(c+12627,"Azadi_top_verilator top_verilator debug_module we", false,-1);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator debug_module be", false,-1, 3,0);
        tracep->declBus(c+12628,"Azadi_top_verilator top_verilator debug_module wdata", false,-1, 31,0);
        tracep->declBus(c+14645,"Azadi_top_verilator top_verilator debug_module rdata", false,-1, 31,0);
        tracep->declBit(c+3984,"Azadi_top_verilator top_verilator debug_module rvalid", false,-1);
        tracep->declBus(c+12629,"Azadi_top_verilator top_verilator debug_module addr_b", false,-1, 31,0);
        tracep->declBus(c+12630,"Azadi_top_verilator top_verilator debug_module addr_w", false,-1, 29,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module i_dm_csrs NrHarts", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator debug_module i_dm_csrs BusWidth", false,-1, 31,0);
        tracep->declBus(c+15129,"Azadi_top_verilator top_verilator debug_module i_dm_csrs SelectableHarts", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module i_dm_csrs clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module i_dm_csrs rst_ni", false,-1);
        tracep->declBit(c+15127,"Azadi_top_verilator top_verilator debug_module i_dm_csrs testmode_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_rst_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_valid_i", false,-1);
        tracep->declBit(c+6054,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_ready_o", false,-1);
        tracep->declBus(c+6085,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_i addr", false,-1, 6,0);
        tracep->declBus(c+6086,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_i op", false,-1, 1,0);
        tracep->declBus(c+6087,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_req_i data", false,-1, 31,0);
        tracep->declBit(c+6502,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_valid_o", false,-1);
        tracep->declBit(c+14644,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_ready_i", false,-1);
        tracep->declBus(c+6525,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_o data", false,-1, 31,0);
        tracep->declBus(c+6526,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmi_resp_o resp", false,-1, 1,0);
        tracep->declBit(c+12494,"Azadi_top_verilator top_verilator debug_module i_dm_csrs ndmreset_o", false,-1);
        tracep->declBit(c+12495,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmactive_o", false,-1);
        tracep->declBus(c+15130,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) zero1", false,-1, 31,24);
        tracep->declBus(c+15131,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) nscratch", false,-1, 23,20);
        tracep->declBus(c+15132,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) zero0", false,-1, 19,17);
        tracep->declBit(c+15133,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) dataaccess", false,-1);
        tracep->declBus(c+15134,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) datasize", false,-1, 15,12);
        tracep->declBus(c+15135,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_i(0) dataaddr", false,-1, 11,0);
        tracep->declBus(c+6020,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unavailable_i", false,-1, 0,0);
        tracep->declBus(c+6021,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumeack_i", false,-1, 0,0);
        tracep->declBus(c+541,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_o", false,-1, 19,0);
        tracep->declBus(c+530,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltreq_o", false,-1, 0,0);
        tracep->declBus(c+540,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumereq_o", false,-1, 0,0);
        tracep->declBit(c+6647,"Azadi_top_verilator top_verilator debug_module i_dm_csrs clear_resumeack_o", false,-1);
        tracep->declBit(c+1021,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_o", false,-1);
        tracep->declBus(c+1022,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_o cmdtype", false,-1, 7,0);
        tracep->declBus(c+1023,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_o control", false,-1, 23,0);
        tracep->declBit(c+13362,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderror_valid_i", false,-1);
        tracep->declBus(c+13363,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderror_i", false,-1, 2,0);
        tracep->declBit(c+6053,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmdbusy_i", false,-1);
        tracep->declBus(c+1024,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(0)", false,-1, 31,0);
        tracep->declBus(c+1025,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(1)", false,-1, 31,0);
        tracep->declBus(c+1026,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(2)", false,-1, 31,0);
        tracep->declBus(c+1027,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(3)", false,-1, 31,0);
        tracep->declBus(c+1028,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(4)", false,-1, 31,0);
        tracep->declBus(c+1029,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(5)", false,-1, 31,0);
        tracep->declBus(c+1030,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(6)", false,-1, 31,0);
        tracep->declBus(c+1031,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_o(7)", false,-1, 31,0);
        tracep->declBus(c+1032,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_o(0)", false,-1, 31,0);
        tracep->declBus(c+1033,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_o(1)", false,-1, 31,0);
        tracep->declBus(c+13007,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_i(0)", false,-1, 31,0);
        tracep->declBus(c+13008,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_i(1)", false,-1, 31,0);
        tracep->declBit(c+13009,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_valid_i", false,-1);
        tracep->declBus(c+1034,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_o", false,-1, 31,0);
        tracep->declBus(c+13616,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_i", false,-1, 31,0);
        tracep->declBit(c+6601,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddress_write_valid_o", false,-1);
        tracep->declBit(c+1035,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbreadonaddr_o", false,-1);
        tracep->declBit(c+1036,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbautoincrement_o", false,-1);
        tracep->declBus(c+1037,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaccess_o", false,-1, 2,0);
        tracep->declBit(c+1038,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbreadondata_o", false,-1);
        tracep->declBus(c+1039,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_o", false,-1, 31,0);
        tracep->declBit(c+6602,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_read_valid_o", false,-1);
        tracep->declBit(c+6603,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_write_valid_o", false,-1);
        tracep->declBus(c+11714,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_i", false,-1, 31,0);
        tracep->declBit(c+11715,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_valid_i", false,-1);
        tracep->declBit(c+1040,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbbusy_i", false,-1);
        tracep->declBit(c+6500,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sberror_valid_i", false,-1);
        tracep->declBus(c+6501,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sberror_i", false,-1, 2,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module i_dm_csrs HartSelLen", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator debug_module i_dm_csrs NrHartsAligned", false,-1, 31,0);
        tracep->declBus(c+6088,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dtm_op", false,-1, 1,0);
        tracep->declBus(c+6648,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resp_queue_data", false,-1, 31,0);
        tracep->declBus(c+15137,"Azadi_top_verilator top_verilator debug_module i_dm_csrs DataEnd", false,-1, 7,0);
        tracep->declBus(c+15138,"Azadi_top_verilator top_verilator debug_module i_dm_csrs ProgBufEnd", false,-1, 7,0);
        tracep->declBus(c+6039,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum0", false,-1, 31,0);
        tracep->declBus(c+6040,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum1", false,-1, 31,0);
        tracep->declBus(c+6041,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum2", false,-1, 31,0);
        tracep->declBus(c+6042,"Azadi_top_verilator top_verilator debug_module i_dm_csrs haltsum3", false,-1, 31,0);
        tracep->declBus(c+6043,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted", false,-1, 31,0);
        tracep->declBus(c+6044,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped0(0)", false,-1, 31,0);
        tracep->declBus(c+6045,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped1(0)", false,-1, 31,0);
        tracep->declBus(c+6046,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_reshaped2(0)", false,-1, 31,0);
        tracep->declBus(c+6047,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat1", false,-1, 31,0);
        tracep->declBus(c+6048,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat2", false,-1, 31,0);
        tracep->declBus(c+6049,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_flat3", false,-1, 31,0);
        tracep->declBus(c+6050,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx0", false,-1, 14,0);
        tracep->declBus(c+6051,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx1", false,-1, 9,0);
        tracep->declBus(c+6052,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartsel_idx2", false,-1, 4,0);
        tracep->declBus(c+6649,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus zero1", false,-1, 31,23);
        tracep->declBit(c+6650,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus impebreak", false,-1);
        tracep->declBus(c+6651,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus zero0", false,-1, 21,20);
        tracep->declBit(c+6652,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allhavereset", false,-1);
        tracep->declBit(c+6653,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyhavereset", false,-1);
        tracep->declBit(c+6654,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allresumeack", false,-1);
        tracep->declBit(c+6655,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyresumeack", false,-1);
        tracep->declBit(c+6656,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allnonexistent", false,-1);
        tracep->declBit(c+6657,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anynonexistent", false,-1);
        tracep->declBit(c+6658,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allunavail", false,-1);
        tracep->declBit(c+6659,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyunavail", false,-1);
        tracep->declBit(c+6660,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allrunning", false,-1);
        tracep->declBit(c+6661,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyrunning", false,-1);
        tracep->declBit(c+6662,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus allhalted", false,-1);
        tracep->declBit(c+6663,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus anyhalted", false,-1);
        tracep->declBit(c+6664,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus authenticated", false,-1);
        tracep->declBit(c+6665,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus authbusy", false,-1);
        tracep->declBit(c+6666,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus hasresethaltreq", false,-1);
        tracep->declBit(c+6667,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus devtreevalid", false,-1);
        tracep->declBus(c+6668,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmstatus version", false,-1, 3,0);
        tracep->declBit(c+6669,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d haltreq", false,-1);
        tracep->declBit(c+6670,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d resumereq", false,-1);
        tracep->declBit(c+6671,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hartreset", false,-1);
        tracep->declBit(c+6672,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d ackhavereset", false,-1);
        tracep->declBit(c+6673,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d zero1", false,-1);
        tracep->declBit(c+6674,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hasel", false,-1);
        tracep->declBus(c+6675,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hartsello", false,-1, 25,16);
        tracep->declBus(c+6676,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d hartselhi", false,-1, 15,6);
        tracep->declBus(c+6677,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d zero0", false,-1, 5,4);
        tracep->declBit(c+6678,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d setresethaltreq", false,-1);
        tracep->declBit(c+6679,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d clrresethaltreq", false,-1);
        tracep->declBit(c+6680,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d ndmreset", false,-1);
        tracep->declBit(c+6681,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_d dmactive", false,-1);
        tracep->declBit(c+12496,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q haltreq", false,-1);
        tracep->declBit(c+12497,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q resumereq", false,-1);
        tracep->declBit(c+12498,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hartreset", false,-1);
        tracep->declBit(c+12499,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q ackhavereset", false,-1);
        tracep->declBit(c+12500,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q zero1", false,-1);
        tracep->declBit(c+12501,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hasel", false,-1);
        tracep->declBus(c+12502,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hartsello", false,-1, 25,16);
        tracep->declBus(c+12503,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q hartselhi", false,-1, 15,6);
        tracep->declBus(c+12504,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q zero0", false,-1, 5,4);
        tracep->declBit(c+12505,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q setresethaltreq", false,-1);
        tracep->declBit(c+12506,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q clrresethaltreq", false,-1);
        tracep->declBit(c+12507,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q ndmreset", false,-1);
        tracep->declBit(c+12508,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol_q dmactive", false,-1);
        tracep->declBus(c+6682,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero3", false,-1, 31,29);
        tracep->declBus(c+6683,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs progbufsize", false,-1, 28,24);
        tracep->declBus(c+6684,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero2", false,-1, 23,13);
        tracep->declBit(c+6685,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs busy", false,-1);
        tracep->declBit(c+6686,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero1", false,-1);
        tracep->declBus(c+6687,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs cmderr", false,-1, 2,0);
        tracep->declBus(c+6688,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs zero0", false,-1, 7,4);
        tracep->declBus(c+6689,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractcs datacount", false,-1, 3,0);
        tracep->declBus(c+13364,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderr_d", false,-1, 2,0);
        tracep->declBus(c+1041,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmderr_q", false,-1, 2,0);
        tracep->declBus(c+6604,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_d cmdtype", false,-1, 7,0);
        tracep->declBus(c+6605,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_d control", false,-1, 23,0);
        tracep->declBus(c+1022,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_q cmdtype", false,-1, 7,0);
        tracep->declBus(c+1023,"Azadi_top_verilator top_verilator debug_module i_dm_csrs command_q control", false,-1, 23,0);
        tracep->declBit(c+6690,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_d", false,-1);
        tracep->declBit(c+1021,"Azadi_top_verilator top_verilator debug_module i_dm_csrs cmd_valid_q", false,-1);
        tracep->declBus(c+6606,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_d autoexecprogbuf", false,-1, 31,16);
        tracep->declBus(c+6607,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_d zero0", false,-1, 15,12);
        tracep->declBus(c+6608,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_d autoexecdata", false,-1, 11,0);
        tracep->declBus(c+1042,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_q autoexecprogbuf", false,-1, 31,16);
        tracep->declBus(c+1043,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_q zero0", false,-1, 15,12);
        tracep->declBus(c+1044,"Azadi_top_verilator top_verilator debug_module i_dm_csrs abstractauto_q autoexecdata", false,-1, 11,0);
        tracep->declBus(c+6609,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbversion", false,-1, 31,29);
        tracep->declBus(c+6610,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d zero0", false,-1, 28,23);
        tracep->declBit(c+6611,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbbusyerror", false,-1);
        tracep->declBit(c+6612,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbbusy", false,-1);
        tracep->declBit(c+6613,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbreadonaddr", false,-1);
        tracep->declBus(c+6614,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess", false,-1, 19,17);
        tracep->declBit(c+6615,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbautoincrement", false,-1);
        tracep->declBit(c+6616,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbreadondata", false,-1);
        tracep->declBus(c+6617,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sberror", false,-1, 14,12);
        tracep->declBus(c+6618,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbasize", false,-1, 11,5);
        tracep->declBit(c+6619,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess128", false,-1);
        tracep->declBit(c+6620,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess64", false,-1);
        tracep->declBit(c+6621,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess32", false,-1);
        tracep->declBit(c+6622,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess16", false,-1);
        tracep->declBit(c+6623,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_d sbaccess8", false,-1);
        tracep->declBus(c+1045,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbversion", false,-1, 31,29);
        tracep->declBus(c+1046,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q zero0", false,-1, 28,23);
        tracep->declBit(c+1047,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbbusyerror", false,-1);
        tracep->declBit(c+1048,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbbusy", false,-1);
        tracep->declBit(c+1049,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbreadonaddr", false,-1);
        tracep->declBus(c+1050,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess", false,-1, 19,17);
        tracep->declBit(c+1051,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbautoincrement", false,-1);
        tracep->declBit(c+1052,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbreadondata", false,-1);
        tracep->declBus(c+1053,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sberror", false,-1, 14,12);
        tracep->declBus(c+1054,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbasize", false,-1, 11,5);
        tracep->declBit(c+1055,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess128", false,-1);
        tracep->declBit(c+1056,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess64", false,-1);
        tracep->declBit(c+1057,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess32", false,-1);
        tracep->declBit(c+1058,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess16", false,-1);
        tracep->declBit(c+1059,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs_q sbaccess8", false,-1);
        tracep->declQuad(c+13617,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddr_d", false,-1, 63,0);
        tracep->declQuad(c+1060,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbaddr_q", false,-1, 63,0);
        tracep->declQuad(c+13619,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_d", false,-1, 63,0);
        tracep->declQuad(c+1062,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbdata_q", false,-1, 63,0);
        tracep->declBus(c+6691,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_d", false,-1, 0,0);
        tracep->declBus(c+6022,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_q", false,-1, 0,0);
        tracep->declBus(c+6624,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(0)", false,-1, 31,0);
        tracep->declBus(c+6625,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(1)", false,-1, 31,0);
        tracep->declBus(c+6626,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(2)", false,-1, 31,0);
        tracep->declBus(c+6627,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(3)", false,-1, 31,0);
        tracep->declBus(c+6628,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(4)", false,-1, 31,0);
        tracep->declBus(c+6629,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(5)", false,-1, 31,0);
        tracep->declBus(c+6630,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(6)", false,-1, 31,0);
        tracep->declBus(c+6631,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_d(7)", false,-1, 31,0);
        tracep->declBus(c+1024,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(0)", false,-1, 31,0);
        tracep->declBus(c+1025,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(1)", false,-1, 31,0);
        tracep->declBus(c+1026,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(2)", false,-1, 31,0);
        tracep->declBus(c+1027,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(3)", false,-1, 31,0);
        tracep->declBus(c+1028,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(4)", false,-1, 31,0);
        tracep->declBus(c+1029,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(5)", false,-1, 31,0);
        tracep->declBus(c+1030,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(6)", false,-1, 31,0);
        tracep->declBus(c+1031,"Azadi_top_verilator top_verilator debug_module i_dm_csrs progbuf_q(7)", false,-1, 31,0);
        tracep->declBus(c+13010,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_d(0)", false,-1, 31,0);
        tracep->declBus(c+13011,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_d(1)", false,-1, 31,0);
        tracep->declBus(c+1032,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_q(0)", false,-1, 31,0);
        tracep->declBus(c+1033,"Azadi_top_verilator top_verilator debug_module i_dm_csrs data_q(1)", false,-1, 31,0);
        tracep->declBus(c+542,"Azadi_top_verilator top_verilator debug_module i_dm_csrs selected_hart", false,-1, 0,0);
        tracep->declBus(c+6692,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_d_aligned", false,-1, 1,0);
        tracep->declBus(c+6023,"Azadi_top_verilator top_verilator debug_module i_dm_csrs havereset_q_aligned", false,-1, 1,0);
        tracep->declBus(c+6024,"Azadi_top_verilator top_verilator debug_module i_dm_csrs resumeack_aligned", false,-1, 1,0);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unavailable_aligned", false,-1, 1,0);
        tracep->declBus(c+6025,"Azadi_top_verilator top_verilator debug_module i_dm_csrs halted_aligned", false,-1, 1,0);
        tracep->declBus(c+360,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) zero1", false,-1, 31,24);
        tracep->declBus(c+361,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) nscratch", false,-1, 23,20);
        tracep->declBus(c+362,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) zero0", false,-1, 19,17);
        tracep->declBit(c+363,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) dataaccess", false,-1);
        tracep->declBus(c+364,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) datasize", false,-1, 15,12);
        tracep->declBus(c+365,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(0) dataaddr", false,-1, 11,0);
        tracep->declBus(c+366,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) zero1", false,-1, 31,24);
        tracep->declBus(c+367,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) nscratch", false,-1, 23,20);
        tracep->declBus(c+368,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) zero0", false,-1, 19,17);
        tracep->declBit(c+369,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) dataaccess", false,-1);
        tracep->declBus(c+370,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) datasize", false,-1, 15,12);
        tracep->declBus(c+371,"Azadi_top_verilator top_verilator debug_module i_dm_csrs hartinfo_aligned(1) dataaddr", false,-1, 11,0);
        tracep->declBus(c+6632,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbversion", false,-1, 31,29);
        tracep->declBus(c+6633,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs zero0", false,-1, 28,23);
        tracep->declBit(c+6634,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbbusyerror", false,-1);
        tracep->declBit(c+6635,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbbusy", false,-1);
        tracep->declBit(c+6636,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbreadonaddr", false,-1);
        tracep->declBus(c+6637,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess", false,-1, 19,17);
        tracep->declBit(c+6638,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbautoincrement", false,-1);
        tracep->declBit(c+6639,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbreadondata", false,-1);
        tracep->declBus(c+6640,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sberror", false,-1, 14,12);
        tracep->declBus(c+6641,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbasize", false,-1, 11,5);
        tracep->declBit(c+6642,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess128", false,-1);
        tracep->declBit(c+6643,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess64", false,-1);
        tracep->declBit(c+6644,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess32", false,-1);
        tracep->declBit(c+6645,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess16", false,-1);
        tracep->declBit(c+6646,"Azadi_top_verilator top_verilator debug_module i_dm_csrs sbcs sbaccess8", false,-1);
        tracep->declBit(c+6693,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol haltreq", false,-1);
        tracep->declBit(c+6694,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol resumereq", false,-1);
        tracep->declBit(c+6695,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hartreset", false,-1);
        tracep->declBit(c+6696,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol ackhavereset", false,-1);
        tracep->declBit(c+6697,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol zero1", false,-1);
        tracep->declBit(c+6698,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hasel", false,-1);
        tracep->declBus(c+6699,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hartsello", false,-1, 25,16);
        tracep->declBus(c+6700,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol hartselhi", false,-1, 15,6);
        tracep->declBus(c+6701,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol zero0", false,-1, 5,4);
        tracep->declBit(c+6702,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol setresethaltreq", false,-1);
        tracep->declBit(c+6703,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol clrresethaltreq", false,-1);
        tracep->declBit(c+6704,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol ndmreset", false,-1);
        tracep->declBit(c+6705,"Azadi_top_verilator top_verilator debug_module i_dm_csrs dmcontrol dmactive", false,-1);
        tracep->declBus(c+13365,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero3", false,-1, 31,29);
        tracep->declBus(c+13366,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs progbufsize", false,-1, 28,24);
        tracep->declBus(c+13367,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero2", false,-1, 23,13);
        tracep->declBit(c+13368,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs busy", false,-1);
        tracep->declBit(c+13369,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero1", false,-1);
        tracep->declBus(c+13370,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs cmderr", false,-1, 2,0);
        tracep->declBus(c+13371,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs zero0", false,-1, 7,4);
        tracep->declBus(c+13372,"Azadi_top_verilator top_verilator debug_module i_dm_csrs a_abstractcs datacount", false,-1, 3,0);
        tracep->declBus(c+6706,"Azadi_top_verilator top_verilator debug_module i_dm_csrs autoexecdata_idx", false,-1, 4,0);
        tracep->declBit(c+15127,"Azadi_top_verilator top_verilator debug_module i_dm_csrs unused_testmode", false,-1);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction1 unnamedblk1 k", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction2 unnamedblk2 k", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module i_dm_csrs p_reduction3 unnamedblk3 k", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Pass", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo clr_i", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wvalid_i", false,-1);
        tracep->declBit(c+6054,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wready_o", false,-1);
        tracep->declBus(c+6648,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo wdata_i", false,-1, 31,0);
        tracep->declBit(c+6502,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rvalid_o", false,-1);
        tracep->declBit(c+14644,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rready_i", false,-1);
        tracep->declBus(c+14646,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo rdata_o", false,-1, 31,0);
        tracep->declBus(c+14647,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo depth_o", false,-1, 1,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6026,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+6027,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+14648,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14649,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+6503,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+6055,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+6503,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+6028,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+6029,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+6030,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+6031,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+14650,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage(0)", false,-1, 31,0);
        tracep->declBus(c+14651,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage(1)", false,-1, 31,0);
        tracep->declBus(c+14652,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo storage_rdata", false,-1, 31,0);
        tracep->declBus(c+14652,"Azadi_top_verilator top_verilator debug_module i_dm_csrs i_fifo gen_normal_fifo rdata_int", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator debug_module i_dm_sba BusWidth", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module i_dm_sba clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module i_dm_sba rst_ni", false,-1);
        tracep->declBit(c+12495,"Azadi_top_verilator top_verilator debug_module i_dm_sba dmactive_i", false,-1);
        tracep->declBit(c+1121,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_req_o", false,-1);
        tracep->declBus(c+1034,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_add_o", false,-1, 31,0);
        tracep->declBit(c+1122,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_we_o", false,-1);
        tracep->declBus(c+1039,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_wdata_o", false,-1, 31,0);
        tracep->declBus(c+1123,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_be_o", false,-1, 3,0);
        tracep->declBit(c+11716,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_gnt_i", false,-1);
        tracep->declBit(c+11715,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_r_valid_i", false,-1);
        tracep->declBus(c+11714,"Azadi_top_verilator top_verilator debug_module i_dm_sba master_r_rdata_i", false,-1, 31,0);
        tracep->declBus(c+1034,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_i", false,-1, 31,0);
        tracep->declBit(c+6601,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_write_valid_i", false,-1);
        tracep->declBit(c+1035,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbreadonaddr_i", false,-1);
        tracep->declBus(c+13616,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaddress_o", false,-1, 31,0);
        tracep->declBit(c+1036,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbautoincrement_i", false,-1);
        tracep->declBus(c+1037,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbaccess_i", false,-1, 2,0);
        tracep->declBit(c+1038,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbreadondata_i", false,-1);
        tracep->declBus(c+1039,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_i", false,-1, 31,0);
        tracep->declBit(c+6602,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_read_valid_i", false,-1);
        tracep->declBit(c+6603,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_write_valid_i", false,-1);
        tracep->declBus(c+11714,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_o", false,-1, 31,0);
        tracep->declBit(c+11715,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbdata_valid_o", false,-1);
        tracep->declBit(c+1040,"Azadi_top_verilator top_verilator debug_module i_dm_sba sbbusy_o", false,-1);
        tracep->declBit(c+6500,"Azadi_top_verilator top_verilator debug_module i_dm_sba sberror_valid_o", false,-1);
        tracep->declBus(c+6501,"Azadi_top_verilator top_verilator debug_module i_dm_sba sberror_o", false,-1, 2,0);
        tracep->declBus(c+13621,"Azadi_top_verilator top_verilator debug_module i_dm_sba state_d", false,-1, 2,0);
        tracep->declBus(c+1064,"Azadi_top_verilator top_verilator debug_module i_dm_sba state_q", false,-1, 2,0);
        tracep->declBus(c+1034,"Azadi_top_verilator top_verilator debug_module i_dm_sba address", false,-1, 31,0);
        tracep->declBit(c+1121,"Azadi_top_verilator top_verilator debug_module i_dm_sba req", false,-1);
        tracep->declBit(c+11716,"Azadi_top_verilator top_verilator debug_module i_dm_sba gnt", false,-1);
        tracep->declBit(c+1122,"Azadi_top_verilator top_verilator debug_module i_dm_sba we", false,-1);
        tracep->declBus(c+1123,"Azadi_top_verilator top_verilator debug_module i_dm_sba be", false,-1, 3,0);
        tracep->declBus(c+1124,"Azadi_top_verilator top_verilator debug_module i_dm_sba be_idx", false,-1, 1,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba clock", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba reset", false,-1);
        tracep->declBit(c+1121,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba req_i", false,-1);
        tracep->declBit(c+11716,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba gnt_o", false,-1);
        tracep->declBus(c+1034,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba addr_i", false,-1, 31,0);
        tracep->declBit(c+1122,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba we_i", false,-1);
        tracep->declBus(c+1039,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba wdata_i", false,-1, 31,0);
        tracep->declBus(c+1123,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba be_i", false,-1, 3,0);
        tracep->declBit(c+11715,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba valid_o", false,-1);
        tracep->declBus(c+11714,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba rdata_o", false,-1, 31,0);
        tracep->declBit(c+11717,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba err_o", false,-1);
        tracep->declBit(c+1112,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_valid", false,-1);
        tracep->declBus(c+1113,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_opcode", false,-1, 2,0);
        tracep->declBus(c+1114,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_param", false,-1, 2,0);
        tracep->declBus(c+1115,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_size", false,-1, 1,0);
        tracep->declBus(c+1116,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_source", false,-1, 7,0);
        tracep->declBus(c+1117,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_address", false,-1, 31,0);
        tracep->declBus(c+1118,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_mask", false,-1, 3,0);
        tracep->declBus(c+1119,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a a_data", false,-1, 31,0);
        tracep->declBit(c+1120,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_a d_ready", false,-1);
        tracep->declBit(c+11690,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_valid", false,-1);
        tracep->declBus(c+11691,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_opcode", false,-1, 2,0);
        tracep->declBus(c+11692,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_param", false,-1, 2,0);
        tracep->declBus(c+11693,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_size", false,-1, 1,0);
        tracep->declBus(c+11694,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_source", false,-1, 7,0);
        tracep->declBus(c+11695,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_sink", false,-1, 0,0);
        tracep->declBus(c+11696,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_data", false,-1, 31,0);
        tracep->declBit(c+11697,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d d_error", false,-1);
        tracep->declBit(c+11698,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_h_c_d a_ready", false,-1);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba WordSize", false,-1, 31,0);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_source", false,-1, 7,0);
        tracep->declBus(c+1125,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba tl_be", false,-1, 3,0);
        tracep->declBus(c+11714,"Azadi_top_verilator top_verilator debug_module tl_adapter_host_sba rddata", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module i_dm_mem NrHarts", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator debug_module i_dm_mem BusWidth", false,-1, 31,0);
        tracep->declBus(c+15129,"Azadi_top_verilator top_verilator debug_module i_dm_mem SelectableHarts", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module i_dm_mem DmBaseAddress", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module i_dm_mem clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module i_dm_mem rst_ni", false,-1);
        tracep->declBus(c+530,"Azadi_top_verilator top_verilator debug_module i_dm_mem debug_req_o", false,-1, 0,0);
        tracep->declBus(c+541,"Azadi_top_verilator top_verilator debug_module i_dm_mem hartsel_i", false,-1, 19,0);
        tracep->declBus(c+530,"Azadi_top_verilator top_verilator debug_module i_dm_mem haltreq_i", false,-1, 0,0);
        tracep->declBus(c+540,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_i", false,-1, 0,0);
        tracep->declBit(c+6647,"Azadi_top_verilator top_verilator debug_module i_dm_mem clear_resumeack_i", false,-1);
        tracep->declBus(c+6020,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_o", false,-1, 0,0);
        tracep->declBus(c+6021,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_o", false,-1, 0,0);
        tracep->declBus(c+1024,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(0)", false,-1, 31,0);
        tracep->declBus(c+1025,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(1)", false,-1, 31,0);
        tracep->declBus(c+1026,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(2)", false,-1, 31,0);
        tracep->declBus(c+1027,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(3)", false,-1, 31,0);
        tracep->declBus(c+1028,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(4)", false,-1, 31,0);
        tracep->declBus(c+1029,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(5)", false,-1, 31,0);
        tracep->declBus(c+1030,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(6)", false,-1, 31,0);
        tracep->declBus(c+1031,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf_i(7)", false,-1, 31,0);
        tracep->declBus(c+1032,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_i(0)", false,-1, 31,0);
        tracep->declBus(c+1033,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_i(1)", false,-1, 31,0);
        tracep->declBus(c+13007,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_o(0)", false,-1, 31,0);
        tracep->declBus(c+13008,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_o(1)", false,-1, 31,0);
        tracep->declBit(c+13009,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_valid_o", false,-1);
        tracep->declBit(c+1021,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_valid_i", false,-1);
        tracep->declBus(c+1022,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_i cmdtype", false,-1, 7,0);
        tracep->declBus(c+1023,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmd_i control", false,-1, 23,0);
        tracep->declBit(c+13362,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmderror_valid_o", false,-1);
        tracep->declBus(c+13363,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmderror_o", false,-1, 2,0);
        tracep->declBit(c+6053,"Azadi_top_verilator top_verilator debug_module i_dm_mem cmdbusy_o", false,-1);
        tracep->declBit(c+12626,"Azadi_top_verilator top_verilator debug_module i_dm_mem req_i", false,-1);
        tracep->declBit(c+12627,"Azadi_top_verilator top_verilator debug_module i_dm_mem we_i", false,-1);
        tracep->declBus(c+12629,"Azadi_top_verilator top_verilator debug_module i_dm_mem addr_i", false,-1, 31,0);
        tracep->declBus(c+12628,"Azadi_top_verilator top_verilator debug_module i_dm_mem wdata_i", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator debug_module i_dm_mem be_i", false,-1, 3,0);
        tracep->declBus(c+14645,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_o", false,-1, 31,0);
        tracep->declBus(c+15139,"Azadi_top_verilator top_verilator debug_module i_dm_mem DbgAddressBits", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module i_dm_mem HartSelLen", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator debug_module i_dm_mem NrHartsAligned", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator debug_module i_dm_mem MaxAar", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator debug_module i_dm_mem HasSndScratch", false,-1);
        tracep->declBus(c+15140,"Azadi_top_verilator top_verilator debug_module i_dm_mem LoadBaseAddr", false,-1, 4,0);
        tracep->declBus(c+15141,"Azadi_top_verilator top_verilator debug_module i_dm_mem DataBaseAddr", false,-1, 11,0);
        tracep->declBus(c+15142,"Azadi_top_verilator top_verilator debug_module i_dm_mem DataEndAddr", false,-1, 11,0);
        tracep->declBus(c+15143,"Azadi_top_verilator top_verilator debug_module i_dm_mem ProgBufBaseAddr", false,-1, 11,0);
        tracep->declBus(c+15144,"Azadi_top_verilator top_verilator debug_module i_dm_mem ProgBufEndAddr", false,-1, 11,0);
        tracep->declBus(c+15145,"Azadi_top_verilator top_verilator debug_module i_dm_mem AbstractCmdBaseAddr", false,-1, 11,0);
        tracep->declBus(c+15146,"Azadi_top_verilator top_verilator debug_module i_dm_mem AbstractCmdEndAddr", false,-1, 11,0);
        tracep->declBus(c+15147,"Azadi_top_verilator top_verilator debug_module i_dm_mem WhereToAddr", false,-1, 11,0);
        tracep->declBus(c+15148,"Azadi_top_verilator top_verilator debug_module i_dm_mem FlagsBaseAddr", false,-1, 11,0);
        tracep->declBus(c+15149,"Azadi_top_verilator top_verilator debug_module i_dm_mem FlagsEndAddr", false,-1, 11,0);
        tracep->declBus(c+15150,"Azadi_top_verilator top_verilator debug_module i_dm_mem HaltedAddr", false,-1, 11,0);
        tracep->declBus(c+15151,"Azadi_top_verilator top_verilator debug_module i_dm_mem GoingAddr", false,-1, 11,0);
        tracep->declBus(c+15152,"Azadi_top_verilator top_verilator debug_module i_dm_mem ResumingAddr", false,-1, 11,0);
        tracep->declBus(c+15153,"Azadi_top_verilator top_verilator debug_module i_dm_mem ExceptionAddr", false,-1, 11,0);
        tracep->declQuad(c+1065,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(0)", false,-1, 63,0);
        tracep->declQuad(c+1067,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(1)", false,-1, 63,0);
        tracep->declQuad(c+1069,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(2)", false,-1, 63,0);
        tracep->declQuad(c+1071,"Azadi_top_verilator top_verilator debug_module i_dm_mem progbuf(3)", false,-1, 63,0);
        tracep->declQuad(c+6504,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(0)", false,-1, 63,0);
        tracep->declQuad(c+6506,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(1)", false,-1, 63,0);
        tracep->declQuad(c+6508,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(2)", false,-1, 63,0);
        tracep->declQuad(c+6510,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(3)", false,-1, 63,0);
        tracep->declQuad(c+6512,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(4)", false,-1, 63,0);
        tracep->declQuad(c+6514,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(5)", false,-1, 63,0);
        tracep->declQuad(c+6516,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(6)", false,-1, 63,0);
        tracep->declQuad(c+6518,"Azadi_top_verilator top_verilator debug_module i_dm_mem abstract_cmd(7)", false,-1, 63,0);
        tracep->declBus(c+13012,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_d", false,-1, 0,0);
        tracep->declBus(c+6020,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_q", false,-1, 0,0);
        tracep->declBus(c+13013,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_d", false,-1, 0,0);
        tracep->declBus(c+6021,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_q", false,-1, 0,0);
        tracep->declBit(c+6520,"Azadi_top_verilator top_verilator debug_module i_dm_mem resume", false,-1);
        tracep->declBit(c+6521,"Azadi_top_verilator top_verilator debug_module i_dm_mem go", false,-1);
        tracep->declBit(c+13014,"Azadi_top_verilator top_verilator debug_module i_dm_mem going", false,-1);
        tracep->declBit(c+13373,"Azadi_top_verilator top_verilator debug_module i_dm_mem exception", false,-1);
        tracep->declBit(c+6522,"Azadi_top_verilator top_verilator debug_module i_dm_mem unsupported_command", false,-1);
        tracep->declQuad(c+14653,"Azadi_top_verilator top_verilator debug_module i_dm_mem rom_rdata", false,-1, 63,0);
        tracep->declQuad(c+13015,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_d", false,-1, 63,0);
        tracep->declQuad(c+3985,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata_q", false,-1, 63,0);
        tracep->declBit(c+3987,"Azadi_top_verilator top_verilator debug_module i_dm_mem word_enable32_q", false,-1);
        tracep->declBus(c+543,"Azadi_top_verilator top_verilator debug_module i_dm_mem hartsel", false,-1, 0,0);
        tracep->declBus(c+12631,"Azadi_top_verilator top_verilator debug_module i_dm_mem wdata_hartsel", false,-1, 0,0);
        tracep->declBus(c+544,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_aligned", false,-1, 1,0);
        tracep->declBus(c+545,"Azadi_top_verilator top_verilator debug_module i_dm_mem haltreq_aligned", false,-1, 1,0);
        tracep->declBus(c+13017,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_d_aligned", false,-1, 1,0);
        tracep->declBus(c+6025,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_q_aligned", false,-1, 1,0);
        tracep->declBus(c+13018,"Azadi_top_verilator top_verilator debug_module i_dm_mem halted_aligned", false,-1, 1,0);
        tracep->declBus(c+544,"Azadi_top_verilator top_verilator debug_module i_dm_mem resumereq_wdata_aligned", false,-1, 1,0);
        tracep->declBus(c+13019,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_d_aligned", false,-1, 1,0);
        tracep->declBus(c+6024,"Azadi_top_verilator top_verilator debug_module i_dm_mem resuming_q_aligned", false,-1, 1,0);
        tracep->declBit(c+12632,"Azadi_top_verilator top_verilator debug_module i_dm_mem fwd_rom_d", false,-1);
        tracep->declBit(c+3988,"Azadi_top_verilator top_verilator debug_module i_dm_mem fwd_rom_q", false,-1);
        tracep->declBit(c+1073,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar zero1", false,-1);
        tracep->declBus(c+1074,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar aarsize", false,-1, 22,20);
        tracep->declBit(c+1075,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar aarpostincrement", false,-1);
        tracep->declBit(c+1076,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar postexec", false,-1);
        tracep->declBit(c+1077,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar transfer", false,-1);
        tracep->declBit(c+1078,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar write", false,-1);
        tracep->declBus(c+1079,"Azadi_top_verilator top_verilator debug_module i_dm_mem ac_ar regno", false,-1, 15,0);
        tracep->declBus(c+13020,"Azadi_top_verilator top_verilator debug_module i_dm_mem state_d", false,-1, 1,0);
        tracep->declBus(c+6032,"Azadi_top_verilator top_verilator debug_module i_dm_mem state_q", false,-1, 1,0);
        tracep->declQuad(c+4814,"Azadi_top_verilator top_verilator debug_module i_dm_mem word_mux", false,-1, 63,0);
        tracep->declQuad(c+13021,"Azadi_top_verilator top_verilator debug_module i_dm_mem data_bits", false,-1, 63,0);
        tracep->declBus(c+13023,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(0)", false,-1, 7,0);
        tracep->declBus(c+13024,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(1)", false,-1, 7,0);
        tracep->declBus(c+13025,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(2)", false,-1, 7,0);
        tracep->declBus(c+13026,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(3)", false,-1, 7,0);
        tracep->declBus(c+13027,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(4)", false,-1, 7,0);
        tracep->declBus(c+13028,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(5)", false,-1, 7,0);
        tracep->declBus(c+13029,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(6)", false,-1, 7,0);
        tracep->declBus(c+13030,"Azadi_top_verilator top_verilator debug_module i_dm_mem rdata(7)", false,-1, 7,0);
        tracep->declQuad(c+12633,"Azadi_top_verilator top_verilator debug_module i_dm_mem rom_addr", false,-1, 63,0);
        tracep->declBus(c+13031,"Azadi_top_verilator top_verilator debug_module i_dm_mem p_rw_logic unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom clk_i", false,-1);
        tracep->declBit(c+12626,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom req_i", false,-1);
        tracep->declQuad(c+12633,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom addr_i", false,-1, 63,0);
        tracep->declQuad(c+14653,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom rdata_o", false,-1, 63,0);
        tracep->declBus(c+15154,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom RomSize", false,-1, 31,0);
        tracep->declQuad(c+15155,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(0)", false,-1, 63,0);
        tracep->declQuad(c+15157,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(1)", false,-1, 63,0);
        tracep->declQuad(c+15159,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(2)", false,-1, 63,0);
        tracep->declQuad(c+15161,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(3)", false,-1, 63,0);
        tracep->declQuad(c+15163,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(4)", false,-1, 63,0);
        tracep->declQuad(c+15165,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(5)", false,-1, 63,0);
        tracep->declQuad(c+15167,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(6)", false,-1, 63,0);
        tracep->declQuad(c+15169,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(7)", false,-1, 63,0);
        tracep->declQuad(c+15171,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(8)", false,-1, 63,0);
        tracep->declQuad(c+15173,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(9)", false,-1, 63,0);
        tracep->declQuad(c+15175,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(10)", false,-1, 63,0);
        tracep->declQuad(c+15177,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(11)", false,-1, 63,0);
        tracep->declQuad(c+15179,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(12)", false,-1, 63,0);
        tracep->declQuad(c+15181,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(13)", false,-1, 63,0);
        tracep->declQuad(c+15183,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(14)", false,-1, 63,0);
        tracep->declQuad(c+15185,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(15)", false,-1, 63,0);
        tracep->declQuad(c+15187,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(16)", false,-1, 63,0);
        tracep->declQuad(c+15189,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(17)", false,-1, 63,0);
        tracep->declQuad(c+15191,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(18)", false,-1, 63,0);
        tracep->declBus(c+3970,"Azadi_top_verilator top_verilator debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom addr_q", false,-1, 4,0);
        tracep->declBus(c+14865,"Azadi_top_verilator top_verilator debug_module dap IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module dap clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module dap rst_ni", false,-1);
        tracep->declBit(c+15127,"Azadi_top_verilator top_verilator debug_module dap testmode_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module dap dmi_rst_no", false,-1);
        tracep->declBus(c+6085,"Azadi_top_verilator top_verilator debug_module dap dmi_req_o addr", false,-1, 6,0);
        tracep->declBus(c+6086,"Azadi_top_verilator top_verilator debug_module dap dmi_req_o op", false,-1, 1,0);
        tracep->declBus(c+6087,"Azadi_top_verilator top_verilator debug_module dap dmi_req_o data", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator debug_module dap dmi_req_valid_o", false,-1);
        tracep->declBit(c+6054,"Azadi_top_verilator top_verilator debug_module dap dmi_req_ready_i", false,-1);
        tracep->declBus(c+6525,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_i data", false,-1, 31,0);
        tracep->declBus(c+6526,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_i resp", false,-1, 1,0);
        tracep->declBit(c+14644,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_ready_o", false,-1);
        tracep->declBit(c+6502,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_valid_i", false,-1);
        tracep->declBit(c+14655,"Azadi_top_verilator top_verilator debug_module dap tck_i", false,-1);
        tracep->declBit(c+6033,"Azadi_top_verilator top_verilator debug_module dap tms_i", false,-1);
        tracep->declBit(c+6576,"Azadi_top_verilator top_verilator debug_module dap trst_ni", false,-1);
        tracep->declBit(c+6034,"Azadi_top_verilator top_verilator debug_module dap td_i", false,-1);
        tracep->declBit(c+14656,"Azadi_top_verilator top_verilator debug_module dap td_o", false,-1);
        tracep->declBit(c+14657,"Azadi_top_verilator top_verilator debug_module dap tdo_oe_o", false,-1);
        tracep->declBit(c+6529,"Azadi_top_verilator top_verilator debug_module dap test_logic_reset", false,-1);
        tracep->declBit(c+6530,"Azadi_top_verilator top_verilator debug_module dap shift_dr", false,-1);
        tracep->declBit(c+6531,"Azadi_top_verilator top_verilator debug_module dap update_dr", false,-1);
        tracep->declBit(c+6532,"Azadi_top_verilator top_verilator debug_module dap capture_dr", false,-1);
        tracep->declBit(c+6580,"Azadi_top_verilator top_verilator debug_module dap dmi_access", false,-1);
        tracep->declBit(c+6581,"Azadi_top_verilator top_verilator debug_module dap dtmcs_select", false,-1);
        tracep->declBit(c+6547,"Azadi_top_verilator top_verilator debug_module dap dmi_reset", false,-1);
        tracep->declBit(c+6034,"Azadi_top_verilator top_verilator debug_module dap dmi_tdi", false,-1);
        tracep->declBit(c+6548,"Azadi_top_verilator top_verilator debug_module dap dmi_tdo", false,-1);
        tracep->declBus(c+6537,"Azadi_top_verilator top_verilator debug_module dap dmi_req addr", false,-1, 6,0);
        tracep->declBus(c+6538,"Azadi_top_verilator top_verilator debug_module dap dmi_req op", false,-1, 1,0);
        tracep->declBus(c+6539,"Azadi_top_verilator top_verilator debug_module dap dmi_req data", false,-1, 31,0);
        tracep->declBit(c+6549,"Azadi_top_verilator top_verilator debug_module dap dmi_req_ready", false,-1);
        tracep->declBit(c+6540,"Azadi_top_verilator top_verilator debug_module dap dmi_req_valid", false,-1);
        tracep->declBus(c+14658,"Azadi_top_verilator top_verilator debug_module dap dmi_resp data", false,-1, 31,0);
        tracep->declBus(c+14659,"Azadi_top_verilator top_verilator debug_module dap dmi_resp resp", false,-1, 1,0);
        tracep->declBit(c+6582,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_valid", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator debug_module dap dmi_resp_ready", false,-1);
        tracep->declBus(c+6586,"Azadi_top_verilator top_verilator debug_module dap state_d", false,-1, 2,0);
        tracep->declBus(c+6060,"Azadi_top_verilator top_verilator debug_module dap state_q", false,-1, 2,0);
        tracep->declQuad(c+14660,"Azadi_top_verilator top_verilator debug_module dap dr_d", false,-1, 40,0);
        tracep->declQuad(c+6550,"Azadi_top_verilator top_verilator debug_module dap dr_q", false,-1, 40,0);
        tracep->declBus(c+6587,"Azadi_top_verilator top_verilator debug_module dap address_d", false,-1, 6,0);
        tracep->declBus(c+6061,"Azadi_top_verilator top_verilator debug_module dap address_q", false,-1, 6,0);
        tracep->declBus(c+6588,"Azadi_top_verilator top_verilator debug_module dap data_d", false,-1, 31,0);
        tracep->declBus(c+6062,"Azadi_top_verilator top_verilator debug_module dap data_q", false,-1, 31,0);
        tracep->declBus(c+6552,"Azadi_top_verilator top_verilator debug_module dap dmi address", false,-1, 6,0);
        tracep->declBus(c+6553,"Azadi_top_verilator top_verilator debug_module dap dmi data", false,-1, 31,0);
        tracep->declBus(c+6554,"Azadi_top_verilator top_verilator debug_module dap dmi op", false,-1, 1,0);
        tracep->declBit(c+6589,"Azadi_top_verilator top_verilator debug_module dap error_dmi_busy", false,-1);
        tracep->declBus(c+6590,"Azadi_top_verilator top_verilator debug_module dap error_d", false,-1, 1,0);
        tracep->declBus(c+6063,"Azadi_top_verilator top_verilator debug_module dap error_q", false,-1, 1,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap IrLength", false,-1, 31,0);
        tracep->declBus(c+14865,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+14655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tck_i", false,-1);
        tracep->declBit(c+6033,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tms_i", false,-1);
        tracep->declBit(c+6576,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap trst_ni", false,-1);
        tracep->declBit(c+6034,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap td_i", false,-1);
        tracep->declBit(c+14656,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap td_o", false,-1);
        tracep->declBit(c+14657,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tdo_oe_o", false,-1);
        tracep->declBit(c+15127,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap testmode_i", false,-1);
        tracep->declBit(c+6529,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap test_logic_reset_o", false,-1);
        tracep->declBit(c+6530,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap shift_dr_o", false,-1);
        tracep->declBit(c+6531,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap update_dr_o", false,-1);
        tracep->declBit(c+6532,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap capture_dr_o", false,-1);
        tracep->declBit(c+6580,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_access_o", false,-1);
        tracep->declBit(c+6581,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_select_o", false,-1);
        tracep->declBit(c+6547,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_reset_o", false,-1);
        tracep->declBus(c+6063,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_error_i", false,-1, 1,0);
        tracep->declBit(c+6034,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_tdi_o", false,-1);
        tracep->declBit(c+6548,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dmi_tdo_i", false,-1);
        tracep->declBus(c+6064,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tap_state_q", false,-1, 3,0);
        tracep->declBus(c+6533,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tap_state_d", false,-1, 3,0);
        tracep->declBus(c+14662,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_shift_d", false,-1, 4,0);
        tracep->declBus(c+6555,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_shift_q", false,-1, 4,0);
        tracep->declBus(c+14663,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_d", false,-1, 4,0);
        tracep->declBus(c+6556,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap jtag_ir_q", false,-1, 4,0);
        tracep->declBit(c+6534,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap capture_ir", false,-1);
        tracep->declBit(c+6535,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap shift_ir", false,-1);
        tracep->declBit(c+6536,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap update_ir", false,-1);
        tracep->declBus(c+6591,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_d", false,-1, 31,0);
        tracep->declBus(c+6557,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_q", false,-1, 31,0);
        tracep->declBit(c+6583,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap idcode_select", false,-1);
        tracep->declBit(c+6584,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_select", false,-1);
        tracep->declBus(c+6592,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d zero1", false,-1, 31,18);
        tracep->declBit(c+6593,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d dmihardreset", false,-1);
        tracep->declBit(c+6594,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d dmireset", false,-1);
        tracep->declBit(c+6595,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d zero0", false,-1);
        tracep->declBus(c+6596,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d idle", false,-1, 14,12);
        tracep->declBus(c+6597,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d dmistat", false,-1, 11,10);
        tracep->declBus(c+6598,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d abits", false,-1, 9,4);
        tracep->declBus(c+6599,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_d version", false,-1, 3,0);
        tracep->declBus(c+6558,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q zero1", false,-1, 31,18);
        tracep->declBit(c+6559,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q dmihardreset", false,-1);
        tracep->declBit(c+6560,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q dmireset", false,-1);
        tracep->declBit(c+6561,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q zero0", false,-1);
        tracep->declBus(c+6562,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q idle", false,-1, 14,12);
        tracep->declBus(c+6563,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q dmistat", false,-1, 11,10);
        tracep->declBus(c+6564,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q abits", false,-1, 9,4);
        tracep->declBus(c+6565,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap dtmcs_q version", false,-1, 3,0);
        tracep->declBit(c+6600,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_d", false,-1);
        tracep->declBit(c+6566,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap bypass_q", false,-1);
        tracep->declBit(c+14664,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tdo_mux", false,-1);
        tracep->declBit(c+6523,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap tck_n", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv HasScanMode", false,-1);
        tracep->declBit(c+14655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv clk_i", false,-1);
        tracep->declBit(c+15127,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv scanmode_i", false,-1);
        tracep->declBit(c+6523,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv clk_no", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux NoFpgaBufG", false,-1);
        tracep->declBit(c+14665,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk0_i", false,-1);
        tracep->declBit(c+14655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk1_i", false,-1);
        tracep->declBit(c+15127,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux sel_i", false,-1);
        tracep->declBit(c+6523,"Azadi_top_verilator top_verilator debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk_o", false,-1);
        tracep->declBit(c+14655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc tck_i", false,-1);
        tracep->declBit(c+6576,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc trst_ni", false,-1);
        tracep->declBus(c+6537,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_req_i addr", false,-1, 6,0);
        tracep->declBus(c+6538,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_req_i op", false,-1, 1,0);
        tracep->declBus(c+6539,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_req_i data", false,-1, 31,0);
        tracep->declBit(c+6549,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_ready_o", false,-1);
        tracep->declBit(c+6540,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_valid_i", false,-1);
        tracep->declBus(c+14658,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_resp_o data", false,-1, 31,0);
        tracep->declBus(c+14659,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_resp_o resp", false,-1, 1,0);
        tracep->declBit(c+6582,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_valid_o", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc jtag_dmi_ready_i", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc rst_ni", false,-1);
        tracep->declBus(c+6085,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_req_o addr", false,-1, 6,0);
        tracep->declBus(c+6086,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_req_o op", false,-1, 1,0);
        tracep->declBus(c+6087,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_req_o data", false,-1, 31,0);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_valid_o", false,-1);
        tracep->declBit(c+6054,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_ready_i", false,-1);
        tracep->declBus(c+6525,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_resp_i data", false,-1, 31,0);
        tracep->declBus(c+6526,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_resp_i resp", false,-1, 1,0);
        tracep->declBit(c+14644,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_ready_o", false,-1);
        tracep->declBit(c+6502,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc core_dmi_valid_i", false,-1);
        tracep->declBus(c+15193,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req Width", false,-1, 31,0);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req Depth", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req DepthW", false,-1, 31,0);
        tracep->declBit(c+14655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req clk_wr_i", false,-1);
        tracep->declBit(c+6576,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rst_wr_ni", false,-1);
        tracep->declBit(c+6540,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wvalid_i", false,-1);
        tracep->declBit(c+6549,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wready_o", false,-1);
        tracep->declQuad(c+6541,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wdata_i", false,-1, 40,0);
        tracep->declBus(c+14666,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wdepth_o", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req clk_rd_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rst_rd_ni", false,-1);
        tracep->declBit(c+14643,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rvalid_o", false,-1);
        tracep->declBit(c+6054,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rready_i", false,-1);
        tracep->declQuad(c+6089,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rdata_o", false,-1, 40,0);
        tracep->declBus(c+14667,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rdepth_o", false,-1, 2,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req PTRV_W", false,-1, 31,0);
        tracep->declBus(c+15194,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req DepthMinus1", false,-1, 1,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6543,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+6081,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr", false,-1, 2,0);
        tracep->declBus(c+6056,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_sync_combi", false,-1, 2,0);
        tracep->declBus(c+6065,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_sync", false,-1, 2,0);
        tracep->declBus(c+6035,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+6077,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+14668,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_gray", false,-1, 2,0);
        tracep->declBus(c+6082,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_gray", false,-1, 2,0);
        tracep->declBit(c+6572,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_incr_wptr", false,-1);
        tracep->declBit(c+14648,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req fifo_incr_rptr", false,-1);
        tracep->declBit(c+14669,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req empty", false,-1);
        tracep->declBit(c+6567,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req full_wclk", false,-1);
        tracep->declBit(c+14670,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req full_rclk", false,-1);
        tracep->declBit(c+6544,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_msb", false,-1);
        tracep->declBit(c+6066,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_sync_msb", false,-1);
        tracep->declBus(c+6545,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_value", false,-1, 1,0);
        tracep->declBus(c+6067,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_sync_value", false,-1, 1,0);
        tracep->declBit(c+6083,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_msb", false,-1);
        tracep->declBit(c+6057,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_sync_msb", false,-1);
        tracep->declBus(c+6084,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req rptr_value", false,-1, 1,0);
        tracep->declBus(c+6058,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req wptr_sync_value", false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+6069+i*2,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req storage", true,(i+0), 40,0);}}
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr Width", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr rst_ni", false,-1);
        tracep->declBus(c+14668,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr d_i", false,-1, 2,0);
        tracep->declBus(c+6035,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr q_o", false,-1, 2,0);
        tracep->declBus(c+6524,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr intq", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+14668,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+6524,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+6524,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+6035,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr Width", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+14655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr clk_i", false,-1);
        tracep->declBit(c+6576,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr rst_ni", false,-1);
        tracep->declBus(c+6082,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr d_i", false,-1, 2,0);
        tracep->declBus(c+6077,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr q_o", false,-1, 2,0);
        tracep->declBus(c+14671,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr intq", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+14655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+6576,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+6082,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+14671,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+14655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+6576,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+14671,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+6077,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+15196,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp Width", false,-1, 31,0);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp Depth", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp clk_wr_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rst_wr_ni", false,-1);
        tracep->declBit(c+6502,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wvalid_i", false,-1);
        tracep->declBit(c+14644,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wready_o", false,-1);
        tracep->declQuad(c+6527,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wdata_i", false,-1, 33,0);
        tracep->declBus(c+14672,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wdepth_o", false,-1, 2,0);
        tracep->declBit(c+14655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp clk_rd_i", false,-1);
        tracep->declBit(c+6576,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rst_rd_ni", false,-1);
        tracep->declBit(c+6582,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rvalid_o", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rready_i", false,-1);
        tracep->declQuad(c+14673,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rdata_o", false,-1, 33,0);
        tracep->declBus(c+14675,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rdepth_o", false,-1, 2,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp PTRV_W", false,-1, 31,0);
        tracep->declBus(c+15194,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp DepthMinus1", false,-1, 1,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6577,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+6573,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr", false,-1, 2,0);
        tracep->declBus(c+6078,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_sync_combi", false,-1, 2,0);
        tracep->declBus(c+6036,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_sync", false,-1, 2,0);
        tracep->declBus(c+6068,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+6059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+14676,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_gray", false,-1, 2,0);
        tracep->declBus(c+14677,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_gray", false,-1, 2,0);
        tracep->declBit(c+14678,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_incr_wptr", false,-1);
        tracep->declBit(c+6582,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp fifo_incr_rptr", false,-1);
        tracep->declBit(c+6585,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp empty", false,-1);
        tracep->declBit(c+14679,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp full_wclk", false,-1);
        tracep->declBit(c+14680,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp full_rclk", false,-1);
        tracep->declBit(c+6578,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_msb", false,-1);
        tracep->declBit(c+6037,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_sync_msb", false,-1);
        tracep->declBus(c+6579,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_value", false,-1, 1,0);
        tracep->declBus(c+6038,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_sync_value", false,-1, 1,0);
        tracep->declBit(c+6574,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_msb", false,-1);
        tracep->declBit(c+6079,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_sync_msb", false,-1);
        tracep->declBus(c+6575,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp rptr_value", false,-1, 1,0);
        tracep->declBus(c+6080,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp wptr_sync_value", false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+2937+i*2,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp storage", true,(i+0), 33,0);}}
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr Width", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+14655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr clk_i", false,-1);
        tracep->declBit(c+6576,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr rst_ni", false,-1);
        tracep->declBus(c+14676,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr d_i", false,-1, 2,0);
        tracep->declBus(c+6068,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr q_o", false,-1, 2,0);
        tracep->declBus(c+6546,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr intq", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+14655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+6576,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+14676,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+6546,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+14655,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+6576,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+6546,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+6068,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr Width", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr rst_ni", false,-1);
        tracep->declBus(c+14677,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr d_i", false,-1, 2,0);
        tracep->declBus(c+6059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr q_o", false,-1, 2,0);
        tracep->declBus(c+14681,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr intq", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+14677,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+14681,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+14681,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+6059,"Azadi_top_verilator top_verilator debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+15197,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ByteAccess", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ErrOnWrite", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ErrOnRead", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rst_ni", false,-1);
        tracep->declBit(c+12590,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_valid", false,-1);
        tracep->declBus(c+12591,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12592,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+12593,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+12594,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+12595,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+12596,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12597,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+12598,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_i d_ready", false,-1);
        tracep->declBit(c+4862,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_valid", false,-1);
        tracep->declBus(c+4863,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4864,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+4865,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+4866,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+4867,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4868,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+4869,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o d_error", false,-1);
        tracep->declBit(c+4870,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tl_o a_ready", false,-1);
        tracep->declBit(c+12626,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem req_o", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem gnt_i", false,-1);
        tracep->declBit(c+12627,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem we_o", false,-1);
        tracep->declBus(c+12630,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem addr_o", false,-1, 29,0);
        tracep->declBus(c+12628,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+12635,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+14645,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+3984,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rvalid_i", false,-1);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+15199,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+15200,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+15201,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+14682,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+4816,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wready", false,-1);
        tracep->declBit(c+4817,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+12636,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rready", false,-1);
        tracep->declBus(c+12637,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata op", false,-1, 1,0);
        tracep->declBit(c+12638,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata error", false,-1);
        tracep->declBus(c+12639,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata size", false,-1, 1,0);
        tracep->declBus(c+12640,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_wdata source", false,-1, 7,0);
        tracep->declBus(c+4836,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata op", false,-1, 1,0);
        tracep->declBit(c+4837,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata error", false,-1);
        tracep->declBus(c+4838,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata size", false,-1, 1,0);
        tracep->declBus(c+4839,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem reqfifo_rdata source", false,-1, 7,0);
        tracep->declBit(c+12641,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+4818,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+4840,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+12642,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wdata mask", false,-1, 3,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_wdata woffset", false,-1, 0,0);
        tracep->declBus(c+4841,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rdata mask", false,-1, 3,0);
        tracep->declBus(c+4842,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sramreqfifo_rdata woffset", false,-1, 0,0);
        tracep->declBit(c+4840,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+4819,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wready", false,-1);
        tracep->declBit(c+4849,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+14683,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rready", false,-1);
        tracep->declBus(c+4853,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wdata data", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_wdata error", false,-1);
        tracep->declBus(c+4858,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rdata data", false,-1, 31,0);
        tracep->declBit(c+4859,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rspfifo_rdata error", false,-1);
        tracep->declBit(c+12638,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem error_internal", false,-1);
        tracep->declBit(c+12643,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wr_attr_error", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wr_vld_error", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rd_vld_error", false,-1);
        tracep->declBit(c+12644,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem tlul_error", false,-1);
        tracep->declBit(c+14682,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem a_ack", false,-1);
        tracep->declBit(c+12636,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_ack", false,-1);
        tracep->declBit(c+12626,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem sram_ack", false,-1);
        tracep->declBit(c+4854,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_valid", false,-1);
        tracep->declBit(c+14684,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem d_error", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem woffset", false,-1, 0,0);
        tracep->declBus(c+12645,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wmask_int(0)", false,-1, 31,0);
        tracep->declBus(c+12646,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem wdata_int(0)", false,-1, 31,0);
        tracep->declBus(c+14685,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata(0)", false,-1, 31,0);
        tracep->declBus(c+4850,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rmask(0)", false,-1, 31,0);
        tracep->declBus(c+4855,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unused_rerror", false,-1);
        tracep->declBus(c+12647,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15202,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err rst_ni", false,-1);
        tracep->declBit(c+12590,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_valid", false,-1);
        tracep->declBus(c+12591,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12592,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+12593,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+12594,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+12595,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+12596,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12597,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+12598,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err tl_i d_ready", false,-1);
        tracep->declBit(c+12644,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err err_o", false,-1);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+12648,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+12649,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+12650,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_full", false,-1);
        tracep->declBit(c+12651,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_partial", false,-1);
        tracep->declBit(c+12652,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err op_get", false,-1);
        tracep->declBit(c+12653,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+12654,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err mask_chk", false,-1);
        tracep->declBit(c+12655,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+12656,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+14989,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+14682,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4816,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+12657,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+4817,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+12636,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+4843,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+14686,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo depth_o", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3989,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+3990,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+12658,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14687,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+4820,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+4821,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+4820,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3991,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+3992,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3993,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+3994,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+3971,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+3971,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+3971,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+12641,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+4818,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+12659,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+4822,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+4840,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+4844,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+14688,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo depth_o", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3995,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+3996,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+13032,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14689,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+4823,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+4824,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+4823,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+3997,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+3998,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+3999,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+4000,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+3972,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo storage(0)", false,-1, 4,0);
        tracep->declBus(c+3972,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+3972,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+15204,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+4840,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4819,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+4856,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+4849,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+14683,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+4860,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+14690,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo depth_o", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4001,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+4002,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+4851,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14691,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+4825,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+4826,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+4852,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+4003,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+4004,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+4005,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+4006,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declQuad(c+3973,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo storage(0)", false,-1, 32,0);
        tracep->declQuad(c+3973,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+14692,"Azadi_top_verilator top_verilator debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith clk_main_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith rst_main_ni", false,-1);
        tracep->declBit(c+12572,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_valid", false,-1);
        tracep->declBus(c+12573,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12574,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_param", false,-1, 2,0);
        tracep->declBus(c+12575,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_size", false,-1, 1,0);
        tracep->declBus(c+12576,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_source", false,-1, 7,0);
        tracep->declBus(c+12577,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_address", false,-1, 31,0);
        tracep->declBus(c+12578,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12579,"Azadi_top_verilator top_verilator main_swith tl_brqif_i a_data", false,-1, 31,0);
        tracep->declBit(c+12580,"Azadi_top_verilator top_verilator main_swith tl_brqif_i d_ready", false,-1);
        tracep->declBit(c+12581,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_valid", false,-1);
        tracep->declBus(c+12582,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12583,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_param", false,-1, 2,0);
        tracep->declBus(c+12584,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_size", false,-1, 1,0);
        tracep->declBus(c+12585,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_source", false,-1, 7,0);
        tracep->declBus(c+12586,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12587,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_data", false,-1, 31,0);
        tracep->declBit(c+12588,"Azadi_top_verilator top_verilator main_swith tl_brqif_o d_error", false,-1);
        tracep->declBit(c+12589,"Azadi_top_verilator top_verilator main_swith tl_brqif_o a_ready", false,-1);
        tracep->declBit(c+1345,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_valid", false,-1);
        tracep->declBus(c+1346,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1347,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_param", false,-1, 2,0);
        tracep->declBus(c+1348,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_size", false,-1, 1,0);
        tracep->declBus(c+1349,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_source", false,-1, 7,0);
        tracep->declBus(c+1350,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_address", false,-1, 31,0);
        tracep->declBus(c+1351,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1352,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i a_data", false,-1, 31,0);
        tracep->declBit(c+1353,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_i d_ready", false,-1);
        tracep->declBit(c+10697,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_valid", false,-1);
        tracep->declBus(c+10698,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+10699,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_param", false,-1, 2,0);
        tracep->declBus(c+10700,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_size", false,-1, 1,0);
        tracep->declBus(c+10701,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_source", false,-1, 7,0);
        tracep->declBus(c+10702,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_sink", false,-1, 0,0);
        tracep->declBus(c+10703,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_data", false,-1, 31,0);
        tracep->declBit(c+10704,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o d_error", false,-1);
        tracep->declBit(c+10705,"Azadi_top_verilator top_verilator main_swith tl_brqlsu_o a_ready", false,-1);
        tracep->declBit(c+1112,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_valid", false,-1);
        tracep->declBus(c+1113,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1114,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_param", false,-1, 2,0);
        tracep->declBus(c+1115,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_size", false,-1, 1,0);
        tracep->declBus(c+1116,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_source", false,-1, 7,0);
        tracep->declBus(c+1117,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_address", false,-1, 31,0);
        tracep->declBus(c+1118,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1119,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i a_data", false,-1, 31,0);
        tracep->declBit(c+1120,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_i d_ready", false,-1);
        tracep->declBit(c+11690,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_valid", false,-1);
        tracep->declBus(c+11691,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11692,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_param", false,-1, 2,0);
        tracep->declBus(c+11693,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_size", false,-1, 1,0);
        tracep->declBus(c+11694,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_source", false,-1, 7,0);
        tracep->declBus(c+11695,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11696,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_data", false,-1, 31,0);
        tracep->declBit(c+11697,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o d_error", false,-1);
        tracep->declBit(c+11698,"Azadi_top_verilator top_verilator main_swith tl_dm_sba_o a_ready", false,-1);
        tracep->declBit(c+12996,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_valid", false,-1);
        tracep->declBus(c+12997,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12998,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_param", false,-1, 2,0);
        tracep->declBus(c+12999,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_size", false,-1, 1,0);
        tracep->declBus(c+13000,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_source", false,-1, 7,0);
        tracep->declBus(c+13001,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_address", false,-1, 31,0);
        tracep->declBus(c+13002,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13003,"Azadi_top_verilator top_verilator main_swith tl_iccm_o a_data", false,-1, 31,0);
        tracep->declBit(c+13004,"Azadi_top_verilator top_verilator main_swith tl_iccm_o d_ready", false,-1);
        tracep->declBit(c+4007,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_valid", false,-1);
        tracep->declBus(c+4008,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4009,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_param", false,-1, 2,0);
        tracep->declBus(c+4010,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_size", false,-1, 1,0);
        tracep->declBus(c+4011,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_source", false,-1, 7,0);
        tracep->declBus(c+4012,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4013,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_data", false,-1, 31,0);
        tracep->declBit(c+4014,"Azadi_top_verilator top_verilator main_swith tl_iccm_i d_error", false,-1);
        tracep->declBit(c+4015,"Azadi_top_verilator top_verilator main_swith tl_iccm_i a_ready", false,-1);
        tracep->declBit(c+12590,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_valid", false,-1);
        tracep->declBus(c+12591,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12592,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_param", false,-1, 2,0);
        tracep->declBus(c+12593,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_size", false,-1, 1,0);
        tracep->declBus(c+12594,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_source", false,-1, 7,0);
        tracep->declBus(c+12595,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_address", false,-1, 31,0);
        tracep->declBus(c+12596,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12597,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o a_data", false,-1, 31,0);
        tracep->declBit(c+12598,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_o d_ready", false,-1);
        tracep->declBit(c+4862,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_valid", false,-1);
        tracep->declBus(c+4863,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4864,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_param", false,-1, 2,0);
        tracep->declBus(c+4865,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_size", false,-1, 1,0);
        tracep->declBus(c+4866,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_source", false,-1, 7,0);
        tracep->declBus(c+4867,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4868,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_data", false,-1, 31,0);
        tracep->declBit(c+4869,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i d_error", false,-1);
        tracep->declBit(c+4870,"Azadi_top_verilator top_verilator main_swith tl_debug_rom_i a_ready", false,-1);
        tracep->declBit(c+13237,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_valid", false,-1);
        tracep->declBus(c+13238,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13239,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_param", false,-1, 2,0);
        tracep->declBus(c+13240,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_size", false,-1, 1,0);
        tracep->declBus(c+13241,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_source", false,-1, 7,0);
        tracep->declBus(c+13242,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_address", false,-1, 31,0);
        tracep->declBus(c+13243,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13244,"Azadi_top_verilator top_verilator main_swith tl_dccm_o a_data", false,-1, 31,0);
        tracep->declBit(c+13245,"Azadi_top_verilator top_verilator main_swith tl_dccm_o d_ready", false,-1);
        tracep->declBit(c+2999,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_valid", false,-1);
        tracep->declBus(c+3000,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3001,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_param", false,-1, 2,0);
        tracep->declBus(c+3002,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_size", false,-1, 1,0);
        tracep->declBus(c+3003,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_source", false,-1, 7,0);
        tracep->declBus(c+3004,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3005,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_data", false,-1, 31,0);
        tracep->declBit(c+3006,"Azadi_top_verilator top_verilator main_swith tl_dccm_i d_error", false,-1);
        tracep->declBit(c+3007,"Azadi_top_verilator top_verilator main_swith tl_dccm_i a_ready", false,-1);
        tracep->declBit(c+13374,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_valid", false,-1);
        tracep->declBus(c+13375,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13376,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_param", false,-1, 2,0);
        tracep->declBus(c+13377,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_size", false,-1, 1,0);
        tracep->declBus(c+13378,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_source", false,-1, 7,0);
        tracep->declBus(c+13379,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_address", false,-1, 31,0);
        tracep->declBus(c+13380,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13381,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o a_data", false,-1, 31,0);
        tracep->declBit(c+13382,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_o d_ready", false,-1);
        tracep->declBit(c+15205,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_valid", false,-1);
        tracep->declBus(c+15206,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_param", false,-1, 2,0);
        tracep->declBus(c+15208,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_size", false,-1, 1,0);
        tracep->declBus(c+15209,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_source", false,-1, 7,0);
        tracep->declBus(c+15210,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15211,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_data", false,-1, 31,0);
        tracep->declBit(c+15212,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i d_error", false,-1);
        tracep->declBit(c+15213,"Azadi_top_verilator top_verilator main_swith tl_flash_ctrl_i a_ready", false,-1);
        tracep->declBit(c+7343,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_valid", false,-1);
        tracep->declBus(c+7344,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7345,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_param", false,-1, 2,0);
        tracep->declBus(c+7346,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_size", false,-1, 1,0);
        tracep->declBus(c+7347,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_source", false,-1, 7,0);
        tracep->declBus(c+7348,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_address", false,-1, 31,0);
        tracep->declBus(c+7349,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7350,"Azadi_top_verilator top_verilator main_swith tl_timer0_o a_data", false,-1, 31,0);
        tracep->declBit(c+7351,"Azadi_top_verilator top_verilator main_swith tl_timer0_o d_ready", false,-1);
        tracep->declBit(c+3023,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_valid", false,-1);
        tracep->declBus(c+3024,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3025,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_param", false,-1, 2,0);
        tracep->declBus(c+3026,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_size", false,-1, 1,0);
        tracep->declBus(c+3027,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_source", false,-1, 7,0);
        tracep->declBus(c+3028,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3029,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_data", false,-1, 31,0);
        tracep->declBit(c+3030,"Azadi_top_verilator top_verilator main_swith tl_timer0_i d_error", false,-1);
        tracep->declBit(c+3031,"Azadi_top_verilator top_verilator main_swith tl_timer0_i a_ready", false,-1);
        tracep->declBit(c+9172,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_valid", false,-1);
        tracep->declBus(c+9173,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9174,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_param", false,-1, 2,0);
        tracep->declBus(c+9175,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_size", false,-1, 1,0);
        tracep->declBus(c+9176,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_source", false,-1, 7,0);
        tracep->declBus(c+9177,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_address", false,-1, 31,0);
        tracep->declBus(c+9178,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9179,"Azadi_top_verilator top_verilator main_swith tl_timer1_o a_data", false,-1, 31,0);
        tracep->declBit(c+9180,"Azadi_top_verilator top_verilator main_swith tl_timer1_o d_ready", false,-1);
        tracep->declBit(c+15214,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_valid", false,-1);
        tracep->declBus(c+15215,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15216,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_param", false,-1, 2,0);
        tracep->declBus(c+15217,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_size", false,-1, 1,0);
        tracep->declBus(c+15218,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_source", false,-1, 7,0);
        tracep->declBus(c+15219,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15220,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_data", false,-1, 31,0);
        tracep->declBit(c+15221,"Azadi_top_verilator top_verilator main_swith tl_timer1_i d_error", false,-1);
        tracep->declBit(c+15222,"Azadi_top_verilator top_verilator main_swith tl_timer1_i a_ready", false,-1);
        tracep->declBit(c+9181,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_valid", false,-1);
        tracep->declBus(c+9182,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+9183,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_param", false,-1, 2,0);
        tracep->declBus(c+9184,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_size", false,-1, 1,0);
        tracep->declBus(c+9185,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_source", false,-1, 7,0);
        tracep->declBus(c+9186,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_address", false,-1, 31,0);
        tracep->declBus(c+9187,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_mask", false,-1, 3,0);
        tracep->declBus(c+9188,"Azadi_top_verilator top_verilator main_swith tl_timer2_o a_data", false,-1, 31,0);
        tracep->declBit(c+9189,"Azadi_top_verilator top_verilator main_swith tl_timer2_o d_ready", false,-1);
        tracep->declBit(c+15223,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_valid", false,-1);
        tracep->declBus(c+15224,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15225,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_param", false,-1, 2,0);
        tracep->declBus(c+15226,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_size", false,-1, 1,0);
        tracep->declBus(c+15227,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_source", false,-1, 7,0);
        tracep->declBus(c+15228,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15229,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_data", false,-1, 31,0);
        tracep->declBit(c+15230,"Azadi_top_verilator top_verilator main_swith tl_timer2_i d_error", false,-1);
        tracep->declBit(c+15231,"Azadi_top_verilator top_verilator main_swith tl_timer2_i a_ready", false,-1);
        tracep->declBit(c+13622,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_valid", false,-1);
        tracep->declBus(c+13623,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13624,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_param", false,-1, 2,0);
        tracep->declBus(c+13625,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_size", false,-1, 1,0);
        tracep->declBus(c+13626,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_source", false,-1, 7,0);
        tracep->declBus(c+13627,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_address", false,-1, 31,0);
        tracep->declBus(c+13628,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13629,"Azadi_top_verilator top_verilator main_swith tl_timer3_o a_data", false,-1, 31,0);
        tracep->declBit(c+13630,"Azadi_top_verilator top_verilator main_swith tl_timer3_o d_ready", false,-1);
        tracep->declBit(c+15232,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_valid", false,-1);
        tracep->declBus(c+15233,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15234,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_param", false,-1, 2,0);
        tracep->declBus(c+15235,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_size", false,-1, 1,0);
        tracep->declBus(c+15236,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_source", false,-1, 7,0);
        tracep->declBus(c+15237,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15238,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_data", false,-1, 31,0);
        tracep->declBit(c+15239,"Azadi_top_verilator top_verilator main_swith tl_timer3_i d_error", false,-1);
        tracep->declBit(c+15240,"Azadi_top_verilator top_verilator main_swith tl_timer3_i a_ready", false,-1);
        tracep->declBit(c+10732,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_valid", false,-1);
        tracep->declBus(c+10733,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+10734,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_param", false,-1, 2,0);
        tracep->declBus(c+10735,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_size", false,-1, 1,0);
        tracep->declBus(c+10736,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_source", false,-1, 7,0);
        tracep->declBus(c+10737,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_address", false,-1, 31,0);
        tracep->declBus(c+10738,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_mask", false,-1, 3,0);
        tracep->declBus(c+10739,"Azadi_top_verilator top_verilator main_swith tl_timer4_o a_data", false,-1, 31,0);
        tracep->declBit(c+10740,"Azadi_top_verilator top_verilator main_swith tl_timer4_o d_ready", false,-1);
        tracep->declBit(c+15241,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_valid", false,-1);
        tracep->declBus(c+15242,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15243,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_param", false,-1, 2,0);
        tracep->declBus(c+15244,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_size", false,-1, 1,0);
        tracep->declBus(c+15245,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_source", false,-1, 7,0);
        tracep->declBus(c+15246,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15247,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_data", false,-1, 31,0);
        tracep->declBit(c+15248,"Azadi_top_verilator top_verilator main_swith tl_timer4_i d_error", false,-1);
        tracep->declBit(c+15249,"Azadi_top_verilator top_verilator main_swith tl_timer4_i a_ready", false,-1);
        tracep->declBit(c+7334,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_valid", false,-1);
        tracep->declBus(c+7335,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+7336,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_param", false,-1, 2,0);
        tracep->declBus(c+7337,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_size", false,-1, 1,0);
        tracep->declBus(c+7338,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_source", false,-1, 7,0);
        tracep->declBus(c+7339,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_address", false,-1, 31,0);
        tracep->declBus(c+7340,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_mask", false,-1, 3,0);
        tracep->declBus(c+7341,"Azadi_top_verilator top_verilator main_swith tl_plic_o a_data", false,-1, 31,0);
        tracep->declBit(c+7342,"Azadi_top_verilator top_verilator main_swith tl_plic_o d_ready", false,-1);
        tracep->declBit(c+3817,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_valid", false,-1);
        tracep->declBus(c+3818,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3819,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_param", false,-1, 2,0);
        tracep->declBus(c+3820,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_size", false,-1, 1,0);
        tracep->declBus(c+3821,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_source", false,-1, 7,0);
        tracep->declBus(c+3822,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3823,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_data", false,-1, 31,0);
        tracep->declBit(c+3824,"Azadi_top_verilator top_verilator main_swith tl_plic_i d_error", false,-1);
        tracep->declBit(c+3825,"Azadi_top_verilator top_verilator main_swith tl_plic_i a_ready", false,-1);
        tracep->declBit(c+6707,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_valid", false,-1);
        tracep->declBus(c+6708,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6709,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_param", false,-1, 2,0);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_size", false,-1, 1,0);
        tracep->declBus(c+6711,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_source", false,-1, 7,0);
        tracep->declBus(c+6712,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_address", false,-1, 31,0);
        tracep->declBus(c+6713,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6714,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o a_data", false,-1, 31,0);
        tracep->declBit(c+6715,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_o d_ready", false,-1);
        tracep->declBit(c+10706,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_valid", false,-1);
        tracep->declBus(c+10707,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10708,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_param", false,-1, 2,0);
        tracep->declBus(c+10709,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_size", false,-1, 1,0);
        tracep->declBus(c+10710,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_source", false,-1, 7,0);
        tracep->declBus(c+10711,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10712,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_data", false,-1, 31,0);
        tracep->declBit(c+10713,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i d_error", false,-1);
        tracep->declBit(c+10714,"Azadi_top_verilator top_verilator main_swith tl_xbar_peri_i a_ready", false,-1);
        tracep->declBit(c+15250,"Azadi_top_verilator top_verilator main_swith scanmode_i", false,-1);
        tracep->declBit(c+15250,"Azadi_top_verilator top_verilator main_swith unused_scanmode", false,-1);
        tracep->declBit(c+12572,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_valid", false,-1);
        tracep->declBus(c+12573,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_opcode", false,-1, 2,0);
        tracep->declBus(c+12574,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_param", false,-1, 2,0);
        tracep->declBus(c+12575,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_size", false,-1, 1,0);
        tracep->declBus(c+12576,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_source", false,-1, 7,0);
        tracep->declBus(c+12577,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_address", false,-1, 31,0);
        tracep->declBus(c+12578,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_mask", false,-1, 3,0);
        tracep->declBus(c+12579,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n a_data", false,-1, 31,0);
        tracep->declBit(c+12580,"Azadi_top_verilator top_verilator main_swith brqifu_to_s1n d_ready", false,-1);
        tracep->declBit(c+12581,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_valid", false,-1);
        tracep->declBus(c+12582,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_opcode", false,-1, 2,0);
        tracep->declBus(c+12583,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_param", false,-1, 2,0);
        tracep->declBus(c+12584,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_size", false,-1, 1,0);
        tracep->declBus(c+12585,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_source", false,-1, 7,0);
        tracep->declBus(c+12586,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_sink", false,-1, 0,0);
        tracep->declBus(c+12587,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_data", false,-1, 31,0);
        tracep->declBit(c+12588,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu d_error", false,-1);
        tracep->declBit(c+12589,"Azadi_top_verilator top_verilator main_swith s1n_to_brqifu a_ready", false,-1);
        tracep->declBus(c+12660,"Azadi_top_verilator top_verilator main_swith device_sel_1", false,-1, 2,0);
        tracep->declBit(c+1345,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_valid", false,-1);
        tracep->declBus(c+1346,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_opcode", false,-1, 2,0);
        tracep->declBus(c+1347,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_param", false,-1, 2,0);
        tracep->declBus(c+1348,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_size", false,-1, 1,0);
        tracep->declBus(c+1349,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_source", false,-1, 7,0);
        tracep->declBus(c+1350,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_address", false,-1, 31,0);
        tracep->declBus(c+1351,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_mask", false,-1, 3,0);
        tracep->declBus(c+1352,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n a_data", false,-1, 31,0);
        tracep->declBit(c+1353,"Azadi_top_verilator top_verilator main_swith brqlsu_to_s1n d_ready", false,-1);
        tracep->declBit(c+10697,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_valid", false,-1);
        tracep->declBus(c+10698,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_opcode", false,-1, 2,0);
        tracep->declBus(c+10699,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_param", false,-1, 2,0);
        tracep->declBus(c+10700,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_size", false,-1, 1,0);
        tracep->declBus(c+10701,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_source", false,-1, 7,0);
        tracep->declBus(c+10702,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_sink", false,-1, 0,0);
        tracep->declBus(c+10703,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_data", false,-1, 31,0);
        tracep->declBit(c+10704,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu d_error", false,-1);
        tracep->declBit(c+10705,"Azadi_top_verilator top_verilator main_swith s1n_to_brqlsu a_ready", false,-1);
        tracep->declBus(c+1886,"Azadi_top_verilator top_verilator main_swith device_sel_2", false,-1, 3,0);
        tracep->declBit(c+1112,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_valid", false,-1);
        tracep->declBus(c+1113,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_opcode", false,-1, 2,0);
        tracep->declBus(c+1114,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_param", false,-1, 2,0);
        tracep->declBus(c+1115,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_size", false,-1, 1,0);
        tracep->declBus(c+1116,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_source", false,-1, 7,0);
        tracep->declBus(c+1117,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_address", false,-1, 31,0);
        tracep->declBus(c+1118,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_mask", false,-1, 3,0);
        tracep->declBus(c+1119,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n a_data", false,-1, 31,0);
        tracep->declBit(c+1120,"Azadi_top_verilator top_verilator main_swith dbg_to_s1n d_ready", false,-1);
        tracep->declBit(c+11690,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_valid", false,-1);
        tracep->declBus(c+11691,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_opcode", false,-1, 2,0);
        tracep->declBus(c+11692,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_param", false,-1, 2,0);
        tracep->declBus(c+11693,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_size", false,-1, 1,0);
        tracep->declBus(c+11694,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_source", false,-1, 7,0);
        tracep->declBus(c+11695,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_sink", false,-1, 0,0);
        tracep->declBus(c+11696,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_data", false,-1, 31,0);
        tracep->declBit(c+11697,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg d_error", false,-1);
        tracep->declBit(c+11698,"Azadi_top_verilator top_verilator main_swith s1n_to_dbg a_ready", false,-1);
        tracep->declBus(c+1443,"Azadi_top_verilator top_verilator main_swith device_sel_3", false,-1, 3,0);
        tracep->declBit(c+12661,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_valid", false,-1);
        tracep->declBus(c+12662,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12663,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+12664,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+12665,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+12666,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+12667,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+12668,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+12669,"Azadi_top_verilator top_verilator main_swith h1_dv_i(0) d_ready", false,-1);
        tracep->declBit(c+12670,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_valid", false,-1);
        tracep->declBus(c+12671,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12672,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+12673,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+12674,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+12675,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+12676,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+12677,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+12678,"Azadi_top_verilator top_verilator main_swith h1_dv_i(1) d_ready", false,-1);
        tracep->declBit(c+12679,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_valid", false,-1);
        tracep->declBus(c+12680,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12681,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_param", false,-1, 2,0);
        tracep->declBus(c+12682,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_size", false,-1, 1,0);
        tracep->declBus(c+12683,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_source", false,-1, 7,0);
        tracep->declBus(c+12684,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_address", false,-1, 31,0);
        tracep->declBus(c+12685,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+12686,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) a_data", false,-1, 31,0);
        tracep->declBit(c+12687,"Azadi_top_verilator top_verilator main_swith h1_dv_i(2) d_ready", false,-1);
        tracep->declBit(c+4016,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_valid", false,-1);
        tracep->declBus(c+4017,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4018,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4019,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4020,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4021,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4022,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4023,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) d_error", false,-1);
        tracep->declBit(c+4024,"Azadi_top_verilator top_verilator main_swith h1_dv_o(0) a_ready", false,-1);
        tracep->declBit(c+4025,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_valid", false,-1);
        tracep->declBus(c+4026,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4027,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4028,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4029,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4030,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4031,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4032,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) d_error", false,-1);
        tracep->declBit(c+4033,"Azadi_top_verilator top_verilator main_swith h1_dv_o(1) a_ready", false,-1);
        tracep->declBit(c+4034,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_valid", false,-1);
        tracep->declBus(c+4035,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4036,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_param", false,-1, 2,0);
        tracep->declBus(c+4037,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_size", false,-1, 1,0);
        tracep->declBus(c+4038,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_source", false,-1, 7,0);
        tracep->declBus(c+4039,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+4040,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_data", false,-1, 31,0);
        tracep->declBit(c+4041,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) d_error", false,-1);
        tracep->declBit(c+4042,"Azadi_top_verilator top_verilator main_swith h1_dv_o(2) a_ready", false,-1);
        tracep->declBit(c+771,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_valid", false,-1);
        tracep->declBus(c+772,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+773,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+774,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+775,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+776,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+777,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+778,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+779,"Azadi_top_verilator top_verilator main_swith h2_dv_i(0) d_ready", false,-1);
        tracep->declBit(c+780,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_valid", false,-1);
        tracep->declBus(c+781,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+782,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+783,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+784,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+785,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+786,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+787,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+788,"Azadi_top_verilator top_verilator main_swith h2_dv_i(1) d_ready", false,-1);
        tracep->declBit(c+789,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_valid", false,-1);
        tracep->declBus(c+790,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+791,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_param", false,-1, 2,0);
        tracep->declBus(c+792,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_size", false,-1, 1,0);
        tracep->declBus(c+793,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_source", false,-1, 7,0);
        tracep->declBus(c+794,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_address", false,-1, 31,0);
        tracep->declBus(c+795,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+796,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) a_data", false,-1, 31,0);
        tracep->declBit(c+797,"Azadi_top_verilator top_verilator main_swith h2_dv_i(2) d_ready", false,-1);
        tracep->declBit(c+798,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_valid", false,-1);
        tracep->declBus(c+799,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+800,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_param", false,-1, 2,0);
        tracep->declBus(c+801,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_size", false,-1, 1,0);
        tracep->declBus(c+802,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_source", false,-1, 7,0);
        tracep->declBus(c+803,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_address", false,-1, 31,0);
        tracep->declBus(c+804,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+805,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) a_data", false,-1, 31,0);
        tracep->declBit(c+806,"Azadi_top_verilator top_verilator main_swith h2_dv_i(3) d_ready", false,-1);
        tracep->declBit(c+807,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_valid", false,-1);
        tracep->declBus(c+808,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+809,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_param", false,-1, 2,0);
        tracep->declBus(c+810,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_size", false,-1, 1,0);
        tracep->declBus(c+811,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_source", false,-1, 7,0);
        tracep->declBus(c+812,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_address", false,-1, 31,0);
        tracep->declBus(c+813,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+814,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) a_data", false,-1, 31,0);
        tracep->declBit(c+815,"Azadi_top_verilator top_verilator main_swith h2_dv_i(4) d_ready", false,-1);
        tracep->declBit(c+816,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_valid", false,-1);
        tracep->declBus(c+817,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+818,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_param", false,-1, 2,0);
        tracep->declBus(c+819,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_size", false,-1, 1,0);
        tracep->declBus(c+820,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_source", false,-1, 7,0);
        tracep->declBus(c+821,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_address", false,-1, 31,0);
        tracep->declBus(c+822,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+823,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) a_data", false,-1, 31,0);
        tracep->declBit(c+824,"Azadi_top_verilator top_verilator main_swith h2_dv_i(5) d_ready", false,-1);
        tracep->declBit(c+825,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_valid", false,-1);
        tracep->declBus(c+826,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+827,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_param", false,-1, 2,0);
        tracep->declBus(c+828,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_size", false,-1, 1,0);
        tracep->declBus(c+829,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_source", false,-1, 7,0);
        tracep->declBus(c+830,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_address", false,-1, 31,0);
        tracep->declBus(c+831,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+832,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) a_data", false,-1, 31,0);
        tracep->declBit(c+833,"Azadi_top_verilator top_verilator main_swith h2_dv_i(6) d_ready", false,-1);
        tracep->declBit(c+834,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_valid", false,-1);
        tracep->declBus(c+835,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+836,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_param", false,-1, 2,0);
        tracep->declBus(c+837,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_size", false,-1, 1,0);
        tracep->declBus(c+838,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_source", false,-1, 7,0);
        tracep->declBus(c+839,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_address", false,-1, 31,0);
        tracep->declBus(c+840,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+841,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) a_data", false,-1, 31,0);
        tracep->declBit(c+842,"Azadi_top_verilator top_verilator main_swith h2_dv_i(7) d_ready", false,-1);
        tracep->declBit(c+843,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_valid", false,-1);
        tracep->declBus(c+844,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+845,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_param", false,-1, 2,0);
        tracep->declBus(c+846,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_size", false,-1, 1,0);
        tracep->declBus(c+847,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_source", false,-1, 7,0);
        tracep->declBus(c+848,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_address", false,-1, 31,0);
        tracep->declBus(c+849,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+850,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) a_data", false,-1, 31,0);
        tracep->declBit(c+851,"Azadi_top_verilator top_verilator main_swith h2_dv_i(8) d_ready", false,-1);
        tracep->declBit(c+852,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_valid", false,-1);
        tracep->declBus(c+853,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+854,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_param", false,-1, 2,0);
        tracep->declBus(c+855,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_size", false,-1, 1,0);
        tracep->declBus(c+856,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_source", false,-1, 7,0);
        tracep->declBus(c+857,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_address", false,-1, 31,0);
        tracep->declBus(c+858,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+859,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) a_data", false,-1, 31,0);
        tracep->declBit(c+860,"Azadi_top_verilator top_verilator main_swith h2_dv_i(9) d_ready", false,-1);
        tracep->declBit(c+861,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_valid", false,-1);
        tracep->declBus(c+862,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_opcode", false,-1, 2,0);
        tracep->declBus(c+863,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_param", false,-1, 2,0);
        tracep->declBus(c+864,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_size", false,-1, 1,0);
        tracep->declBus(c+865,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_source", false,-1, 7,0);
        tracep->declBus(c+866,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_address", false,-1, 31,0);
        tracep->declBus(c+867,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_mask", false,-1, 3,0);
        tracep->declBus(c+868,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) a_data", false,-1, 31,0);
        tracep->declBit(c+869,"Azadi_top_verilator top_verilator main_swith h2_dv_i(10) d_ready", false,-1);
        tracep->declBit(c+4569,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_valid", false,-1);
        tracep->declBus(c+4570,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4571,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4572,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4573,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4574,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4575,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4576,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) d_error", false,-1);
        tracep->declBit(c+4577,"Azadi_top_verilator top_verilator main_swith h2_dv_o(0) a_ready", false,-1);
        tracep->declBit(c+4578,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_valid", false,-1);
        tracep->declBus(c+4579,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4580,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4581,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4582,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4583,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4584,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4585,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) d_error", false,-1);
        tracep->declBit(c+4586,"Azadi_top_verilator top_verilator main_swith h2_dv_o(1) a_ready", false,-1);
        tracep->declBit(c+4587,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_valid", false,-1);
        tracep->declBus(c+4588,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_param", false,-1, 2,0);
        tracep->declBus(c+4590,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_size", false,-1, 1,0);
        tracep->declBus(c+4591,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_source", false,-1, 7,0);
        tracep->declBus(c+4592,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+4593,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_data", false,-1, 31,0);
        tracep->declBit(c+4594,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) d_error", false,-1);
        tracep->declBit(c+4595,"Azadi_top_verilator top_verilator main_swith h2_dv_o(2) a_ready", false,-1);
        tracep->declBit(c+4596,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_valid", false,-1);
        tracep->declBus(c+4597,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4598,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_param", false,-1, 2,0);
        tracep->declBus(c+4599,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_size", false,-1, 1,0);
        tracep->declBus(c+4600,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_source", false,-1, 7,0);
        tracep->declBus(c+4601,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+4602,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_data", false,-1, 31,0);
        tracep->declBit(c+4603,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) d_error", false,-1);
        tracep->declBit(c+4604,"Azadi_top_verilator top_verilator main_swith h2_dv_o(3) a_ready", false,-1);
        tracep->declBit(c+4605,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_valid", false,-1);
        tracep->declBus(c+4606,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4607,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_param", false,-1, 2,0);
        tracep->declBus(c+4608,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_size", false,-1, 1,0);
        tracep->declBus(c+4609,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_source", false,-1, 7,0);
        tracep->declBus(c+4610,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+4611,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_data", false,-1, 31,0);
        tracep->declBit(c+4612,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) d_error", false,-1);
        tracep->declBit(c+4613,"Azadi_top_verilator top_verilator main_swith h2_dv_o(4) a_ready", false,-1);
        tracep->declBit(c+4614,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_valid", false,-1);
        tracep->declBus(c+4615,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4616,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_param", false,-1, 2,0);
        tracep->declBus(c+4617,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_size", false,-1, 1,0);
        tracep->declBus(c+4618,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_source", false,-1, 7,0);
        tracep->declBus(c+4619,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+4620,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_data", false,-1, 31,0);
        tracep->declBit(c+4621,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) d_error", false,-1);
        tracep->declBit(c+4622,"Azadi_top_verilator top_verilator main_swith h2_dv_o(5) a_ready", false,-1);
        tracep->declBit(c+4623,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_valid", false,-1);
        tracep->declBus(c+4624,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4625,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_param", false,-1, 2,0);
        tracep->declBus(c+4626,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_size", false,-1, 1,0);
        tracep->declBus(c+4627,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_source", false,-1, 7,0);
        tracep->declBus(c+4628,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+4629,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_data", false,-1, 31,0);
        tracep->declBit(c+4630,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) d_error", false,-1);
        tracep->declBit(c+4631,"Azadi_top_verilator top_verilator main_swith h2_dv_o(6) a_ready", false,-1);
        tracep->declBit(c+4632,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_valid", false,-1);
        tracep->declBus(c+4633,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4634,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_param", false,-1, 2,0);
        tracep->declBus(c+4635,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_size", false,-1, 1,0);
        tracep->declBus(c+4636,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_source", false,-1, 7,0);
        tracep->declBus(c+4637,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+4638,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_data", false,-1, 31,0);
        tracep->declBit(c+4639,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) d_error", false,-1);
        tracep->declBit(c+4640,"Azadi_top_verilator top_verilator main_swith h2_dv_o(7) a_ready", false,-1);
        tracep->declBit(c+4641,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_valid", false,-1);
        tracep->declBus(c+4642,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4643,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_param", false,-1, 2,0);
        tracep->declBus(c+4644,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_size", false,-1, 1,0);
        tracep->declBus(c+4645,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_source", false,-1, 7,0);
        tracep->declBus(c+4646,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+4647,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_data", false,-1, 31,0);
        tracep->declBit(c+4648,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) d_error", false,-1);
        tracep->declBit(c+4649,"Azadi_top_verilator top_verilator main_swith h2_dv_o(8) a_ready", false,-1);
        tracep->declBit(c+4650,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_valid", false,-1);
        tracep->declBus(c+4651,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4652,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_param", false,-1, 2,0);
        tracep->declBus(c+4653,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_size", false,-1, 1,0);
        tracep->declBus(c+4654,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_source", false,-1, 7,0);
        tracep->declBus(c+4655,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+4656,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_data", false,-1, 31,0);
        tracep->declBit(c+4657,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) d_error", false,-1);
        tracep->declBit(c+4658,"Azadi_top_verilator top_verilator main_swith h2_dv_o(9) a_ready", false,-1);
        tracep->declBit(c+4659,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_valid", false,-1);
        tracep->declBus(c+4660,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4661,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_param", false,-1, 2,0);
        tracep->declBus(c+4662,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_size", false,-1, 1,0);
        tracep->declBus(c+4663,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_source", false,-1, 7,0);
        tracep->declBus(c+4664,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_sink", false,-1, 0,0);
        tracep->declBus(c+4665,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_data", false,-1, 31,0);
        tracep->declBit(c+4666,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) d_error", false,-1);
        tracep->declBit(c+4667,"Azadi_top_verilator top_verilator main_swith h2_dv_o(10) a_ready", false,-1);
        tracep->declBit(c+681,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_valid", false,-1);
        tracep->declBus(c+682,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+683,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+684,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+685,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+686,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+687,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+688,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+689,"Azadi_top_verilator top_verilator main_swith h3_dv_i(0) d_ready", false,-1);
        tracep->declBit(c+690,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_valid", false,-1);
        tracep->declBus(c+691,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+692,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+693,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+694,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+695,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+696,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+697,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+698,"Azadi_top_verilator top_verilator main_swith h3_dv_i(1) d_ready", false,-1);
        tracep->declBit(c+699,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_valid", false,-1);
        tracep->declBus(c+700,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+701,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_param", false,-1, 2,0);
        tracep->declBus(c+702,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_size", false,-1, 1,0);
        tracep->declBus(c+703,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_source", false,-1, 7,0);
        tracep->declBus(c+704,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_address", false,-1, 31,0);
        tracep->declBus(c+705,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+706,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) a_data", false,-1, 31,0);
        tracep->declBit(c+707,"Azadi_top_verilator top_verilator main_swith h3_dv_i(2) d_ready", false,-1);
        tracep->declBit(c+708,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_valid", false,-1);
        tracep->declBus(c+709,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+710,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_param", false,-1, 2,0);
        tracep->declBus(c+711,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_size", false,-1, 1,0);
        tracep->declBus(c+712,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_source", false,-1, 7,0);
        tracep->declBus(c+713,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_address", false,-1, 31,0);
        tracep->declBus(c+714,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+715,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) a_data", false,-1, 31,0);
        tracep->declBit(c+716,"Azadi_top_verilator top_verilator main_swith h3_dv_i(3) d_ready", false,-1);
        tracep->declBit(c+717,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_valid", false,-1);
        tracep->declBus(c+718,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+719,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_param", false,-1, 2,0);
        tracep->declBus(c+720,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_size", false,-1, 1,0);
        tracep->declBus(c+721,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_source", false,-1, 7,0);
        tracep->declBus(c+722,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_address", false,-1, 31,0);
        tracep->declBus(c+723,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+724,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) a_data", false,-1, 31,0);
        tracep->declBit(c+725,"Azadi_top_verilator top_verilator main_swith h3_dv_i(4) d_ready", false,-1);
        tracep->declBit(c+726,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_valid", false,-1);
        tracep->declBus(c+727,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+728,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_param", false,-1, 2,0);
        tracep->declBus(c+729,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_size", false,-1, 1,0);
        tracep->declBus(c+730,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_source", false,-1, 7,0);
        tracep->declBus(c+731,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_address", false,-1, 31,0);
        tracep->declBus(c+732,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+733,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) a_data", false,-1, 31,0);
        tracep->declBit(c+734,"Azadi_top_verilator top_verilator main_swith h3_dv_i(5) d_ready", false,-1);
        tracep->declBit(c+735,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_valid", false,-1);
        tracep->declBus(c+736,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+737,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_param", false,-1, 2,0);
        tracep->declBus(c+738,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_size", false,-1, 1,0);
        tracep->declBus(c+739,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_source", false,-1, 7,0);
        tracep->declBus(c+740,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_address", false,-1, 31,0);
        tracep->declBus(c+741,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+742,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) a_data", false,-1, 31,0);
        tracep->declBit(c+743,"Azadi_top_verilator top_verilator main_swith h3_dv_i(6) d_ready", false,-1);
        tracep->declBit(c+744,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_valid", false,-1);
        tracep->declBus(c+745,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+746,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_param", false,-1, 2,0);
        tracep->declBus(c+747,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_size", false,-1, 1,0);
        tracep->declBus(c+748,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_source", false,-1, 7,0);
        tracep->declBus(c+749,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_address", false,-1, 31,0);
        tracep->declBus(c+750,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+751,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) a_data", false,-1, 31,0);
        tracep->declBit(c+752,"Azadi_top_verilator top_verilator main_swith h3_dv_i(7) d_ready", false,-1);
        tracep->declBit(c+753,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_valid", false,-1);
        tracep->declBus(c+754,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+755,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_param", false,-1, 2,0);
        tracep->declBus(c+756,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_size", false,-1, 1,0);
        tracep->declBus(c+757,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_source", false,-1, 7,0);
        tracep->declBus(c+758,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_address", false,-1, 31,0);
        tracep->declBus(c+759,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+760,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) a_data", false,-1, 31,0);
        tracep->declBit(c+761,"Azadi_top_verilator top_verilator main_swith h3_dv_i(8) d_ready", false,-1);
        tracep->declBit(c+762,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_valid", false,-1);
        tracep->declBus(c+763,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+764,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_param", false,-1, 2,0);
        tracep->declBus(c+765,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_size", false,-1, 1,0);
        tracep->declBus(c+766,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_source", false,-1, 7,0);
        tracep->declBus(c+767,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_address", false,-1, 31,0);
        tracep->declBus(c+768,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+769,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) a_data", false,-1, 31,0);
        tracep->declBit(c+770,"Azadi_top_verilator top_verilator main_swith h3_dv_i(9) d_ready", false,-1);
        tracep->declBit(c+4668,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_valid", false,-1);
        tracep->declBus(c+4669,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4670,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4671,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4672,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4673,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4674,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4675,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) d_error", false,-1);
        tracep->declBit(c+4676,"Azadi_top_verilator top_verilator main_swith h3_dv_o(0) a_ready", false,-1);
        tracep->declBit(c+4677,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_valid", false,-1);
        tracep->declBus(c+4678,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4679,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4680,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4681,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4682,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4683,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4684,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) d_error", false,-1);
        tracep->declBit(c+4685,"Azadi_top_verilator top_verilator main_swith h3_dv_o(1) a_ready", false,-1);
        tracep->declBit(c+4686,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_valid", false,-1);
        tracep->declBus(c+4687,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4688,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_param", false,-1, 2,0);
        tracep->declBus(c+4689,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_size", false,-1, 1,0);
        tracep->declBus(c+4690,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_source", false,-1, 7,0);
        tracep->declBus(c+4691,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+4692,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_data", false,-1, 31,0);
        tracep->declBit(c+4693,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) d_error", false,-1);
        tracep->declBit(c+4694,"Azadi_top_verilator top_verilator main_swith h3_dv_o(2) a_ready", false,-1);
        tracep->declBit(c+4695,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_valid", false,-1);
        tracep->declBus(c+4696,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4697,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_param", false,-1, 2,0);
        tracep->declBus(c+4698,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_size", false,-1, 1,0);
        tracep->declBus(c+4699,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_source", false,-1, 7,0);
        tracep->declBus(c+4700,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+4701,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_data", false,-1, 31,0);
        tracep->declBit(c+4702,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) d_error", false,-1);
        tracep->declBit(c+4703,"Azadi_top_verilator top_verilator main_swith h3_dv_o(3) a_ready", false,-1);
        tracep->declBit(c+4704,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_valid", false,-1);
        tracep->declBus(c+4705,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4706,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_param", false,-1, 2,0);
        tracep->declBus(c+4707,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_size", false,-1, 1,0);
        tracep->declBus(c+4708,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_source", false,-1, 7,0);
        tracep->declBus(c+4709,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+4710,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_data", false,-1, 31,0);
        tracep->declBit(c+4711,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) d_error", false,-1);
        tracep->declBit(c+4712,"Azadi_top_verilator top_verilator main_swith h3_dv_o(4) a_ready", false,-1);
        tracep->declBit(c+4713,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_valid", false,-1);
        tracep->declBus(c+4714,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4715,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_param", false,-1, 2,0);
        tracep->declBus(c+4716,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_size", false,-1, 1,0);
        tracep->declBus(c+4717,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_source", false,-1, 7,0);
        tracep->declBus(c+4718,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+4719,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_data", false,-1, 31,0);
        tracep->declBit(c+4720,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) d_error", false,-1);
        tracep->declBit(c+4721,"Azadi_top_verilator top_verilator main_swith h3_dv_o(5) a_ready", false,-1);
        tracep->declBit(c+4722,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_valid", false,-1);
        tracep->declBus(c+4723,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4724,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_param", false,-1, 2,0);
        tracep->declBus(c+4725,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_size", false,-1, 1,0);
        tracep->declBus(c+4726,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_source", false,-1, 7,0);
        tracep->declBus(c+4727,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+4728,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_data", false,-1, 31,0);
        tracep->declBit(c+4729,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) d_error", false,-1);
        tracep->declBit(c+4730,"Azadi_top_verilator top_verilator main_swith h3_dv_o(6) a_ready", false,-1);
        tracep->declBit(c+4731,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_valid", false,-1);
        tracep->declBus(c+4732,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4733,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_param", false,-1, 2,0);
        tracep->declBus(c+4734,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_size", false,-1, 1,0);
        tracep->declBus(c+4735,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_source", false,-1, 7,0);
        tracep->declBus(c+4736,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+4737,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_data", false,-1, 31,0);
        tracep->declBit(c+4738,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) d_error", false,-1);
        tracep->declBit(c+4739,"Azadi_top_verilator top_verilator main_swith h3_dv_o(7) a_ready", false,-1);
        tracep->declBit(c+4740,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_valid", false,-1);
        tracep->declBus(c+4741,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4742,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_param", false,-1, 2,0);
        tracep->declBus(c+4743,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_size", false,-1, 1,0);
        tracep->declBus(c+4744,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_source", false,-1, 7,0);
        tracep->declBus(c+4745,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+4746,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_data", false,-1, 31,0);
        tracep->declBit(c+4747,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) d_error", false,-1);
        tracep->declBit(c+4748,"Azadi_top_verilator top_verilator main_swith h3_dv_o(8) a_ready", false,-1);
        tracep->declBit(c+4749,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_valid", false,-1);
        tracep->declBus(c+4750,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4751,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_param", false,-1, 2,0);
        tracep->declBus(c+4752,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_size", false,-1, 1,0);
        tracep->declBus(c+4753,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_source", false,-1, 7,0);
        tracep->declBus(c+4754,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+4755,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_data", false,-1, 31,0);
        tracep->declBit(c+4756,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) d_error", false,-1);
        tracep->declBit(c+4757,"Azadi_top_verilator top_verilator main_swith h3_dv_o(9) a_ready", false,-1);
        tracep->declBit(c+8138,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_valid", false,-1);
        tracep->declBus(c+8139,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8140,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_param", false,-1, 2,0);
        tracep->declBus(c+8141,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_size", false,-1, 1,0);
        tracep->declBus(c+8142,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_source", false,-1, 7,0);
        tracep->declBus(c+8143,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_address", false,-1, 31,0);
        tracep->declBus(c+8144,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+8145,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) a_data", false,-1, 31,0);
        tracep->declBit(c+8146,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(0) d_ready", false,-1);
        tracep->declBit(c+8147,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_valid", false,-1);
        tracep->declBus(c+8148,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8149,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_param", false,-1, 2,0);
        tracep->declBus(c+8150,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_size", false,-1, 1,0);
        tracep->declBus(c+8151,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_source", false,-1, 7,0);
        tracep->declBus(c+8152,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_address", false,-1, 31,0);
        tracep->declBus(c+8153,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+8154,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) a_data", false,-1, 31,0);
        tracep->declBit(c+8155,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(1) d_ready", false,-1);
        tracep->declBit(c+8156,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_valid", false,-1);
        tracep->declBus(c+8157,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8158,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_param", false,-1, 2,0);
        tracep->declBus(c+8159,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_size", false,-1, 1,0);
        tracep->declBus(c+8160,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_source", false,-1, 7,0);
        tracep->declBus(c+8161,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_address", false,-1, 31,0);
        tracep->declBus(c+8162,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+8163,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) a_data", false,-1, 31,0);
        tracep->declBit(c+8164,"Azadi_top_verilator top_verilator main_swith s1n_sm1_1(2) d_ready", false,-1);
        tracep->declBit(c+4043,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_valid", false,-1);
        tracep->declBus(c+4044,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4045,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4046,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4047,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4048,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4049,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4050,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) d_error", false,-1);
        tracep->declBit(c+4051,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(0) a_ready", false,-1);
        tracep->declBit(c+4052,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_valid", false,-1);
        tracep->declBus(c+4053,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4054,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4055,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4056,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4057,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4058,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4059,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) d_error", false,-1);
        tracep->declBit(c+4060,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(1) a_ready", false,-1);
        tracep->declBit(c+4061,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_valid", false,-1);
        tracep->declBus(c+4062,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4063,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_param", false,-1, 2,0);
        tracep->declBus(c+4064,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_size", false,-1, 1,0);
        tracep->declBus(c+4065,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_source", false,-1, 7,0);
        tracep->declBus(c+4066,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+4067,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_data", false,-1, 31,0);
        tracep->declBit(c+4068,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) d_error", false,-1);
        tracep->declBit(c+4069,"Azadi_top_verilator top_verilator main_swith sm1_s1n_1(2) a_ready", false,-1);
        tracep->declBit(c+7352,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_valid", false,-1);
        tracep->declBus(c+7353,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7354,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_param", false,-1, 2,0);
        tracep->declBus(c+7355,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_size", false,-1, 1,0);
        tracep->declBus(c+7356,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_source", false,-1, 7,0);
        tracep->declBus(c+7357,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_address", false,-1, 31,0);
        tracep->declBus(c+7358,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+7359,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) a_data", false,-1, 31,0);
        tracep->declBit(c+7360,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(0) d_ready", false,-1);
        tracep->declBit(c+7361,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_valid", false,-1);
        tracep->declBus(c+7362,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7363,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_param", false,-1, 2,0);
        tracep->declBus(c+7364,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_size", false,-1, 1,0);
        tracep->declBus(c+7365,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_source", false,-1, 7,0);
        tracep->declBus(c+7366,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_address", false,-1, 31,0);
        tracep->declBus(c+7367,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+7368,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) a_data", false,-1, 31,0);
        tracep->declBit(c+7369,"Azadi_top_verilator top_verilator main_swith s1n_sm1_2(1) d_ready", false,-1);
        tracep->declBit(c+7370,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_valid", false,-1);
        tracep->declBus(c+7371,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7372,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_param", false,-1, 2,0);
        tracep->declBus(c+7373,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_size", false,-1, 1,0);
        tracep->declBus(c+7374,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_source", false,-1, 7,0);
        tracep->declBus(c+7375,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+7376,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_data", false,-1, 31,0);
        tracep->declBit(c+7377,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) d_error", false,-1);
        tracep->declBit(c+7378,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(0) a_ready", false,-1);
        tracep->declBit(c+7379,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_valid", false,-1);
        tracep->declBus(c+7380,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7381,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_param", false,-1, 2,0);
        tracep->declBus(c+7382,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_size", false,-1, 1,0);
        tracep->declBus(c+7383,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_source", false,-1, 7,0);
        tracep->declBus(c+7384,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+7385,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_data", false,-1, 31,0);
        tracep->declBit(c+7386,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) d_error", false,-1);
        tracep->declBit(c+7387,"Azadi_top_verilator top_verilator main_swith sm1_s1n_2(1) a_ready", false,-1);
        tracep->declBit(c+8165,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_valid", false,-1);
        tracep->declBus(c+8166,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8167,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_param", false,-1, 2,0);
        tracep->declBus(c+8168,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_size", false,-1, 1,0);
        tracep->declBus(c+8169,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_source", false,-1, 7,0);
        tracep->declBus(c+8170,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_address", false,-1, 31,0);
        tracep->declBus(c+8171,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+8172,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) a_data", false,-1, 31,0);
        tracep->declBit(c+8173,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(0) d_ready", false,-1);
        tracep->declBit(c+8174,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_valid", false,-1);
        tracep->declBus(c+8175,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8176,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_param", false,-1, 2,0);
        tracep->declBus(c+8177,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_size", false,-1, 1,0);
        tracep->declBus(c+8178,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_source", false,-1, 7,0);
        tracep->declBus(c+8179,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_address", false,-1, 31,0);
        tracep->declBus(c+8180,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+8181,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) a_data", false,-1, 31,0);
        tracep->declBit(c+8182,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(1) d_ready", false,-1);
        tracep->declBit(c+8183,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_valid", false,-1);
        tracep->declBus(c+8184,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8185,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_param", false,-1, 2,0);
        tracep->declBus(c+8186,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_size", false,-1, 1,0);
        tracep->declBus(c+8187,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_source", false,-1, 7,0);
        tracep->declBus(c+8188,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_address", false,-1, 31,0);
        tracep->declBus(c+8189,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+8190,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) a_data", false,-1, 31,0);
        tracep->declBit(c+8191,"Azadi_top_verilator top_verilator main_swith s1n_sm1_3(2) d_ready", false,-1);
        tracep->declBit(c+4070,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_valid", false,-1);
        tracep->declBus(c+4071,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4072,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4073,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4074,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4075,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4076,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4077,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) d_error", false,-1);
        tracep->declBit(c+4078,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(0) a_ready", false,-1);
        tracep->declBit(c+4079,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_valid", false,-1);
        tracep->declBus(c+4080,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4081,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4082,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4083,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4084,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4085,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4086,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) d_error", false,-1);
        tracep->declBit(c+4087,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(1) a_ready", false,-1);
        tracep->declBit(c+4088,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_valid", false,-1);
        tracep->declBus(c+4089,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4090,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_param", false,-1, 2,0);
        tracep->declBus(c+4091,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_size", false,-1, 1,0);
        tracep->declBus(c+4092,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_source", false,-1, 7,0);
        tracep->declBus(c+4093,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+4094,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_data", false,-1, 31,0);
        tracep->declBit(c+4095,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) d_error", false,-1);
        tracep->declBit(c+4096,"Azadi_top_verilator top_verilator main_swith sm1_s1n_3(2) a_ready", false,-1);
        tracep->declBit(c+7203,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_valid", false,-1);
        tracep->declBus(c+7204,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7205,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_param", false,-1, 2,0);
        tracep->declBus(c+7206,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_size", false,-1, 1,0);
        tracep->declBus(c+7207,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_source", false,-1, 7,0);
        tracep->declBus(c+7208,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_address", false,-1, 31,0);
        tracep->declBus(c+7209,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+7210,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) a_data", false,-1, 31,0);
        tracep->declBit(c+7211,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(0) d_ready", false,-1);
        tracep->declBit(c+7212,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_valid", false,-1);
        tracep->declBus(c+7213,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7214,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_param", false,-1, 2,0);
        tracep->declBus(c+7215,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_size", false,-1, 1,0);
        tracep->declBus(c+7216,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_source", false,-1, 7,0);
        tracep->declBus(c+7217,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_address", false,-1, 31,0);
        tracep->declBus(c+7218,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+7219,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) a_data", false,-1, 31,0);
        tracep->declBit(c+7220,"Azadi_top_verilator top_verilator main_swith s1n_sm1_4(1) d_ready", false,-1);
        tracep->declBit(c+4097,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_valid", false,-1);
        tracep->declBus(c+4098,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4099,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4100,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4101,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4102,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4103,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4104,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) d_error", false,-1);
        tracep->declBit(c+4105,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(0) a_ready", false,-1);
        tracep->declBit(c+4106,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_valid", false,-1);
        tracep->declBus(c+4107,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4108,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4109,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4110,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4111,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4112,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4113,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) d_error", false,-1);
        tracep->declBit(c+4114,"Azadi_top_verilator top_verilator main_swith sm1_s1n_4(1) a_ready", false,-1);
        tracep->declBit(c+7388,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_valid", false,-1);
        tracep->declBus(c+7389,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7390,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_param", false,-1, 2,0);
        tracep->declBus(c+7391,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_size", false,-1, 1,0);
        tracep->declBus(c+7392,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_source", false,-1, 7,0);
        tracep->declBus(c+7393,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_address", false,-1, 31,0);
        tracep->declBus(c+7394,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+7395,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) a_data", false,-1, 31,0);
        tracep->declBit(c+7396,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(0) d_ready", false,-1);
        tracep->declBit(c+7397,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_valid", false,-1);
        tracep->declBus(c+7398,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7399,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_param", false,-1, 2,0);
        tracep->declBus(c+7400,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_size", false,-1, 1,0);
        tracep->declBus(c+7401,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_source", false,-1, 7,0);
        tracep->declBus(c+7402,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_address", false,-1, 31,0);
        tracep->declBus(c+7403,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+7404,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) a_data", false,-1, 31,0);
        tracep->declBit(c+7405,"Azadi_top_verilator top_verilator main_swith s1n_sm1_5(1) d_ready", false,-1);
        tracep->declBit(c+7406,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_valid", false,-1);
        tracep->declBus(c+7407,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7408,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_param", false,-1, 2,0);
        tracep->declBus(c+7409,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_size", false,-1, 1,0);
        tracep->declBus(c+7410,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_source", false,-1, 7,0);
        tracep->declBus(c+7411,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+7412,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_data", false,-1, 31,0);
        tracep->declBit(c+7413,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) d_error", false,-1);
        tracep->declBit(c+7414,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(0) a_ready", false,-1);
        tracep->declBit(c+7415,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_valid", false,-1);
        tracep->declBus(c+7416,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+7417,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_param", false,-1, 2,0);
        tracep->declBus(c+7418,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_size", false,-1, 1,0);
        tracep->declBus(c+7419,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_source", false,-1, 7,0);
        tracep->declBus(c+7420,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+7421,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_data", false,-1, 31,0);
        tracep->declBit(c+7422,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) d_error", false,-1);
        tracep->declBit(c+7423,"Azadi_top_verilator top_verilator main_swith sm1_s1n_5(1) a_ready", false,-1);
        tracep->declBit(c+9190,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_valid", false,-1);
        tracep->declBus(c+9191,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9192,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_param", false,-1, 2,0);
        tracep->declBus(c+9193,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_size", false,-1, 1,0);
        tracep->declBus(c+9194,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_source", false,-1, 7,0);
        tracep->declBus(c+9195,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_address", false,-1, 31,0);
        tracep->declBus(c+9196,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+9197,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) a_data", false,-1, 31,0);
        tracep->declBit(c+9198,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(0) d_ready", false,-1);
        tracep->declBit(c+9199,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_valid", false,-1);
        tracep->declBus(c+9200,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9201,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_param", false,-1, 2,0);
        tracep->declBus(c+9202,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_size", false,-1, 1,0);
        tracep->declBus(c+9203,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_source", false,-1, 7,0);
        tracep->declBus(c+9204,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_address", false,-1, 31,0);
        tracep->declBus(c+9205,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+9206,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) a_data", false,-1, 31,0);
        tracep->declBit(c+9207,"Azadi_top_verilator top_verilator main_swith s1n_sm1_6(1) d_ready", false,-1);
        tracep->declBit(c+9208,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_valid", false,-1);
        tracep->declBus(c+9209,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9210,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9211,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9212,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9213,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9214,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9215,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) d_error", false,-1);
        tracep->declBit(c+9216,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(0) a_ready", false,-1);
        tracep->declBit(c+9217,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_valid", false,-1);
        tracep->declBus(c+9218,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9219,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9220,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9221,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9222,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9223,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9224,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) d_error", false,-1);
        tracep->declBit(c+9225,"Azadi_top_verilator top_verilator main_swith sm1_s1n_6(1) a_ready", false,-1);
        tracep->declBit(c+9226,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_valid", false,-1);
        tracep->declBus(c+9227,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9228,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_param", false,-1, 2,0);
        tracep->declBus(c+9229,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_size", false,-1, 1,0);
        tracep->declBus(c+9230,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_source", false,-1, 7,0);
        tracep->declBus(c+9231,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_address", false,-1, 31,0);
        tracep->declBus(c+9232,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+9233,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) a_data", false,-1, 31,0);
        tracep->declBit(c+9234,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(0) d_ready", false,-1);
        tracep->declBit(c+9235,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_valid", false,-1);
        tracep->declBus(c+9236,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9237,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_param", false,-1, 2,0);
        tracep->declBus(c+9238,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_size", false,-1, 1,0);
        tracep->declBus(c+9239,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_source", false,-1, 7,0);
        tracep->declBus(c+9240,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_address", false,-1, 31,0);
        tracep->declBus(c+9241,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+9242,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) a_data", false,-1, 31,0);
        tracep->declBit(c+9243,"Azadi_top_verilator top_verilator main_swith s1n_sm1_7(1) d_ready", false,-1);
        tracep->declBit(c+9244,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_valid", false,-1);
        tracep->declBus(c+9245,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9246,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9247,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9248,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9249,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9250,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9251,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) d_error", false,-1);
        tracep->declBit(c+9252,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(0) a_ready", false,-1);
        tracep->declBit(c+9253,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_valid", false,-1);
        tracep->declBus(c+9254,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9255,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9256,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9257,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9258,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9259,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9260,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) d_error", false,-1);
        tracep->declBit(c+9261,"Azadi_top_verilator top_verilator main_swith sm1_s1n_7(1) a_ready", false,-1);
        tracep->declBit(c+13631,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_valid", false,-1);
        tracep->declBus(c+13632,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13633,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_param", false,-1, 2,0);
        tracep->declBus(c+13634,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_size", false,-1, 1,0);
        tracep->declBus(c+13635,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_source", false,-1, 7,0);
        tracep->declBus(c+13636,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_address", false,-1, 31,0);
        tracep->declBus(c+13637,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+13638,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) a_data", false,-1, 31,0);
        tracep->declBit(c+13639,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(0) d_ready", false,-1);
        tracep->declBit(c+13640,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_valid", false,-1);
        tracep->declBus(c+13641,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13642,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_param", false,-1, 2,0);
        tracep->declBus(c+13643,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_size", false,-1, 1,0);
        tracep->declBus(c+13644,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_source", false,-1, 7,0);
        tracep->declBus(c+13645,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_address", false,-1, 31,0);
        tracep->declBus(c+13646,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+13647,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) a_data", false,-1, 31,0);
        tracep->declBit(c+13648,"Azadi_top_verilator top_verilator main_swith s1n_sm1_8(1) d_ready", false,-1);
        tracep->declBit(c+579,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_valid", false,-1);
        tracep->declBus(c+580,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+581,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_param", false,-1, 2,0);
        tracep->declBus(c+582,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_size", false,-1, 1,0);
        tracep->declBus(c+583,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_source", false,-1, 7,0);
        tracep->declBus(c+584,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+585,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_data", false,-1, 31,0);
        tracep->declBit(c+586,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) d_error", false,-1);
        tracep->declBit(c+587,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(0) a_ready", false,-1);
        tracep->declBit(c+588,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_valid", false,-1);
        tracep->declBus(c+589,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+590,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_param", false,-1, 2,0);
        tracep->declBus(c+591,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_size", false,-1, 1,0);
        tracep->declBus(c+592,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_source", false,-1, 7,0);
        tracep->declBus(c+593,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+594,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_data", false,-1, 31,0);
        tracep->declBit(c+595,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) d_error", false,-1);
        tracep->declBit(c+596,"Azadi_top_verilator top_verilator main_swith sm1_s1n_8(1) a_ready", false,-1);
        tracep->declBit(c+9262,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_valid", false,-1);
        tracep->declBus(c+9263,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9264,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_param", false,-1, 2,0);
        tracep->declBus(c+9265,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_size", false,-1, 1,0);
        tracep->declBus(c+9266,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_source", false,-1, 7,0);
        tracep->declBus(c+9267,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_address", false,-1, 31,0);
        tracep->declBus(c+9268,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+9269,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) a_data", false,-1, 31,0);
        tracep->declBit(c+9270,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(0) d_ready", false,-1);
        tracep->declBit(c+9271,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_valid", false,-1);
        tracep->declBus(c+9272,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+9273,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_param", false,-1, 2,0);
        tracep->declBus(c+9274,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_size", false,-1, 1,0);
        tracep->declBus(c+9275,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_source", false,-1, 7,0);
        tracep->declBus(c+9276,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_address", false,-1, 31,0);
        tracep->declBus(c+9277,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+9278,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) a_data", false,-1, 31,0);
        tracep->declBit(c+9279,"Azadi_top_verilator top_verilator main_swith s1n_sm1_9(1) d_ready", false,-1);
        tracep->declBit(c+9280,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_valid", false,-1);
        tracep->declBus(c+9281,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9282,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_param", false,-1, 2,0);
        tracep->declBus(c+9283,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_size", false,-1, 1,0);
        tracep->declBus(c+9284,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_source", false,-1, 7,0);
        tracep->declBus(c+9285,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+9286,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_data", false,-1, 31,0);
        tracep->declBit(c+9287,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) d_error", false,-1);
        tracep->declBit(c+9288,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(0) a_ready", false,-1);
        tracep->declBit(c+9289,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_valid", false,-1);
        tracep->declBus(c+9290,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+9291,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_param", false,-1, 2,0);
        tracep->declBus(c+9292,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_size", false,-1, 1,0);
        tracep->declBus(c+9293,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_source", false,-1, 7,0);
        tracep->declBus(c+9294,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+9295,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_data", false,-1, 31,0);
        tracep->declBit(c+9296,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) d_error", false,-1);
        tracep->declBit(c+9297,"Azadi_top_verilator top_verilator main_swith sm1_s1n_9(1) a_ready", false,-1);
        tracep->declBit(c+7424,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_valid", false,-1);
        tracep->declBus(c+7425,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7426,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_param", false,-1, 2,0);
        tracep->declBus(c+7427,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_size", false,-1, 1,0);
        tracep->declBus(c+7428,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_source", false,-1, 7,0);
        tracep->declBus(c+7429,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_address", false,-1, 31,0);
        tracep->declBus(c+7430,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+7431,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) a_data", false,-1, 31,0);
        tracep->declBit(c+7432,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(0) d_ready", false,-1);
        tracep->declBit(c+7433,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_valid", false,-1);
        tracep->declBus(c+7434,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+7435,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_param", false,-1, 2,0);
        tracep->declBus(c+7436,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_size", false,-1, 1,0);
        tracep->declBus(c+7437,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_source", false,-1, 7,0);
        tracep->declBus(c+7438,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_address", false,-1, 31,0);
        tracep->declBus(c+7439,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+7440,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) a_data", false,-1, 31,0);
        tracep->declBit(c+7441,"Azadi_top_verilator top_verilator main_swith s1n_sm1_10(1) d_ready", false,-1);
        tracep->declBit(c+10741,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_valid", false,-1);
        tracep->declBus(c+10742,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10743,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_param", false,-1, 2,0);
        tracep->declBus(c+10744,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_size", false,-1, 1,0);
        tracep->declBus(c+10745,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_source", false,-1, 7,0);
        tracep->declBus(c+10746,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+10747,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_data", false,-1, 31,0);
        tracep->declBit(c+10748,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) d_error", false,-1);
        tracep->declBit(c+10749,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(0) a_ready", false,-1);
        tracep->declBit(c+10750,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_valid", false,-1);
        tracep->declBus(c+10751,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10752,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_param", false,-1, 2,0);
        tracep->declBus(c+10753,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_size", false,-1, 1,0);
        tracep->declBus(c+10754,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_source", false,-1, 7,0);
        tracep->declBus(c+10755,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+10756,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_data", false,-1, 31,0);
        tracep->declBit(c+10757,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) d_error", false,-1);
        tracep->declBit(c+10758,"Azadi_top_verilator top_verilator main_swith sm1_s1n_10(1) a_ready", false,-1);
        tracep->declBit(c+6716,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_valid", false,-1);
        tracep->declBus(c+6717,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6718,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_param", false,-1, 2,0);
        tracep->declBus(c+6719,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_size", false,-1, 1,0);
        tracep->declBus(c+6720,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_source", false,-1, 7,0);
        tracep->declBus(c+6721,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_address", false,-1, 31,0);
        tracep->declBus(c+6722,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+6723,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) a_data", false,-1, 31,0);
        tracep->declBit(c+6724,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(0) d_ready", false,-1);
        tracep->declBit(c+6725,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_valid", false,-1);
        tracep->declBus(c+6726,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6727,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_param", false,-1, 2,0);
        tracep->declBus(c+6728,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_size", false,-1, 1,0);
        tracep->declBus(c+6729,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_source", false,-1, 7,0);
        tracep->declBus(c+6730,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_address", false,-1, 31,0);
        tracep->declBus(c+6731,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+6732,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) a_data", false,-1, 31,0);
        tracep->declBit(c+6733,"Azadi_top_verilator top_verilator main_swith s1n_sm1_11(1) d_ready", false,-1);
        tracep->declBit(c+10759,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_valid", false,-1);
        tracep->declBus(c+10760,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10761,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_param", false,-1, 2,0);
        tracep->declBus(c+10762,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_size", false,-1, 1,0);
        tracep->declBus(c+10763,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_source", false,-1, 7,0);
        tracep->declBus(c+10764,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+10765,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_data", false,-1, 31,0);
        tracep->declBit(c+10766,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) d_error", false,-1);
        tracep->declBit(c+10767,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(0) a_ready", false,-1);
        tracep->declBit(c+10768,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_valid", false,-1);
        tracep->declBus(c+10769,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10770,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_param", false,-1, 2,0);
        tracep->declBus(c+10771,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_size", false,-1, 1,0);
        tracep->declBus(c+10772,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_source", false,-1, 7,0);
        tracep->declBus(c+10773,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+10774,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_data", false,-1, 31,0);
        tracep->declBit(c+10775,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) d_error", false,-1);
        tracep->declBit(c+10776,"Azadi_top_verilator top_verilator main_swith sm1_s1n_11(1) a_ready", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator main_swith host_1 N", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 HReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 HRspPass", false,-1);
        tracep->declBus(c+15251,"Azadi_top_verilator top_verilator main_swith host_1 DReqPass", false,-1, 2,0);
        tracep->declBus(c+15251,"Azadi_top_verilator top_verilator main_swith host_1 DRspPass", false,-1, 2,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith host_1 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith host_1 HRspDepth", false,-1, 3,0);
        tracep->declBus(c+15253,"Azadi_top_verilator top_verilator main_swith host_1 DReqDepth", false,-1, 11,0);
        tracep->declBus(c+15253,"Azadi_top_verilator top_verilator main_swith host_1 DRspDepth", false,-1, 11,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith host_1 NWD", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_1 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_1 rst_ni", false,-1);
        tracep->declBit(c+12572,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_valid", false,-1);
        tracep->declBus(c+12573,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12574,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+12575,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+12576,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+12577,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+12578,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12579,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+12580,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_i d_ready", false,-1);
        tracep->declBit(c+12581,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_valid", false,-1);
        tracep->declBus(c+12582,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12583,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12584,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12585,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12586,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12587,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12588,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o d_error", false,-1);
        tracep->declBit(c+12589,"Azadi_top_verilator top_verilator main_swith host_1 tl_h_o a_ready", false,-1);
        tracep->declBit(c+12688,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_valid", false,-1);
        tracep->declBus(c+12689,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12690,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+12691,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+12692,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+12693,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+12694,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+12695,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+12696,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(0) d_ready", false,-1);
        tracep->declBit(c+12697,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_valid", false,-1);
        tracep->declBus(c+12698,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12699,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+12700,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+12701,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+12702,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+12703,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+12704,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+12705,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(1) d_ready", false,-1);
        tracep->declBit(c+12706,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_valid", false,-1);
        tracep->declBus(c+12707,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12708,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+12709,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+12710,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+12711,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+12712,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+12713,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+12714,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_o(2) d_ready", false,-1);
        tracep->declBit(c+4115,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_valid", false,-1);
        tracep->declBus(c+4116,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4117,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4118,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4119,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4120,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4121,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4122,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) d_error", false,-1);
        tracep->declBit(c+4123,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(0) a_ready", false,-1);
        tracep->declBit(c+4124,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_valid", false,-1);
        tracep->declBus(c+4125,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4126,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4127,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4128,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4129,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4130,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4131,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) d_error", false,-1);
        tracep->declBit(c+4132,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(1) a_ready", false,-1);
        tracep->declBit(c+4133,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_valid", false,-1);
        tracep->declBus(c+4134,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4135,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+4136,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+4137,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+4138,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+4139,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+4140,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) d_error", false,-1);
        tracep->declBit(c+4141,"Azadi_top_verilator top_verilator main_swith host_1 tl_d_i(2) a_ready", false,-1);
        tracep->declBus(c+12715,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_i", false,-1, 1,0);
        tracep->declBus(c+12716,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_t", false,-1, 1,0);
        tracep->declBit(c+12717,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_valid", false,-1);
        tracep->declBus(c+12718,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12719,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_param", false,-1, 2,0);
        tracep->declBus(c+12720,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_size", false,-1, 1,0);
        tracep->declBus(c+12721,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_source", false,-1, 7,0);
        tracep->declBus(c+12722,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_address", false,-1, 31,0);
        tracep->declBus(c+12723,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12724,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o a_data", false,-1, 31,0);
        tracep->declBit(c+12725,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_o d_ready", false,-1);
        tracep->declBit(c+12726,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_valid", false,-1);
        tracep->declBus(c+12727,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12728,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_param", false,-1, 2,0);
        tracep->declBus(c+12729,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_size", false,-1, 1,0);
        tracep->declBus(c+12730,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_source", false,-1, 7,0);
        tracep->declBus(c+12731,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12732,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_data", false,-1, 31,0);
        tracep->declBit(c+12733,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i d_error", false,-1);
        tracep->declBit(c+12734,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_i a_ready", false,-1);
        tracep->declBus(c+15254,"Azadi_top_verilator top_verilator main_swith host_1 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+15255,"Azadi_top_verilator top_verilator main_swith host_1 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+14694,"Azadi_top_verilator top_verilator main_swith host_1 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+5969,"Azadi_top_verilator top_verilator main_swith host_1 dev_select_outstanding", false,-1, 1,0);
        tracep->declBit(c+12735,"Azadi_top_verilator top_verilator main_swith host_1 hold_all_requests", false,-1);
        tracep->declBit(c+13906,"Azadi_top_verilator top_verilator main_swith host_1 accept_t_req", false,-1);
        tracep->declBit(c+13907,"Azadi_top_verilator top_verilator main_swith host_1 accept_t_rsp", false,-1);
        tracep->declBit(c+12736,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_valid", false,-1);
        tracep->declBus(c+12737,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12738,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+12739,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+12740,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+12741,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+12742,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+12743,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+12744,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(0) d_ready", false,-1);
        tracep->declBit(c+12745,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_valid", false,-1);
        tracep->declBus(c+12746,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12747,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+12748,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+12749,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+12750,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+12751,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+12752,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+12753,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(1) d_ready", false,-1);
        tracep->declBit(c+12754,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_valid", false,-1);
        tracep->declBus(c+12755,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12756,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+12757,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+12758,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+12759,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+12760,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+12761,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+12762,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(2) d_ready", false,-1);
        tracep->declBit(c+12763,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_valid", false,-1);
        tracep->declBus(c+12764,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+12765,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_param", false,-1, 2,0);
        tracep->declBus(c+12766,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_size", false,-1, 1,0);
        tracep->declBus(c+12767,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_source", false,-1, 7,0);
        tracep->declBus(c+12768,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_address", false,-1, 31,0);
        tracep->declBus(c+12769,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+12770,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) a_data", false,-1, 31,0);
        tracep->declBit(c+12771,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_o(3) d_ready", false,-1);
        tracep->declBit(c+4758,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_valid", false,-1);
        tracep->declBus(c+4759,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4760,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4761,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4762,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4763,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4764,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4765,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) d_error", false,-1);
        tracep->declBit(c+4766,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(0) a_ready", false,-1);
        tracep->declBit(c+4767,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_valid", false,-1);
        tracep->declBus(c+4768,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4769,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4770,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4771,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4772,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4773,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4774,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) d_error", false,-1);
        tracep->declBit(c+4775,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(1) a_ready", false,-1);
        tracep->declBit(c+4776,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_valid", false,-1);
        tracep->declBus(c+4777,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4778,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+4779,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+4780,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+4781,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+4782,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+4783,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) d_error", false,-1);
        tracep->declBit(c+4784,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(2) a_ready", false,-1);
        tracep->declBit(c+4785,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_valid", false,-1);
        tracep->declBus(c+4786,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4787,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_param", false,-1, 2,0);
        tracep->declBus(c+4788,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_size", false,-1, 1,0);
        tracep->declBus(c+4789,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_source", false,-1, 7,0);
        tracep->declBus(c+4790,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+4791,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_data", false,-1, 31,0);
        tracep->declBit(c+4792,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) d_error", false,-1);
        tracep->declBit(c+4793,"Azadi_top_verilator top_verilator main_swith host_1 tl_u_i(3) a_ready", false,-1);
        tracep->declBit(c+12772,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_valid", false,-1);
        tracep->declBus(c+12773,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_opcode", false,-1, 2,0);
        tracep->declBus(c+12774,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_param", false,-1, 2,0);
        tracep->declBus(c+12775,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_size", false,-1, 1,0);
        tracep->declBus(c+12776,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_source", false,-1, 7,0);
        tracep->declBus(c+12777,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_sink", false,-1, 0,0);
        tracep->declBus(c+12778,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_data", false,-1, 31,0);
        tracep->declBit(c+12779,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p d_error", false,-1);
        tracep->declBit(c+12780,"Azadi_top_verilator top_verilator main_swith host_1 tl_t_p a_ready", false,-1);
        tracep->declBit(c+12781,"Azadi_top_verilator top_verilator main_swith host_1 hfifo_reqready", false,-1);
        tracep->declBus(c+14999,"Azadi_top_verilator top_verilator main_swith host_1 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+14999,"Azadi_top_verilator top_verilator main_swith host_1 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rst_ni", false,-1);
        tracep->declBit(c+12572,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_valid", false,-1);
        tracep->declBus(c+12573,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12574,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+12575,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+12576,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+12577,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+12578,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12579,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+12580,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_i d_ready", false,-1);
        tracep->declBit(c+12581,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_valid", false,-1);
        tracep->declBus(c+12582,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12583,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12584,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12585,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12586,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12587,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12588,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o d_error", false,-1);
        tracep->declBit(c+12589,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_h_o a_ready", false,-1);
        tracep->declBit(c+12717,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_valid", false,-1);
        tracep->declBus(c+12718,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12719,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12720,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+12721,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+12722,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+12723,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+12724,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+12725,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_o d_ready", false,-1);
        tracep->declBit(c+12726,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_valid", false,-1);
        tracep->declBus(c+12727,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+12728,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+12729,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+12730,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+12731,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+12732,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+12733,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i d_error", false,-1);
        tracep->declBit(c+12734,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h tl_d_i a_ready", false,-1);
        tracep->declBus(c+12715,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_req_i", false,-1, 1,0);
        tracep->declBus(c+12716,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_req_o", false,-1, 1,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15256,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15256,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+12782,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+12783,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+12784,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo wdata_i", false,-1, 85,0);
        tracep->declBit(c+12782,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+12783,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+12784,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo rdata_o", false,-1, 85,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+12787,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+12788,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+12789,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+12787,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+12788,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+12789,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_1 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_1 err_resp clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_1 err_resp rst_ni", false,-1);
        tracep->declBit(c+12791,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_valid", false,-1);
        tracep->declBus(c+12792,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12793,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+12794,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+12795,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+12796,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+12797,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+12798,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+12799,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_i d_ready", false,-1);
        tracep->declBit(c+877,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_valid", false,-1);
        tracep->declBus(c+878,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+879,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+880,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+881,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+882,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+883,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+884,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o d_error", false,-1);
        tracep->declBit(c+885,"Azadi_top_verilator top_verilator main_swith host_1 err_resp tl_h_o a_ready", false,-1);
        tracep->declBus(c+555,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+556,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+557,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+873,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_req_pending", false,-1);
        tracep->declBit(c+14695,"Azadi_top_verilator top_verilator main_swith host_1 err_resp err_rsp_pending", false,-1);
        tracep->declBus(c+14987,"Azadi_top_verilator top_verilator main_swith host_2 N", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 HReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 HRspPass", false,-1);
        tracep->declBus(c+15257,"Azadi_top_verilator top_verilator main_swith host_2 DReqPass", false,-1, 10,0);
        tracep->declBus(c+15257,"Azadi_top_verilator top_verilator main_swith host_2 DRspPass", false,-1, 10,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith host_2 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith host_2 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+15258,"Azadi_top_verilator top_verilator main_swith host_2 DReqDepth", false,-1, 43,0);
        tracep->declQuad(c+15258,"Azadi_top_verilator top_verilator main_swith host_2 DRspDepth", false,-1, 43,0);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator main_swith host_2 NWD", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 rst_ni", false,-1);
        tracep->declBit(c+1345,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_valid", false,-1);
        tracep->declBus(c+1346,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1347,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+1348,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+1349,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+1350,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+1351,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1352,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+1353,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_i d_ready", false,-1);
        tracep->declBit(c+10697,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_valid", false,-1);
        tracep->declBus(c+10698,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+10699,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+10700,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+10701,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+10702,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+10703,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+10704,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o d_error", false,-1);
        tracep->declBit(c+10705,"Azadi_top_verilator top_verilator main_swith host_2 tl_h_o a_ready", false,-1);
        tracep->declBit(c+1887,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_valid", false,-1);
        tracep->declBus(c+1888,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1889,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+1890,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+1891,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+1892,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+1893,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+1894,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+1895,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(0) d_ready", false,-1);
        tracep->declBit(c+1896,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_valid", false,-1);
        tracep->declBus(c+1897,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1898,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+1899,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+1900,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+1901,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+1902,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+1903,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+1904,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(1) d_ready", false,-1);
        tracep->declBit(c+1905,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_valid", false,-1);
        tracep->declBus(c+1906,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1907,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+1908,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+1909,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+1910,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+1911,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+1912,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+1913,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(2) d_ready", false,-1);
        tracep->declBit(c+1914,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_valid", false,-1);
        tracep->declBus(c+1915,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1916,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_param", false,-1, 2,0);
        tracep->declBus(c+1917,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_size", false,-1, 1,0);
        tracep->declBus(c+1918,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_source", false,-1, 7,0);
        tracep->declBus(c+1919,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_address", false,-1, 31,0);
        tracep->declBus(c+1920,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+1921,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) a_data", false,-1, 31,0);
        tracep->declBit(c+1922,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(3) d_ready", false,-1);
        tracep->declBit(c+1923,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_valid", false,-1);
        tracep->declBus(c+1924,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1925,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_param", false,-1, 2,0);
        tracep->declBus(c+1926,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_size", false,-1, 1,0);
        tracep->declBus(c+1927,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_source", false,-1, 7,0);
        tracep->declBus(c+1928,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_address", false,-1, 31,0);
        tracep->declBus(c+1929,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+1930,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) a_data", false,-1, 31,0);
        tracep->declBit(c+1931,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(4) d_ready", false,-1);
        tracep->declBit(c+1932,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_valid", false,-1);
        tracep->declBus(c+1933,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1934,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_param", false,-1, 2,0);
        tracep->declBus(c+1935,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_size", false,-1, 1,0);
        tracep->declBus(c+1936,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_source", false,-1, 7,0);
        tracep->declBus(c+1937,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_address", false,-1, 31,0);
        tracep->declBus(c+1938,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+1939,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) a_data", false,-1, 31,0);
        tracep->declBit(c+1940,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(5) d_ready", false,-1);
        tracep->declBit(c+1941,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_valid", false,-1);
        tracep->declBus(c+1942,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1943,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_param", false,-1, 2,0);
        tracep->declBus(c+1944,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_size", false,-1, 1,0);
        tracep->declBus(c+1945,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_source", false,-1, 7,0);
        tracep->declBus(c+1946,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_address", false,-1, 31,0);
        tracep->declBus(c+1947,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+1948,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) a_data", false,-1, 31,0);
        tracep->declBit(c+1949,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(6) d_ready", false,-1);
        tracep->declBit(c+1950,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_valid", false,-1);
        tracep->declBus(c+1951,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1952,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_param", false,-1, 2,0);
        tracep->declBus(c+1953,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_size", false,-1, 1,0);
        tracep->declBus(c+1954,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_source", false,-1, 7,0);
        tracep->declBus(c+1955,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_address", false,-1, 31,0);
        tracep->declBus(c+1956,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+1957,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) a_data", false,-1, 31,0);
        tracep->declBit(c+1958,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(7) d_ready", false,-1);
        tracep->declBit(c+1959,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_valid", false,-1);
        tracep->declBus(c+1960,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1961,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_param", false,-1, 2,0);
        tracep->declBus(c+1962,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_size", false,-1, 1,0);
        tracep->declBus(c+1963,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_source", false,-1, 7,0);
        tracep->declBus(c+1964,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_address", false,-1, 31,0);
        tracep->declBus(c+1965,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+1966,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) a_data", false,-1, 31,0);
        tracep->declBit(c+1967,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(8) d_ready", false,-1);
        tracep->declBit(c+1968,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_valid", false,-1);
        tracep->declBus(c+1969,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1970,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_param", false,-1, 2,0);
        tracep->declBus(c+1971,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_size", false,-1, 1,0);
        tracep->declBus(c+1972,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_source", false,-1, 7,0);
        tracep->declBus(c+1973,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_address", false,-1, 31,0);
        tracep->declBus(c+1974,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+1975,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) a_data", false,-1, 31,0);
        tracep->declBit(c+1976,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(9) d_ready", false,-1);
        tracep->declBit(c+1977,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_valid", false,-1);
        tracep->declBus(c+1978,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1979,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_param", false,-1, 2,0);
        tracep->declBus(c+1980,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_size", false,-1, 1,0);
        tracep->declBus(c+1981,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_source", false,-1, 7,0);
        tracep->declBus(c+1982,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_address", false,-1, 31,0);
        tracep->declBus(c+1983,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_mask", false,-1, 3,0);
        tracep->declBus(c+1984,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) a_data", false,-1, 31,0);
        tracep->declBit(c+1985,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_o(10) d_ready", false,-1);
        tracep->declBit(c+10777,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_valid", false,-1);
        tracep->declBus(c+10778,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10779,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+10780,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+10781,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+10782,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+10783,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+10784,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) d_error", false,-1);
        tracep->declBit(c+10785,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(0) a_ready", false,-1);
        tracep->declBit(c+10786,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_valid", false,-1);
        tracep->declBus(c+10787,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10788,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+10789,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+10790,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+10791,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+10792,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+10793,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) d_error", false,-1);
        tracep->declBit(c+10794,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(1) a_ready", false,-1);
        tracep->declBit(c+10795,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_valid", false,-1);
        tracep->declBus(c+10796,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10797,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+10798,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+10799,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+10800,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+10801,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+10802,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) d_error", false,-1);
        tracep->declBit(c+10803,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(2) a_ready", false,-1);
        tracep->declBit(c+10804,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_valid", false,-1);
        tracep->declBus(c+10805,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10806,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_param", false,-1, 2,0);
        tracep->declBus(c+10807,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_size", false,-1, 1,0);
        tracep->declBus(c+10808,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_source", false,-1, 7,0);
        tracep->declBus(c+10809,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+10810,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_data", false,-1, 31,0);
        tracep->declBit(c+10811,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) d_error", false,-1);
        tracep->declBit(c+10812,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(3) a_ready", false,-1);
        tracep->declBit(c+10813,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_valid", false,-1);
        tracep->declBus(c+10814,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10815,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_param", false,-1, 2,0);
        tracep->declBus(c+10816,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_size", false,-1, 1,0);
        tracep->declBus(c+10817,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_source", false,-1, 7,0);
        tracep->declBus(c+10818,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+10819,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_data", false,-1, 31,0);
        tracep->declBit(c+10820,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) d_error", false,-1);
        tracep->declBit(c+10821,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(4) a_ready", false,-1);
        tracep->declBit(c+10822,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_valid", false,-1);
        tracep->declBus(c+10823,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10824,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_param", false,-1, 2,0);
        tracep->declBus(c+10825,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_size", false,-1, 1,0);
        tracep->declBus(c+10826,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_source", false,-1, 7,0);
        tracep->declBus(c+10827,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+10828,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_data", false,-1, 31,0);
        tracep->declBit(c+10829,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) d_error", false,-1);
        tracep->declBit(c+10830,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(5) a_ready", false,-1);
        tracep->declBit(c+10831,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_valid", false,-1);
        tracep->declBus(c+10832,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10833,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_param", false,-1, 2,0);
        tracep->declBus(c+10834,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_size", false,-1, 1,0);
        tracep->declBus(c+10835,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_source", false,-1, 7,0);
        tracep->declBus(c+10836,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+10837,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_data", false,-1, 31,0);
        tracep->declBit(c+10838,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) d_error", false,-1);
        tracep->declBit(c+10839,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(6) a_ready", false,-1);
        tracep->declBit(c+10840,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_valid", false,-1);
        tracep->declBus(c+10841,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10842,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_param", false,-1, 2,0);
        tracep->declBus(c+10843,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_size", false,-1, 1,0);
        tracep->declBus(c+10844,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_source", false,-1, 7,0);
        tracep->declBus(c+10845,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+10846,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_data", false,-1, 31,0);
        tracep->declBit(c+10847,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) d_error", false,-1);
        tracep->declBit(c+10848,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(7) a_ready", false,-1);
        tracep->declBit(c+10849,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_valid", false,-1);
        tracep->declBus(c+10850,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10851,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_param", false,-1, 2,0);
        tracep->declBus(c+10852,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_size", false,-1, 1,0);
        tracep->declBus(c+10853,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_source", false,-1, 7,0);
        tracep->declBus(c+10854,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+10855,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_data", false,-1, 31,0);
        tracep->declBit(c+10856,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) d_error", false,-1);
        tracep->declBit(c+10857,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(8) a_ready", false,-1);
        tracep->declBit(c+10858,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_valid", false,-1);
        tracep->declBus(c+10859,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10860,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_param", false,-1, 2,0);
        tracep->declBus(c+10861,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_size", false,-1, 1,0);
        tracep->declBus(c+10862,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_source", false,-1, 7,0);
        tracep->declBus(c+10863,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+10864,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_data", false,-1, 31,0);
        tracep->declBit(c+10865,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) d_error", false,-1);
        tracep->declBit(c+10866,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(9) a_ready", false,-1);
        tracep->declBit(c+10867,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_valid", false,-1);
        tracep->declBus(c+10868,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_opcode", false,-1, 2,0);
        tracep->declBus(c+10869,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_param", false,-1, 2,0);
        tracep->declBus(c+10870,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_size", false,-1, 1,0);
        tracep->declBus(c+10871,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_source", false,-1, 7,0);
        tracep->declBus(c+10872,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_sink", false,-1, 0,0);
        tracep->declBus(c+10873,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_data", false,-1, 31,0);
        tracep->declBit(c+10874,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) d_error", false,-1);
        tracep->declBit(c+10875,"Azadi_top_verilator top_verilator main_swith host_2 tl_d_i(10) a_ready", false,-1);
        tracep->declBus(c+1886,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+1986,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_t", false,-1, 3,0);
        tracep->declBit(c+1987,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_valid", false,-1);
        tracep->declBus(c+1988,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1989,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_param", false,-1, 2,0);
        tracep->declBus(c+1990,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_size", false,-1, 1,0);
        tracep->declBus(c+1991,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_source", false,-1, 7,0);
        tracep->declBus(c+1992,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_address", false,-1, 31,0);
        tracep->declBus(c+1993,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1994,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o a_data", false,-1, 31,0);
        tracep->declBit(c+1995,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_o d_ready", false,-1);
        tracep->declBit(c+10876,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_valid", false,-1);
        tracep->declBus(c+10877,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10878,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_param", false,-1, 2,0);
        tracep->declBus(c+10879,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_size", false,-1, 1,0);
        tracep->declBus(c+10880,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_source", false,-1, 7,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10882,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_data", false,-1, 31,0);
        tracep->declBit(c+10883,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i d_error", false,-1);
        tracep->declBit(c+10884,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_i a_ready", false,-1);
        tracep->declBus(c+15254,"Azadi_top_verilator top_verilator main_swith host_2 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+15255,"Azadi_top_verilator top_verilator main_swith host_2 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+870,"Azadi_top_verilator top_verilator main_swith host_2 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+558,"Azadi_top_verilator top_verilator main_swith host_2 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+1996,"Azadi_top_verilator top_verilator main_swith host_2 hold_all_requests", false,-1);
        tracep->declBit(c+13649,"Azadi_top_verilator top_verilator main_swith host_2 accept_t_req", false,-1);
        tracep->declBit(c+13650,"Azadi_top_verilator top_verilator main_swith host_2 accept_t_rsp", false,-1);
        tracep->declBit(c+1997,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_valid", false,-1);
        tracep->declBus(c+1998,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1999,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+2000,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+2001,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+2002,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+2003,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+2004,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+2005,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(0) d_ready", false,-1);
        tracep->declBit(c+2006,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_valid", false,-1);
        tracep->declBus(c+2007,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+2008,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+2009,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+2010,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+2011,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+2012,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+2013,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+2014,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(1) d_ready", false,-1);
        tracep->declBit(c+2015,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_valid", false,-1);
        tracep->declBus(c+2016,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+2017,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+2018,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+2019,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+2020,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+2021,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+2022,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+2023,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(2) d_ready", false,-1);
        tracep->declBit(c+2024,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_valid", false,-1);
        tracep->declBus(c+2025,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+2026,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_param", false,-1, 2,0);
        tracep->declBus(c+2027,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_size", false,-1, 1,0);
        tracep->declBus(c+2028,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_source", false,-1, 7,0);
        tracep->declBus(c+2029,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_address", false,-1, 31,0);
        tracep->declBus(c+2030,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+2031,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) a_data", false,-1, 31,0);
        tracep->declBit(c+2032,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(3) d_ready", false,-1);
        tracep->declBit(c+2033,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_valid", false,-1);
        tracep->declBus(c+2034,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+2035,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_param", false,-1, 2,0);
        tracep->declBus(c+2036,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_size", false,-1, 1,0);
        tracep->declBus(c+2037,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_source", false,-1, 7,0);
        tracep->declBus(c+2038,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_address", false,-1, 31,0);
        tracep->declBus(c+2039,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+2040,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) a_data", false,-1, 31,0);
        tracep->declBit(c+2041,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(4) d_ready", false,-1);
        tracep->declBit(c+2042,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_valid", false,-1);
        tracep->declBus(c+2043,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+2044,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_param", false,-1, 2,0);
        tracep->declBus(c+2045,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_size", false,-1, 1,0);
        tracep->declBus(c+2046,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_source", false,-1, 7,0);
        tracep->declBus(c+2047,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_address", false,-1, 31,0);
        tracep->declBus(c+2048,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+2049,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) a_data", false,-1, 31,0);
        tracep->declBit(c+2050,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(5) d_ready", false,-1);
        tracep->declBit(c+2051,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_valid", false,-1);
        tracep->declBus(c+2052,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+2053,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_param", false,-1, 2,0);
        tracep->declBus(c+2054,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_size", false,-1, 1,0);
        tracep->declBus(c+2055,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_source", false,-1, 7,0);
        tracep->declBus(c+2056,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_address", false,-1, 31,0);
        tracep->declBus(c+2057,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+2058,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) a_data", false,-1, 31,0);
        tracep->declBit(c+2059,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(6) d_ready", false,-1);
        tracep->declBit(c+2060,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_valid", false,-1);
        tracep->declBus(c+2061,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+2062,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_param", false,-1, 2,0);
        tracep->declBus(c+2063,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_size", false,-1, 1,0);
        tracep->declBus(c+2064,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_source", false,-1, 7,0);
        tracep->declBus(c+2065,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_address", false,-1, 31,0);
        tracep->declBus(c+2066,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+2067,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) a_data", false,-1, 31,0);
        tracep->declBit(c+2068,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(7) d_ready", false,-1);
        tracep->declBit(c+2069,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_valid", false,-1);
        tracep->declBus(c+2070,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+2071,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_param", false,-1, 2,0);
        tracep->declBus(c+2072,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_size", false,-1, 1,0);
        tracep->declBus(c+2073,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_source", false,-1, 7,0);
        tracep->declBus(c+2074,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_address", false,-1, 31,0);
        tracep->declBus(c+2075,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+2076,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) a_data", false,-1, 31,0);
        tracep->declBit(c+2077,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(8) d_ready", false,-1);
        tracep->declBit(c+2078,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_valid", false,-1);
        tracep->declBus(c+2079,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+2080,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_param", false,-1, 2,0);
        tracep->declBus(c+2081,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_size", false,-1, 1,0);
        tracep->declBus(c+2082,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_source", false,-1, 7,0);
        tracep->declBus(c+2083,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_address", false,-1, 31,0);
        tracep->declBus(c+2084,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+2085,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) a_data", false,-1, 31,0);
        tracep->declBit(c+2086,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(9) d_ready", false,-1);
        tracep->declBit(c+2087,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_valid", false,-1);
        tracep->declBus(c+2088,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_opcode", false,-1, 2,0);
        tracep->declBus(c+2089,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_param", false,-1, 2,0);
        tracep->declBus(c+2090,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_size", false,-1, 1,0);
        tracep->declBus(c+2091,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_source", false,-1, 7,0);
        tracep->declBus(c+2092,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_address", false,-1, 31,0);
        tracep->declBus(c+2093,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_mask", false,-1, 3,0);
        tracep->declBus(c+2094,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) a_data", false,-1, 31,0);
        tracep->declBit(c+2095,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(10) d_ready", false,-1);
        tracep->declBit(c+2096,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_valid", false,-1);
        tracep->declBus(c+2097,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_opcode", false,-1, 2,0);
        tracep->declBus(c+2098,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_param", false,-1, 2,0);
        tracep->declBus(c+2099,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_size", false,-1, 1,0);
        tracep->declBus(c+2100,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_source", false,-1, 7,0);
        tracep->declBus(c+2101,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_address", false,-1, 31,0);
        tracep->declBus(c+2102,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_mask", false,-1, 3,0);
        tracep->declBus(c+2103,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) a_data", false,-1, 31,0);
        tracep->declBit(c+2104,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_o(11) d_ready", false,-1);
        tracep->declBit(c+2370,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_valid", false,-1);
        tracep->declBus(c+2371,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2372,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+2373,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+2374,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+2375,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+2376,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+2377,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) d_error", false,-1);
        tracep->declBit(c+2378,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(0) a_ready", false,-1);
    }
}

void VAzadi_top_verilator::traceInitSub2(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+2379,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_valid", false,-1);
        tracep->declBus(c+2380,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2381,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+2382,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+2383,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+2384,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+2385,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+2386,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) d_error", false,-1);
        tracep->declBit(c+2387,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(1) a_ready", false,-1);
        tracep->declBit(c+2388,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_valid", false,-1);
        tracep->declBus(c+2389,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2390,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+2391,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+2392,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+2393,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+2394,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+2395,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) d_error", false,-1);
        tracep->declBit(c+2396,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(2) a_ready", false,-1);
        tracep->declBit(c+2397,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_valid", false,-1);
        tracep->declBus(c+2398,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2399,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_param", false,-1, 2,0);
        tracep->declBus(c+2400,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_size", false,-1, 1,0);
        tracep->declBus(c+2401,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_source", false,-1, 7,0);
        tracep->declBus(c+2402,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+2403,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_data", false,-1, 31,0);
        tracep->declBit(c+2404,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) d_error", false,-1);
        tracep->declBit(c+2405,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(3) a_ready", false,-1);
        tracep->declBit(c+2406,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_valid", false,-1);
        tracep->declBus(c+2407,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2408,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_param", false,-1, 2,0);
        tracep->declBus(c+2409,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_size", false,-1, 1,0);
        tracep->declBus(c+2410,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_source", false,-1, 7,0);
        tracep->declBus(c+2411,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+2412,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_data", false,-1, 31,0);
        tracep->declBit(c+2413,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) d_error", false,-1);
        tracep->declBit(c+2414,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(4) a_ready", false,-1);
        tracep->declBit(c+2415,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_valid", false,-1);
        tracep->declBus(c+2416,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2417,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_param", false,-1, 2,0);
        tracep->declBus(c+2418,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_size", false,-1, 1,0);
        tracep->declBus(c+2419,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_source", false,-1, 7,0);
        tracep->declBus(c+2420,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+2421,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_data", false,-1, 31,0);
        tracep->declBit(c+2422,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) d_error", false,-1);
        tracep->declBit(c+2423,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(5) a_ready", false,-1);
        tracep->declBit(c+2424,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_valid", false,-1);
        tracep->declBus(c+2425,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2426,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_param", false,-1, 2,0);
        tracep->declBus(c+2427,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_size", false,-1, 1,0);
        tracep->declBus(c+2428,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_source", false,-1, 7,0);
        tracep->declBus(c+2429,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+2430,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_data", false,-1, 31,0);
        tracep->declBit(c+2431,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) d_error", false,-1);
        tracep->declBit(c+2432,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(6) a_ready", false,-1);
        tracep->declBit(c+2433,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_valid", false,-1);
        tracep->declBus(c+2434,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2435,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_param", false,-1, 2,0);
        tracep->declBus(c+2436,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_size", false,-1, 1,0);
        tracep->declBus(c+2437,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_source", false,-1, 7,0);
        tracep->declBus(c+2438,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+2439,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_data", false,-1, 31,0);
        tracep->declBit(c+2440,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) d_error", false,-1);
        tracep->declBit(c+2441,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(7) a_ready", false,-1);
        tracep->declBit(c+2442,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_valid", false,-1);
        tracep->declBus(c+2443,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2444,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_param", false,-1, 2,0);
        tracep->declBus(c+2445,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_size", false,-1, 1,0);
        tracep->declBus(c+2446,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_source", false,-1, 7,0);
        tracep->declBus(c+2447,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+2448,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_data", false,-1, 31,0);
        tracep->declBit(c+2449,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) d_error", false,-1);
        tracep->declBit(c+2450,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(8) a_ready", false,-1);
        tracep->declBit(c+2451,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_valid", false,-1);
        tracep->declBus(c+2452,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2453,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_param", false,-1, 2,0);
        tracep->declBus(c+2454,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_size", false,-1, 1,0);
        tracep->declBus(c+2455,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_source", false,-1, 7,0);
        tracep->declBus(c+2456,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+2457,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_data", false,-1, 31,0);
        tracep->declBit(c+2458,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) d_error", false,-1);
        tracep->declBit(c+2459,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(9) a_ready", false,-1);
        tracep->declBit(c+2460,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_valid", false,-1);
        tracep->declBus(c+2461,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2462,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_param", false,-1, 2,0);
        tracep->declBus(c+2463,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_size", false,-1, 1,0);
        tracep->declBus(c+2464,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_source", false,-1, 7,0);
        tracep->declBus(c+2465,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_sink", false,-1, 0,0);
        tracep->declBus(c+2466,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_data", false,-1, 31,0);
        tracep->declBit(c+2467,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) d_error", false,-1);
        tracep->declBit(c+2468,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(10) a_ready", false,-1);
        tracep->declBit(c+2469,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_valid", false,-1);
        tracep->declBus(c+2470,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_opcode", false,-1, 2,0);
        tracep->declBus(c+2471,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_param", false,-1, 2,0);
        tracep->declBus(c+2472,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_size", false,-1, 1,0);
        tracep->declBus(c+2473,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_source", false,-1, 7,0);
        tracep->declBus(c+2474,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_sink", false,-1, 0,0);
        tracep->declBus(c+2475,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_data", false,-1, 31,0);
        tracep->declBit(c+2476,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) d_error", false,-1);
        tracep->declBit(c+2477,"Azadi_top_verilator top_verilator main_swith host_2 tl_u_i(11) a_ready", false,-1);
        tracep->declBit(c+10885,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_valid", false,-1);
        tracep->declBus(c+10886,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_opcode", false,-1, 2,0);
        tracep->declBus(c+10887,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_param", false,-1, 2,0);
        tracep->declBus(c+10888,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_size", false,-1, 1,0);
        tracep->declBus(c+10889,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_source", false,-1, 7,0);
        tracep->declBus(c+10890,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_sink", false,-1, 0,0);
        tracep->declBus(c+10891,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_data", false,-1, 31,0);
        tracep->declBit(c+10892,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p d_error", false,-1);
        tracep->declBit(c+10893,"Azadi_top_verilator top_verilator main_swith host_2 tl_t_p a_ready", false,-1);
        tracep->declBit(c+10894,"Azadi_top_verilator top_verilator main_swith host_2 hfifo_reqready", false,-1);
        tracep->declBus(c+15260,"Azadi_top_verilator top_verilator main_swith host_2 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+15260,"Azadi_top_verilator top_verilator main_swith host_2 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rst_ni", false,-1);
        tracep->declBit(c+1345,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_valid", false,-1);
        tracep->declBus(c+1346,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1347,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+1348,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+1349,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+1350,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+1351,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1352,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+1353,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_i d_ready", false,-1);
        tracep->declBit(c+10697,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_valid", false,-1);
        tracep->declBus(c+10698,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+10699,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+10700,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+10701,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+10702,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+10703,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+10704,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o d_error", false,-1);
        tracep->declBit(c+10705,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_h_o a_ready", false,-1);
        tracep->declBit(c+1987,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_valid", false,-1);
        tracep->declBus(c+1988,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1989,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+1990,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+1991,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+1992,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+1993,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1994,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+1995,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_o d_ready", false,-1);
        tracep->declBit(c+10876,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_valid", false,-1);
        tracep->declBus(c+10877,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10878,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+10879,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+10880,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+10881,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10882,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+10883,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i d_error", false,-1);
        tracep->declBit(c+10884,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h tl_d_i a_ready", false,-1);
        tracep->declBus(c+1886,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+1986,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15261,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15261,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+1360,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+10895,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+2105,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+1360,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+10895,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+2105,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+10896,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1361,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+10897,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+10896,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1361,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+10897,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_2 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_2 err_resp clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_2 err_resp rst_ni", false,-1);
        tracep->declBit(c+2108,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_valid", false,-1);
        tracep->declBus(c+2109,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+2110,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+2111,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+2112,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+2113,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+2114,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+2115,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+2116,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_i d_ready", false,-1);
        tracep->declBit(c+1877,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_valid", false,-1);
        tracep->declBus(c+1878,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+1879,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+1880,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+1881,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+1882,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+1883,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+1884,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o d_error", false,-1);
        tracep->declBit(c+1885,"Azadi_top_verilator top_verilator main_swith host_2 err_resp tl_h_o a_ready", false,-1);
        tracep->declBus(c+559,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+560,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+561,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+874,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_req_pending", false,-1);
        tracep->declBit(c+14696,"Azadi_top_verilator top_verilator main_swith host_2 err_resp err_rsp_pending", false,-1);
        tracep->declBus(c+15008,"Azadi_top_verilator top_verilator main_swith host_3 N", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 HReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 HRspPass", false,-1);
        tracep->declBus(c+15262,"Azadi_top_verilator top_verilator main_swith host_3 DReqPass", false,-1, 9,0);
        tracep->declBus(c+15262,"Azadi_top_verilator top_verilator main_swith host_3 DRspPass", false,-1, 9,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith host_3 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith host_3 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+15263,"Azadi_top_verilator top_verilator main_swith host_3 DReqDepth", false,-1, 39,0);
        tracep->declQuad(c+15263,"Azadi_top_verilator top_verilator main_swith host_3 DRspDepth", false,-1, 39,0);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator main_swith host_3 NWD", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 rst_ni", false,-1);
        tracep->declBit(c+1112,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_valid", false,-1);
        tracep->declBus(c+1113,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1114,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+1115,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+1116,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+1117,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+1118,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1119,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+1120,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_i d_ready", false,-1);
        tracep->declBit(c+11690,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_valid", false,-1);
        tracep->declBus(c+11691,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11692,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11693,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11694,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11695,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11696,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11697,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o d_error", false,-1);
        tracep->declBit(c+11698,"Azadi_top_verilator top_verilator main_swith host_3 tl_h_o a_ready", false,-1);
        tracep->declBit(c+1444,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_valid", false,-1);
        tracep->declBus(c+1445,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1446,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+1447,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+1448,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+1449,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+1450,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+1451,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+1452,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(0) d_ready", false,-1);
        tracep->declBit(c+1453,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_valid", false,-1);
        tracep->declBus(c+1454,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1455,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+1456,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+1457,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+1458,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+1459,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+1460,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+1461,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(1) d_ready", false,-1);
        tracep->declBit(c+1462,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_valid", false,-1);
        tracep->declBus(c+1463,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1464,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+1465,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+1466,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+1467,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+1468,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+1469,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+1470,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(2) d_ready", false,-1);
        tracep->declBit(c+1471,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_valid", false,-1);
        tracep->declBus(c+1472,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1473,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_param", false,-1, 2,0);
        tracep->declBus(c+1474,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_size", false,-1, 1,0);
        tracep->declBus(c+1475,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_source", false,-1, 7,0);
        tracep->declBus(c+1476,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_address", false,-1, 31,0);
        tracep->declBus(c+1477,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+1478,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) a_data", false,-1, 31,0);
        tracep->declBit(c+1479,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(3) d_ready", false,-1);
        tracep->declBit(c+1480,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_valid", false,-1);
        tracep->declBus(c+1481,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1482,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_param", false,-1, 2,0);
        tracep->declBus(c+1483,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_size", false,-1, 1,0);
        tracep->declBus(c+1484,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_source", false,-1, 7,0);
        tracep->declBus(c+1485,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_address", false,-1, 31,0);
        tracep->declBus(c+1486,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+1487,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) a_data", false,-1, 31,0);
        tracep->declBit(c+1488,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(4) d_ready", false,-1);
        tracep->declBit(c+1489,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_valid", false,-1);
        tracep->declBus(c+1490,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1491,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_param", false,-1, 2,0);
        tracep->declBus(c+1492,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_size", false,-1, 1,0);
        tracep->declBus(c+1493,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_source", false,-1, 7,0);
        tracep->declBus(c+1494,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_address", false,-1, 31,0);
        tracep->declBus(c+1495,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+1496,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) a_data", false,-1, 31,0);
        tracep->declBit(c+1497,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(5) d_ready", false,-1);
        tracep->declBit(c+1498,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_valid", false,-1);
        tracep->declBus(c+1499,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1500,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_param", false,-1, 2,0);
        tracep->declBus(c+1501,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_size", false,-1, 1,0);
        tracep->declBus(c+1502,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_source", false,-1, 7,0);
        tracep->declBus(c+1503,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_address", false,-1, 31,0);
        tracep->declBus(c+1504,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+1505,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) a_data", false,-1, 31,0);
        tracep->declBit(c+1506,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(6) d_ready", false,-1);
        tracep->declBit(c+1507,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_valid", false,-1);
        tracep->declBus(c+1508,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1509,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_param", false,-1, 2,0);
        tracep->declBus(c+1510,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_size", false,-1, 1,0);
        tracep->declBus(c+1511,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_source", false,-1, 7,0);
        tracep->declBus(c+1512,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_address", false,-1, 31,0);
        tracep->declBus(c+1513,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+1514,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) a_data", false,-1, 31,0);
        tracep->declBit(c+1515,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(7) d_ready", false,-1);
        tracep->declBit(c+1516,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_valid", false,-1);
        tracep->declBus(c+1517,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1518,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_param", false,-1, 2,0);
        tracep->declBus(c+1519,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_size", false,-1, 1,0);
        tracep->declBus(c+1520,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_source", false,-1, 7,0);
        tracep->declBus(c+1521,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_address", false,-1, 31,0);
        tracep->declBus(c+1522,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+1523,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) a_data", false,-1, 31,0);
        tracep->declBit(c+1524,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(8) d_ready", false,-1);
        tracep->declBit(c+1525,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_valid", false,-1);
        tracep->declBus(c+1526,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1527,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_param", false,-1, 2,0);
        tracep->declBus(c+1528,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_size", false,-1, 1,0);
        tracep->declBus(c+1529,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_source", false,-1, 7,0);
        tracep->declBus(c+1530,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_address", false,-1, 31,0);
        tracep->declBus(c+1531,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+1532,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) a_data", false,-1, 31,0);
        tracep->declBit(c+1533,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_o(9) d_ready", false,-1);
        tracep->declBit(c+11718,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_valid", false,-1);
        tracep->declBus(c+11719,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11720,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+11721,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+11722,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+11723,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+11724,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+11725,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) d_error", false,-1);
        tracep->declBit(c+11726,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(0) a_ready", false,-1);
        tracep->declBit(c+11727,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_valid", false,-1);
        tracep->declBus(c+11728,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11729,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+11730,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+11731,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+11732,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+11733,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+11734,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) d_error", false,-1);
        tracep->declBit(c+11735,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(1) a_ready", false,-1);
        tracep->declBit(c+11736,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_valid", false,-1);
        tracep->declBus(c+11737,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11738,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+11739,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+11740,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+11741,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+11742,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+11743,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) d_error", false,-1);
        tracep->declBit(c+11744,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(2) a_ready", false,-1);
        tracep->declBit(c+11745,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_valid", false,-1);
        tracep->declBus(c+11746,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11747,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_param", false,-1, 2,0);
        tracep->declBus(c+11748,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_size", false,-1, 1,0);
        tracep->declBus(c+11749,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_source", false,-1, 7,0);
        tracep->declBus(c+11750,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+11751,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_data", false,-1, 31,0);
        tracep->declBit(c+11752,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) d_error", false,-1);
        tracep->declBit(c+11753,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(3) a_ready", false,-1);
        tracep->declBit(c+11754,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_valid", false,-1);
        tracep->declBus(c+11755,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11756,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_param", false,-1, 2,0);
        tracep->declBus(c+11757,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_size", false,-1, 1,0);
        tracep->declBus(c+11758,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_source", false,-1, 7,0);
        tracep->declBus(c+11759,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+11760,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_data", false,-1, 31,0);
        tracep->declBit(c+11761,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) d_error", false,-1);
        tracep->declBit(c+11762,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(4) a_ready", false,-1);
        tracep->declBit(c+11763,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_valid", false,-1);
        tracep->declBus(c+11764,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11765,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_param", false,-1, 2,0);
        tracep->declBus(c+11766,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_size", false,-1, 1,0);
        tracep->declBus(c+11767,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_source", false,-1, 7,0);
        tracep->declBus(c+11768,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+11769,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_data", false,-1, 31,0);
        tracep->declBit(c+11770,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) d_error", false,-1);
        tracep->declBit(c+11771,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(5) a_ready", false,-1);
        tracep->declBit(c+11772,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_valid", false,-1);
        tracep->declBus(c+11773,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11774,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_param", false,-1, 2,0);
        tracep->declBus(c+11775,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_size", false,-1, 1,0);
        tracep->declBus(c+11776,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_source", false,-1, 7,0);
        tracep->declBus(c+11777,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+11778,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_data", false,-1, 31,0);
        tracep->declBit(c+11779,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) d_error", false,-1);
        tracep->declBit(c+11780,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(6) a_ready", false,-1);
        tracep->declBit(c+11781,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_valid", false,-1);
        tracep->declBus(c+11782,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11783,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_param", false,-1, 2,0);
        tracep->declBus(c+11784,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_size", false,-1, 1,0);
        tracep->declBus(c+11785,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_source", false,-1, 7,0);
        tracep->declBus(c+11786,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+11787,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_data", false,-1, 31,0);
        tracep->declBit(c+11788,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) d_error", false,-1);
        tracep->declBit(c+11789,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(7) a_ready", false,-1);
        tracep->declBit(c+11790,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_valid", false,-1);
        tracep->declBus(c+11791,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11792,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_param", false,-1, 2,0);
        tracep->declBus(c+11793,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_size", false,-1, 1,0);
        tracep->declBus(c+11794,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_source", false,-1, 7,0);
        tracep->declBus(c+11795,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+11796,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_data", false,-1, 31,0);
        tracep->declBit(c+11797,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) d_error", false,-1);
        tracep->declBit(c+11798,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(8) a_ready", false,-1);
        tracep->declBit(c+11799,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_valid", false,-1);
        tracep->declBus(c+11800,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11801,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_param", false,-1, 2,0);
        tracep->declBus(c+11802,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_size", false,-1, 1,0);
        tracep->declBus(c+11803,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_source", false,-1, 7,0);
        tracep->declBus(c+11804,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+11805,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_data", false,-1, 31,0);
        tracep->declBit(c+11806,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) d_error", false,-1);
        tracep->declBit(c+11807,"Azadi_top_verilator top_verilator main_swith host_3 tl_d_i(9) a_ready", false,-1);
        tracep->declBus(c+1443,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+1534,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_t", false,-1, 3,0);
        tracep->declBit(c+1128,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_valid", false,-1);
        tracep->declBus(c+1129,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1130,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_param", false,-1, 2,0);
        tracep->declBus(c+1131,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_size", false,-1, 1,0);
        tracep->declBus(c+1132,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_source", false,-1, 7,0);
        tracep->declBus(c+1133,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_address", false,-1, 31,0);
        tracep->declBus(c+1134,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1135,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o a_data", false,-1, 31,0);
        tracep->declBit(c+1136,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_o d_ready", false,-1);
        tracep->declBit(c+11808,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_valid", false,-1);
        tracep->declBus(c+11809,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11810,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_param", false,-1, 2,0);
        tracep->declBus(c+11811,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_size", false,-1, 1,0);
        tracep->declBus(c+11812,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_source", false,-1, 7,0);
        tracep->declBus(c+11813,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11814,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_data", false,-1, 31,0);
        tracep->declBit(c+11815,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i d_error", false,-1);
        tracep->declBit(c+11816,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_i a_ready", false,-1);
        tracep->declBus(c+15254,"Azadi_top_verilator top_verilator main_swith host_3 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+15255,"Azadi_top_verilator top_verilator main_swith host_3 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+871,"Azadi_top_verilator top_verilator main_swith host_3 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+562,"Azadi_top_verilator top_verilator main_swith host_3 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+1535,"Azadi_top_verilator top_verilator main_swith host_3 hold_all_requests", false,-1);
        tracep->declBit(c+13651,"Azadi_top_verilator top_verilator main_swith host_3 accept_t_req", false,-1);
        tracep->declBit(c+13652,"Azadi_top_verilator top_verilator main_swith host_3 accept_t_rsp", false,-1);
        tracep->declBit(c+1536,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_valid", false,-1);
        tracep->declBus(c+1537,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1538,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+1539,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+1540,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+1541,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+1542,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+1543,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+1544,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(0) d_ready", false,-1);
        tracep->declBit(c+1545,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_valid", false,-1);
        tracep->declBus(c+1546,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1547,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+1548,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+1549,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+1550,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+1551,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+1552,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+1553,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(1) d_ready", false,-1);
        tracep->declBit(c+1554,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_valid", false,-1);
        tracep->declBus(c+1555,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1556,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+1557,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+1558,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+1559,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+1560,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+1561,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+1562,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(2) d_ready", false,-1);
        tracep->declBit(c+1563,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_valid", false,-1);
        tracep->declBus(c+1564,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1565,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_param", false,-1, 2,0);
        tracep->declBus(c+1566,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_size", false,-1, 1,0);
        tracep->declBus(c+1567,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_source", false,-1, 7,0);
        tracep->declBus(c+1568,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_address", false,-1, 31,0);
        tracep->declBus(c+1569,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+1570,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) a_data", false,-1, 31,0);
        tracep->declBit(c+1571,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(3) d_ready", false,-1);
        tracep->declBit(c+1572,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_valid", false,-1);
        tracep->declBus(c+1573,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1574,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_param", false,-1, 2,0);
        tracep->declBus(c+1575,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_size", false,-1, 1,0);
        tracep->declBus(c+1576,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_source", false,-1, 7,0);
        tracep->declBus(c+1577,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_address", false,-1, 31,0);
        tracep->declBus(c+1578,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+1579,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) a_data", false,-1, 31,0);
        tracep->declBit(c+1580,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(4) d_ready", false,-1);
        tracep->declBit(c+1581,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_valid", false,-1);
        tracep->declBus(c+1582,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1583,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_param", false,-1, 2,0);
        tracep->declBus(c+1584,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_size", false,-1, 1,0);
        tracep->declBus(c+1585,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_source", false,-1, 7,0);
        tracep->declBus(c+1586,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_address", false,-1, 31,0);
        tracep->declBus(c+1587,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+1588,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) a_data", false,-1, 31,0);
        tracep->declBit(c+1589,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(5) d_ready", false,-1);
        tracep->declBit(c+1590,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_valid", false,-1);
        tracep->declBus(c+1591,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1592,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_param", false,-1, 2,0);
        tracep->declBus(c+1593,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_size", false,-1, 1,0);
        tracep->declBus(c+1594,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_source", false,-1, 7,0);
        tracep->declBus(c+1595,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_address", false,-1, 31,0);
        tracep->declBus(c+1596,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+1597,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) a_data", false,-1, 31,0);
        tracep->declBit(c+1598,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(6) d_ready", false,-1);
        tracep->declBit(c+1599,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_valid", false,-1);
        tracep->declBus(c+1600,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1601,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_param", false,-1, 2,0);
        tracep->declBus(c+1602,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_size", false,-1, 1,0);
        tracep->declBus(c+1603,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_source", false,-1, 7,0);
        tracep->declBus(c+1604,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_address", false,-1, 31,0);
        tracep->declBus(c+1605,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+1606,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) a_data", false,-1, 31,0);
        tracep->declBit(c+1607,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(7) d_ready", false,-1);
        tracep->declBit(c+1608,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_valid", false,-1);
        tracep->declBus(c+1609,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1610,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_param", false,-1, 2,0);
        tracep->declBus(c+1611,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_size", false,-1, 1,0);
        tracep->declBus(c+1612,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_source", false,-1, 7,0);
        tracep->declBus(c+1613,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_address", false,-1, 31,0);
        tracep->declBus(c+1614,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+1615,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) a_data", false,-1, 31,0);
        tracep->declBit(c+1616,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(8) d_ready", false,-1);
        tracep->declBit(c+1617,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_valid", false,-1);
        tracep->declBus(c+1618,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1619,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_param", false,-1, 2,0);
        tracep->declBus(c+1620,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_size", false,-1, 1,0);
        tracep->declBus(c+1621,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_source", false,-1, 7,0);
        tracep->declBus(c+1622,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_address", false,-1, 31,0);
        tracep->declBus(c+1623,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+1624,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) a_data", false,-1, 31,0);
        tracep->declBit(c+1625,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(9) d_ready", false,-1);
        tracep->declBit(c+1626,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_valid", false,-1);
        tracep->declBus(c+1627,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_opcode", false,-1, 2,0);
        tracep->declBus(c+1628,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_param", false,-1, 2,0);
        tracep->declBus(c+1629,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_size", false,-1, 1,0);
        tracep->declBus(c+1630,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_source", false,-1, 7,0);
        tracep->declBus(c+1631,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_address", false,-1, 31,0);
        tracep->declBus(c+1632,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_mask", false,-1, 3,0);
        tracep->declBus(c+1633,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) a_data", false,-1, 31,0);
        tracep->declBit(c+1634,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_o(10) d_ready", false,-1);
        tracep->declBit(c+11817,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_valid", false,-1);
        tracep->declBus(c+11818,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11819,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+11820,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+11821,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+11822,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+11823,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+11824,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) d_error", false,-1);
        tracep->declBit(c+11825,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(0) a_ready", false,-1);
        tracep->declBit(c+11826,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_valid", false,-1);
        tracep->declBus(c+11827,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11828,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+11829,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+11830,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+11831,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+11832,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+11833,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) d_error", false,-1);
        tracep->declBit(c+11834,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(1) a_ready", false,-1);
        tracep->declBit(c+11835,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_valid", false,-1);
        tracep->declBus(c+11836,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11837,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+11838,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+11839,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+11840,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+11841,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+11842,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) d_error", false,-1);
        tracep->declBit(c+11843,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(2) a_ready", false,-1);
        tracep->declBit(c+11844,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_valid", false,-1);
        tracep->declBus(c+11845,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11846,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_param", false,-1, 2,0);
        tracep->declBus(c+11847,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_size", false,-1, 1,0);
        tracep->declBus(c+11848,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_source", false,-1, 7,0);
        tracep->declBus(c+11849,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+11850,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_data", false,-1, 31,0);
        tracep->declBit(c+11851,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) d_error", false,-1);
        tracep->declBit(c+11852,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(3) a_ready", false,-1);
        tracep->declBit(c+11853,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_valid", false,-1);
        tracep->declBus(c+11854,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11855,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_param", false,-1, 2,0);
        tracep->declBus(c+11856,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_size", false,-1, 1,0);
        tracep->declBus(c+11857,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_source", false,-1, 7,0);
        tracep->declBus(c+11858,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+11859,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_data", false,-1, 31,0);
        tracep->declBit(c+11860,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) d_error", false,-1);
        tracep->declBit(c+11861,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(4) a_ready", false,-1);
        tracep->declBit(c+11862,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_valid", false,-1);
        tracep->declBus(c+11863,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11864,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_param", false,-1, 2,0);
        tracep->declBus(c+11865,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_size", false,-1, 1,0);
        tracep->declBus(c+11866,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_source", false,-1, 7,0);
        tracep->declBus(c+11867,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+11868,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_data", false,-1, 31,0);
        tracep->declBit(c+11869,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) d_error", false,-1);
        tracep->declBit(c+11870,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(5) a_ready", false,-1);
        tracep->declBit(c+11871,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_valid", false,-1);
        tracep->declBus(c+11872,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11873,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_param", false,-1, 2,0);
        tracep->declBus(c+11874,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_size", false,-1, 1,0);
        tracep->declBus(c+11875,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_source", false,-1, 7,0);
        tracep->declBus(c+11876,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+11877,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_data", false,-1, 31,0);
        tracep->declBit(c+11878,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) d_error", false,-1);
        tracep->declBit(c+11879,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(6) a_ready", false,-1);
        tracep->declBit(c+11880,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_valid", false,-1);
        tracep->declBus(c+11881,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11882,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_param", false,-1, 2,0);
        tracep->declBus(c+11883,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_size", false,-1, 1,0);
        tracep->declBus(c+11884,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_source", false,-1, 7,0);
        tracep->declBus(c+11885,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+11886,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_data", false,-1, 31,0);
        tracep->declBit(c+11887,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) d_error", false,-1);
        tracep->declBit(c+11888,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(7) a_ready", false,-1);
        tracep->declBit(c+11889,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_valid", false,-1);
        tracep->declBus(c+11890,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11891,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_param", false,-1, 2,0);
        tracep->declBus(c+11892,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_size", false,-1, 1,0);
        tracep->declBus(c+11893,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_source", false,-1, 7,0);
        tracep->declBus(c+11894,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+11895,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_data", false,-1, 31,0);
        tracep->declBit(c+11896,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) d_error", false,-1);
        tracep->declBit(c+11897,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(8) a_ready", false,-1);
        tracep->declBit(c+11898,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_valid", false,-1);
        tracep->declBus(c+11899,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11900,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_param", false,-1, 2,0);
        tracep->declBus(c+11901,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_size", false,-1, 1,0);
        tracep->declBus(c+11902,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_source", false,-1, 7,0);
        tracep->declBus(c+11903,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+11904,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_data", false,-1, 31,0);
        tracep->declBit(c+11905,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) d_error", false,-1);
        tracep->declBit(c+11906,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(9) a_ready", false,-1);
        tracep->declBit(c+11907,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_valid", false,-1);
        tracep->declBus(c+11908,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_opcode", false,-1, 2,0);
        tracep->declBus(c+11909,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_param", false,-1, 2,0);
        tracep->declBus(c+11910,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_size", false,-1, 1,0);
        tracep->declBus(c+11911,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_source", false,-1, 7,0);
        tracep->declBus(c+11912,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_sink", false,-1, 0,0);
        tracep->declBus(c+11913,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_data", false,-1, 31,0);
        tracep->declBit(c+11914,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) d_error", false,-1);
        tracep->declBit(c+11915,"Azadi_top_verilator top_verilator main_swith host_3 tl_u_i(10) a_ready", false,-1);
        tracep->declBit(c+11916,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_valid", false,-1);
        tracep->declBus(c+11917,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_opcode", false,-1, 2,0);
        tracep->declBus(c+11918,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_param", false,-1, 2,0);
        tracep->declBus(c+11919,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_size", false,-1, 1,0);
        tracep->declBus(c+11920,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_source", false,-1, 7,0);
        tracep->declBus(c+11921,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_sink", false,-1, 0,0);
        tracep->declBus(c+11922,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_data", false,-1, 31,0);
        tracep->declBit(c+11923,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p d_error", false,-1);
        tracep->declBit(c+11924,"Azadi_top_verilator top_verilator main_swith host_3 tl_t_p a_ready", false,-1);
        tracep->declBit(c+11925,"Azadi_top_verilator top_verilator main_swith host_3 hfifo_reqready", false,-1);
        tracep->declBus(c+15265,"Azadi_top_verilator top_verilator main_swith host_3 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+15265,"Azadi_top_verilator top_verilator main_swith host_3 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rst_ni", false,-1);
        tracep->declBit(c+1112,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_valid", false,-1);
        tracep->declBus(c+1113,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1114,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+1115,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+1116,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+1117,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+1118,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1119,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+1120,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_i d_ready", false,-1);
        tracep->declBit(c+11690,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_valid", false,-1);
        tracep->declBus(c+11691,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+11692,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+11693,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+11694,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+11695,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+11696,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+11697,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o d_error", false,-1);
        tracep->declBit(c+11698,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_h_o a_ready", false,-1);
        tracep->declBit(c+1128,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_valid", false,-1);
        tracep->declBus(c+1129,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+1130,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+1131,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+1132,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+1133,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+1134,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+1135,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+1136,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_o d_ready", false,-1);
        tracep->declBit(c+11808,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_valid", false,-1);
        tracep->declBus(c+11809,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+11810,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+11811,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+11812,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+11813,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+11814,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+11815,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i d_error", false,-1);
        tracep->declBit(c+11816,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h tl_d_i a_ready", false,-1);
        tracep->declBus(c+1443,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+1534,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15261,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15261,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+1126,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+11926,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+1635,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+1126,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+11926,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+1635,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+11927,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1127,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+11928,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+11927,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1127,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+11928,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith host_3 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith host_3 err_resp clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith host_3 err_resp rst_ni", false,-1);
        tracep->declBit(c+1638,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_valid", false,-1);
        tracep->declBus(c+1639,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+1640,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+1641,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+1642,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+1643,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+1644,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+1645,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+1646,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_i d_ready", false,-1);
        tracep->declBit(c+12463,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_valid", false,-1);
        tracep->declBus(c+12464,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+12465,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+12466,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+12467,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+12468,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+12469,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+12470,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o d_error", false,-1);
        tracep->declBit(c+12471,"Azadi_top_verilator top_verilator main_swith host_3 err_resp tl_h_o a_ready", false,-1);
        tracep->declBus(c+563,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+564,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+565,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+875,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_req_pending", false,-1);
        tracep->declBit(c+14697,"Azadi_top_verilator top_verilator main_swith host_3 err_resp err_rsp_pending", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator main_swith ICCM M", false,-1, 31,0);
        tracep->declBus(c+15251,"Azadi_top_verilator top_verilator main_swith ICCM HReqPass", false,-1, 2,0);
        tracep->declBus(c+15251,"Azadi_top_verilator top_verilator main_swith ICCM HRspPass", false,-1, 2,0);
        tracep->declBus(c+15253,"Azadi_top_verilator top_verilator main_swith ICCM HReqDepth", false,-1, 11,0);
        tracep->declBus(c+15253,"Azadi_top_verilator top_verilator main_swith ICCM HRspDepth", false,-1, 11,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM DReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM DRspPass", false,-1);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith ICCM DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith ICCM DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith ICCM clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith ICCM rst_ni", false,-1);
        tracep->declBit(c+13033,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+13034,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13035,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+13036,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+13037,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+13038,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+13039,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+13040,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+13041,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+13042,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+13043,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13044,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+13045,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+13046,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+13047,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+13048,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+13049,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+13050,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+13051,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_valid", false,-1);
        tracep->declBus(c+13052,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13053,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_param", false,-1, 2,0);
        tracep->declBus(c+13054,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_size", false,-1, 1,0);
        tracep->declBus(c+13055,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_source", false,-1, 7,0);
        tracep->declBus(c+13056,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_address", false,-1, 31,0);
        tracep->declBus(c+13057,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+13058,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) a_data", false,-1, 31,0);
        tracep->declBit(c+13059,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_i(2) d_ready", false,-1);
        tracep->declBit(c+4142,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+4143,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4144,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4145,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4146,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4147,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4148,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4149,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+4150,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+4151,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+4152,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4153,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4154,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4155,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4156,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4157,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4158,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+4159,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+4160,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_valid", false,-1);
        tracep->declBus(c+4161,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4162,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_param", false,-1, 2,0);
        tracep->declBus(c+4163,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_size", false,-1, 1,0);
        tracep->declBus(c+4164,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_source", false,-1, 7,0);
        tracep->declBus(c+4165,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+4166,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_data", false,-1, 31,0);
        tracep->declBit(c+4167,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) d_error", false,-1);
        tracep->declBit(c+4168,"Azadi_top_verilator top_verilator main_swith ICCM tl_h_o(2) a_ready", false,-1);
        tracep->declBit(c+12996,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_valid", false,-1);
        tracep->declBus(c+12997,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12998,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12999,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13000,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13001,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13002,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13003,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13004,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_o d_ready", false,-1);
        tracep->declBit(c+4007,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_valid", false,-1);
        tracep->declBus(c+4008,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4009,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4010,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+4011,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+4012,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4013,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+4014,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i d_error", false,-1);
        tracep->declBit(c+4015,"Azadi_top_verilator top_verilator main_swith ICCM tl_d_i a_ready", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator main_swith ICCM IDW", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith ICCM STIDW", false,-1, 31,0);
        tracep->declBit(c+13060,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+13061,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13062,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+13063,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+13064,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+13065,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+13066,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+13067,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+13068,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+13069,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+13070,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13071,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+13072,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+13073,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+13074,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+13075,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+13076,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+13077,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+13078,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_valid", false,-1);
        tracep->declBus(c+13079,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13080,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+13081,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+13082,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+13083,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+13084,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+13085,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+13086,"Azadi_top_verilator top_verilator main_swith ICCM hreq_fifo_o(2) d_ready", false,-1);
        tracep->declBit(c+4169,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+4170,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4171,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4172,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4173,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4174,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4175,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4176,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+4177,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+4178,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+4179,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4180,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4181,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4182,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4183,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4184,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4185,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+4186,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBit(c+4187,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_valid", false,-1);
        tracep->declBus(c+4188,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4189,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+4190,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+4191,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+4192,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+4193,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+4194,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) d_error", false,-1);
        tracep->declBit(c+4195,"Azadi_top_verilator top_verilator main_swith ICCM hrsp_fifo_i(2) a_ready", false,-1);
        tracep->declBus(c+13087,"Azadi_top_verilator top_verilator main_swith ICCM hrequest", false,-1, 2,0);
        tracep->declBus(c+4196,"Azadi_top_verilator top_verilator main_swith ICCM hgrant", false,-1, 2,0);
        tracep->declBit(c+13088,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13089,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13090,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13091,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13092,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13093,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13094,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13095,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13096,"Azadi_top_verilator top_verilator main_swith ICCM dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+4197,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+4198,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+4204,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+4205,"Azadi_top_verilator top_verilator main_swith ICCM drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+13097,"Azadi_top_verilator top_verilator main_swith ICCM arb_valid", false,-1);
        tracep->declBit(c+4206,"Azadi_top_verilator top_verilator main_swith ICCM arb_ready", false,-1);
        tracep->declBit(c+13098,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_valid", false,-1);
        tracep->declBus(c+13099,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+13100,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+13101,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+13102,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+13103,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+13104,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+13105,"Azadi_top_verilator top_verilator main_swith ICCM arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+13106,"Azadi_top_verilator top_verilator main_swith ICCM arb_data d_ready", false,-1);
        tracep->declBus(c+4207,"Azadi_top_verilator top_verilator main_swith ICCM hfifo_rspvalid", false,-1, 2,0);
        tracep->declBus(c+13107,"Azadi_top_verilator top_verilator main_swith ICCM dfifo_rspready", false,-1, 2,0);
        tracep->declBus(c+4208,"Azadi_top_verilator top_verilator main_swith ICCM hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+13108,"Azadi_top_verilator top_verilator main_swith ICCM dfifo_rspready_merged", false,-1);
        tracep->declBit(c+13109,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13110,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13111,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13112,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13113,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13114,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13115,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13116,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13117,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] reqid_sub", false,-1, 1,0);
        tracep->declBus(c+13118,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+13119,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[0] unused_tl_h_source", false,-1, 7,6);
        tracep->declBit(c+13120,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13121,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13122,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13123,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13124,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13125,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13126,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13127,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13128,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15266,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] reqid_sub", false,-1, 1,0);
        tracep->declBus(c+13129,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+13130,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[1] unused_tl_h_source", false,-1, 7,6);
        tracep->declBit(c+13131,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13132,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13133,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13134,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13135,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13136,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13137,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13138,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13139,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15120,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] reqid_sub", false,-1, 1,0);
        tracep->declBus(c+13140,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] shifted_id", false,-1, 7,0);
        tracep->declBus(c+13141,"Azadi_top_verilator top_verilator main_swith ICCM gen_host_fifo[2] unused_tl_h_source", false,-1, 7,6);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+13088,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13089,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13090,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13091,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13092,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13093,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13094,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13095,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13096,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+4197,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+4198,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4199,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+4200,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+4201,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+4202,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4203,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+4204,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+4205,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+12996,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+12997,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+12998,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+12999,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13000,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13001,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13002,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13003,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13004,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+4007,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+4008,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+4009,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+4010,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+4011,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+4012,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+4013,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+4014,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+4015,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13142,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13143,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13142,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4209,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13143,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4210,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13146,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4211,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4210,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13146,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4211,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith ICCM u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15256,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+13087,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb req_i", false,-1, 2,0);
        {int i; for (i=0; i<3; i++) {
                tracep->declArray(c+13147+i*3,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+4196,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gnt_o", false,-1, 2,0);
        tracep->declBus(c+4213,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb idx_o", false,-1, 1,0);
        tracep->declBit(c+13097,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+13156,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+4206,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+13159,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 2,0);
        tracep->declBus(c+4214,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 2,0);
        tracep->declBus(c+13160,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 2,0);
        tracep->declBus(c+3956,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 2,0);
        tracep->declBus(c+4215,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 2,0);
        tracep->declBus(c+4216,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 2,0);
        tracep->declBus(c+14999,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14999,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4217,"Azadi_top_verilator top_verilator main_swith ICCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL M", false,-1, 31,0);
        tracep->declBus(c+15251,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HReqPass", false,-1, 2,0);
        tracep->declBus(c+15251,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HRspPass", false,-1, 2,0);
        tracep->declBus(c+15253,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HReqDepth", false,-1, 11,0);
        tracep->declBus(c+15253,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL HRspDepth", false,-1, 11,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DRspPass", false,-1);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DReqDepth", false,-1, 3,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL DRspDepth", false,-1, 3,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL rst_ni", false,-1);
        tracep->declBit(c+13383,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_valid", false,-1);
        tracep->declBus(c+13384,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13385,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_param", false,-1, 2,0);
        tracep->declBus(c+13386,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_size", false,-1, 1,0);
        tracep->declBus(c+13387,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_source", false,-1, 7,0);
        tracep->declBus(c+13388,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_address", false,-1, 31,0);
        tracep->declBus(c+13389,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+13390,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) a_data", false,-1, 31,0);
        tracep->declBit(c+13391,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(0) d_ready", false,-1);
        tracep->declBit(c+13392,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_valid", false,-1);
        tracep->declBus(c+13393,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13394,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_param", false,-1, 2,0);
        tracep->declBus(c+13395,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_size", false,-1, 1,0);
        tracep->declBus(c+13396,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_source", false,-1, 7,0);
        tracep->declBus(c+13397,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_address", false,-1, 31,0);
        tracep->declBus(c+13398,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+13399,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) a_data", false,-1, 31,0);
        tracep->declBit(c+13400,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(1) d_ready", false,-1);
        tracep->declBit(c+13401,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_valid", false,-1);
        tracep->declBus(c+13402,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13403,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_param", false,-1, 2,0);
        tracep->declBus(c+13404,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_size", false,-1, 1,0);
        tracep->declBus(c+13405,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_source", false,-1, 7,0);
        tracep->declBus(c+13406,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_address", false,-1, 31,0);
        tracep->declBus(c+13407,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+13408,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) a_data", false,-1, 31,0);
        tracep->declBit(c+13409,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_i(2) d_ready", false,-1);
        tracep->declBit(c+4218,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_valid", false,-1);
        tracep->declBus(c+4219,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4220,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4221,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4222,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4223,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4224,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4225,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) d_error", false,-1);
        tracep->declBit(c+4226,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(0) a_ready", false,-1);
        tracep->declBit(c+4227,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_valid", false,-1);
        tracep->declBus(c+4228,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4229,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4230,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4231,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4232,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4233,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4234,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) d_error", false,-1);
        tracep->declBit(c+4235,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(1) a_ready", false,-1);
        tracep->declBit(c+4236,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_valid", false,-1);
        tracep->declBus(c+4237,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4238,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_param", false,-1, 2,0);
        tracep->declBus(c+4239,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_size", false,-1, 1,0);
        tracep->declBus(c+4240,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_source", false,-1, 7,0);
        tracep->declBus(c+4241,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+4242,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_data", false,-1, 31,0);
        tracep->declBit(c+4243,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) d_error", false,-1);
        tracep->declBit(c+4244,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_h_o(2) a_ready", false,-1);
        tracep->declBit(c+13374,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_valid", false,-1);
        tracep->declBus(c+13375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13376,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13377,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13378,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13379,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13380,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13381,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13382,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_o d_ready", false,-1);
        tracep->declBit(c+15205,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_valid", false,-1);
        tracep->declBus(c+15206,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15208,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15210,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15211,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15212,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i d_error", false,-1);
        tracep->declBit(c+15213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL tl_d_i a_ready", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL IDW", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL STIDW", false,-1, 31,0);
        tracep->declBit(c+13410,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_valid", false,-1);
        tracep->declBus(c+13411,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13412,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+13413,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+13414,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+13415,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+13416,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+13417,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+13418,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(0) d_ready", false,-1);
        tracep->declBit(c+13419,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_valid", false,-1);
        tracep->declBus(c+13420,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13421,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+13422,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+13423,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+13424,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+13425,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+13426,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+13427,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(1) d_ready", false,-1);
        tracep->declBit(c+13428,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_valid", false,-1);
        tracep->declBus(c+13429,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+13430,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+13431,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+13432,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+13433,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+13434,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+13435,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+13436,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hreq_fifo_o(2) d_ready", false,-1);
        tracep->declBit(c+4245,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_valid", false,-1);
        tracep->declBus(c+4246,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4247,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+4248,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+4249,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+4250,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+4251,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+4252,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) d_error", false,-1);
        tracep->declBit(c+4253,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(0) a_ready", false,-1);
        tracep->declBit(c+4254,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_valid", false,-1);
        tracep->declBus(c+4255,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4256,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+4257,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+4258,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+4259,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+4260,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+4261,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) d_error", false,-1);
        tracep->declBit(c+4262,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(1) a_ready", false,-1);
        tracep->declBit(c+4263,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_valid", false,-1);
        tracep->declBus(c+4264,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+4265,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+4266,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+4267,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+4268,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+4269,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+4270,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) d_error", false,-1);
        tracep->declBit(c+4271,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrsp_fifo_i(2) a_ready", false,-1);
        tracep->declBus(c+13437,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hrequest", false,-1, 2,0);
        tracep->declBus(c+4272,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hgrant", false,-1, 2,0);
        tracep->declBit(c+13438,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13439,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13440,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13441,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13442,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13443,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13444,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13445,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13446,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dreq_fifo_i d_ready", false,-1);
        tracep->declBit(c+372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_valid", false,-1);
        tracep->declBus(c+373,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+374,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_param", false,-1, 2,0);
        tracep->declBus(c+375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_size", false,-1, 1,0);
        tracep->declBus(c+376,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_source", false,-1, 7,0);
        tracep->declBus(c+377,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_sink", false,-1, 0,0);
        tracep->declBus(c+378,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_data", false,-1, 31,0);
        tracep->declBit(c+379,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o d_error", false,-1);
        tracep->declBit(c+380,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL drsp_fifo_o a_ready", false,-1);
        tracep->declBit(c+13447,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_valid", false,-1);
        tracep->declBit(c+381,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_ready", false,-1);
        tracep->declBit(c+13448,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_valid", false,-1);
        tracep->declBus(c+13449,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_opcode", false,-1, 2,0);
        tracep->declBus(c+13450,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_param", false,-1, 2,0);
        tracep->declBus(c+13451,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_size", false,-1, 1,0);
        tracep->declBus(c+13452,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_source", false,-1, 7,0);
        tracep->declBus(c+13453,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_address", false,-1, 31,0);
        tracep->declBus(c+13454,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_mask", false,-1, 3,0);
        tracep->declBus(c+13455,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data a_data", false,-1, 31,0);
        tracep->declBit(c+13456,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL arb_data d_ready", false,-1);
        tracep->declBus(c+382,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hfifo_rspvalid", false,-1, 2,0);
        tracep->declBus(c+13457,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dfifo_rspready", false,-1, 2,0);
        tracep->declBus(c+383,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+13458,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL dfifo_rspready_merged", false,-1);
        tracep->declBit(c+13459,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13460,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13461,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13462,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13463,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13464,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13465,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13466,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13467,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] reqid_sub", false,-1, 1,0);
        tracep->declBus(c+13468,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+13469,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[0] unused_tl_h_source", false,-1, 7,6);
        tracep->declBit(c+13470,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13471,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13472,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13473,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13474,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13475,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13476,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13477,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13478,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15266,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] reqid_sub", false,-1, 1,0);
        tracep->declBus(c+13479,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+13480,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[1] unused_tl_h_source", false,-1, 7,6);
        tracep->declBit(c+13481,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_valid", false,-1);
        tracep->declBus(c+13482,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13483,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_param", false,-1, 2,0);
        tracep->declBus(c+13484,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_size", false,-1, 1,0);
        tracep->declBus(c+13485,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_source", false,-1, 7,0);
        tracep->declBus(c+13486,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_address", false,-1, 31,0);
        tracep->declBus(c+13487,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13488,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i a_data", false,-1, 31,0);
        tracep->declBit(c+13489,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] hreq_fifo_i d_ready", false,-1);
        tracep->declBus(c+15120,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] reqid_sub", false,-1, 1,0);
        tracep->declBus(c+13490,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] shifted_id", false,-1, 7,0);
        tracep->declBus(c+13491,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_host_fifo[2] unused_tl_h_source", false,-1, 7,6);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+13438,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_valid", false,-1);
        tracep->declBus(c+13439,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13440,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+13441,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+13442,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+13443,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+13444,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13445,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+13446,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_i d_ready", false,-1);
        tracep->declBit(c+372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_valid", false,-1);
        tracep->declBus(c+373,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+374,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+376,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+377,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+378,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+379,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o d_error", false,-1);
        tracep->declBit(c+380,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_h_o a_ready", false,-1);
        tracep->declBit(c+13374,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_valid", false,-1);
        tracep->declBus(c+13375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+13376,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+13377,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+13378,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+13379,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+13380,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+13381,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+13382,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_o d_ready", false,-1);
        tracep->declBit(c+15205,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_valid", false,-1);
        tracep->declBus(c+15206,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15207,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+15208,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+15209,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+15210,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15211,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+15212,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i d_error", false,-1);
        tracep->declBit(c+15213,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo tl_d_i a_ready", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15267,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+13492,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+15268,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+13493,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+13492,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+15268,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+13493,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+15269,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+13496,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+15270,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+15269,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+13496,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+15270,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+15256,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+13437,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb req_i", false,-1, 2,0);
        {int i; for (i=0; i<3; i++) {
                tracep->declArray(c+13497+i*3,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+4272,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gnt_o", false,-1, 2,0);
        tracep->declBus(c+4273,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb idx_o", false,-1, 1,0);
        tracep->declBit(c+13447,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+13506,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+381,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+13509,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 2,0);
        tracep->declBus(c+4274,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 2,0);
        tracep->declBus(c+13510,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 2,0);
        tracep->declBus(c+3957,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 2,0);
        tracep->declBus(c+4275,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 2,0);
        tracep->declBus(c+4276,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 2,0);
        tracep->declBus(c+14999,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14999,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+4277,"Azadi_top_verilator top_verilator main_swith FLASH_CTRL gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator dccm clock", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator dccm reset", false,-1);
        tracep->declBit(c+13237,"Azadi_top_verilator top_verilator dccm tl_d_i a_valid", false,-1);
        tracep->declBus(c+13238,"Azadi_top_verilator top_verilator dccm tl_d_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13239,"Azadi_top_verilator top_verilator dccm tl_d_i a_param", false,-1, 2,0);
        tracep->declBus(c+13240,"Azadi_top_verilator top_verilator dccm tl_d_i a_size", false,-1, 1,0);
        tracep->declBus(c+13241,"Azadi_top_verilator top_verilator dccm tl_d_i a_source", false,-1, 7,0);
        tracep->declBus(c+13242,"Azadi_top_verilator top_verilator dccm tl_d_i a_address", false,-1, 31,0);
        tracep->declBus(c+13243,"Azadi_top_verilator top_verilator dccm tl_d_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13244,"Azadi_top_verilator top_verilator dccm tl_d_i a_data", false,-1, 31,0);
        tracep->declBit(c+13245,"Azadi_top_verilator top_verilator dccm tl_d_i d_ready", false,-1);
        tracep->declBit(c+2999,"Azadi_top_verilator top_verilator dccm tl_d_o d_valid", false,-1);
        tracep->declBus(c+3000,"Azadi_top_verilator top_verilator dccm tl_d_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3001,"Azadi_top_verilator top_verilator dccm tl_d_o d_param", false,-1, 2,0);
        tracep->declBus(c+3002,"Azadi_top_verilator top_verilator dccm tl_d_o d_size", false,-1, 1,0);
        tracep->declBus(c+3003,"Azadi_top_verilator top_verilator dccm tl_d_o d_source", false,-1, 7,0);
        tracep->declBus(c+3004,"Azadi_top_verilator top_verilator dccm tl_d_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3005,"Azadi_top_verilator top_verilator dccm tl_d_o d_data", false,-1, 31,0);
        tracep->declBit(c+3006,"Azadi_top_verilator top_verilator dccm tl_d_o d_error", false,-1);
        tracep->declBit(c+3007,"Azadi_top_verilator top_verilator dccm tl_d_o a_ready", false,-1);
        tracep->declBit(c+13653,"Azadi_top_verilator top_verilator dccm req_i", false,-1);
        tracep->declBus(c+13289,"Azadi_top_verilator top_verilator dccm addr_i", false,-1, 11,0);
        tracep->declBus(c+13290,"Azadi_top_verilator top_verilator dccm wdata_i", false,-1, 31,0);
        tracep->declBus(c+13291,"Azadi_top_verilator top_verilator dccm wmask_i", false,-1, 31,0);
        tracep->declBit(c+13292,"Azadi_top_verilator top_verilator dccm we_i", false,-1);
        tracep->declBit(c+2823,"Azadi_top_verilator top_verilator dccm rvalid_o", false,-1);
        tracep->declBus(c+2824,"Azadi_top_verilator top_verilator dccm rdata_o", false,-1, 31,0);
        tracep->declBus(c+13293,"Azadi_top_verilator top_verilator dccm data_we", false,-1, 3,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator dccm dccm CLK", false,-1);
        tracep->declBit(c+13653,"Azadi_top_verilator top_verilator dccm dccm EN", false,-1);
        tracep->declBus(c+13293,"Azadi_top_verilator top_verilator dccm dccm WE", false,-1, 3,0);
        tracep->declBus(c+13290,"Azadi_top_verilator top_verilator dccm dccm Di", false,-1, 31,0);
        tracep->declBus(c+2824,"Azadi_top_verilator top_verilator dccm dccm Do", false,-1, 31,0);
        tracep->declBus(c+13289,"Azadi_top_verilator top_verilator dccm dccm A", false,-1, 11,0);
        tracep->declBus(c+15272,"Azadi_top_verilator top_verilator dccm data_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator dccm data_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator dccm data_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator dccm data_mem ByteAccess", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator dccm data_mem ErrOnWrite", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator dccm data_mem ErrOnRead", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator dccm data_mem clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator dccm data_mem rst_ni", false,-1);
        tracep->declBit(c+13237,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_valid", false,-1);
        tracep->declBus(c+13238,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13239,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+13240,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+13241,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+13242,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+13243,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13244,"Azadi_top_verilator top_verilator dccm data_mem tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+13245,"Azadi_top_verilator top_verilator dccm data_mem tl_i d_ready", false,-1);
        tracep->declBit(c+2999,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_valid", false,-1);
        tracep->declBus(c+3000,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3001,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3002,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3003,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3004,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3005,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3006,"Azadi_top_verilator top_verilator dccm data_mem tl_o d_error", false,-1);
        tracep->declBit(c+3007,"Azadi_top_verilator top_verilator dccm data_mem tl_o a_ready", false,-1);
        tracep->declBit(c+13653,"Azadi_top_verilator top_verilator dccm data_mem req_o", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator dccm data_mem gnt_i", false,-1);
        tracep->declBit(c+13292,"Azadi_top_verilator top_verilator dccm data_mem we_o", false,-1);
        tracep->declBus(c+13289,"Azadi_top_verilator top_verilator dccm data_mem addr_o", false,-1, 11,0);
        tracep->declBus(c+13290,"Azadi_top_verilator top_verilator dccm data_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+13291,"Azadi_top_verilator top_verilator dccm data_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+2824,"Azadi_top_verilator top_verilator dccm data_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+2823,"Azadi_top_verilator top_verilator dccm data_mem rvalid_i", false,-1);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator dccm data_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator dccm data_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator dccm data_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator dccm data_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator dccm data_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+15199,"Azadi_top_verilator top_verilator dccm data_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+15200,"Azadi_top_verilator top_verilator dccm data_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+15201,"Azadi_top_verilator top_verilator dccm data_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+14698,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+2945,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wready", false,-1);
        tracep->declBit(c+2946,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rready", false,-1);
        tracep->declBus(c+13294,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata op", false,-1, 1,0);
        tracep->declBit(c+13655,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata error", false,-1);
        tracep->declBus(c+13295,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata size", false,-1, 1,0);
        tracep->declBus(c+13296,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_wdata source", false,-1, 7,0);
        tracep->declBus(c+2965,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata op", false,-1, 1,0);
        tracep->declBit(c+2966,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata error", false,-1);
        tracep->declBus(c+2967,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata size", false,-1, 1,0);
        tracep->declBus(c+2968,"Azadi_top_verilator top_verilator dccm data_mem reqfifo_rdata source", false,-1, 7,0);
        tracep->declBit(c+14699,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+2947,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+2969,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+13297,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wdata mask", false,-1, 3,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_wdata woffset", false,-1, 0,0);
        tracep->declBus(c+2970,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rdata mask", false,-1, 3,0);
        tracep->declBus(c+2971,"Azadi_top_verilator top_verilator dccm data_mem sramreqfifo_rdata woffset", false,-1, 0,0);
        tracep->declBit(c+2969,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+2948,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wready", false,-1);
        tracep->declBit(c+2977,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+14700,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rready", false,-1);
        tracep->declBus(c+2988,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wdata data", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_wdata error", false,-1);
        tracep->declBus(c+2993,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rdata data", false,-1, 31,0);
        tracep->declBit(c+2994,"Azadi_top_verilator top_verilator dccm data_mem rspfifo_rdata error", false,-1);
        tracep->declBit(c+13655,"Azadi_top_verilator top_verilator dccm data_mem error_internal", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator dccm data_mem wr_attr_error", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator dccm data_mem wr_vld_error", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator dccm data_mem rd_vld_error", false,-1);
        tracep->declBit(c+13655,"Azadi_top_verilator top_verilator dccm data_mem tlul_error", false,-1);
        tracep->declBit(c+14698,"Azadi_top_verilator top_verilator dccm data_mem a_ack", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator dccm data_mem d_ack", false,-1);
        tracep->declBit(c+13653,"Azadi_top_verilator top_verilator dccm data_mem sram_ack", false,-1);
        tracep->declBit(c+2989,"Azadi_top_verilator top_verilator dccm data_mem d_valid", false,-1);
        tracep->declBit(c+14701,"Azadi_top_verilator top_verilator dccm data_mem d_error", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator dccm data_mem woffset", false,-1, 0,0);
        tracep->declBus(c+13298,"Azadi_top_verilator top_verilator dccm data_mem wmask_int(0)", false,-1, 31,0);
        tracep->declBus(c+13299,"Azadi_top_verilator top_verilator dccm data_mem wdata_int(0)", false,-1, 31,0);
        tracep->declBus(c+14702,"Azadi_top_verilator top_verilator dccm data_mem rdata(0)", false,-1, 31,0);
        tracep->declBus(c+2978,"Azadi_top_verilator top_verilator dccm data_mem rmask(0)", false,-1, 31,0);
        tracep->declBus(c+2990,"Azadi_top_verilator top_verilator dccm data_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator dccm data_mem unused_rerror", false,-1);
        tracep->declBus(c+13656,"Azadi_top_verilator top_verilator dccm data_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15202,"Azadi_top_verilator top_verilator dccm data_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator dccm data_mem u_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator dccm data_mem u_err rst_ni", false,-1);
        tracep->declBit(c+13237,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_valid", false,-1);
        tracep->declBus(c+13238,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+13239,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+13240,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+13241,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+13242,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+13243,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13244,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+13245,"Azadi_top_verilator top_verilator dccm data_mem u_err tl_i d_ready", false,-1);
        tracep->declBit(c+13655,"Azadi_top_verilator top_verilator dccm data_mem u_err err_o", false,-1);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator dccm data_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator dccm data_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator dccm data_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator dccm data_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator dccm data_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+13300,"Azadi_top_verilator top_verilator dccm data_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+13301,"Azadi_top_verilator top_verilator dccm data_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+13302,"Azadi_top_verilator top_verilator dccm data_mem u_err op_full", false,-1);
        tracep->declBit(c+13303,"Azadi_top_verilator top_verilator dccm data_mem u_err op_partial", false,-1);
        tracep->declBit(c+13304,"Azadi_top_verilator top_verilator dccm data_mem u_err op_get", false,-1);
        tracep->declBit(c+13305,"Azadi_top_verilator top_verilator dccm data_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+13306,"Azadi_top_verilator top_verilator dccm data_mem u_err mask_chk", false,-1);
        tracep->declBit(c+13307,"Azadi_top_verilator top_verilator dccm data_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+13308,"Azadi_top_verilator top_verilator dccm data_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+14989,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+14698,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2945,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+14703,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+2946,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+13654,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+2972,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+14704,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2913,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+2730,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+13309,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14705,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+2949,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+2950,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+2949,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2914,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2731,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2915,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+2732,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declBus(c+2825,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+2826,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(1)", false,-1, 12,0);
        tracep->declBus(c+2827,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(2)", false,-1, 12,0);
        tracep->declBus(c+2828,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage(3)", false,-1, 12,0);
        tracep->declBus(c+14706,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+14706,"Azadi_top_verilator top_verilator dccm data_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+14699,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+2947,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+13310,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+2951,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+2969,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+2973,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+14707,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2916,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+2733,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+13657,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14708,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+2952,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+2953,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+2952,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2917,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2734,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2918,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+2735,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declBus(c+2829,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(0)", false,-1, 4,0);
        tracep->declBus(c+2830,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(1)", false,-1, 4,0);
        tracep->declBus(c+2831,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(2)", false,-1, 4,0);
        tracep->declBus(c+2832,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage(3)", false,-1, 4,0);
        tracep->declBus(c+14709,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+14709,"Azadi_top_verilator top_verilator dccm data_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+15204,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+2969,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2948,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+2991,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+2977,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+14700,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+2995,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+14710,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14896,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2919,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+2736,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+2979,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14711,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+2954,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+2955,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+2980,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2920,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2737,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2921,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+2738,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declQuad(c+2833,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(0)", false,-1, 32,0);
        tracep->declQuad(c+2835,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(1)", false,-1, 32,0);
        tracep->declQuad(c+2837,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(2)", false,-1, 32,0);
        tracep->declQuad(c+2839,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage(3)", false,-1, 32,0);
        tracep->declQuad(c+14712,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+14714,"Azadi_top_verilator top_verilator dccm data_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator timer0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator timer0 rst_ni", false,-1);
        tracep->declBit(c+7343,"Azadi_top_verilator top_verilator timer0 tl_i a_valid", false,-1);
        tracep->declBus(c+7344,"Azadi_top_verilator top_verilator timer0 tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7345,"Azadi_top_verilator top_verilator timer0 tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+7346,"Azadi_top_verilator top_verilator timer0 tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+7347,"Azadi_top_verilator top_verilator timer0 tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+7348,"Azadi_top_verilator top_verilator timer0 tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+7349,"Azadi_top_verilator top_verilator timer0 tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7350,"Azadi_top_verilator top_verilator timer0 tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+7351,"Azadi_top_verilator top_verilator timer0 tl_i d_ready", false,-1);
        tracep->declBit(c+3023,"Azadi_top_verilator top_verilator timer0 tl_o d_valid", false,-1);
        tracep->declBus(c+3024,"Azadi_top_verilator top_verilator timer0 tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3025,"Azadi_top_verilator top_verilator timer0 tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3026,"Azadi_top_verilator top_verilator timer0 tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3027,"Azadi_top_verilator top_verilator timer0 tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3028,"Azadi_top_verilator top_verilator timer0 tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3029,"Azadi_top_verilator top_verilator timer0 tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3030,"Azadi_top_verilator top_verilator timer0 tl_o d_error", false,-1);
        tracep->declBit(c+3031,"Azadi_top_verilator top_verilator timer0 tl_o a_ready", false,-1);
        tracep->declBit(c+547,"Azadi_top_verilator top_verilator timer0 intr_timer_expired_0_0_o", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator timer0 N_HARTS", false,-1, 31,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator timer0 N_TIMERS", false,-1, 31,0);
        tracep->declBit(c+10363,"Azadi_top_verilator top_verilator timer0 reg2hw ctrl(0) q", false,-1);
        tracep->declBus(c+10364,"Azadi_top_verilator top_verilator timer0 reg2hw cfg0 prescale q", false,-1, 11,0);
        tracep->declBus(c+10365,"Azadi_top_verilator top_verilator timer0 reg2hw cfg0 step q", false,-1, 7,0);
        tracep->declBus(c+10366,"Azadi_top_verilator top_verilator timer0 reg2hw timer_v_lower0 q", false,-1, 31,0);
        tracep->declBus(c+10367,"Azadi_top_verilator top_verilator timer0 reg2hw timer_v_upper0 q", false,-1, 31,0);
        tracep->declBus(c+10368,"Azadi_top_verilator top_verilator timer0 reg2hw compare_lower0_0 q", false,-1, 31,0);
        tracep->declBit(c+10369,"Azadi_top_verilator top_verilator timer0 reg2hw compare_lower0_0 qe", false,-1);
        tracep->declBus(c+10370,"Azadi_top_verilator top_verilator timer0 reg2hw compare_upper0_0 q", false,-1, 31,0);
        tracep->declBit(c+10371,"Azadi_top_verilator top_verilator timer0 reg2hw compare_upper0_0 qe", false,-1);
        tracep->declBit(c+10372,"Azadi_top_verilator top_verilator timer0 reg2hw intr_enable0(0) q", false,-1);
        tracep->declBit(c+10373,"Azadi_top_verilator top_verilator timer0 reg2hw intr_state0(0) q", false,-1);
        tracep->declBit(c+10374,"Azadi_top_verilator top_verilator timer0 reg2hw intr_test0(0) q", false,-1);
        tracep->declBit(c+10375,"Azadi_top_verilator top_verilator timer0 reg2hw intr_test0(0) qe", false,-1);
        tracep->declBus(c+10376,"Azadi_top_verilator top_verilator timer0 hw2reg timer_v_lower0 d", false,-1, 31,0);
        tracep->declBit(c+10377,"Azadi_top_verilator top_verilator timer0 hw2reg timer_v_lower0 de", false,-1);
        tracep->declBus(c+10378,"Azadi_top_verilator top_verilator timer0 hw2reg timer_v_upper0 d", false,-1, 31,0);
        tracep->declBit(c+10379,"Azadi_top_verilator top_verilator timer0 hw2reg timer_v_upper0 de", false,-1);
        tracep->declBit(c+10380,"Azadi_top_verilator top_verilator timer0 hw2reg intr_state0(0) d", false,-1);
        tracep->declBit(c+10381,"Azadi_top_verilator top_verilator timer0 hw2reg intr_state0(0) de", false,-1);
        tracep->declBus(c+10382,"Azadi_top_verilator top_verilator timer0 active", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10383+i*1,"Azadi_top_verilator top_verilator timer0 prescaler", true,(i+0), 11,0);}}
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10384+i*1,"Azadi_top_verilator top_verilator timer0 step", true,(i+0), 7,0);}}
        tracep->declBus(c+10385,"Azadi_top_verilator top_verilator timer0 tick", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+10386+i*2,"Azadi_top_verilator top_verilator timer0 mtime_d", true,(i+0), 63,0);}}
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+10388+i*2,"Azadi_top_verilator top_verilator timer0 mtime", true,(i+0), 63,0);}}
        tracep->declQuad(c+10390,"Azadi_top_verilator top_verilator timer0 mtimecmp(0)(0)", false,-1, 63,0);
        tracep->declBit(c+10392,"Azadi_top_verilator top_verilator timer0 mtimecmp_update(0)(0)", false,-1);
        tracep->declBus(c+10393,"Azadi_top_verilator top_verilator timer0 intr_timer_set", false,-1, 0,0);
        tracep->declBus(c+10394,"Azadi_top_verilator top_verilator timer0 intr_timer_en", false,-1, 0,0);
        tracep->declBus(c+10395,"Azadi_top_verilator top_verilator timer0 intr_timer_test_q", false,-1, 0,0);
        tracep->declBus(c+10396,"Azadi_top_verilator top_verilator timer0 intr_timer_test_qe", false,-1, 0,0);
        tracep->declBus(c+10397,"Azadi_top_verilator top_verilator timer0 intr_timer_state_q", false,-1, 0,0);
        tracep->declBus(c+10398,"Azadi_top_verilator top_verilator timer0 intr_timer_state_de", false,-1, 0,0);
        tracep->declBus(c+10399,"Azadi_top_verilator top_verilator timer0 intr_timer_state_d", false,-1, 0,0);
        tracep->declBus(c+554,"Azadi_top_verilator top_verilator timer0 intr_out", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator timer0 u_reg clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator timer0 u_reg rst_ni", false,-1);
        tracep->declBit(c+7343,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_valid", false,-1);
        tracep->declBus(c+7344,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7345,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+7346,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+7347,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+7348,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+7349,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7350,"Azadi_top_verilator top_verilator timer0 u_reg tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+7351,"Azadi_top_verilator top_verilator timer0 u_reg tl_i d_ready", false,-1);
        tracep->declBit(c+3023,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_valid", false,-1);
        tracep->declBus(c+3024,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3025,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3026,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3027,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3028,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3029,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3030,"Azadi_top_verilator top_verilator timer0 u_reg tl_o d_error", false,-1);
        tracep->declBit(c+3031,"Azadi_top_verilator top_verilator timer0 u_reg tl_o a_ready", false,-1);
        tracep->declBit(c+10363,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw ctrl(0) q", false,-1);
        tracep->declBus(c+10364,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw cfg0 prescale q", false,-1, 11,0);
        tracep->declBus(c+10365,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw cfg0 step q", false,-1, 7,0);
        tracep->declBus(c+10366,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw timer_v_lower0 q", false,-1, 31,0);
        tracep->declBus(c+10367,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw timer_v_upper0 q", false,-1, 31,0);
        tracep->declBus(c+10368,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw compare_lower0_0 q", false,-1, 31,0);
        tracep->declBit(c+10369,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw compare_lower0_0 qe", false,-1);
        tracep->declBus(c+10370,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw compare_upper0_0 q", false,-1, 31,0);
        tracep->declBit(c+10371,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw compare_upper0_0 qe", false,-1);
        tracep->declBit(c+10372,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw intr_enable0(0) q", false,-1);
        tracep->declBit(c+10373,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw intr_state0(0) q", false,-1);
        tracep->declBit(c+10374,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw intr_test0(0) q", false,-1);
        tracep->declBit(c+10375,"Azadi_top_verilator top_verilator timer0 u_reg reg2hw intr_test0(0) qe", false,-1);
        tracep->declBus(c+10376,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg timer_v_lower0 d", false,-1, 31,0);
        tracep->declBit(c+10377,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg timer_v_lower0 de", false,-1);
        tracep->declBus(c+10378,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg timer_v_upper0 d", false,-1, 31,0);
        tracep->declBit(c+10379,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg timer_v_upper0 de", false,-1);
        tracep->declBit(c+10380,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg intr_state0(0) d", false,-1);
        tracep->declBit(c+10381,"Azadi_top_verilator top_verilator timer0 u_reg hw2reg intr_state0(0) de", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator timer0 u_reg devmode_i", false,-1);
        tracep->declBus(c+15273,"Azadi_top_verilator top_verilator timer0 u_reg AW", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator timer0 u_reg DW", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator timer0 u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+10400,"Azadi_top_verilator top_verilator timer0 u_reg reg_we", false,-1);
        tracep->declBit(c+10401,"Azadi_top_verilator top_verilator timer0 u_reg reg_re", false,-1);
        tracep->declBus(c+7442,"Azadi_top_verilator top_verilator timer0 u_reg reg_addr", false,-1, 8,0);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator timer0 u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+7444,"Azadi_top_verilator top_verilator timer0 u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+11930,"Azadi_top_verilator top_verilator timer0 u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+8027,"Azadi_top_verilator top_verilator timer0 u_reg reg_error", false,-1);
        tracep->declBit(c+8028,"Azadi_top_verilator top_verilator timer0 u_reg addrmiss", false,-1);
        tracep->declBit(c+10402,"Azadi_top_verilator top_verilator timer0 u_reg wr_err", false,-1);
        tracep->declBus(c+11930,"Azadi_top_verilator top_verilator timer0 u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+7343,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_valid", false,-1);
        tracep->declBus(c+7344,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_opcode", false,-1, 2,0);
        tracep->declBus(c+7345,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_param", false,-1, 2,0);
        tracep->declBus(c+7346,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_size", false,-1, 1,0);
        tracep->declBus(c+7347,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_source", false,-1, 7,0);
        tracep->declBus(c+7348,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_address", false,-1, 31,0);
        tracep->declBus(c+7349,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_mask", false,-1, 3,0);
        tracep->declBus(c+7350,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d a_data", false,-1, 31,0);
        tracep->declBit(c+7351,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_h2d d_ready", false,-1);
        tracep->declBit(c+3023,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_valid", false,-1);
        tracep->declBus(c+3024,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_opcode", false,-1, 2,0);
        tracep->declBus(c+3025,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_param", false,-1, 2,0);
        tracep->declBus(c+3026,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_size", false,-1, 1,0);
        tracep->declBus(c+3027,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_source", false,-1, 7,0);
        tracep->declBus(c+3028,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_sink", false,-1, 0,0);
        tracep->declBus(c+3029,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_data", false,-1, 31,0);
        tracep->declBit(c+3030,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h d_error", false,-1);
        tracep->declBit(c+3031,"Azadi_top_verilator top_verilator timer0 u_reg tl_reg_d2h a_ready", false,-1);
        tracep->declBit(c+6091,"Azadi_top_verilator top_verilator timer0 u_reg ctrl_qs", false,-1);
        tracep->declBit(c+7445,"Azadi_top_verilator top_verilator timer0 u_reg ctrl_wd", false,-1);
        tracep->declBit(c+10403,"Azadi_top_verilator top_verilator timer0 u_reg ctrl_we", false,-1);
        tracep->declBus(c+6092,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_prescale_qs", false,-1, 11,0);
        tracep->declBus(c+7446,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_prescale_wd", false,-1, 11,0);
        tracep->declBit(c+10404,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_prescale_we", false,-1);
        tracep->declBus(c+6093,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_step_qs", false,-1, 7,0);
        tracep->declBus(c+7447,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_step_wd", false,-1, 7,0);
        tracep->declBit(c+10405,"Azadi_top_verilator top_verilator timer0 u_reg cfg0_step_we", false,-1);
        tracep->declBus(c+2739,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_lower0_qs", false,-1, 31,0);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_lower0_wd", false,-1, 31,0);
        tracep->declBit(c+10406,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_lower0_we", false,-1);
        tracep->declBus(c+2740,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_upper0_qs", false,-1, 31,0);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_upper0_wd", false,-1, 31,0);
        tracep->declBit(c+10407,"Azadi_top_verilator top_verilator timer0 u_reg timer_v_upper0_we", false,-1);
        tracep->declBus(c+2741,"Azadi_top_verilator top_verilator timer0 u_reg compare_lower0_0_qs", false,-1, 31,0);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator timer0 u_reg compare_lower0_0_wd", false,-1, 31,0);
        tracep->declBit(c+10408,"Azadi_top_verilator top_verilator timer0 u_reg compare_lower0_0_we", false,-1);
        tracep->declBus(c+2742,"Azadi_top_verilator top_verilator timer0 u_reg compare_upper0_0_qs", false,-1, 31,0);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator timer0 u_reg compare_upper0_0_wd", false,-1, 31,0);
        tracep->declBit(c+10409,"Azadi_top_verilator top_verilator timer0 u_reg compare_upper0_0_we", false,-1);
        tracep->declBit(c+6094,"Azadi_top_verilator top_verilator timer0 u_reg intr_enable0_qs", false,-1);
        tracep->declBit(c+7445,"Azadi_top_verilator top_verilator timer0 u_reg intr_enable0_wd", false,-1);
        tracep->declBit(c+10410,"Azadi_top_verilator top_verilator timer0 u_reg intr_enable0_we", false,-1);
        tracep->declBit(c+7221,"Azadi_top_verilator top_verilator timer0 u_reg intr_state0_qs", false,-1);
        tracep->declBit(c+7445,"Azadi_top_verilator top_verilator timer0 u_reg intr_state0_wd", false,-1);
        tracep->declBit(c+10411,"Azadi_top_verilator top_verilator timer0 u_reg intr_state0_we", false,-1);
        tracep->declBit(c+7445,"Azadi_top_verilator top_verilator timer0 u_reg intr_test0_wd", false,-1);
        tracep->declBit(c+8029,"Azadi_top_verilator top_verilator timer0 u_reg intr_test0_we", false,-1);
        tracep->declBus(c+7448,"Azadi_top_verilator top_verilator timer0 u_reg addr_hit", false,-1, 8,0);
        tracep->declBus(c+15273,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+7343,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_valid", false,-1);
        tracep->declBus(c+7344,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7345,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+7346,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+7347,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+7348,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+7349,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7350,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+7351,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_i d_ready", false,-1);
        tracep->declBit(c+3023,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_valid", false,-1);
        tracep->declBus(c+3024,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3025,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3026,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3027,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3028,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3029,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3030,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o d_error", false,-1);
        tracep->declBit(c+3031,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_o a_ready", false,-1);
        tracep->declBit(c+10401,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+10400,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+7442,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if addr_o", false,-1, 8,0);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+7444,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+11930,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+8027,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+3032,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+10412,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+14716,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+3033,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+3034,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if error", false,-1);
        tracep->declBit(c+10413,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+8030,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+8031,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+3035,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+3036,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+3037,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+10414,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+10415,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+7343,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_valid", false,-1);
        tracep->declBus(c+7344,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7345,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+7346,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+7347,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+7348,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+7349,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7350,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+7351,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err tl_i d_ready", false,-1);
        tracep->declBit(c+8031,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+7449,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+8032,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+7450,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+7451,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+7452,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+10416,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+10417,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+10418,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+7453,"Azadi_top_verilator top_verilator timer0 u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl rst_ni", false,-1);
        tracep->declBit(c+10403,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl we", false,-1);
        tracep->declBus(c+7445,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl d", false,-1, 0,0);
        tracep->declBit(c+9923,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl qe", false,-1);
        tracep->declBus(c+6091,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl q", false,-1, 0,0);
        tracep->declBus(c+6091,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl qs", false,-1, 0,0);
        tracep->declBit(c+10403,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en", false,-1);
        tracep->declBus(c+8033,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10403,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb we", false,-1);
        tracep->declBus(c+7445,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6091,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10403,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8033,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+6091,"Azadi_top_verilator top_verilator timer0 u_reg u_ctrl wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15272,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15276,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale RESVAL", false,-1, 11,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale rst_ni", false,-1);
        tracep->declBit(c+10404,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale we", false,-1);
        tracep->declBus(c+7446,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wd", false,-1, 11,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale de", false,-1);
        tracep->declBus(c+15276,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale d", false,-1, 11,0);
        tracep->declBit(c+9924,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale qe", false,-1);
        tracep->declBus(c+6092,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale q", false,-1, 11,0);
        tracep->declBus(c+6092,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale qs", false,-1, 11,0);
        tracep->declBit(c+10404,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en", false,-1);
        tracep->declBus(c+8034,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_data", false,-1, 11,0);
        tracep->declBus(c+15272,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10404,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb we", false,-1);
        tracep->declBus(c+7446,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb wd", false,-1, 11,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb de", false,-1);
        tracep->declBus(c+15276,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb d", false,-1, 11,0);
        tracep->declBus(c+6092,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb q", false,-1, 11,0);
        tracep->declBit(c+10404,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8034,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb wr_data", false,-1, 11,0);
        tracep->declBus(c+6092,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_prescale wr_en_data_arb gen_w unused_q", false,-1, 11,0);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15277,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step RESVAL", false,-1, 7,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step rst_ni", false,-1);
        tracep->declBit(c+10405,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step we", false,-1);
        tracep->declBus(c+7447,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wd", false,-1, 7,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step de", false,-1);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step d", false,-1, 7,0);
        tracep->declBit(c+9925,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step qe", false,-1);
        tracep->declBus(c+6093,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step q", false,-1, 7,0);
        tracep->declBus(c+6093,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step qs", false,-1, 7,0);
        tracep->declBit(c+10405,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en", false,-1);
        tracep->declBus(c+8035,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_data", false,-1, 7,0);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10405,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb we", false,-1);
        tracep->declBus(c+7447,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb wd", false,-1, 7,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb de", false,-1);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb d", false,-1, 7,0);
        tracep->declBus(c+6093,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb q", false,-1, 7,0);
        tracep->declBit(c+10405,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8035,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb wr_data", false,-1, 7,0);
        tracep->declBus(c+6093,"Azadi_top_verilator top_verilator timer0 u_reg u_cfg0_step wr_en_data_arb gen_w unused_q", false,-1, 7,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 RESVAL", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 rst_ni", false,-1);
        tracep->declBit(c+10406,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 we", false,-1);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wd", false,-1, 31,0);
        tracep->declBit(c+10419,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 de", false,-1);
        tracep->declBus(c+10420,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 d", false,-1, 31,0);
        tracep->declBit(c+9926,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 qe", false,-1);
        tracep->declBus(c+2739,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 q", false,-1, 31,0);
        tracep->declBus(c+2739,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 qs", false,-1, 31,0);
        tracep->declBit(c+10421,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en", false,-1);
        tracep->declBus(c+8036,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_data", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10406,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+10419,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+10420,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2739,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+10421,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8036,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2739,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_lower0 wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 RESVAL", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 rst_ni", false,-1);
        tracep->declBit(c+10407,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 we", false,-1);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wd", false,-1, 31,0);
        tracep->declBit(c+10422,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 de", false,-1);
        tracep->declBus(c+10423,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 d", false,-1, 31,0);
        tracep->declBit(c+9927,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 qe", false,-1);
        tracep->declBus(c+2740,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 q", false,-1, 31,0);
        tracep->declBus(c+2740,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 qs", false,-1, 31,0);
        tracep->declBit(c+10424,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en", false,-1);
        tracep->declBus(c+8037,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_data", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10407,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+10422,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+10423,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2740,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+10424,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8037,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2740,"Azadi_top_verilator top_verilator timer0 u_reg u_timer_v_upper0 wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15278,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 RESVAL", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 rst_ni", false,-1);
        tracep->declBit(c+10408,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 we", false,-1);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 d", false,-1, 31,0);
        tracep->declBit(c+7222,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 qe", false,-1);
        tracep->declBus(c+2741,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 q", false,-1, 31,0);
        tracep->declBus(c+2741,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 qs", false,-1, 31,0);
        tracep->declBit(c+10408,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en", false,-1);
        tracep->declBus(c+8038,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_data", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10408,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2741,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+10408,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8038,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2741,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_lower0_0 wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15278,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 RESVAL", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 rst_ni", false,-1);
        tracep->declBit(c+10409,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 we", false,-1);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 d", false,-1, 31,0);
        tracep->declBit(c+7223,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 qe", false,-1);
        tracep->declBus(c+2742,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 q", false,-1, 31,0);
        tracep->declBus(c+2742,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 qs", false,-1, 31,0);
        tracep->declBit(c+10409,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en", false,-1);
        tracep->declBus(c+8039,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_data", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10409,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7443,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+2742,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+10409,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8039,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+2742,"Azadi_top_verilator top_verilator timer0 u_reg u_compare_upper0_0 wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 rst_ni", false,-1);
        tracep->declBit(c+10410,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 we", false,-1);
        tracep->declBus(c+7445,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 d", false,-1, 0,0);
        tracep->declBit(c+9928,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 qe", false,-1);
        tracep->declBus(c+6094,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 q", false,-1, 0,0);
        tracep->declBus(c+6094,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 qs", false,-1, 0,0);
        tracep->declBit(c+10410,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en", false,-1);
        tracep->declBus(c+8040,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10410,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7445,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6094,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10410,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8040,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+6094,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_enable0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 rst_ni", false,-1);
        tracep->declBit(c+10411,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 we", false,-1);
        tracep->declBus(c+7445,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wd", false,-1, 0,0);
        tracep->declBit(c+10425,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 de", false,-1);
        tracep->declBus(c+10426,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 d", false,-1, 0,0);
        tracep->declBit(c+7224,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 qe", false,-1);
        tracep->declBus(c+7221,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 q", false,-1, 0,0);
        tracep->declBus(c+7221,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 qs", false,-1, 0,0);
        tracep->declBit(c+10427,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en", false,-1);
        tracep->declBus(c+14717,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+10411,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7445,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+10425,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+10426,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+7221,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10427,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14717,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_state0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 re", false,-1);
        tracep->declBit(c+8029,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 we", false,-1);
        tracep->declBus(c+7445,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 d", false,-1, 0,0);
        tracep->declBit(c+8029,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 qre", false,-1);
        tracep->declBus(c+7445,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator timer0 u_reg u_intr_test0 qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw rst_ni", false,-1);
        tracep->declBus(c+10393,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw event_intr_i", false,-1, 0,0);
        tracep->declBus(c+10394,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+10395,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+10396,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+10397,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+10398,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+10399,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+554,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw intr_o", false,-1, 0,0);
        tracep->declBus(c+10428,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_intr_hw new_event", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core N", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core rst_ni", false,-1);
        tracep->declBit(c+10382,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core active", false,-1);
        tracep->declBus(c+10429,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core prescaler", false,-1, 11,0);
        tracep->declBus(c+10430,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core step", false,-1, 7,0);
        tracep->declBit(c+10385,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core tick", false,-1);
        tracep->declQuad(c+10431,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core mtime_d", false,-1, 63,0);
        tracep->declQuad(c+10433,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core mtime", false,-1, 63,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+10435+i*2,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core mtimecmp", true,(i+0), 63,0);}}
        tracep->declBus(c+10393,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core intr", false,-1, 0,0);
        tracep->declBus(c+7225,"Azadi_top_verilator top_verilator timer0 gen_harts[0] u_core tick_count", false,-1, 11,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch clk_peri_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch rst_peri_ni", false,-1);
        tracep->declBit(c+6707,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_valid", false,-1);
        tracep->declBus(c+6708,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6709,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_param", false,-1, 2,0);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_size", false,-1, 1,0);
        tracep->declBus(c+6711,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_source", false,-1, 7,0);
        tracep->declBus(c+6712,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_address", false,-1, 31,0);
        tracep->declBus(c+6713,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6714,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i a_data", false,-1, 31,0);
        tracep->declBit(c+6715,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_i d_ready", false,-1);
        tracep->declBit(c+10706,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_valid", false,-1);
        tracep->declBus(c+10707,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+10708,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_param", false,-1, 2,0);
        tracep->declBus(c+10709,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_size", false,-1, 1,0);
        tracep->declBus(c+10710,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_source", false,-1, 7,0);
        tracep->declBus(c+10711,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_sink", false,-1, 0,0);
        tracep->declBus(c+10712,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_data", false,-1, 31,0);
        tracep->declBit(c+10713,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o d_error", false,-1);
        tracep->declBit(c+10714,"Azadi_top_verilator top_verilator periph_switch tl_xbar_main_o a_ready", false,-1);
        tracep->declBit(c+8201,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_valid", false,-1);
        tracep->declBus(c+8202,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8203,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_param", false,-1, 2,0);
        tracep->declBus(c+8204,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_size", false,-1, 1,0);
        tracep->declBus(c+8205,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_source", false,-1, 7,0);
        tracep->declBus(c+8206,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_address", false,-1, 31,0);
        tracep->declBus(c+8207,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8208,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o a_data", false,-1, 31,0);
        tracep->declBit(c+8209,"Azadi_top_verilator top_verilator periph_switch tl_uart0_o d_ready", false,-1);
        tracep->declBit(c+3110,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_valid", false,-1);
        tracep->declBus(c+3111,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3112,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_param", false,-1, 2,0);
        tracep->declBus(c+3113,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_size", false,-1, 1,0);
        tracep->declBus(c+3114,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_source", false,-1, 7,0);
        tracep->declBus(c+3115,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3116,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_data", false,-1, 31,0);
        tracep->declBit(c+3117,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i d_error", false,-1);
        tracep->declBit(c+3118,"Azadi_top_verilator top_verilator periph_switch tl_uart0_i a_ready", false,-1);
        tracep->declBit(c+8219,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_valid", false,-1);
        tracep->declBus(c+8220,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8221,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_param", false,-1, 2,0);
        tracep->declBus(c+8222,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_size", false,-1, 1,0);
        tracep->declBus(c+8223,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_source", false,-1, 7,0);
        tracep->declBus(c+8224,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_address", false,-1, 31,0);
        tracep->declBus(c+8225,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8226,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o a_data", false,-1, 31,0);
        tracep->declBit(c+8227,"Azadi_top_verilator top_verilator periph_switch tl_uart1_o d_ready", false,-1);
        tracep->declBit(c+15280,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_valid", false,-1);
        tracep->declBus(c+15281,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15282,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_param", false,-1, 2,0);
        tracep->declBus(c+15283,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_size", false,-1, 1,0);
        tracep->declBus(c+15284,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_source", false,-1, 7,0);
        tracep->declBus(c+15285,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15286,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_data", false,-1, 31,0);
        tracep->declBit(c+15287,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i d_error", false,-1);
        tracep->declBit(c+15288,"Azadi_top_verilator top_verilator periph_switch tl_uart1_i a_ready", false,-1);
        tracep->declBit(c+8228,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_valid", false,-1);
        tracep->declBus(c+8229,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8230,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_param", false,-1, 2,0);
        tracep->declBus(c+8231,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_size", false,-1, 1,0);
        tracep->declBus(c+8232,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_source", false,-1, 7,0);
        tracep->declBus(c+8233,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_address", false,-1, 31,0);
        tracep->declBus(c+8234,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8235,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o a_data", false,-1, 31,0);
        tracep->declBit(c+8236,"Azadi_top_verilator top_verilator periph_switch tl_spi0_o d_ready", false,-1);
        tracep->declBit(c+15289,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_valid", false,-1);
        tracep->declBus(c+15290,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15291,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_param", false,-1, 2,0);
        tracep->declBus(c+15292,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_size", false,-1, 1,0);
        tracep->declBus(c+15293,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_source", false,-1, 7,0);
        tracep->declBus(c+15294,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15295,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_data", false,-1, 31,0);
        tracep->declBit(c+15296,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i d_error", false,-1);
        tracep->declBit(c+15297,"Azadi_top_verilator top_verilator periph_switch tl_spi0_i a_ready", false,-1);
        tracep->declBit(c+8237,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_valid", false,-1);
        tracep->declBus(c+8238,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8239,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_param", false,-1, 2,0);
        tracep->declBus(c+8240,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_size", false,-1, 1,0);
        tracep->declBus(c+8241,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_source", false,-1, 7,0);
        tracep->declBus(c+8242,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_address", false,-1, 31,0);
        tracep->declBus(c+8243,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8244,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o a_data", false,-1, 31,0);
        tracep->declBit(c+8245,"Azadi_top_verilator top_verilator periph_switch tl_spi1_o d_ready", false,-1);
        tracep->declBit(c+15298,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_valid", false,-1);
        tracep->declBus(c+15299,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15300,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_param", false,-1, 2,0);
        tracep->declBus(c+15301,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_size", false,-1, 1,0);
        tracep->declBus(c+15302,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_source", false,-1, 7,0);
        tracep->declBus(c+15303,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15304,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_data", false,-1, 31,0);
        tracep->declBit(c+15305,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i d_error", false,-1);
        tracep->declBit(c+15306,"Azadi_top_verilator top_verilator periph_switch tl_spi1_i a_ready", false,-1);
        tracep->declBit(c+8246,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_valid", false,-1);
        tracep->declBus(c+8247,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8248,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_param", false,-1, 2,0);
        tracep->declBus(c+8249,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_size", false,-1, 1,0);
        tracep->declBus(c+8250,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_source", false,-1, 7,0);
        tracep->declBus(c+8251,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_address", false,-1, 31,0);
        tracep->declBus(c+8252,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8253,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o a_data", false,-1, 31,0);
        tracep->declBit(c+8254,"Azadi_top_verilator top_verilator periph_switch tl_spi2_o d_ready", false,-1);
        tracep->declBit(c+15307,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_valid", false,-1);
        tracep->declBus(c+15308,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15309,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_param", false,-1, 2,0);
        tracep->declBus(c+15310,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_size", false,-1, 1,0);
        tracep->declBus(c+15311,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_source", false,-1, 7,0);
        tracep->declBus(c+15312,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15313,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_data", false,-1, 31,0);
        tracep->declBit(c+15314,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i d_error", false,-1);
        tracep->declBit(c+15315,"Azadi_top_verilator top_verilator periph_switch tl_spi2_i a_ready", false,-1);
        tracep->declBit(c+8255,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_valid", false,-1);
        tracep->declBus(c+8256,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8257,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_param", false,-1, 2,0);
        tracep->declBus(c+8258,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_size", false,-1, 1,0);
        tracep->declBus(c+8259,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_source", false,-1, 7,0);
        tracep->declBus(c+8260,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_address", false,-1, 31,0);
        tracep->declBus(c+8261,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8262,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o a_data", false,-1, 31,0);
        tracep->declBit(c+8263,"Azadi_top_verilator top_verilator periph_switch tl_pwm_o d_ready", false,-1);
        tracep->declBit(c+15316,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_valid", false,-1);
        tracep->declBus(c+15317,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15318,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_param", false,-1, 2,0);
        tracep->declBus(c+15319,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_size", false,-1, 1,0);
        tracep->declBus(c+15320,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_source", false,-1, 7,0);
        tracep->declBus(c+15321,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15322,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_data", false,-1, 31,0);
        tracep->declBit(c+15323,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i d_error", false,-1);
        tracep->declBit(c+15324,"Azadi_top_verilator top_verilator periph_switch tl_pwm_i a_ready", false,-1);
        tracep->declBit(c+8192,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_valid", false,-1);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8194,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_param", false,-1, 2,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_size", false,-1, 1,0);
        tracep->declBus(c+8196,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_source", false,-1, 7,0);
        tracep->declBus(c+8197,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_address", false,-1, 31,0);
        tracep->declBus(c+8198,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8199,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o a_data", false,-1, 31,0);
        tracep->declBit(c+8200,"Azadi_top_verilator top_verilator periph_switch tl_gpio_o d_ready", false,-1);
        tracep->declBit(c+3101,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_valid", false,-1);
        tracep->declBus(c+3102,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3103,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_param", false,-1, 2,0);
        tracep->declBus(c+3104,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_size", false,-1, 1,0);
        tracep->declBus(c+3105,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_source", false,-1, 7,0);
        tracep->declBus(c+3106,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3107,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_data", false,-1, 31,0);
        tracep->declBit(c+3108,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i d_error", false,-1);
        tracep->declBit(c+3109,"Azadi_top_verilator top_verilator periph_switch tl_gpio_i a_ready", false,-1);
        tracep->declBit(c+8210,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_valid", false,-1);
        tracep->declBus(c+8211,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8212,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_param", false,-1, 2,0);
        tracep->declBus(c+8213,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_size", false,-1, 1,0);
        tracep->declBus(c+8214,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_source", false,-1, 7,0);
        tracep->declBus(c+8215,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_address", false,-1, 31,0);
        tracep->declBus(c+8216,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8217,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o a_data", false,-1, 31,0);
        tracep->declBit(c+8218,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_o d_ready", false,-1);
        tracep->declBit(c+3119,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_valid", false,-1);
        tracep->declBus(c+3120,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+3121,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_param", false,-1, 2,0);
        tracep->declBus(c+3122,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_size", false,-1, 1,0);
        tracep->declBus(c+3123,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_source", false,-1, 7,0);
        tracep->declBus(c+3124,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_sink", false,-1, 0,0);
        tracep->declBus(c+3125,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_data", false,-1, 31,0);
        tracep->declBit(c+3126,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i d_error", false,-1);
        tracep->declBit(c+3127,"Azadi_top_verilator top_verilator periph_switch tl_i2c0_i a_ready", false,-1);
        tracep->declBit(c+8264,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_valid", false,-1);
        tracep->declBus(c+8265,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8266,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_param", false,-1, 2,0);
        tracep->declBus(c+8267,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_size", false,-1, 1,0);
        tracep->declBus(c+8268,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_source", false,-1, 7,0);
        tracep->declBus(c+8269,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_address", false,-1, 31,0);
        tracep->declBus(c+8270,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8271,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o a_data", false,-1, 31,0);
        tracep->declBit(c+8272,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_o d_ready", false,-1);
        tracep->declBit(c+15325,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_valid", false,-1);
        tracep->declBus(c+15326,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15327,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_param", false,-1, 2,0);
        tracep->declBus(c+15328,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_size", false,-1, 1,0);
        tracep->declBus(c+15329,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_source", false,-1, 7,0);
        tracep->declBus(c+15330,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15331,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_data", false,-1, 31,0);
        tracep->declBit(c+15332,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i d_error", false,-1);
        tracep->declBit(c+15333,"Azadi_top_verilator top_verilator periph_switch tl_i2c1_i a_ready", false,-1);
        tracep->declBit(c+8273,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_valid", false,-1);
        tracep->declBus(c+8274,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8275,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_param", false,-1, 2,0);
        tracep->declBus(c+8276,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_size", false,-1, 1,0);
        tracep->declBus(c+8277,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_source", false,-1, 7,0);
        tracep->declBus(c+8278,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_address", false,-1, 31,0);
        tracep->declBus(c+8279,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8280,"Azadi_top_verilator top_verilator periph_switch tl_can0_o a_data", false,-1, 31,0);
        tracep->declBit(c+8281,"Azadi_top_verilator top_verilator periph_switch tl_can0_o d_ready", false,-1);
        tracep->declBit(c+15334,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_valid", false,-1);
        tracep->declBus(c+15335,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15336,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_param", false,-1, 2,0);
        tracep->declBus(c+15337,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_size", false,-1, 1,0);
        tracep->declBus(c+15338,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_source", false,-1, 7,0);
        tracep->declBus(c+15339,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15340,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_data", false,-1, 31,0);
        tracep->declBit(c+15341,"Azadi_top_verilator top_verilator periph_switch tl_can0_i d_error", false,-1);
        tracep->declBit(c+15342,"Azadi_top_verilator top_verilator periph_switch tl_can0_i a_ready", false,-1);
        tracep->declBit(c+8282,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_valid", false,-1);
        tracep->declBus(c+8283,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8284,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_param", false,-1, 2,0);
        tracep->declBus(c+8285,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_size", false,-1, 1,0);
        tracep->declBus(c+8286,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_source", false,-1, 7,0);
        tracep->declBus(c+8287,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_address", false,-1, 31,0);
        tracep->declBus(c+8288,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8289,"Azadi_top_verilator top_verilator periph_switch tl_can1_o a_data", false,-1, 31,0);
        tracep->declBit(c+8290,"Azadi_top_verilator top_verilator periph_switch tl_can1_o d_ready", false,-1);
        tracep->declBit(c+15343,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_valid", false,-1);
        tracep->declBus(c+15344,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15345,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_param", false,-1, 2,0);
        tracep->declBus(c+15346,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_size", false,-1, 1,0);
        tracep->declBus(c+15347,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_source", false,-1, 7,0);
        tracep->declBus(c+15348,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15349,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_data", false,-1, 31,0);
        tracep->declBit(c+15350,"Azadi_top_verilator top_verilator periph_switch tl_can1_i d_error", false,-1);
        tracep->declBit(c+15351,"Azadi_top_verilator top_verilator periph_switch tl_can1_i a_ready", false,-1);
        tracep->declBit(c+8291,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_valid", false,-1);
        tracep->declBus(c+8292,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8293,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_param", false,-1, 2,0);
        tracep->declBus(c+8294,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_size", false,-1, 1,0);
        tracep->declBus(c+8295,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_source", false,-1, 7,0);
        tracep->declBus(c+8296,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_address", false,-1, 31,0);
        tracep->declBus(c+8297,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8298,"Azadi_top_verilator top_verilator periph_switch tl_adc_o a_data", false,-1, 31,0);
        tracep->declBit(c+8299,"Azadi_top_verilator top_verilator periph_switch tl_adc_o d_ready", false,-1);
        tracep->declBit(c+15352,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_valid", false,-1);
        tracep->declBus(c+15353,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15354,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_param", false,-1, 2,0);
        tracep->declBus(c+15355,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_size", false,-1, 1,0);
        tracep->declBus(c+15356,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_source", false,-1, 7,0);
        tracep->declBus(c+15357,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15358,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_data", false,-1, 31,0);
        tracep->declBit(c+15359,"Azadi_top_verilator top_verilator periph_switch tl_adc_i d_error", false,-1);
        tracep->declBit(c+15360,"Azadi_top_verilator top_verilator periph_switch tl_adc_i a_ready", false,-1);
        tracep->declBit(c+8300,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_valid", false,-1);
        tracep->declBus(c+8301,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+8302,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_param", false,-1, 2,0);
        tracep->declBus(c+8303,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_size", false,-1, 1,0);
        tracep->declBus(c+8304,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_source", false,-1, 7,0);
        tracep->declBus(c+8305,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_address", false,-1, 31,0);
        tracep->declBus(c+8306,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_mask", false,-1, 3,0);
        tracep->declBus(c+8307,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o a_data", false,-1, 31,0);
        tracep->declBit(c+8308,"Azadi_top_verilator top_verilator periph_switch tl_qspi_o d_ready", false,-1);
        tracep->declBit(c+15361,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_valid", false,-1);
        tracep->declBus(c+15362,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+15363,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_param", false,-1, 2,0);
        tracep->declBus(c+15364,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_size", false,-1, 1,0);
        tracep->declBus(c+15365,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_source", false,-1, 7,0);
        tracep->declBus(c+15366,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_sink", false,-1, 0,0);
        tracep->declBus(c+15367,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_data", false,-1, 31,0);
        tracep->declBit(c+15368,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i d_error", false,-1);
        tracep->declBit(c+15369,"Azadi_top_verilator top_verilator periph_switch tl_qspi_i a_ready", false,-1);
        tracep->declBit(c+15370,"Azadi_top_verilator top_verilator periph_switch scanmode_i", false,-1);
        tracep->declBit(c+15370,"Azadi_top_verilator top_verilator periph_switch unused_scanmode", false,-1);
        tracep->declBit(c+6707,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_valid", false,-1);
        tracep->declBus(c+6708,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_opcode", false,-1, 2,0);
        tracep->declBus(c+6709,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_param", false,-1, 2,0);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_size", false,-1, 1,0);
        tracep->declBus(c+6711,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_source", false,-1, 7,0);
        tracep->declBus(c+6712,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_address", false,-1, 31,0);
        tracep->declBus(c+6713,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_mask", false,-1, 3,0);
        tracep->declBus(c+6714,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d a_data", false,-1, 31,0);
        tracep->declBit(c+6715,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_h2d d_ready", false,-1);
        tracep->declBit(c+10706,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_valid", false,-1);
        tracep->declBus(c+10707,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_opcode", false,-1, 2,0);
        tracep->declBus(c+10708,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_param", false,-1, 2,0);
        tracep->declBus(c+10709,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_size", false,-1, 1,0);
        tracep->declBus(c+10710,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_source", false,-1, 7,0);
        tracep->declBus(c+10711,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_sink", false,-1, 0,0);
        tracep->declBus(c+10712,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_data", false,-1, 31,0);
        tracep->declBit(c+10713,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h d_error", false,-1);
        tracep->declBit(c+10714,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_us_d2h a_ready", false,-1);
        tracep->declBit(c+8309,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_valid", false,-1);
        tracep->declBus(c+8310,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8311,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_param", false,-1, 2,0);
        tracep->declBus(c+8312,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_size", false,-1, 1,0);
        tracep->declBus(c+8313,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_source", false,-1, 7,0);
        tracep->declBus(c+8314,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_address", false,-1, 31,0);
        tracep->declBus(c+8315,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+8316,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) a_data", false,-1, 31,0);
        tracep->declBit(c+8317,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(0) d_ready", false,-1);
        tracep->declBit(c+8318,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_valid", false,-1);
        tracep->declBus(c+8319,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8320,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_param", false,-1, 2,0);
        tracep->declBus(c+8321,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_size", false,-1, 1,0);
        tracep->declBus(c+8322,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_source", false,-1, 7,0);
        tracep->declBus(c+8323,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_address", false,-1, 31,0);
        tracep->declBus(c+8324,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+8325,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) a_data", false,-1, 31,0);
        tracep->declBit(c+8326,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(1) d_ready", false,-1);
        tracep->declBit(c+8327,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_valid", false,-1);
        tracep->declBus(c+8328,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8329,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_param", false,-1, 2,0);
        tracep->declBus(c+8330,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_size", false,-1, 1,0);
        tracep->declBus(c+8331,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_source", false,-1, 7,0);
        tracep->declBus(c+8332,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_address", false,-1, 31,0);
        tracep->declBus(c+8333,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+8334,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) a_data", false,-1, 31,0);
        tracep->declBit(c+8335,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(2) d_ready", false,-1);
        tracep->declBit(c+8336,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_valid", false,-1);
        tracep->declBus(c+8337,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8338,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_param", false,-1, 2,0);
        tracep->declBus(c+8339,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_size", false,-1, 1,0);
        tracep->declBus(c+8340,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_source", false,-1, 7,0);
        tracep->declBus(c+8341,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_address", false,-1, 31,0);
        tracep->declBus(c+8342,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+8343,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) a_data", false,-1, 31,0);
        tracep->declBit(c+8344,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(3) d_ready", false,-1);
        tracep->declBit(c+8345,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_valid", false,-1);
        tracep->declBus(c+8346,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8347,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_param", false,-1, 2,0);
        tracep->declBus(c+8348,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_size", false,-1, 1,0);
        tracep->declBus(c+8349,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_source", false,-1, 7,0);
        tracep->declBus(c+8350,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_address", false,-1, 31,0);
        tracep->declBus(c+8351,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+8352,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) a_data", false,-1, 31,0);
        tracep->declBit(c+8353,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(4) d_ready", false,-1);
        tracep->declBit(c+8354,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_valid", false,-1);
        tracep->declBus(c+8355,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8356,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_param", false,-1, 2,0);
        tracep->declBus(c+8357,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_size", false,-1, 1,0);
        tracep->declBus(c+8358,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_source", false,-1, 7,0);
        tracep->declBus(c+8359,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_address", false,-1, 31,0);
        tracep->declBus(c+8360,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+8361,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) a_data", false,-1, 31,0);
        tracep->declBit(c+8362,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(5) d_ready", false,-1);
        tracep->declBit(c+8363,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_valid", false,-1);
        tracep->declBus(c+8364,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8365,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_param", false,-1, 2,0);
        tracep->declBus(c+8366,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_size", false,-1, 1,0);
        tracep->declBus(c+8367,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_source", false,-1, 7,0);
        tracep->declBus(c+8368,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_address", false,-1, 31,0);
        tracep->declBus(c+8369,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+8370,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) a_data", false,-1, 31,0);
        tracep->declBit(c+8371,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(6) d_ready", false,-1);
        tracep->declBit(c+8372,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_valid", false,-1);
        tracep->declBus(c+8373,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8374,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_param", false,-1, 2,0);
        tracep->declBus(c+8375,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_size", false,-1, 1,0);
        tracep->declBus(c+8376,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_source", false,-1, 7,0);
        tracep->declBus(c+8377,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_address", false,-1, 31,0);
        tracep->declBus(c+8378,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+8379,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) a_data", false,-1, 31,0);
        tracep->declBit(c+8380,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(7) d_ready", false,-1);
        tracep->declBit(c+8381,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_valid", false,-1);
        tracep->declBus(c+8382,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8383,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_param", false,-1, 2,0);
        tracep->declBus(c+8384,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_size", false,-1, 1,0);
        tracep->declBus(c+8385,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_source", false,-1, 7,0);
        tracep->declBus(c+8386,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_address", false,-1, 31,0);
        tracep->declBus(c+8387,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+8388,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) a_data", false,-1, 31,0);
        tracep->declBit(c+8389,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(8) d_ready", false,-1);
        tracep->declBit(c+8390,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_valid", false,-1);
        tracep->declBus(c+8391,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8392,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_param", false,-1, 2,0);
        tracep->declBus(c+8393,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_size", false,-1, 1,0);
        tracep->declBus(c+8394,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_source", false,-1, 7,0);
        tracep->declBus(c+8395,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_address", false,-1, 31,0);
        tracep->declBus(c+8396,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+8397,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) a_data", false,-1, 31,0);
        tracep->declBit(c+8398,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(9) d_ready", false,-1);
        tracep->declBit(c+8399,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_valid", false,-1);
        tracep->declBus(c+8400,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8401,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_param", false,-1, 2,0);
        tracep->declBus(c+8402,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_size", false,-1, 1,0);
        tracep->declBus(c+8403,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_source", false,-1, 7,0);
        tracep->declBus(c+8404,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_address", false,-1, 31,0);
        tracep->declBus(c+8405,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_mask", false,-1, 3,0);
        tracep->declBus(c+8406,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) a_data", false,-1, 31,0);
        tracep->declBit(c+8407,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(10) d_ready", false,-1);
        tracep->declBit(c+8408,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_valid", false,-1);
        tracep->declBus(c+8409,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8410,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_param", false,-1, 2,0);
        tracep->declBus(c+8411,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_size", false,-1, 1,0);
        tracep->declBus(c+8412,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_source", false,-1, 7,0);
        tracep->declBus(c+8413,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_address", false,-1, 31,0);
        tracep->declBus(c+8414,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_mask", false,-1, 3,0);
        tracep->declBus(c+8415,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) a_data", false,-1, 31,0);
        tracep->declBit(c+8416,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(11) d_ready", false,-1);
        tracep->declBit(c+8417,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_valid", false,-1);
        tracep->declBus(c+8418,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8419,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_param", false,-1, 2,0);
        tracep->declBus(c+8420,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_size", false,-1, 1,0);
        tracep->declBus(c+8421,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_source", false,-1, 7,0);
        tracep->declBus(c+8422,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_address", false,-1, 31,0);
        tracep->declBus(c+8423,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_mask", false,-1, 3,0);
        tracep->declBus(c+8424,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) a_data", false,-1, 31,0);
        tracep->declBit(c+8425,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_h2d(12) d_ready", false,-1);
        tracep->declBit(c+3128,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_valid", false,-1);
        tracep->declBus(c+3129,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3130,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_param", false,-1, 2,0);
        tracep->declBus(c+3131,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_size", false,-1, 1,0);
        tracep->declBus(c+3132,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_source", false,-1, 7,0);
        tracep->declBus(c+3133,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+3134,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_data", false,-1, 31,0);
        tracep->declBit(c+3135,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) d_error", false,-1);
        tracep->declBit(c+3136,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(0) a_ready", false,-1);
        tracep->declBit(c+3137,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_valid", false,-1);
        tracep->declBus(c+3138,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3139,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_param", false,-1, 2,0);
        tracep->declBus(c+3140,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_size", false,-1, 1,0);
        tracep->declBus(c+3141,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_source", false,-1, 7,0);
        tracep->declBus(c+3142,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+3143,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_data", false,-1, 31,0);
        tracep->declBit(c+3144,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) d_error", false,-1);
        tracep->declBit(c+3145,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(1) a_ready", false,-1);
        tracep->declBit(c+3146,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_valid", false,-1);
        tracep->declBus(c+3147,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3148,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_param", false,-1, 2,0);
        tracep->declBus(c+3149,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_size", false,-1, 1,0);
        tracep->declBus(c+3150,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_source", false,-1, 7,0);
        tracep->declBus(c+3151,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+3152,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_data", false,-1, 31,0);
        tracep->declBit(c+3153,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) d_error", false,-1);
        tracep->declBit(c+3154,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(2) a_ready", false,-1);
        tracep->declBit(c+3155,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_valid", false,-1);
        tracep->declBus(c+3156,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3157,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_param", false,-1, 2,0);
        tracep->declBus(c+3158,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_size", false,-1, 1,0);
        tracep->declBus(c+3159,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_source", false,-1, 7,0);
        tracep->declBus(c+3160,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+3161,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_data", false,-1, 31,0);
        tracep->declBit(c+3162,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) d_error", false,-1);
        tracep->declBit(c+3163,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(3) a_ready", false,-1);
        tracep->declBit(c+3164,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_valid", false,-1);
        tracep->declBus(c+3165,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3166,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_param", false,-1, 2,0);
        tracep->declBus(c+3167,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_size", false,-1, 1,0);
        tracep->declBus(c+3168,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_source", false,-1, 7,0);
        tracep->declBus(c+3169,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+3170,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_data", false,-1, 31,0);
        tracep->declBit(c+3171,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) d_error", false,-1);
        tracep->declBit(c+3172,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(4) a_ready", false,-1);
        tracep->declBit(c+3173,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_valid", false,-1);
        tracep->declBus(c+3174,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3175,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_param", false,-1, 2,0);
        tracep->declBus(c+3176,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_size", false,-1, 1,0);
        tracep->declBus(c+3177,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_source", false,-1, 7,0);
        tracep->declBus(c+3178,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+3179,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_data", false,-1, 31,0);
        tracep->declBit(c+3180,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) d_error", false,-1);
        tracep->declBit(c+3181,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(5) a_ready", false,-1);
        tracep->declBit(c+3182,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_valid", false,-1);
        tracep->declBus(c+3183,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3184,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_param", false,-1, 2,0);
        tracep->declBus(c+3185,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_size", false,-1, 1,0);
        tracep->declBus(c+3186,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_source", false,-1, 7,0);
        tracep->declBus(c+3187,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+3188,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_data", false,-1, 31,0);
        tracep->declBit(c+3189,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) d_error", false,-1);
        tracep->declBit(c+3190,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(6) a_ready", false,-1);
        tracep->declBit(c+3191,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_valid", false,-1);
        tracep->declBus(c+3192,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3193,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_param", false,-1, 2,0);
        tracep->declBus(c+3194,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_size", false,-1, 1,0);
        tracep->declBus(c+3195,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_source", false,-1, 7,0);
        tracep->declBus(c+3196,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+3197,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_data", false,-1, 31,0);
        tracep->declBit(c+3198,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) d_error", false,-1);
        tracep->declBit(c+3199,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(7) a_ready", false,-1);
        tracep->declBit(c+3200,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_valid", false,-1);
        tracep->declBus(c+3201,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3202,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_param", false,-1, 2,0);
        tracep->declBus(c+3203,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_size", false,-1, 1,0);
        tracep->declBus(c+3204,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_source", false,-1, 7,0);
        tracep->declBus(c+3205,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+3206,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_data", false,-1, 31,0);
        tracep->declBit(c+3207,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) d_error", false,-1);
        tracep->declBit(c+3208,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(8) a_ready", false,-1);
        tracep->declBit(c+3209,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_valid", false,-1);
        tracep->declBus(c+3210,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3211,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_param", false,-1, 2,0);
        tracep->declBus(c+3212,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_size", false,-1, 1,0);
        tracep->declBus(c+3213,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_source", false,-1, 7,0);
        tracep->declBus(c+3214,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+3215,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_data", false,-1, 31,0);
        tracep->declBit(c+3216,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) d_error", false,-1);
        tracep->declBit(c+3217,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(9) a_ready", false,-1);
        tracep->declBit(c+3218,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_valid", false,-1);
        tracep->declBus(c+3219,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3220,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_param", false,-1, 2,0);
        tracep->declBus(c+3221,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_size", false,-1, 1,0);
        tracep->declBus(c+3222,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_source", false,-1, 7,0);
        tracep->declBus(c+3223,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_sink", false,-1, 0,0);
        tracep->declBus(c+3224,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_data", false,-1, 31,0);
        tracep->declBit(c+3225,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) d_error", false,-1);
        tracep->declBit(c+3226,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(10) a_ready", false,-1);
        tracep->declBit(c+3227,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_valid", false,-1);
        tracep->declBus(c+3228,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3229,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_param", false,-1, 2,0);
        tracep->declBus(c+3230,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_size", false,-1, 1,0);
        tracep->declBus(c+3231,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_source", false,-1, 7,0);
        tracep->declBus(c+3232,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_sink", false,-1, 0,0);
        tracep->declBus(c+3233,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_data", false,-1, 31,0);
        tracep->declBit(c+3234,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) d_error", false,-1);
        tracep->declBit(c+3235,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(11) a_ready", false,-1);
        tracep->declBit(c+3236,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_valid", false,-1);
        tracep->declBus(c+3237,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3238,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_param", false,-1, 2,0);
        tracep->declBus(c+3239,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_size", false,-1, 1,0);
        tracep->declBus(c+3240,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_source", false,-1, 7,0);
        tracep->declBus(c+3241,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_sink", false,-1, 0,0);
        tracep->declBus(c+3242,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_data", false,-1, 31,0);
        tracep->declBit(c+3243,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) d_error", false,-1);
        tracep->declBit(c+3244,"Azadi_top_verilator top_verilator periph_switch tl_s1n_14_ds_d2h(12) a_ready", false,-1);
        tracep->declBus(c+6734,"Azadi_top_verilator top_verilator periph_switch dev_sel_s1n_14", false,-1, 3,0);
        tracep->declBus(c+14989,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 N", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HRspPass", false,-1);
        tracep->declBus(c+15371,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DReqPass", false,-1, 12,0);
        tracep->declBus(c+15371,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DRspPass", false,-1, 12,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+15252,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+15372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DReqDepth", false,-1, 51,0);
        tracep->declQuad(c+15372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 DRspDepth", false,-1, 51,0);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 NWD", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 rst_ni", false,-1);
        tracep->declBit(c+6707,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_valid", false,-1);
        tracep->declBus(c+6708,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6709,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6711,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6712,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6713,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6714,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6715,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_i d_ready", false,-1);
        tracep->declBit(c+10706,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_valid", false,-1);
        tracep->declBus(c+10707,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+10708,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+10709,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+10710,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+10711,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+10712,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+10713,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o d_error", false,-1);
        tracep->declBit(c+10714,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_h_o a_ready", false,-1);
        tracep->declBit(c+8426,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_valid", false,-1);
        tracep->declBus(c+8427,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8428,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+8429,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+8430,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+8431,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+8432,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+8433,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+8434,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(0) d_ready", false,-1);
        tracep->declBit(c+8435,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_valid", false,-1);
        tracep->declBus(c+8436,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8437,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+8438,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+8439,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+8440,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+8441,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+8442,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+8443,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(1) d_ready", false,-1);
        tracep->declBit(c+8444,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_valid", false,-1);
        tracep->declBus(c+8445,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8446,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+8447,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+8448,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+8449,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+8450,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+8451,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+8452,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(2) d_ready", false,-1);
        tracep->declBit(c+8453,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_valid", false,-1);
        tracep->declBus(c+8454,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8455,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_param", false,-1, 2,0);
        tracep->declBus(c+8456,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_size", false,-1, 1,0);
        tracep->declBus(c+8457,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_source", false,-1, 7,0);
        tracep->declBus(c+8458,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_address", false,-1, 31,0);
        tracep->declBus(c+8459,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+8460,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) a_data", false,-1, 31,0);
        tracep->declBit(c+8461,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(3) d_ready", false,-1);
        tracep->declBit(c+8462,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_valid", false,-1);
        tracep->declBus(c+8463,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8464,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_param", false,-1, 2,0);
        tracep->declBus(c+8465,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_size", false,-1, 1,0);
        tracep->declBus(c+8466,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_source", false,-1, 7,0);
        tracep->declBus(c+8467,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_address", false,-1, 31,0);
        tracep->declBus(c+8468,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+8469,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) a_data", false,-1, 31,0);
        tracep->declBit(c+8470,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(4) d_ready", false,-1);
        tracep->declBit(c+8471,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_valid", false,-1);
        tracep->declBus(c+8472,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8473,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_param", false,-1, 2,0);
        tracep->declBus(c+8474,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_size", false,-1, 1,0);
        tracep->declBus(c+8475,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_source", false,-1, 7,0);
        tracep->declBus(c+8476,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_address", false,-1, 31,0);
        tracep->declBus(c+8477,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+8478,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) a_data", false,-1, 31,0);
        tracep->declBit(c+8479,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(5) d_ready", false,-1);
        tracep->declBit(c+8480,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_valid", false,-1);
        tracep->declBus(c+8481,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8482,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_param", false,-1, 2,0);
        tracep->declBus(c+8483,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_size", false,-1, 1,0);
        tracep->declBus(c+8484,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_source", false,-1, 7,0);
        tracep->declBus(c+8485,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_address", false,-1, 31,0);
        tracep->declBus(c+8486,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+8487,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) a_data", false,-1, 31,0);
        tracep->declBit(c+8488,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(6) d_ready", false,-1);
        tracep->declBit(c+8489,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_valid", false,-1);
        tracep->declBus(c+8490,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8491,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_param", false,-1, 2,0);
        tracep->declBus(c+8492,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_size", false,-1, 1,0);
        tracep->declBus(c+8493,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_source", false,-1, 7,0);
        tracep->declBus(c+8494,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_address", false,-1, 31,0);
        tracep->declBus(c+8495,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+8496,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) a_data", false,-1, 31,0);
        tracep->declBit(c+8497,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(7) d_ready", false,-1);
        tracep->declBit(c+8498,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_valid", false,-1);
        tracep->declBus(c+8499,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8500,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_param", false,-1, 2,0);
        tracep->declBus(c+8501,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_size", false,-1, 1,0);
        tracep->declBus(c+8502,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_source", false,-1, 7,0);
        tracep->declBus(c+8503,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_address", false,-1, 31,0);
        tracep->declBus(c+8504,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+8505,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) a_data", false,-1, 31,0);
        tracep->declBit(c+8506,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(8) d_ready", false,-1);
        tracep->declBit(c+8507,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_valid", false,-1);
        tracep->declBus(c+8508,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8509,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_param", false,-1, 2,0);
        tracep->declBus(c+8510,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_size", false,-1, 1,0);
        tracep->declBus(c+8511,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_source", false,-1, 7,0);
        tracep->declBus(c+8512,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_address", false,-1, 31,0);
        tracep->declBus(c+8513,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+8514,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) a_data", false,-1, 31,0);
        tracep->declBit(c+8515,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(9) d_ready", false,-1);
        tracep->declBit(c+8516,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_valid", false,-1);
        tracep->declBus(c+8517,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8518,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_param", false,-1, 2,0);
        tracep->declBus(c+8519,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_size", false,-1, 1,0);
        tracep->declBus(c+8520,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_source", false,-1, 7,0);
        tracep->declBus(c+8521,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_address", false,-1, 31,0);
        tracep->declBus(c+8522,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_mask", false,-1, 3,0);
        tracep->declBus(c+8523,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) a_data", false,-1, 31,0);
        tracep->declBit(c+8524,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(10) d_ready", false,-1);
        tracep->declBit(c+8525,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_valid", false,-1);
        tracep->declBus(c+8526,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8527,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_param", false,-1, 2,0);
        tracep->declBus(c+8528,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_size", false,-1, 1,0);
        tracep->declBus(c+8529,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_source", false,-1, 7,0);
        tracep->declBus(c+8530,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_address", false,-1, 31,0);
        tracep->declBus(c+8531,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_mask", false,-1, 3,0);
        tracep->declBus(c+8532,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) a_data", false,-1, 31,0);
        tracep->declBit(c+8533,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(11) d_ready", false,-1);
        tracep->declBit(c+8534,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_valid", false,-1);
        tracep->declBus(c+8535,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_opcode", false,-1, 2,0);
        tracep->declBus(c+8536,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_param", false,-1, 2,0);
        tracep->declBus(c+8537,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_size", false,-1, 1,0);
        tracep->declBus(c+8538,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_source", false,-1, 7,0);
        tracep->declBus(c+8539,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_address", false,-1, 31,0);
        tracep->declBus(c+8540,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_mask", false,-1, 3,0);
        tracep->declBus(c+8541,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) a_data", false,-1, 31,0);
        tracep->declBit(c+8542,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_o(12) d_ready", false,-1);
        tracep->declBit(c+3245,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_valid", false,-1);
        tracep->declBus(c+3246,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3247,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+3248,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+3249,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+3250,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+3251,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+3252,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) d_error", false,-1);
        tracep->declBit(c+3253,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(0) a_ready", false,-1);
        tracep->declBit(c+3254,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_valid", false,-1);
        tracep->declBus(c+3255,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3256,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+3257,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+3258,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+3259,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+3260,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+3261,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) d_error", false,-1);
        tracep->declBit(c+3262,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(1) a_ready", false,-1);
        tracep->declBit(c+3263,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_valid", false,-1);
        tracep->declBus(c+3264,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3265,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+3266,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+3267,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+3268,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+3269,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+3270,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) d_error", false,-1);
        tracep->declBit(c+3271,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(2) a_ready", false,-1);
        tracep->declBit(c+3272,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_valid", false,-1);
        tracep->declBus(c+3273,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3274,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_param", false,-1, 2,0);
        tracep->declBus(c+3275,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_size", false,-1, 1,0);
        tracep->declBus(c+3276,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_source", false,-1, 7,0);
        tracep->declBus(c+3277,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+3278,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_data", false,-1, 31,0);
        tracep->declBit(c+3279,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) d_error", false,-1);
        tracep->declBit(c+3280,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(3) a_ready", false,-1);
        tracep->declBit(c+3281,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_valid", false,-1);
        tracep->declBus(c+3282,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3283,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_param", false,-1, 2,0);
        tracep->declBus(c+3284,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_size", false,-1, 1,0);
        tracep->declBus(c+3285,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_source", false,-1, 7,0);
        tracep->declBus(c+3286,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+3287,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_data", false,-1, 31,0);
        tracep->declBit(c+3288,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) d_error", false,-1);
        tracep->declBit(c+3289,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(4) a_ready", false,-1);
        tracep->declBit(c+3290,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_valid", false,-1);
        tracep->declBus(c+3291,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3292,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_param", false,-1, 2,0);
        tracep->declBus(c+3293,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_size", false,-1, 1,0);
        tracep->declBus(c+3294,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_source", false,-1, 7,0);
        tracep->declBus(c+3295,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+3296,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_data", false,-1, 31,0);
        tracep->declBit(c+3297,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) d_error", false,-1);
        tracep->declBit(c+3298,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(5) a_ready", false,-1);
        tracep->declBit(c+3299,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_valid", false,-1);
        tracep->declBus(c+3300,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3301,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_param", false,-1, 2,0);
        tracep->declBus(c+3302,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_size", false,-1, 1,0);
        tracep->declBus(c+3303,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_source", false,-1, 7,0);
        tracep->declBus(c+3304,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+3305,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_data", false,-1, 31,0);
        tracep->declBit(c+3306,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) d_error", false,-1);
        tracep->declBit(c+3307,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(6) a_ready", false,-1);
        tracep->declBit(c+3308,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_valid", false,-1);
        tracep->declBus(c+3309,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3310,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_param", false,-1, 2,0);
        tracep->declBus(c+3311,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_size", false,-1, 1,0);
        tracep->declBus(c+3312,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_source", false,-1, 7,0);
        tracep->declBus(c+3313,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+3314,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_data", false,-1, 31,0);
        tracep->declBit(c+3315,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) d_error", false,-1);
        tracep->declBit(c+3316,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(7) a_ready", false,-1);
        tracep->declBit(c+3317,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_valid", false,-1);
        tracep->declBus(c+3318,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3319,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_param", false,-1, 2,0);
        tracep->declBus(c+3320,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_size", false,-1, 1,0);
        tracep->declBus(c+3321,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_source", false,-1, 7,0);
        tracep->declBus(c+3322,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+3323,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_data", false,-1, 31,0);
        tracep->declBit(c+3324,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) d_error", false,-1);
        tracep->declBit(c+3325,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(8) a_ready", false,-1);
        tracep->declBit(c+3326,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_valid", false,-1);
        tracep->declBus(c+3327,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3328,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_param", false,-1, 2,0);
        tracep->declBus(c+3329,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_size", false,-1, 1,0);
        tracep->declBus(c+3330,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_source", false,-1, 7,0);
        tracep->declBus(c+3331,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+3332,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_data", false,-1, 31,0);
        tracep->declBit(c+3333,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) d_error", false,-1);
        tracep->declBit(c+3334,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(9) a_ready", false,-1);
        tracep->declBit(c+3335,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_valid", false,-1);
        tracep->declBus(c+3336,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3337,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_param", false,-1, 2,0);
        tracep->declBus(c+3338,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_size", false,-1, 1,0);
        tracep->declBus(c+3339,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_source", false,-1, 7,0);
        tracep->declBus(c+3340,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_sink", false,-1, 0,0);
        tracep->declBus(c+3341,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_data", false,-1, 31,0);
        tracep->declBit(c+3342,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) d_error", false,-1);
        tracep->declBit(c+3343,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(10) a_ready", false,-1);
        tracep->declBit(c+3344,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_valid", false,-1);
        tracep->declBus(c+3345,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3346,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_param", false,-1, 2,0);
        tracep->declBus(c+3347,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_size", false,-1, 1,0);
        tracep->declBus(c+3348,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_source", false,-1, 7,0);
        tracep->declBus(c+3349,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_sink", false,-1, 0,0);
        tracep->declBus(c+3350,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_data", false,-1, 31,0);
        tracep->declBit(c+3351,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) d_error", false,-1);
        tracep->declBit(c+3352,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(11) a_ready", false,-1);
        tracep->declBit(c+3353,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_valid", false,-1);
        tracep->declBus(c+3354,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3355,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_param", false,-1, 2,0);
        tracep->declBus(c+3356,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_size", false,-1, 1,0);
        tracep->declBus(c+3357,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_source", false,-1, 7,0);
        tracep->declBus(c+3358,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_sink", false,-1, 0,0);
        tracep->declBus(c+3359,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_data", false,-1, 31,0);
        tracep->declBit(c+3360,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) d_error", false,-1);
        tracep->declBit(c+3361,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_d_i(12) a_ready", false,-1);
        tracep->declBus(c+6734,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+6735,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_t", false,-1, 3,0);
        tracep->declBit(c+6736,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_valid", false,-1);
        tracep->declBus(c+6737,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6738,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_param", false,-1, 2,0);
        tracep->declBus(c+6739,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_size", false,-1, 1,0);
        tracep->declBus(c+6740,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_source", false,-1, 7,0);
        tracep->declBus(c+6741,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_address", false,-1, 31,0);
        tracep->declBus(c+6742,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6743,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o a_data", false,-1, 31,0);
        tracep->declBit(c+6744,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_o d_ready", false,-1);
        tracep->declBit(c+10899,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_valid", false,-1);
        tracep->declBus(c+10900,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10901,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_param", false,-1, 2,0);
        tracep->declBus(c+10902,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_size", false,-1, 1,0);
        tracep->declBus(c+10903,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_source", false,-1, 7,0);
        tracep->declBus(c+10904,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10905,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_data", false,-1, 31,0);
        tracep->declBit(c+10906,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i d_error", false,-1);
        tracep->declBit(c+10907,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_i a_ready", false,-1);
        tracep->declBus(c+15254,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+15255,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+566,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+6745,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 hold_all_requests", false,-1);
        tracep->declBit(c+13658,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 accept_t_req", false,-1);
        tracep->declBit(c+13659,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 accept_t_rsp", false,-1);
        tracep->declBit(c+6746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_valid", false,-1);
        tracep->declBus(c+6747,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6748,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_param", false,-1, 2,0);
        tracep->declBus(c+6749,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_size", false,-1, 1,0);
        tracep->declBus(c+6750,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_source", false,-1, 7,0);
        tracep->declBus(c+6751,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_address", false,-1, 31,0);
        tracep->declBus(c+6752,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_mask", false,-1, 3,0);
        tracep->declBus(c+6753,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) a_data", false,-1, 31,0);
        tracep->declBit(c+6754,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(0) d_ready", false,-1);
        tracep->declBit(c+6755,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_valid", false,-1);
        tracep->declBus(c+6756,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6757,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_param", false,-1, 2,0);
        tracep->declBus(c+6758,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_size", false,-1, 1,0);
        tracep->declBus(c+6759,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_source", false,-1, 7,0);
        tracep->declBus(c+6760,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_address", false,-1, 31,0);
        tracep->declBus(c+6761,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_mask", false,-1, 3,0);
        tracep->declBus(c+6762,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) a_data", false,-1, 31,0);
        tracep->declBit(c+6763,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(1) d_ready", false,-1);
        tracep->declBit(c+6764,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_valid", false,-1);
        tracep->declBus(c+6765,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6766,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_param", false,-1, 2,0);
        tracep->declBus(c+6767,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_size", false,-1, 1,0);
        tracep->declBus(c+6768,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_source", false,-1, 7,0);
        tracep->declBus(c+6769,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_address", false,-1, 31,0);
        tracep->declBus(c+6770,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_mask", false,-1, 3,0);
        tracep->declBus(c+6771,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) a_data", false,-1, 31,0);
        tracep->declBit(c+6772,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(2) d_ready", false,-1);
        tracep->declBit(c+6773,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_valid", false,-1);
        tracep->declBus(c+6774,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6775,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_param", false,-1, 2,0);
        tracep->declBus(c+6776,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_size", false,-1, 1,0);
        tracep->declBus(c+6777,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_source", false,-1, 7,0);
        tracep->declBus(c+6778,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_address", false,-1, 31,0);
        tracep->declBus(c+6779,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_mask", false,-1, 3,0);
        tracep->declBus(c+6780,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) a_data", false,-1, 31,0);
        tracep->declBit(c+6781,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(3) d_ready", false,-1);
        tracep->declBit(c+6782,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_valid", false,-1);
        tracep->declBus(c+6783,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6784,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_param", false,-1, 2,0);
        tracep->declBus(c+6785,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_size", false,-1, 1,0);
        tracep->declBus(c+6786,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_source", false,-1, 7,0);
        tracep->declBus(c+6787,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_address", false,-1, 31,0);
        tracep->declBus(c+6788,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_mask", false,-1, 3,0);
        tracep->declBus(c+6789,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) a_data", false,-1, 31,0);
        tracep->declBit(c+6790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(4) d_ready", false,-1);
        tracep->declBit(c+6791,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_valid", false,-1);
        tracep->declBus(c+6792,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6793,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_param", false,-1, 2,0);
        tracep->declBus(c+6794,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_size", false,-1, 1,0);
        tracep->declBus(c+6795,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_source", false,-1, 7,0);
        tracep->declBus(c+6796,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_address", false,-1, 31,0);
        tracep->declBus(c+6797,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_mask", false,-1, 3,0);
        tracep->declBus(c+6798,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) a_data", false,-1, 31,0);
        tracep->declBit(c+6799,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(5) d_ready", false,-1);
        tracep->declBit(c+6800,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_valid", false,-1);
        tracep->declBus(c+6801,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6802,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_param", false,-1, 2,0);
        tracep->declBus(c+6803,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_size", false,-1, 1,0);
        tracep->declBus(c+6804,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_source", false,-1, 7,0);
        tracep->declBus(c+6805,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_address", false,-1, 31,0);
        tracep->declBus(c+6806,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_mask", false,-1, 3,0);
        tracep->declBus(c+6807,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) a_data", false,-1, 31,0);
        tracep->declBit(c+6808,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(6) d_ready", false,-1);
        tracep->declBit(c+6809,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_valid", false,-1);
        tracep->declBus(c+6810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6811,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_param", false,-1, 2,0);
        tracep->declBus(c+6812,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_size", false,-1, 1,0);
        tracep->declBus(c+6813,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_source", false,-1, 7,0);
        tracep->declBus(c+6814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_address", false,-1, 31,0);
        tracep->declBus(c+6815,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_mask", false,-1, 3,0);
        tracep->declBus(c+6816,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) a_data", false,-1, 31,0);
        tracep->declBit(c+6817,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(7) d_ready", false,-1);
        tracep->declBit(c+6818,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_valid", false,-1);
        tracep->declBus(c+6819,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6820,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_param", false,-1, 2,0);
        tracep->declBus(c+6821,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_size", false,-1, 1,0);
        tracep->declBus(c+6822,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_source", false,-1, 7,0);
        tracep->declBus(c+6823,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_address", false,-1, 31,0);
        tracep->declBus(c+6824,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_mask", false,-1, 3,0);
        tracep->declBus(c+6825,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) a_data", false,-1, 31,0);
        tracep->declBit(c+6826,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(8) d_ready", false,-1);
        tracep->declBit(c+6827,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_valid", false,-1);
        tracep->declBus(c+6828,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6829,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_param", false,-1, 2,0);
        tracep->declBus(c+6830,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_size", false,-1, 1,0);
        tracep->declBus(c+6831,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_source", false,-1, 7,0);
        tracep->declBus(c+6832,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_address", false,-1, 31,0);
        tracep->declBus(c+6833,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_mask", false,-1, 3,0);
        tracep->declBus(c+6834,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) a_data", false,-1, 31,0);
        tracep->declBit(c+6835,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(9) d_ready", false,-1);
        tracep->declBit(c+6836,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_valid", false,-1);
        tracep->declBus(c+6837,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6838,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_param", false,-1, 2,0);
        tracep->declBus(c+6839,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_size", false,-1, 1,0);
        tracep->declBus(c+6840,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_source", false,-1, 7,0);
        tracep->declBus(c+6841,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_address", false,-1, 31,0);
        tracep->declBus(c+6842,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_mask", false,-1, 3,0);
        tracep->declBus(c+6843,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) a_data", false,-1, 31,0);
        tracep->declBit(c+6844,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(10) d_ready", false,-1);
        tracep->declBit(c+6845,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_valid", false,-1);
        tracep->declBus(c+6846,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6847,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_param", false,-1, 2,0);
        tracep->declBus(c+6848,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_size", false,-1, 1,0);
        tracep->declBus(c+6849,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_source", false,-1, 7,0);
        tracep->declBus(c+6850,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_address", false,-1, 31,0);
        tracep->declBus(c+6851,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_mask", false,-1, 3,0);
        tracep->declBus(c+6852,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) a_data", false,-1, 31,0);
        tracep->declBit(c+6853,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(11) d_ready", false,-1);
        tracep->declBit(c+6854,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_valid", false,-1);
        tracep->declBus(c+6855,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6856,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_param", false,-1, 2,0);
        tracep->declBus(c+6857,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_size", false,-1, 1,0);
        tracep->declBus(c+6858,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_source", false,-1, 7,0);
        tracep->declBus(c+6859,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_address", false,-1, 31,0);
        tracep->declBus(c+6860,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_mask", false,-1, 3,0);
        tracep->declBus(c+6861,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) a_data", false,-1, 31,0);
        tracep->declBit(c+6862,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(12) d_ready", false,-1);
        tracep->declBit(c+6863,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_valid", false,-1);
        tracep->declBus(c+6864,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_opcode", false,-1, 2,0);
        tracep->declBus(c+6865,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_param", false,-1, 2,0);
        tracep->declBus(c+6866,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_size", false,-1, 1,0);
        tracep->declBus(c+6867,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_source", false,-1, 7,0);
        tracep->declBus(c+6868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_address", false,-1, 31,0);
        tracep->declBus(c+6869,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_mask", false,-1, 3,0);
        tracep->declBus(c+6870,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) a_data", false,-1, 31,0);
        tracep->declBit(c+6871,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_o(13) d_ready", false,-1);
        tracep->declBit(c+3691,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_valid", false,-1);
        tracep->declBus(c+3692,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3693,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_param", false,-1, 2,0);
        tracep->declBus(c+3694,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_size", false,-1, 1,0);
        tracep->declBus(c+3695,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_source", false,-1, 7,0);
        tracep->declBus(c+3696,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_sink", false,-1, 0,0);
        tracep->declBus(c+3697,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_data", false,-1, 31,0);
        tracep->declBit(c+3698,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) d_error", false,-1);
        tracep->declBit(c+3699,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(0) a_ready", false,-1);
        tracep->declBit(c+3700,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_valid", false,-1);
        tracep->declBus(c+3701,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3702,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_param", false,-1, 2,0);
        tracep->declBus(c+3703,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_size", false,-1, 1,0);
        tracep->declBus(c+3704,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_source", false,-1, 7,0);
        tracep->declBus(c+3705,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_sink", false,-1, 0,0);
        tracep->declBus(c+3706,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_data", false,-1, 31,0);
        tracep->declBit(c+3707,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) d_error", false,-1);
        tracep->declBit(c+3708,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(1) a_ready", false,-1);
        tracep->declBit(c+3709,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_valid", false,-1);
        tracep->declBus(c+3710,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3711,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_param", false,-1, 2,0);
        tracep->declBus(c+3712,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_size", false,-1, 1,0);
        tracep->declBus(c+3713,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_source", false,-1, 7,0);
        tracep->declBus(c+3714,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_sink", false,-1, 0,0);
        tracep->declBus(c+3715,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_data", false,-1, 31,0);
        tracep->declBit(c+3716,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) d_error", false,-1);
        tracep->declBit(c+3717,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(2) a_ready", false,-1);
        tracep->declBit(c+3718,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_valid", false,-1);
        tracep->declBus(c+3719,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3720,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_param", false,-1, 2,0);
        tracep->declBus(c+3721,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_size", false,-1, 1,0);
        tracep->declBus(c+3722,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_source", false,-1, 7,0);
        tracep->declBus(c+3723,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_sink", false,-1, 0,0);
        tracep->declBus(c+3724,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_data", false,-1, 31,0);
        tracep->declBit(c+3725,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) d_error", false,-1);
        tracep->declBit(c+3726,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(3) a_ready", false,-1);
        tracep->declBit(c+3727,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_valid", false,-1);
        tracep->declBus(c+3728,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3729,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_param", false,-1, 2,0);
        tracep->declBus(c+3730,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_size", false,-1, 1,0);
        tracep->declBus(c+3731,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_source", false,-1, 7,0);
        tracep->declBus(c+3732,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_sink", false,-1, 0,0);
        tracep->declBus(c+3733,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_data", false,-1, 31,0);
        tracep->declBit(c+3734,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) d_error", false,-1);
        tracep->declBit(c+3735,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(4) a_ready", false,-1);
        tracep->declBit(c+3736,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_valid", false,-1);
        tracep->declBus(c+3737,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3738,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_param", false,-1, 2,0);
        tracep->declBus(c+3739,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_size", false,-1, 1,0);
        tracep->declBus(c+3740,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_source", false,-1, 7,0);
        tracep->declBus(c+3741,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_sink", false,-1, 0,0);
        tracep->declBus(c+3742,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_data", false,-1, 31,0);
        tracep->declBit(c+3743,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) d_error", false,-1);
        tracep->declBit(c+3744,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(5) a_ready", false,-1);
        tracep->declBit(c+3745,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_valid", false,-1);
        tracep->declBus(c+3746,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3747,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_param", false,-1, 2,0);
        tracep->declBus(c+3748,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_size", false,-1, 1,0);
        tracep->declBus(c+3749,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_source", false,-1, 7,0);
        tracep->declBus(c+3750,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_sink", false,-1, 0,0);
        tracep->declBus(c+3751,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_data", false,-1, 31,0);
        tracep->declBit(c+3752,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) d_error", false,-1);
        tracep->declBit(c+3753,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(6) a_ready", false,-1);
        tracep->declBit(c+3754,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_valid", false,-1);
        tracep->declBus(c+3755,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3756,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_param", false,-1, 2,0);
        tracep->declBus(c+3757,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_size", false,-1, 1,0);
        tracep->declBus(c+3758,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_source", false,-1, 7,0);
        tracep->declBus(c+3759,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_sink", false,-1, 0,0);
        tracep->declBus(c+3760,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_data", false,-1, 31,0);
        tracep->declBit(c+3761,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) d_error", false,-1);
        tracep->declBit(c+3762,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(7) a_ready", false,-1);
        tracep->declBit(c+3763,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_valid", false,-1);
        tracep->declBus(c+3764,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3765,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_param", false,-1, 2,0);
        tracep->declBus(c+3766,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_size", false,-1, 1,0);
        tracep->declBus(c+3767,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_source", false,-1, 7,0);
        tracep->declBus(c+3768,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_sink", false,-1, 0,0);
        tracep->declBus(c+3769,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_data", false,-1, 31,0);
        tracep->declBit(c+3770,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) d_error", false,-1);
        tracep->declBit(c+3771,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(8) a_ready", false,-1);
        tracep->declBit(c+3772,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_valid", false,-1);
        tracep->declBus(c+3773,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3774,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_param", false,-1, 2,0);
        tracep->declBus(c+3775,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_size", false,-1, 1,0);
        tracep->declBus(c+3776,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_source", false,-1, 7,0);
        tracep->declBus(c+3777,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_sink", false,-1, 0,0);
        tracep->declBus(c+3778,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_data", false,-1, 31,0);
        tracep->declBit(c+3779,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) d_error", false,-1);
        tracep->declBit(c+3780,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(9) a_ready", false,-1);
        tracep->declBit(c+3781,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_valid", false,-1);
        tracep->declBus(c+3782,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3783,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_param", false,-1, 2,0);
        tracep->declBus(c+3784,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_size", false,-1, 1,0);
        tracep->declBus(c+3785,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_source", false,-1, 7,0);
        tracep->declBus(c+3786,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_sink", false,-1, 0,0);
        tracep->declBus(c+3787,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_data", false,-1, 31,0);
        tracep->declBit(c+3788,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) d_error", false,-1);
        tracep->declBit(c+3789,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(10) a_ready", false,-1);
        tracep->declBit(c+3790,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_valid", false,-1);
        tracep->declBus(c+3791,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3792,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_param", false,-1, 2,0);
        tracep->declBus(c+3793,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_size", false,-1, 1,0);
        tracep->declBus(c+3794,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_source", false,-1, 7,0);
        tracep->declBus(c+3795,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_sink", false,-1, 0,0);
        tracep->declBus(c+3796,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_data", false,-1, 31,0);
        tracep->declBit(c+3797,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) d_error", false,-1);
        tracep->declBit(c+3798,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(11) a_ready", false,-1);
        tracep->declBit(c+3799,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_valid", false,-1);
        tracep->declBus(c+3800,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3801,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_param", false,-1, 2,0);
        tracep->declBus(c+3802,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_size", false,-1, 1,0);
        tracep->declBus(c+3803,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_source", false,-1, 7,0);
        tracep->declBus(c+3804,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_sink", false,-1, 0,0);
        tracep->declBus(c+3805,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_data", false,-1, 31,0);
        tracep->declBit(c+3806,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) d_error", false,-1);
        tracep->declBit(c+3807,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(12) a_ready", false,-1);
        tracep->declBit(c+3808,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_valid", false,-1);
        tracep->declBus(c+3809,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_opcode", false,-1, 2,0);
        tracep->declBus(c+3810,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_param", false,-1, 2,0);
        tracep->declBus(c+3811,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_size", false,-1, 1,0);
        tracep->declBus(c+3812,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_source", false,-1, 7,0);
        tracep->declBus(c+3813,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_sink", false,-1, 0,0);
        tracep->declBus(c+3814,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_data", false,-1, 31,0);
        tracep->declBit(c+3815,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) d_error", false,-1);
        tracep->declBit(c+3816,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_u_i(13) a_ready", false,-1);
        tracep->declBit(c+6872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_valid", false,-1);
        tracep->declBus(c+6873,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_opcode", false,-1, 2,0);
        tracep->declBus(c+6874,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_param", false,-1, 2,0);
        tracep->declBus(c+6875,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_size", false,-1, 1,0);
        tracep->declBus(c+6876,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_source", false,-1, 7,0);
        tracep->declBus(c+6877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_sink", false,-1, 0,0);
        tracep->declBus(c+6878,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_data", false,-1, 31,0);
        tracep->declBit(c+6879,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p d_error", false,-1);
        tracep->declBit(c+6880,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 tl_t_p a_ready", false,-1);
        tracep->declBit(c+10908,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 hfifo_reqready", false,-1);
        tracep->declBus(c+15374,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+15374,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h ReqPass", false,-1);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RspPass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rst_ni", false,-1);
        tracep->declBit(c+6707,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_valid", false,-1);
        tracep->declBus(c+6708,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6709,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6710,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6711,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6712,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6713,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6714,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6715,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_i d_ready", false,-1);
        tracep->declBit(c+10706,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_valid", false,-1);
        tracep->declBus(c+10707,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+10708,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+10709,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+10710,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+10711,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+10712,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+10713,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o d_error", false,-1);
        tracep->declBit(c+10714,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_h_o a_ready", false,-1);
        tracep->declBit(c+6736,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_valid", false,-1);
        tracep->declBus(c+6737,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_opcode", false,-1, 2,0);
        tracep->declBus(c+6738,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_param", false,-1, 2,0);
        tracep->declBus(c+6739,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_size", false,-1, 1,0);
        tracep->declBus(c+6740,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_source", false,-1, 7,0);
        tracep->declBus(c+6741,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_address", false,-1, 31,0);
        tracep->declBus(c+6742,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_mask", false,-1, 3,0);
        tracep->declBus(c+6743,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o a_data", false,-1, 31,0);
        tracep->declBit(c+6744,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_o d_ready", false,-1);
        tracep->declBit(c+10899,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_valid", false,-1);
        tracep->declBus(c+10900,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_opcode", false,-1, 2,0);
        tracep->declBus(c+10901,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_param", false,-1, 2,0);
        tracep->declBus(c+10902,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_size", false,-1, 1,0);
        tracep->declBus(c+10903,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_source", false,-1, 7,0);
        tracep->declBus(c+10904,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_sink", false,-1, 0,0);
        tracep->declBus(c+10905,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_data", false,-1, 31,0);
        tracep->declBit(c+10906,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i d_error", false,-1);
        tracep->declBit(c+10907,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h tl_d_i a_ready", false,-1);
        tracep->declBus(c+6734,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+6735,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+15261,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15261,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+6881,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+10909,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+6882,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+6881,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+10909,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+6882,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+15007,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+14872,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+10910,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+6885,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+10911,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+10910,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+6885,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+10911,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp rst_ni", false,-1);
        tracep->declBit(c+6886,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_valid", false,-1);
        tracep->declBus(c+6887,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+6888,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_param", false,-1, 2,0);
        tracep->declBus(c+6889,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_size", false,-1, 1,0);
        tracep->declBus(c+6890,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_source", false,-1, 7,0);
        tracep->declBus(c+6891,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_address", false,-1, 31,0);
        tracep->declBus(c+6892,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_mask", false,-1, 3,0);
        tracep->declBus(c+6893,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i a_data", false,-1, 31,0);
        tracep->declBit(c+6894,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_i d_ready", false,-1);
        tracep->declBit(c+3947,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_valid", false,-1);
        tracep->declBus(c+3948,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3949,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_param", false,-1, 2,0);
        tracep->declBus(c+3950,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_size", false,-1, 1,0);
        tracep->declBus(c+3951,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_source", false,-1, 7,0);
        tracep->declBus(c+3952,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3953,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_data", false,-1, 31,0);
        tracep->declBit(c+3954,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o d_error", false,-1);
        tracep->declBit(c+3955,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp tl_h_o a_ready", false,-1);
        tracep->declBus(c+567,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+568,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+569,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+876,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_req_pending", false,-1);
        tracep->declBit(c+3826,"Azadi_top_verilator top_verilator periph_switch u_s1n_14 err_resp err_rsp_pending", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO rst_ni", false,-1);
        tracep->declBit(c+8192,"Azadi_top_verilator top_verilator GPIO tl_i a_valid", false,-1);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator GPIO tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+8194,"Azadi_top_verilator top_verilator GPIO tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator GPIO tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+8196,"Azadi_top_verilator top_verilator GPIO tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+8197,"Azadi_top_verilator top_verilator GPIO tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+8198,"Azadi_top_verilator top_verilator GPIO tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+8199,"Azadi_top_verilator top_verilator GPIO tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+8200,"Azadi_top_verilator top_verilator GPIO tl_i d_ready", false,-1);
        tracep->declBit(c+3101,"Azadi_top_verilator top_verilator GPIO tl_o d_valid", false,-1);
        tracep->declBus(c+3102,"Azadi_top_verilator top_verilator GPIO tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3103,"Azadi_top_verilator top_verilator GPIO tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3104,"Azadi_top_verilator top_verilator GPIO tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3105,"Azadi_top_verilator top_verilator GPIO tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3106,"Azadi_top_verilator top_verilator GPIO tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3107,"Azadi_top_verilator top_verilator GPIO tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3108,"Azadi_top_verilator top_verilator GPIO tl_o d_error", false,-1);
        tracep->declBit(c+3109,"Azadi_top_verilator top_verilator GPIO tl_o a_ready", false,-1);
        tracep->declBus(c+14718,"Azadi_top_verilator top_verilator GPIO cio_gpio_i", false,-1, 31,0);
        tracep->declBus(c+10143,"Azadi_top_verilator top_verilator GPIO cio_gpio_o", false,-1, 31,0);
        tracep->declBus(c+10144,"Azadi_top_verilator top_verilator GPIO cio_gpio_en_o", false,-1, 31,0);
        tracep->declBus(c+5960,"Azadi_top_verilator top_verilator GPIO intr_gpio_o", false,-1, 31,0);
        tracep->declBus(c+11368,"Azadi_top_verilator top_verilator GPIO reg2hw intr_state q", false,-1, 31,0);
        tracep->declBus(c+11369,"Azadi_top_verilator top_verilator GPIO reg2hw intr_enable q", false,-1, 31,0);
        tracep->declBus(c+11370,"Azadi_top_verilator top_verilator GPIO reg2hw intr_test q", false,-1, 31,0);
        tracep->declBit(c+11371,"Azadi_top_verilator top_verilator GPIO reg2hw intr_test qe", false,-1);
        tracep->declBus(c+11372,"Azadi_top_verilator top_verilator GPIO reg2hw direct_out q", false,-1, 31,0);
        tracep->declBit(c+11373,"Azadi_top_verilator top_verilator GPIO reg2hw direct_out qe", false,-1);
        tracep->declBus(c+11374,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower data q", false,-1, 15,0);
        tracep->declBit(c+11375,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower data qe", false,-1);
        tracep->declBus(c+11376,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower mask q", false,-1, 15,0);
        tracep->declBit(c+11377,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_lower mask qe", false,-1);
        tracep->declBus(c+11378,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper data q", false,-1, 15,0);
        tracep->declBit(c+11379,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper data qe", false,-1);
        tracep->declBus(c+11380,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper mask q", false,-1, 15,0);
        tracep->declBit(c+11381,"Azadi_top_verilator top_verilator GPIO reg2hw masked_out_upper mask qe", false,-1);
        tracep->declBus(c+11382,"Azadi_top_verilator top_verilator GPIO reg2hw direct_oe q", false,-1, 31,0);
        tracep->declBit(c+11383,"Azadi_top_verilator top_verilator GPIO reg2hw direct_oe qe", false,-1);
        tracep->declBus(c+11384,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower data q", false,-1, 15,0);
        tracep->declBit(c+11385,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower data qe", false,-1);
        tracep->declBus(c+11386,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower mask q", false,-1, 15,0);
        tracep->declBit(c+11387,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_lower mask qe", false,-1);
        tracep->declBus(c+11388,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper data q", false,-1, 15,0);
        tracep->declBit(c+11389,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper data qe", false,-1);
        tracep->declBus(c+11390,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper mask q", false,-1, 15,0);
        tracep->declBit(c+11391,"Azadi_top_verilator top_verilator GPIO reg2hw masked_oe_upper mask qe", false,-1);
        tracep->declBus(c+11392,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_rising q", false,-1, 31,0);
        tracep->declBus(c+11393,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_falling q", false,-1, 31,0);
        tracep->declBus(c+11394,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_lvlhigh q", false,-1, 31,0);
        tracep->declBus(c+11395,"Azadi_top_verilator top_verilator GPIO reg2hw intr_ctrl_en_lvllow q", false,-1, 31,0);
        tracep->declBus(c+11396,"Azadi_top_verilator top_verilator GPIO reg2hw ctrl_en_input_filter q", false,-1, 31,0);
        tracep->declBus(c+10214,"Azadi_top_verilator top_verilator GPIO hw2reg intr_state d", false,-1, 31,0);
        tracep->declBit(c+10215,"Azadi_top_verilator top_verilator GPIO hw2reg intr_state de", false,-1);
        tracep->declBus(c+10216,"Azadi_top_verilator top_verilator GPIO hw2reg data_in d", false,-1, 31,0);
        tracep->declBit(c+10217,"Azadi_top_verilator top_verilator GPIO hw2reg data_in de", false,-1);
        tracep->declBus(c+10218,"Azadi_top_verilator top_verilator GPIO hw2reg direct_out d", false,-1, 31,0);
        tracep->declBus(c+10219,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_lower data d", false,-1, 9,0);
        tracep->declBus(c+10220,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_lower mask d", false,-1, 9,0);
        tracep->declBus(c+10221,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_upper data d", false,-1, 15,0);
        tracep->declBus(c+10222,"Azadi_top_verilator top_verilator GPIO hw2reg masked_out_upper mask d", false,-1, 15,0);
        tracep->declBus(c+10223,"Azadi_top_verilator top_verilator GPIO hw2reg direct_oe d", false,-1, 31,0);
        tracep->declBus(c+10224,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_lower data d", false,-1, 15,0);
        tracep->declBus(c+10225,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_lower mask d", false,-1, 15,0);
        tracep->declBus(c+10226,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_upper data d", false,-1, 15,0);
        tracep->declBus(c+10227,"Azadi_top_verilator top_verilator GPIO hw2reg masked_oe_upper mask d", false,-1, 15,0);
        tracep->declBus(c+10143,"Azadi_top_verilator top_verilator GPIO cio_gpio_q", false,-1, 31,0);
        tracep->declBus(c+10144,"Azadi_top_verilator top_verilator GPIO cio_gpio_en_q", false,-1, 31,0);
        tracep->declBus(c+11397,"Azadi_top_verilator top_verilator GPIO data_in_d", false,-1, 31,0);
        tracep->declBus(c+3975,"Azadi_top_verilator top_verilator GPIO data_in_q", false,-1, 31,0);
        tracep->declBus(c+14719,"Azadi_top_verilator top_verilator GPIO event_intr_rise", false,-1, 31,0);
        tracep->declBus(c+14720,"Azadi_top_verilator top_verilator GPIO event_intr_fall", false,-1, 31,0);
        tracep->declBus(c+11398,"Azadi_top_verilator top_verilator GPIO event_intr_actlow", false,-1, 31,0);
        tracep->declBus(c+11399,"Azadi_top_verilator top_verilator GPIO event_intr_acthigh", false,-1, 31,0);
        tracep->declBus(c+14721,"Azadi_top_verilator top_verilator GPIO event_intr_combined", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator GPIO intr_hw Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator GPIO intr_hw FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO intr_hw clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO intr_hw rst_ni", false,-1);
        tracep->declBus(c+14721,"Azadi_top_verilator top_verilator GPIO intr_hw event_intr_i", false,-1, 31,0);
        tracep->declBus(c+11400,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_enable_q_i", false,-1, 31,0);
        tracep->declBus(c+11401,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_test_q_i", false,-1, 31,0);
        tracep->declBit(c+11402,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11403,"Azadi_top_verilator top_verilator GPIO intr_hw reg2hw_intr_state_q_i", false,-1, 31,0);
        tracep->declBit(c+11404,"Azadi_top_verilator top_verilator GPIO intr_hw hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11405,"Azadi_top_verilator top_verilator GPIO intr_hw hw2reg_intr_state_d_o", false,-1, 31,0);
        tracep->declBus(c+5960,"Azadi_top_verilator top_verilator GPIO intr_hw intr_o", false,-1, 31,0);
        tracep->declBus(c+11406,"Azadi_top_verilator top_verilator GPIO intr_hw new_event", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO u_reg clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO u_reg rst_ni", false,-1);
        tracep->declBit(c+8192,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_valid", false,-1);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+8194,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+8196,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+8197,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+8198,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+8199,"Azadi_top_verilator top_verilator GPIO u_reg tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+8200,"Azadi_top_verilator top_verilator GPIO u_reg tl_i d_ready", false,-1);
        tracep->declBit(c+3101,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_valid", false,-1);
        tracep->declBus(c+3102,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3103,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3104,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3105,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3106,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3107,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3108,"Azadi_top_verilator top_verilator GPIO u_reg tl_o d_error", false,-1);
        tracep->declBit(c+3109,"Azadi_top_verilator top_verilator GPIO u_reg tl_o a_ready", false,-1);
        tracep->declBus(c+11368,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_state q", false,-1, 31,0);
        tracep->declBus(c+11369,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_enable q", false,-1, 31,0);
        tracep->declBus(c+11370,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_test q", false,-1, 31,0);
        tracep->declBit(c+11371,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_test qe", false,-1);
        tracep->declBus(c+11372,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_out q", false,-1, 31,0);
        tracep->declBit(c+11373,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_out qe", false,-1);
        tracep->declBus(c+11374,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower data q", false,-1, 15,0);
        tracep->declBit(c+11375,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower data qe", false,-1);
        tracep->declBus(c+11376,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower mask q", false,-1, 15,0);
        tracep->declBit(c+11377,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_lower mask qe", false,-1);
        tracep->declBus(c+11378,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper data q", false,-1, 15,0);
        tracep->declBit(c+11379,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper data qe", false,-1);
        tracep->declBus(c+11380,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper mask q", false,-1, 15,0);
        tracep->declBit(c+11381,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_out_upper mask qe", false,-1);
        tracep->declBus(c+11382,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_oe q", false,-1, 31,0);
        tracep->declBit(c+11383,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw direct_oe qe", false,-1);
        tracep->declBus(c+11384,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower data q", false,-1, 15,0);
        tracep->declBit(c+11385,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower data qe", false,-1);
        tracep->declBus(c+11386,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower mask q", false,-1, 15,0);
        tracep->declBit(c+11387,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_lower mask qe", false,-1);
        tracep->declBus(c+11388,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper data q", false,-1, 15,0);
        tracep->declBit(c+11389,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper data qe", false,-1);
        tracep->declBus(c+11390,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper mask q", false,-1, 15,0);
        tracep->declBit(c+11391,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw masked_oe_upper mask qe", false,-1);
        tracep->declBus(c+11392,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_rising q", false,-1, 31,0);
        tracep->declBus(c+11393,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_falling q", false,-1, 31,0);
        tracep->declBus(c+11394,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_lvlhigh q", false,-1, 31,0);
        tracep->declBus(c+11395,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw intr_ctrl_en_lvllow q", false,-1, 31,0);
        tracep->declBus(c+11396,"Azadi_top_verilator top_verilator GPIO u_reg reg2hw ctrl_en_input_filter q", false,-1, 31,0);
        tracep->declBus(c+10214,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg intr_state d", false,-1, 31,0);
        tracep->declBit(c+10215,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg intr_state de", false,-1);
        tracep->declBus(c+10216,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg data_in d", false,-1, 31,0);
        tracep->declBit(c+10217,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg data_in de", false,-1);
        tracep->declBus(c+10218,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg direct_out d", false,-1, 31,0);
        tracep->declBus(c+10219,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_lower data d", false,-1, 9,0);
        tracep->declBus(c+10220,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_lower mask d", false,-1, 9,0);
        tracep->declBus(c+10221,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_upper data d", false,-1, 15,0);
        tracep->declBus(c+10222,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_out_upper mask d", false,-1, 15,0);
        tracep->declBus(c+10223,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg direct_oe d", false,-1, 31,0);
        tracep->declBus(c+10224,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_lower data d", false,-1, 15,0);
        tracep->declBus(c+10225,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_lower mask d", false,-1, 15,0);
        tracep->declBus(c+10226,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_upper data d", false,-1, 15,0);
        tracep->declBus(c+10227,"Azadi_top_verilator top_verilator GPIO u_reg hw2reg masked_oe_upper mask d", false,-1, 15,0);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator GPIO u_reg devmode_i", false,-1);
        tracep->declBus(c+15375,"Azadi_top_verilator top_verilator GPIO u_reg AW", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg DW", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator GPIO u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+11407,"Azadi_top_verilator top_verilator GPIO u_reg reg_we", false,-1);
        tracep->declBit(c+11408,"Azadi_top_verilator top_verilator GPIO u_reg reg_re", false,-1);
        tracep->declBus(c+8543,"Azadi_top_verilator top_verilator GPIO u_reg reg_addr", false,-1, 5,0);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+8545,"Azadi_top_verilator top_verilator GPIO u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+11409,"Azadi_top_verilator top_verilator GPIO u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+11410,"Azadi_top_verilator top_verilator GPIO u_reg reg_error", false,-1);
        tracep->declBit(c+11411,"Azadi_top_verilator top_verilator GPIO u_reg addrmiss", false,-1);
        tracep->declBit(c+11412,"Azadi_top_verilator top_verilator GPIO u_reg wr_err", false,-1);
        tracep->declBus(c+11409,"Azadi_top_verilator top_verilator GPIO u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+8192,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_valid", false,-1);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_opcode", false,-1, 2,0);
        tracep->declBus(c+8194,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_param", false,-1, 2,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_size", false,-1, 1,0);
        tracep->declBus(c+8196,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_source", false,-1, 7,0);
        tracep->declBus(c+8197,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_address", false,-1, 31,0);
        tracep->declBus(c+8198,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_mask", false,-1, 3,0);
        tracep->declBus(c+8199,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d a_data", false,-1, 31,0);
        tracep->declBit(c+8200,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_h2d d_ready", false,-1);
        tracep->declBit(c+3101,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_valid", false,-1);
        tracep->declBus(c+3102,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_opcode", false,-1, 2,0);
        tracep->declBus(c+3103,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_param", false,-1, 2,0);
        tracep->declBus(c+3104,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_size", false,-1, 1,0);
        tracep->declBus(c+3105,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_source", false,-1, 7,0);
        tracep->declBus(c+3106,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_sink", false,-1, 0,0);
        tracep->declBus(c+3107,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_data", false,-1, 31,0);
        tracep->declBit(c+3108,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h d_error", false,-1);
        tracep->declBit(c+3109,"Azadi_top_verilator top_verilator GPIO u_reg tl_reg_d2h a_ready", false,-1);
        tracep->declBus(c+5970,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_qs", false,-1, 31,0);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_wd", false,-1, 31,0);
        tracep->declBit(c+11413,"Azadi_top_verilator top_verilator GPIO u_reg intr_state_we", false,-1);
        tracep->declBus(c+3362,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_qs", false,-1, 31,0);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_wd", false,-1, 31,0);
        tracep->declBit(c+11414,"Azadi_top_verilator top_verilator GPIO u_reg intr_enable_we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg intr_test_wd", false,-1, 31,0);
        tracep->declBit(c+11415,"Azadi_top_verilator top_verilator GPIO u_reg intr_test_we", false,-1);
        tracep->declBus(c+9929,"Azadi_top_verilator top_verilator GPIO u_reg data_in_qs", false,-1, 31,0);
        tracep->declBus(c+10228,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_qs", false,-1, 31,0);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_wd", false,-1, 31,0);
        tracep->declBit(c+11416,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_we", false,-1);
        tracep->declBit(c+11417,"Azadi_top_verilator top_verilator GPIO u_reg direct_out_re", false,-1);
        tracep->declBus(c+10229,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_qs", false,-1, 9,0);
        tracep->declBus(c+8546,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_wd", false,-1, 9,0);
        tracep->declBit(c+11418,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_we", false,-1);
        tracep->declBit(c+11419,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_data_re", false,-1);
        tracep->declBus(c+8547,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_mask_wd", false,-1, 15,0);
        tracep->declBit(c+11418,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_lower_mask_we", false,-1);
        tracep->declBus(c+10230,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_qs", false,-1, 15,0);
        tracep->declBus(c+8548,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_wd", false,-1, 15,0);
        tracep->declBit(c+11420,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_we", false,-1);
        tracep->declBit(c+11421,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_data_re", false,-1);
        tracep->declBus(c+8549,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_mask_wd", false,-1, 15,0);
        tracep->declBit(c+11420,"Azadi_top_verilator top_verilator GPIO u_reg masked_out_upper_mask_we", false,-1);
        tracep->declBus(c+10231,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_qs", false,-1, 31,0);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_wd", false,-1, 31,0);
        tracep->declBit(c+11422,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_we", false,-1);
        tracep->declBit(c+11423,"Azadi_top_verilator top_verilator GPIO u_reg direct_oe_re", false,-1);
        tracep->declBus(c+10232,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_qs", false,-1, 15,0);
        tracep->declBus(c+8548,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_wd", false,-1, 15,0);
        tracep->declBit(c+11424,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_we", false,-1);
        tracep->declBit(c+11425,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_data_re", false,-1);
        tracep->declBus(c+10233,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_qs", false,-1, 15,0);
        tracep->declBus(c+8549,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_wd", false,-1, 15,0);
        tracep->declBit(c+11424,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_we", false,-1);
        tracep->declBit(c+11425,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_lower_mask_re", false,-1);
        tracep->declBus(c+10234,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_qs", false,-1, 15,0);
        tracep->declBus(c+8548,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_wd", false,-1, 15,0);
        tracep->declBit(c+11426,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_we", false,-1);
        tracep->declBit(c+11427,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_data_re", false,-1);
        tracep->declBus(c+10235,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_qs", false,-1, 15,0);
        tracep->declBus(c+8549,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_wd", false,-1, 15,0);
        tracep->declBit(c+11426,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_we", false,-1);
        tracep->declBit(c+11427,"Azadi_top_verilator top_verilator GPIO u_reg masked_oe_upper_mask_re", false,-1);
        tracep->declBus(c+3363,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_qs", false,-1, 31,0);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_wd", false,-1, 31,0);
        tracep->declBit(c+11428,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_rising_we", false,-1);
        tracep->declBus(c+3364,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_qs", false,-1, 31,0);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_wd", false,-1, 31,0);
        tracep->declBit(c+11429,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_falling_we", false,-1);
        tracep->declBus(c+570,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_qs", false,-1, 31,0);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_wd", false,-1, 31,0);
        tracep->declBit(c+11430,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvlhigh_we", false,-1);
        tracep->declBus(c+3365,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_qs", false,-1, 31,0);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_wd", false,-1, 31,0);
        tracep->declBit(c+11431,"Azadi_top_verilator top_verilator GPIO u_reg intr_ctrl_en_lvllow_we", false,-1);
        tracep->declBus(c+3366,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_qs", false,-1, 31,0);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_wd", false,-1, 31,0);
        tracep->declBit(c+11432,"Azadi_top_verilator top_verilator GPIO u_reg ctrl_en_input_filter_we", false,-1);
        tracep->declBus(c+11433,"Azadi_top_verilator top_verilator GPIO u_reg addr_hit", false,-1, 14,0);
        tracep->declBus(c+15375,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+8192,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_valid", false,-1);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+8194,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+8196,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+8197,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+8198,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+8199,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+8200,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_i d_ready", false,-1);
        tracep->declBit(c+3101,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_valid", false,-1);
        tracep->declBus(c+3102,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3103,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3104,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3105,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3106,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3107,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3108,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o d_error", false,-1);
        tracep->declBit(c+3109,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_o a_ready", false,-1);
        tracep->declBit(c+11408,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+11407,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+8543,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if addr_o", false,-1, 5,0);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+8545,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+11409,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+11410,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+571,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+8550,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+14722,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+3367,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+3368,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if error", false,-1);
        tracep->declBit(c+11434,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+8551,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+8552,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+3369,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+3370,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+572,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+11435,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+8553,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+8192,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_valid", false,-1);
        tracep->declBus(c+8193,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+8194,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+8195,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+8196,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+8197,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+8198,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+8199,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+8200,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err tl_i d_ready", false,-1);
        tracep->declBit(c+8552,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+8554,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+8555,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+8556,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+8557,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+8558,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+8559,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+8560,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+8561,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+8562,"Azadi_top_verilator top_verilator GPIO u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state SWACCESS", false,-1, 23,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state RESVAL", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state rst_ni", false,-1);
        tracep->declBit(c+11413,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wd", false,-1, 31,0);
        tracep->declBit(c+10236,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state de", false,-1);
        tracep->declBus(c+10237,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state d", false,-1, 31,0);
        tracep->declBit(c+9930,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state qe", false,-1);
        tracep->declBus(c+5970,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state q", false,-1, 31,0);
        tracep->declBus(c+5970,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state qs", false,-1, 31,0);
        tracep->declBit(c+10238,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en", false,-1);
        tracep->declBus(c+14723,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_data", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11413,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+10236,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb de", false,-1);
        tracep->declBus(c+10237,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+5970,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+10238,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14723,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_state wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable RESVAL", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable rst_ni", false,-1);
        tracep->declBit(c+11414,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable d", false,-1, 31,0);
        tracep->declBit(c+9931,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable qe", false,-1);
        tracep->declBus(c+3362,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable q", false,-1, 31,0);
        tracep->declBus(c+3362,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable qs", false,-1, 31,0);
        tracep->declBit(c+11414,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en", false,-1);
        tracep->declBus(c+8748,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_data", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11414,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+3362,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+11414,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8748,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+3362,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_enable wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test re", false,-1);
        tracep->declBit(c+11415,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test wd", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test d", false,-1, 31,0);
        tracep->declBit(c+11415,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qre", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test q", false,-1, 31,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_test qs", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in RESVAL", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in we", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wd", false,-1, 31,0);
        tracep->declBit(c+10239,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in de", false,-1);
        tracep->declBus(c+10240,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in d", false,-1, 31,0);
        tracep->declBit(c+2743,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in qe", false,-1);
        tracep->declBus(c+9929,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in q", false,-1, 31,0);
        tracep->declBus(c+9929,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in qs", false,-1, 31,0);
        tracep->declBit(c+10239,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en", false,-1);
        tracep->declBus(c+10240,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_data", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb we", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+10239,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb de", false,-1);
        tracep->declBus(c+10240,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+9929,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+10239,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+10240,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_wd", false,-1, 31,0);
        tracep->declBus(c+9929,"Azadi_top_verilator top_verilator GPIO u_reg u_data_in wr_en_data_arb gen_ro unused_q", false,-1, 31,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out DW", false,-1, 31,0);
        tracep->declBit(c+11417,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out re", false,-1);
        tracep->declBit(c+11416,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out wd", false,-1, 31,0);
        tracep->declBus(c+10228,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out d", false,-1, 31,0);
        tracep->declBit(c+11416,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qe", false,-1);
        tracep->declBit(c+11417,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qre", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out q", false,-1, 31,0);
        tracep->declBus(c+10228,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_out qs", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data DW", false,-1, 31,0);
        tracep->declBit(c+11419,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data re", false,-1);
        tracep->declBit(c+11418,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data we", false,-1);
        tracep->declBus(c+8563,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data wd", false,-1, 15,0);
        tracep->declBus(c+10241,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data d", false,-1, 15,0);
        tracep->declBit(c+11418,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qe", false,-1);
        tracep->declBit(c+11419,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qre", false,-1);
        tracep->declBus(c+8563,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data q", false,-1, 15,0);
        tracep->declBus(c+10241,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_data qs", false,-1, 15,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask re", false,-1);
        tracep->declBit(c+11418,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask we", false,-1);
        tracep->declBus(c+8547,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask wd", false,-1, 15,0);
        tracep->declBus(c+10242,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask d", false,-1, 15,0);
        tracep->declBit(c+11418,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qre", false,-1);
        tracep->declBus(c+8547,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask q", false,-1, 15,0);
        tracep->declBus(c+10242,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_lower_mask qs", false,-1, 15,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data DW", false,-1, 31,0);
        tracep->declBit(c+11421,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data re", false,-1);
        tracep->declBit(c+11420,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data we", false,-1);
        tracep->declBus(c+8548,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data wd", false,-1, 15,0);
        tracep->declBus(c+10230,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data d", false,-1, 15,0);
        tracep->declBit(c+11420,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qe", false,-1);
        tracep->declBit(c+11421,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qre", false,-1);
        tracep->declBus(c+8548,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data q", false,-1, 15,0);
        tracep->declBus(c+10230,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_data qs", false,-1, 15,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask re", false,-1);
        tracep->declBit(c+11420,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask we", false,-1);
        tracep->declBus(c+8549,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask wd", false,-1, 15,0);
        tracep->declBus(c+10243,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask d", false,-1, 15,0);
        tracep->declBit(c+11420,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qre", false,-1);
        tracep->declBus(c+8549,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask q", false,-1, 15,0);
        tracep->declBus(c+10243,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_out_upper_mask qs", false,-1, 15,0);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe DW", false,-1, 31,0);
        tracep->declBit(c+11423,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe re", false,-1);
        tracep->declBit(c+11422,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe wd", false,-1, 31,0);
        tracep->declBus(c+10231,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe d", false,-1, 31,0);
        tracep->declBit(c+11422,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qe", false,-1);
        tracep->declBit(c+11423,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qre", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe q", false,-1, 31,0);
        tracep->declBus(c+10231,"Azadi_top_verilator top_verilator GPIO u_reg u_direct_oe qs", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data DW", false,-1, 31,0);
        tracep->declBit(c+11425,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data re", false,-1);
        tracep->declBit(c+11424,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data we", false,-1);
        tracep->declBus(c+8548,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data wd", false,-1, 15,0);
        tracep->declBus(c+10232,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data d", false,-1, 15,0);
        tracep->declBit(c+11424,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qe", false,-1);
        tracep->declBit(c+11425,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qre", false,-1);
        tracep->declBus(c+8548,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data q", false,-1, 15,0);
        tracep->declBus(c+10232,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_data qs", false,-1, 15,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask DW", false,-1, 31,0);
        tracep->declBit(c+11425,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask re", false,-1);
        tracep->declBit(c+11424,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask we", false,-1);
        tracep->declBus(c+8549,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask wd", false,-1, 15,0);
        tracep->declBus(c+10233,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask d", false,-1, 15,0);
        tracep->declBit(c+11424,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qe", false,-1);
        tracep->declBit(c+11425,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qre", false,-1);
        tracep->declBus(c+8549,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask q", false,-1, 15,0);
        tracep->declBus(c+10233,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_lower_mask qs", false,-1, 15,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data DW", false,-1, 31,0);
        tracep->declBit(c+11427,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data re", false,-1);
        tracep->declBit(c+11426,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data we", false,-1);
        tracep->declBus(c+8548,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data wd", false,-1, 15,0);
        tracep->declBus(c+10234,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data d", false,-1, 15,0);
        tracep->declBit(c+11426,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qe", false,-1);
        tracep->declBit(c+11427,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qre", false,-1);
        tracep->declBus(c+8548,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data q", false,-1, 15,0);
        tracep->declBus(c+10234,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_data qs", false,-1, 15,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask DW", false,-1, 31,0);
        tracep->declBit(c+11427,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask re", false,-1);
        tracep->declBit(c+11426,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask we", false,-1);
        tracep->declBus(c+8549,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask wd", false,-1, 15,0);
        tracep->declBus(c+10235,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask d", false,-1, 15,0);
        tracep->declBit(c+11426,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qe", false,-1);
        tracep->declBit(c+11427,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qre", false,-1);
        tracep->declBus(c+8549,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask q", false,-1, 15,0);
        tracep->declBus(c+10235,"Azadi_top_verilator top_verilator GPIO u_reg u_masked_oe_upper_mask qs", false,-1, 15,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising RESVAL", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising rst_ni", false,-1);
        tracep->declBit(c+11428,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising d", false,-1, 31,0);
        tracep->declBit(c+9932,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising qe", false,-1);
        tracep->declBus(c+3363,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising q", false,-1, 31,0);
        tracep->declBus(c+3363,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising qs", false,-1, 31,0);
        tracep->declBit(c+11428,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en", false,-1);
        tracep->declBus(c+8749,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_data", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11428,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+3363,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+11428,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8749,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+3363,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_rising wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling RESVAL", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling rst_ni", false,-1);
        tracep->declBit(c+11429,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling d", false,-1, 31,0);
        tracep->declBit(c+9933,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling qe", false,-1);
        tracep->declBus(c+3364,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling q", false,-1, 31,0);
        tracep->declBus(c+3364,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling qs", false,-1, 31,0);
        tracep->declBit(c+11429,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en", false,-1);
        tracep->declBus(c+8750,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_data", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11429,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+3364,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+11429,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8750,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+3364,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_falling wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh RESVAL", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh rst_ni", false,-1);
        tracep->declBit(c+11430,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh d", false,-1, 31,0);
        tracep->declBit(c+9934,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh qe", false,-1);
        tracep->declBus(c+570,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh q", false,-1, 31,0);
        tracep->declBus(c+570,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh qs", false,-1, 31,0);
        tracep->declBit(c+11430,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en", false,-1);
        tracep->declBus(c+8751,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_data", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11430,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+570,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+11430,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8751,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+570,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow RESVAL", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow rst_ni", false,-1);
        tracep->declBit(c+11431,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow d", false,-1, 31,0);
        tracep->declBit(c+9935,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow qe", false,-1);
        tracep->declBus(c+3365,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow q", false,-1, 31,0);
        tracep->declBus(c+3365,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow qs", false,-1, 31,0);
        tracep->declBit(c+11431,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en", false,-1);
        tracep->declBus(c+8752,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_data", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11431,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+3365,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+11431,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8752,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+3365,"Azadi_top_verilator top_verilator GPIO u_reg u_intr_ctrl_en_lvllow wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter RESVAL", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter rst_ni", false,-1);
        tracep->declBit(c+11432,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter d", false,-1, 31,0);
        tracep->declBit(c+9936,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter qe", false,-1);
        tracep->declBus(c+3366,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter q", false,-1, 31,0);
        tracep->declBus(c+3366,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter qs", false,-1, 31,0);
        tracep->declBit(c+11432,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en", false,-1);
        tracep->declBus(c+8753,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_data", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11432,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb we", false,-1);
        tracep->declBus(c+8544,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb de", false,-1);
        tracep->declBus(c+14881,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+3366,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+11432,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8753,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+3366,"Azadi_top_verilator top_verilator GPIO u_reg u_ctrl_en_input_filter wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter rst_ni", false,-1);
        tracep->declBit(c+11436,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter enable_i", false,-1);
        tracep->declBit(c+14724,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_i", false,-1);
        tracep->declBit(c+14725,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9137,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9298,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9138,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter filter_q", false,-1);
        tracep->declBit(c+9139,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter stored_value_q", false,-1);
        tracep->declBit(c+9299,"Azadi_top_verilator top_verilator GPIO gen_filter[0] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter rst_ni", false,-1);
        tracep->declBit(c+11437,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter enable_i", false,-1);
        tracep->declBit(c+14726,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_i", false,-1);
        tracep->declBit(c+14727,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9140,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9300,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9141,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter filter_q", false,-1);
        tracep->declBit(c+5971,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter stored_value_q", false,-1);
        tracep->declBit(c+9301,"Azadi_top_verilator top_verilator GPIO gen_filter[1] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter rst_ni", false,-1);
        tracep->declBit(c+11438,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter enable_i", false,-1);
        tracep->declBit(c+14728,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_i", false,-1);
        tracep->declBit(c+14729,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9142,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9302,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9143,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter filter_q", false,-1);
        tracep->declBit(c+5972,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter stored_value_q", false,-1);
        tracep->declBit(c+9303,"Azadi_top_verilator top_verilator GPIO gen_filter[2] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter rst_ni", false,-1);
        tracep->declBit(c+11439,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter enable_i", false,-1);
        tracep->declBit(c+14730,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_i", false,-1);
        tracep->declBit(c+14731,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9144,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9304,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9145,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter filter_q", false,-1);
        tracep->declBit(c+5973,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter stored_value_q", false,-1);
        tracep->declBit(c+9305,"Azadi_top_verilator top_verilator GPIO gen_filter[3] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter rst_ni", false,-1);
        tracep->declBit(c+11440,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter enable_i", false,-1);
        tracep->declBit(c+14732,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_i", false,-1);
        tracep->declBit(c+14733,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+8844,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+8992,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+8845,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter filter_q", false,-1);
        tracep->declBit(c+5974,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter stored_value_q", false,-1);
        tracep->declBit(c+8993,"Azadi_top_verilator top_verilator GPIO gen_filter[4] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter rst_ni", false,-1);
        tracep->declBit(c+11441,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter enable_i", false,-1);
        tracep->declBit(c+14734,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_i", false,-1);
        tracep->declBit(c+14735,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+8846,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+8994,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+8847,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter filter_q", false,-1);
        tracep->declBit(c+5975,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter stored_value_q", false,-1);
        tracep->declBit(c+8995,"Azadi_top_verilator top_verilator GPIO gen_filter[5] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter rst_ni", false,-1);
        tracep->declBit(c+11442,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter enable_i", false,-1);
        tracep->declBit(c+14736,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_i", false,-1);
        tracep->declBit(c+14737,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9146,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9306,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9147,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter filter_q", false,-1);
        tracep->declBit(c+5976,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter stored_value_q", false,-1);
        tracep->declBit(c+9307,"Azadi_top_verilator top_verilator GPIO gen_filter[6] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter rst_ni", false,-1);
        tracep->declBit(c+11443,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter enable_i", false,-1);
        tracep->declBit(c+14738,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_i", false,-1);
        tracep->declBit(c+14739,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9148,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9308,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9149,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter filter_q", false,-1);
        tracep->declBit(c+5977,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter stored_value_q", false,-1);
        tracep->declBit(c+9309,"Azadi_top_verilator top_verilator GPIO gen_filter[7] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter rst_ni", false,-1);
        tracep->declBit(c+11444,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter enable_i", false,-1);
        tracep->declBit(c+14740,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_i", false,-1);
        tracep->declBit(c+14741,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9150,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9310,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9151,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter filter_q", false,-1);
        tracep->declBit(c+5978,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter stored_value_q", false,-1);
        tracep->declBit(c+9311,"Azadi_top_verilator top_verilator GPIO gen_filter[8] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter rst_ni", false,-1);
        tracep->declBit(c+11445,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter enable_i", false,-1);
        tracep->declBit(c+14742,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_i", false,-1);
        tracep->declBit(c+14743,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9152,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9312,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9153,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter filter_q", false,-1);
        tracep->declBit(c+5979,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter stored_value_q", false,-1);
        tracep->declBit(c+9313,"Azadi_top_verilator top_verilator GPIO gen_filter[9] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter rst_ni", false,-1);
        tracep->declBit(c+11446,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter enable_i", false,-1);
        tracep->declBit(c+14744,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_i", false,-1);
        tracep->declBit(c+14745,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9154,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9314,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9155,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter filter_q", false,-1);
        tracep->declBit(c+5980,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter stored_value_q", false,-1);
        tracep->declBit(c+9315,"Azadi_top_verilator top_verilator GPIO gen_filter[10] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter rst_ni", false,-1);
        tracep->declBit(c+11447,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter enable_i", false,-1);
        tracep->declBit(c+14746,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_i", false,-1);
        tracep->declBit(c+14747,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9156,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9316,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9157,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter filter_q", false,-1);
        tracep->declBit(c+5981,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter stored_value_q", false,-1);
        tracep->declBit(c+9317,"Azadi_top_verilator top_verilator GPIO gen_filter[11] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter rst_ni", false,-1);
        tracep->declBit(c+11448,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter enable_i", false,-1);
        tracep->declBit(c+14748,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_i", false,-1);
        tracep->declBit(c+14749,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9158,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9318,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9159,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter filter_q", false,-1);
        tracep->declBit(c+5982,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter stored_value_q", false,-1);
        tracep->declBit(c+9319,"Azadi_top_verilator top_verilator GPIO gen_filter[12] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter rst_ni", false,-1);
        tracep->declBit(c+11449,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter enable_i", false,-1);
        tracep->declBit(c+14750,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_i", false,-1);
        tracep->declBit(c+14751,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9160,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9320,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9161,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter filter_q", false,-1);
        tracep->declBit(c+5983,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter stored_value_q", false,-1);
        tracep->declBit(c+9321,"Azadi_top_verilator top_verilator GPIO gen_filter[13] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter rst_ni", false,-1);
        tracep->declBit(c+11450,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter enable_i", false,-1);
        tracep->declBit(c+14752,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_i", false,-1);
        tracep->declBit(c+14753,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+8848,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+8996,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+8849,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter filter_q", false,-1);
        tracep->declBit(c+5984,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter stored_value_q", false,-1);
        tracep->declBit(c+8997,"Azadi_top_verilator top_verilator GPIO gen_filter[14] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter rst_ni", false,-1);
        tracep->declBit(c+11451,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter enable_i", false,-1);
        tracep->declBit(c+14754,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_i", false,-1);
        tracep->declBit(c+14755,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+8850,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+8998,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+8851,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter filter_q", false,-1);
        tracep->declBit(c+5985,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter stored_value_q", false,-1);
        tracep->declBit(c+8999,"Azadi_top_verilator top_verilator GPIO gen_filter[15] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter rst_ni", false,-1);
        tracep->declBit(c+11452,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter enable_i", false,-1);
        tracep->declBit(c+14756,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_i", false,-1);
        tracep->declBit(c+14757,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9162,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9322,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9163,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter filter_q", false,-1);
        tracep->declBit(c+5986,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter stored_value_q", false,-1);
        tracep->declBit(c+9323,"Azadi_top_verilator top_verilator GPIO gen_filter[16] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter rst_ni", false,-1);
        tracep->declBit(c+11453,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter enable_i", false,-1);
        tracep->declBit(c+14758,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_i", false,-1);
        tracep->declBit(c+14759,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9164,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9324,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9165,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter filter_q", false,-1);
        tracep->declBit(c+5987,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter stored_value_q", false,-1);
        tracep->declBit(c+9325,"Azadi_top_verilator top_verilator GPIO gen_filter[17] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter rst_ni", false,-1);
        tracep->declBit(c+11454,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter enable_i", false,-1);
        tracep->declBit(c+14760,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_i", false,-1);
        tracep->declBit(c+14761,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9166,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9326,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9167,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter filter_q", false,-1);
        tracep->declBit(c+5988,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter stored_value_q", false,-1);
        tracep->declBit(c+9327,"Azadi_top_verilator top_verilator GPIO gen_filter[18] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter rst_ni", false,-1);
        tracep->declBit(c+11455,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter enable_i", false,-1);
        tracep->declBit(c+14762,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_i", false,-1);
        tracep->declBit(c+14763,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9168,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9328,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9169,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter filter_q", false,-1);
        tracep->declBit(c+5989,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter stored_value_q", false,-1);
        tracep->declBit(c+9329,"Azadi_top_verilator top_verilator GPIO gen_filter[19] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter rst_ni", false,-1);
        tracep->declBit(c+11456,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter enable_i", false,-1);
        tracep->declBit(c+14764,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_i", false,-1);
        tracep->declBit(c+14765,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9937,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+10164,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9938,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter filter_q", false,-1);
        tracep->declBit(c+5990,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter stored_value_q", false,-1);
        tracep->declBit(c+10165,"Azadi_top_verilator top_verilator GPIO gen_filter[20] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter rst_ni", false,-1);
        tracep->declBit(c+11457,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter enable_i", false,-1);
        tracep->declBit(c+14766,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_i", false,-1);
        tracep->declBit(c+14767,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9939,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+10166,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9940,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter filter_q", false,-1);
        tracep->declBit(c+5991,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter stored_value_q", false,-1);
        tracep->declBit(c+10167,"Azadi_top_verilator top_verilator GPIO gen_filter[21] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter rst_ni", false,-1);
        tracep->declBit(c+11458,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter enable_i", false,-1);
        tracep->declBit(c+14768,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_i", false,-1);
        tracep->declBit(c+14769,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9941,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+10168,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9942,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter filter_q", false,-1);
        tracep->declBit(c+5992,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter stored_value_q", false,-1);
        tracep->declBit(c+10169,"Azadi_top_verilator top_verilator GPIO gen_filter[22] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter rst_ni", false,-1);
        tracep->declBit(c+11459,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter enable_i", false,-1);
        tracep->declBit(c+14770,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_i", false,-1);
        tracep->declBit(c+14771,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9943,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+10170,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9944,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter filter_q", false,-1);
        tracep->declBit(c+5993,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter stored_value_q", false,-1);
        tracep->declBit(c+10171,"Azadi_top_verilator top_verilator GPIO gen_filter[23] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter rst_ni", false,-1);
        tracep->declBit(c+11460,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter enable_i", false,-1);
        tracep->declBit(c+14772,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_i", false,-1);
        tracep->declBit(c+14773,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+8852,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9000,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+8853,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter filter_q", false,-1);
        tracep->declBit(c+5994,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter stored_value_q", false,-1);
        tracep->declBit(c+9001,"Azadi_top_verilator top_verilator GPIO gen_filter[24] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter rst_ni", false,-1);
        tracep->declBit(c+11461,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter enable_i", false,-1);
        tracep->declBit(c+14774,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_i", false,-1);
        tracep->declBit(c+14775,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+8854,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+9002,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+8855,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter filter_q", false,-1);
        tracep->declBit(c+5995,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter stored_value_q", false,-1);
        tracep->declBit(c+9003,"Azadi_top_verilator top_verilator GPIO gen_filter[25] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter rst_ni", false,-1);
        tracep->declBit(c+11462,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter enable_i", false,-1);
        tracep->declBit(c+14776,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_i", false,-1);
        tracep->declBit(c+14777,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9945,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+10172,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9946,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter filter_q", false,-1);
        tracep->declBit(c+5996,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter stored_value_q", false,-1);
        tracep->declBit(c+10173,"Azadi_top_verilator top_verilator GPIO gen_filter[26] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter rst_ni", false,-1);
        tracep->declBit(c+11463,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter enable_i", false,-1);
        tracep->declBit(c+14778,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_i", false,-1);
        tracep->declBit(c+14779,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9947,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+10174,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9948,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter filter_q", false,-1);
        tracep->declBit(c+5997,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter stored_value_q", false,-1);
        tracep->declBit(c+10175,"Azadi_top_verilator top_verilator GPIO gen_filter[27] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter rst_ni", false,-1);
        tracep->declBit(c+11464,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter enable_i", false,-1);
        tracep->declBit(c+14780,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_i", false,-1);
        tracep->declBit(c+14781,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9949,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+10176,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9950,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter filter_q", false,-1);
        tracep->declBit(c+5998,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter stored_value_q", false,-1);
        tracep->declBit(c+10177,"Azadi_top_verilator top_verilator GPIO gen_filter[28] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter rst_ni", false,-1);
        tracep->declBit(c+11465,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter enable_i", false,-1);
        tracep->declBit(c+14782,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_i", false,-1);
        tracep->declBit(c+14783,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9951,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+10178,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9952,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter filter_q", false,-1);
        tracep->declBit(c+5999,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter stored_value_q", false,-1);
        tracep->declBit(c+10179,"Azadi_top_verilator top_verilator GPIO gen_filter[29] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter rst_ni", false,-1);
        tracep->declBit(c+11466,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter enable_i", false,-1);
        tracep->declBit(c+14784,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_i", false,-1);
        tracep->declBit(c+14785,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9953,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+10180,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9954,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter filter_q", false,-1);
        tracep->declBit(c+6000,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter stored_value_q", false,-1);
        tracep->declBit(c+10181,"Azadi_top_verilator top_verilator GPIO gen_filter[30] filter update_stored_value", false,-1);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter rst_ni", false,-1);
        tracep->declBit(c+11467,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter enable_i", false,-1);
        tracep->declBit(c+14786,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_i", false,-1);
        tracep->declBit(c+14787,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_o", false,-1);
        tracep->declBus(c+14972,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15124,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+9955,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+10182,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+9956,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter filter_q", false,-1);
        tracep->declBit(c+6001,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter stored_value_q", false,-1);
        tracep->declBit(c+10183,"Azadi_top_verilator top_verilator GPIO gen_filter[31] filter update_stored_value", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_dut clk_i", false,-1);
        tracep->declBit(c+14374,"Azadi_top_verilator top_verilator u_dut rst_ni", false,-1);
        tracep->declBit(c+2961,"Azadi_top_verilator top_verilator u_dut rx_dv_i", false,-1);
        tracep->declBus(c+2962,"Azadi_top_verilator top_verilator u_dut rx_byte_i", false,-1, 7,0);
        tracep->declBit(c+2907,"Azadi_top_verilator top_verilator u_dut we_o", false,-1);
        tracep->declBus(c+2908,"Azadi_top_verilator top_verilator u_dut addr_o", false,-1, 13,0);
        tracep->declBus(c+2963,"Azadi_top_verilator top_verilator u_dut wdata_o", false,-1, 31,0);
        tracep->declBit(c+2905,"Azadi_top_verilator top_verilator u_dut reset_o", false,-1);
        tracep->declBus(c+2964,"Azadi_top_verilator top_verilator u_dut ctrl_fsm_cs", false,-1, 1,0);
        tracep->declBus(c+2985,"Azadi_top_verilator top_verilator u_dut ctrl_fsm_ns", false,-1, 1,0);
        tracep->declBus(c+2962,"Azadi_top_verilator top_verilator u_dut rx_byte_d", false,-1, 7,0);
        tracep->declBus(c+2909,"Azadi_top_verilator top_verilator u_dut rx_byte_q0", false,-1, 7,0);
        tracep->declBus(c+2910,"Azadi_top_verilator top_verilator u_dut rx_byte_q1", false,-1, 7,0);
        tracep->declBus(c+2911,"Azadi_top_verilator top_verilator u_dut rx_byte_q2", false,-1, 7,0);
        tracep->declBus(c+2912,"Azadi_top_verilator top_verilator u_dut rx_byte_q3", false,-1, 7,0);
        tracep->declBit(c+2907,"Azadi_top_verilator top_verilator u_dut we_q", false,-1);
        tracep->declBit(c+2986,"Azadi_top_verilator top_verilator u_dut we_d", false,-1);
        tracep->declBus(c+2908,"Azadi_top_verilator top_verilator u_dut addr_q", false,-1, 13,0);
        tracep->declBus(c+2908,"Azadi_top_verilator top_verilator u_dut addr_d", false,-1, 13,0);
        tracep->declBit(c+2905,"Azadi_top_verilator top_verilator u_dut reset_q", false,-1);
        tracep->declBit(c+2987,"Azadi_top_verilator top_verilator u_dut reset_d", false,-1);
        tracep->declBus(c+14788,"Azadi_top_verilator top_verilator u_dut byte_count", false,-1, 1,0);
        tracep->declBus(c+15194,"Azadi_top_verilator top_verilator u_dut DONE", false,-1, 1,0);
        tracep->declBus(c+15266,"Azadi_top_verilator top_verilator u_dut LOAD", false,-1, 1,0);
        tracep->declBus(c+15120,"Azadi_top_verilator top_verilator u_dut PROG", false,-1, 1,0);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator u_dut RESET", false,-1, 1,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator programmer i_Clock", false,-1);
        tracep->declBit(c+14374,"Azadi_top_verilator top_verilator programmer rst_ni", false,-1);
        tracep->declBit(c+14866,"Azadi_top_verilator top_verilator programmer i_Rx_Serial", false,-1);
        tracep->declBus(c+15377,"Azadi_top_verilator top_verilator programmer CLKS_PER_BIT", false,-1, 15,0);
        tracep->declBit(c+2961,"Azadi_top_verilator top_verilator programmer o_Rx_DV", false,-1);
        tracep->declBus(c+2962,"Azadi_top_verilator top_verilator programmer o_Rx_Byte", false,-1, 7,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator programmer s_IDLE", false,-1, 2,0);
        tracep->declBus(c+15378,"Azadi_top_verilator top_verilator programmer s_RX_START_BIT", false,-1, 2,0);
        tracep->declBus(c+15379,"Azadi_top_verilator top_verilator programmer s_RX_DATA_BITS", false,-1, 2,0);
        tracep->declBus(c+15380,"Azadi_top_verilator top_verilator programmer s_RX_STOP_BIT", false,-1, 2,0);
        tracep->declBus(c+15381,"Azadi_top_verilator top_verilator programmer s_CLEANUP", false,-1, 2,0);
        tracep->declBit(c+14789,"Azadi_top_verilator top_verilator programmer r_Rx_Data_R", false,-1);
        tracep->declBit(c+14790,"Azadi_top_verilator top_verilator programmer r_Rx_Data", false,-1);
        tracep->declBus(c+2974,"Azadi_top_verilator top_verilator programmer r_Clock_Count", false,-1, 15,0);
        tracep->declBus(c+2975,"Azadi_top_verilator top_verilator programmer r_Bit_Index", false,-1, 2,0);
        tracep->declBus(c+2962,"Azadi_top_verilator top_verilator programmer r_Rx_Byte", false,-1, 7,0);
        tracep->declBit(c+2961,"Azadi_top_verilator top_verilator programmer r_Rx_DV", false,-1);
        tracep->declBus(c+2976,"Azadi_top_verilator top_verilator programmer r_SM_Main", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator iccm clock", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator iccm reset", false,-1);
        tracep->declBit(c+13006,"Azadi_top_verilator top_verilator iccm req", false,-1);
        tracep->declBus(c+13005,"Azadi_top_verilator top_verilator iccm addr", false,-1, 11,0);
        tracep->declBus(c+15382,"Azadi_top_verilator top_verilator iccm wdata", false,-1, 31,0);
        tracep->declBus(c+3969,"Azadi_top_verilator top_verilator iccm rdata", false,-1, 31,0);
        tracep->declBit(c+3968,"Azadi_top_verilator top_verilator iccm rvalid", false,-1);
        tracep->declBus(c+15383,"Azadi_top_verilator top_verilator iccm we", false,-1, 3,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator iccm iccm CLK", false,-1);
        tracep->declBit(c+13006,"Azadi_top_verilator top_verilator iccm iccm EN", false,-1);
        tracep->declBus(c+15383,"Azadi_top_verilator top_verilator iccm iccm WE", false,-1, 3,0);
        tracep->declBus(c+15382,"Azadi_top_verilator top_verilator iccm iccm Di", false,-1, 31,0);
        tracep->declBus(c+3969,"Azadi_top_verilator top_verilator iccm iccm Do", false,-1, 31,0);
        tracep->declBus(c+13005,"Azadi_top_verilator top_verilator iccm iccm A", false,-1, 11,0);
        tracep->declBus(c+15272,"Azadi_top_verilator top_verilator inst_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator inst_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator inst_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator inst_mem ByteAccess", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator inst_mem ErrOnWrite", false,-1);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator inst_mem ErrOnRead", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator inst_mem clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator inst_mem rst_ni", false,-1);
        tracep->declBit(c+12996,"Azadi_top_verilator top_verilator inst_mem tl_i a_valid", false,-1);
        tracep->declBus(c+12997,"Azadi_top_verilator top_verilator inst_mem tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12998,"Azadi_top_verilator top_verilator inst_mem tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+12999,"Azadi_top_verilator top_verilator inst_mem tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+13000,"Azadi_top_verilator top_verilator inst_mem tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+13001,"Azadi_top_verilator top_verilator inst_mem tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+13002,"Azadi_top_verilator top_verilator inst_mem tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13003,"Azadi_top_verilator top_verilator inst_mem tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+13004,"Azadi_top_verilator top_verilator inst_mem tl_i d_ready", false,-1);
        tracep->declBit(c+4007,"Azadi_top_verilator top_verilator inst_mem tl_o d_valid", false,-1);
        tracep->declBus(c+4008,"Azadi_top_verilator top_verilator inst_mem tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+4009,"Azadi_top_verilator top_verilator inst_mem tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+4010,"Azadi_top_verilator top_verilator inst_mem tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+4011,"Azadi_top_verilator top_verilator inst_mem tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+4012,"Azadi_top_verilator top_verilator inst_mem tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+4013,"Azadi_top_verilator top_verilator inst_mem tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+4014,"Azadi_top_verilator top_verilator inst_mem tl_o d_error", false,-1);
        tracep->declBit(c+4015,"Azadi_top_verilator top_verilator inst_mem tl_o a_ready", false,-1);
        tracep->declBit(c+13006,"Azadi_top_verilator top_verilator inst_mem req_o", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator inst_mem gnt_i", false,-1);
        tracep->declBit(c+13161,"Azadi_top_verilator top_verilator inst_mem we_o", false,-1);
        tracep->declBus(c+13005,"Azadi_top_verilator top_verilator inst_mem addr_o", false,-1, 11,0);
        tracep->declBus(c+13162,"Azadi_top_verilator top_verilator inst_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+13163,"Azadi_top_verilator top_verilator inst_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+14791,"Azadi_top_verilator top_verilator inst_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+3968,"Azadi_top_verilator top_verilator inst_mem rvalid_i", false,-1);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator inst_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator inst_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator inst_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator inst_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator inst_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+15199,"Azadi_top_verilator top_verilator inst_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+15200,"Azadi_top_verilator top_verilator inst_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+15201,"Azadi_top_verilator top_verilator inst_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+14792,"Azadi_top_verilator top_verilator inst_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+4803,"Azadi_top_verilator top_verilator inst_mem reqfifo_wready", false,-1);
        tracep->declBit(c+4804,"Azadi_top_verilator top_verilator inst_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+13164,"Azadi_top_verilator top_verilator inst_mem reqfifo_rready", false,-1);
        tracep->declBus(c+13165,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata op", false,-1, 1,0);
        tracep->declBit(c+13166,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata error", false,-1);
        tracep->declBus(c+13167,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata size", false,-1, 1,0);
        tracep->declBus(c+13168,"Azadi_top_verilator top_verilator inst_mem reqfifo_wdata source", false,-1, 7,0);
        tracep->declBus(c+4827,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata op", false,-1, 1,0);
        tracep->declBit(c+4828,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata error", false,-1);
        tracep->declBus(c+4829,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata size", false,-1, 1,0);
        tracep->declBus(c+4830,"Azadi_top_verilator top_verilator inst_mem reqfifo_rdata source", false,-1, 7,0);
        tracep->declBit(c+13169,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+4805,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+4831,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+13170,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wdata mask", false,-1, 3,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_wdata woffset", false,-1, 0,0);
        tracep->declBus(c+4832,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rdata mask", false,-1, 3,0);
        tracep->declBus(c+4833,"Azadi_top_verilator top_verilator inst_mem sramreqfifo_rdata woffset", false,-1, 0,0);
        tracep->declBit(c+4831,"Azadi_top_verilator top_verilator inst_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+4806,"Azadi_top_verilator top_verilator inst_mem rspfifo_wready", false,-1);
        tracep->declBit(c+4845,"Azadi_top_verilator top_verilator inst_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+14793,"Azadi_top_verilator top_verilator inst_mem rspfifo_rready", false,-1);
        tracep->declBus(c+4278,"Azadi_top_verilator top_verilator inst_mem rspfifo_wdata data", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator inst_mem rspfifo_wdata error", false,-1);
        tracep->declBus(c+4279,"Azadi_top_verilator top_verilator inst_mem rspfifo_rdata data", false,-1, 31,0);
        tracep->declBit(c+4280,"Azadi_top_verilator top_verilator inst_mem rspfifo_rdata error", false,-1);
        tracep->declBit(c+13166,"Azadi_top_verilator top_verilator inst_mem error_internal", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator inst_mem wr_attr_error", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator inst_mem wr_vld_error", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator inst_mem rd_vld_error", false,-1);
        tracep->declBit(c+13166,"Azadi_top_verilator top_verilator inst_mem tlul_error", false,-1);
        tracep->declBit(c+14792,"Azadi_top_verilator top_verilator inst_mem a_ack", false,-1);
        tracep->declBit(c+13164,"Azadi_top_verilator top_verilator inst_mem d_ack", false,-1);
        tracep->declBit(c+13006,"Azadi_top_verilator top_verilator inst_mem sram_ack", false,-1);
        tracep->declBit(c+14794,"Azadi_top_verilator top_verilator inst_mem d_valid", false,-1);
        tracep->declBit(c+14795,"Azadi_top_verilator top_verilator inst_mem d_error", false,-1);
    }
}

void VAzadi_top_verilator::traceInitSub3(void* userp, VerilatedVcd* tracep) {
    VAzadi_top_verilator__Syms* __restrict vlSymsp = static_cast<VAzadi_top_verilator__Syms*>(userp);
    VAzadi_top_verilator* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator inst_mem woffset", false,-1, 0,0);
        tracep->declBus(c+13171,"Azadi_top_verilator top_verilator inst_mem wmask_int(0)", false,-1, 31,0);
        tracep->declBus(c+13172,"Azadi_top_verilator top_verilator inst_mem wdata_int(0)", false,-1, 31,0);
        tracep->declBus(c+14796,"Azadi_top_verilator top_verilator inst_mem rdata(0)", false,-1, 31,0);
        tracep->declBus(c+4846,"Azadi_top_verilator top_verilator inst_mem rmask(0)", false,-1, 31,0);
        tracep->declBus(c+4281,"Azadi_top_verilator top_verilator inst_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator inst_mem unused_rerror", false,-1);
        tracep->declBus(c+13173,"Azadi_top_verilator top_verilator inst_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+15202,"Azadi_top_verilator top_verilator inst_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator inst_mem u_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator inst_mem u_err rst_ni", false,-1);
        tracep->declBit(c+12996,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_valid", false,-1);
        tracep->declBus(c+12997,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+12998,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+12999,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+13000,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+13001,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+13002,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+13003,"Azadi_top_verilator top_verilator inst_mem u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+13004,"Azadi_top_verilator top_verilator inst_mem u_err tl_i d_ready", false,-1);
        tracep->declBit(c+13166,"Azadi_top_verilator top_verilator inst_mem u_err err_o", false,-1);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator inst_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator inst_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator inst_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator inst_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator inst_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+13174,"Azadi_top_verilator top_verilator inst_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+13175,"Azadi_top_verilator top_verilator inst_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+13176,"Azadi_top_verilator top_verilator inst_mem u_err op_full", false,-1);
        tracep->declBit(c+13177,"Azadi_top_verilator top_verilator inst_mem u_err op_partial", false,-1);
        tracep->declBit(c+13178,"Azadi_top_verilator top_verilator inst_mem u_err op_get", false,-1);
        tracep->declBit(c+13179,"Azadi_top_verilator top_verilator inst_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+13180,"Azadi_top_verilator top_verilator inst_mem u_err mask_chk", false,-1);
        tracep->declBit(c+13181,"Azadi_top_verilator top_verilator inst_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+13182,"Azadi_top_verilator top_verilator inst_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+14989,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator inst_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator inst_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator inst_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator inst_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator inst_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+14792,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4803,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+13183,"Azadi_top_verilator top_verilator inst_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+4804,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+13164,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+4834,"Azadi_top_verilator top_verilator inst_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+14797,"Azadi_top_verilator top_verilator inst_mem u_reqfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4794,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+3958,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+13184,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14798,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+4807,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+4808,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+4807,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+4795,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+3959,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+4796,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+3960,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+3976,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+3977,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage(1)", false,-1, 12,0);
        tracep->declBus(c+14799,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+14799,"Azadi_top_verilator top_verilator inst_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+13169,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+4805,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+13185,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+4809,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+4831,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+4835,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+14800,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4797,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+3961,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+13186,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14801,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+4810,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+4811,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+4810,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+4798,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+3962,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+4799,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+3963,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+3978,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage(0)", false,-1, 4,0);
        tracep->declBus(c+3979,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage(1)", false,-1, 4,0);
        tracep->declBus(c+14802,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+14802,"Azadi_top_verilator top_verilator inst_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+15204,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator inst_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator inst_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator inst_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator inst_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator inst_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+4831,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4806,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+4282,"Azadi_top_verilator top_verilator inst_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+4845,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+14793,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+4284,"Azadi_top_verilator top_verilator inst_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+14803,"Azadi_top_verilator top_verilator inst_mem u_rspfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14878,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4800,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+3964,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+4847,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+14804,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+4812,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+4813,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+4848,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+4801,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+3965,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+4802,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+3966,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declQuad(c+3980,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage(0)", false,-1, 32,0);
        tracep->declQuad(c+3982,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage(1)", false,-1, 32,0);
        tracep->declQuad(c+14805,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+14807,"Azadi_top_verilator top_verilator inst_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator reset_manager clk_i", false,-1);
        tracep->declBit(c+14367,"Azadi_top_verilator top_verilator reset_manager rst_ni", false,-1);
        tracep->declBit(c+12494,"Azadi_top_verilator top_verilator reset_manager ndmreset", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator reset_manager sys_rst_ni", false,-1);
        tracep->declBit(c+14809,"Azadi_top_verilator top_verilator reset_manager rst_d", false,-1);
        tracep->declBit(c+14810,"Azadi_top_verilator top_verilator reset_manager rst_q", false,-1);
        tracep->declBit(c+14810,"Azadi_top_verilator top_verilator reset_manager rst_fd", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator reset_manager rst_fq", false,-1);
        tracep->declBus(c+15199,"Azadi_top_verilator top_verilator intr_controller SRCW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller rst_ni", false,-1);
        tracep->declBit(c+7334,"Azadi_top_verilator top_verilator intr_controller tl_i a_valid", false,-1);
        tracep->declBus(c+7335,"Azadi_top_verilator top_verilator intr_controller tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7336,"Azadi_top_verilator top_verilator intr_controller tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+7337,"Azadi_top_verilator top_verilator intr_controller tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+7338,"Azadi_top_verilator top_verilator intr_controller tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+7339,"Azadi_top_verilator top_verilator intr_controller tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+7340,"Azadi_top_verilator top_verilator intr_controller tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7341,"Azadi_top_verilator top_verilator intr_controller tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+7342,"Azadi_top_verilator top_verilator intr_controller tl_i d_ready", false,-1);
        tracep->declBit(c+3817,"Azadi_top_verilator top_verilator intr_controller tl_o d_valid", false,-1);
        tracep->declBus(c+3818,"Azadi_top_verilator top_verilator intr_controller tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3819,"Azadi_top_verilator top_verilator intr_controller tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3820,"Azadi_top_verilator top_verilator intr_controller tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3821,"Azadi_top_verilator top_verilator intr_controller tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3822,"Azadi_top_verilator top_verilator intr_controller tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3823,"Azadi_top_verilator top_verilator intr_controller tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3824,"Azadi_top_verilator top_verilator intr_controller tl_o d_error", false,-1);
        tracep->declBit(c+3825,"Azadi_top_verilator top_verilator intr_controller tl_o a_ready", false,-1);
        tracep->declBus(c+14811,"Azadi_top_verilator top_verilator intr_controller intr_src_i", false,-1, 31,0);
        tracep->declBus(c+546,"Azadi_top_verilator top_verilator intr_controller irq_o", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9004+i*1,"Azadi_top_verilator top_verilator intr_controller irq_id_o", true,(i+0), 4,0);}}
        tracep->declBus(c+6156,"Azadi_top_verilator top_verilator intr_controller msip_o", false,-1, 0,0);
        tracep->declBit(c+6157,"Azadi_top_verilator top_verilator intr_controller reg2hw le(0) q", false,-1);
        tracep->declBit(c+6158,"Azadi_top_verilator top_verilator intr_controller reg2hw le(1) q", false,-1);
        tracep->declBit(c+6159,"Azadi_top_verilator top_verilator intr_controller reg2hw le(2) q", false,-1);
        tracep->declBit(c+6160,"Azadi_top_verilator top_verilator intr_controller reg2hw le(3) q", false,-1);
        tracep->declBit(c+6161,"Azadi_top_verilator top_verilator intr_controller reg2hw le(4) q", false,-1);
        tracep->declBit(c+6162,"Azadi_top_verilator top_verilator intr_controller reg2hw le(5) q", false,-1);
        tracep->declBit(c+6163,"Azadi_top_verilator top_verilator intr_controller reg2hw le(6) q", false,-1);
        tracep->declBit(c+6164,"Azadi_top_verilator top_verilator intr_controller reg2hw le(7) q", false,-1);
        tracep->declBit(c+6165,"Azadi_top_verilator top_verilator intr_controller reg2hw le(8) q", false,-1);
        tracep->declBit(c+6166,"Azadi_top_verilator top_verilator intr_controller reg2hw le(9) q", false,-1);
        tracep->declBit(c+6167,"Azadi_top_verilator top_verilator intr_controller reg2hw le(10) q", false,-1);
        tracep->declBit(c+6168,"Azadi_top_verilator top_verilator intr_controller reg2hw le(11) q", false,-1);
        tracep->declBit(c+6169,"Azadi_top_verilator top_verilator intr_controller reg2hw le(12) q", false,-1);
        tracep->declBit(c+6170,"Azadi_top_verilator top_verilator intr_controller reg2hw le(13) q", false,-1);
        tracep->declBit(c+6171,"Azadi_top_verilator top_verilator intr_controller reg2hw le(14) q", false,-1);
        tracep->declBit(c+6172,"Azadi_top_verilator top_verilator intr_controller reg2hw le(15) q", false,-1);
        tracep->declBit(c+6173,"Azadi_top_verilator top_verilator intr_controller reg2hw le(16) q", false,-1);
        tracep->declBit(c+6174,"Azadi_top_verilator top_verilator intr_controller reg2hw le(17) q", false,-1);
        tracep->declBit(c+6175,"Azadi_top_verilator top_verilator intr_controller reg2hw le(18) q", false,-1);
        tracep->declBit(c+6176,"Azadi_top_verilator top_verilator intr_controller reg2hw le(19) q", false,-1);
        tracep->declBit(c+6177,"Azadi_top_verilator top_verilator intr_controller reg2hw le(20) q", false,-1);
        tracep->declBit(c+6178,"Azadi_top_verilator top_verilator intr_controller reg2hw le(21) q", false,-1);
        tracep->declBit(c+6179,"Azadi_top_verilator top_verilator intr_controller reg2hw le(22) q", false,-1);
        tracep->declBit(c+6180,"Azadi_top_verilator top_verilator intr_controller reg2hw le(23) q", false,-1);
        tracep->declBit(c+6181,"Azadi_top_verilator top_verilator intr_controller reg2hw le(24) q", false,-1);
        tracep->declBit(c+6182,"Azadi_top_verilator top_verilator intr_controller reg2hw le(25) q", false,-1);
        tracep->declBit(c+6183,"Azadi_top_verilator top_verilator intr_controller reg2hw le(26) q", false,-1);
        tracep->declBit(c+6184,"Azadi_top_verilator top_verilator intr_controller reg2hw le(27) q", false,-1);
        tracep->declBit(c+6185,"Azadi_top_verilator top_verilator intr_controller reg2hw le(28) q", false,-1);
        tracep->declBit(c+6186,"Azadi_top_verilator top_verilator intr_controller reg2hw le(29) q", false,-1);
        tracep->declBit(c+6187,"Azadi_top_verilator top_verilator intr_controller reg2hw le(30) q", false,-1);
        tracep->declBit(c+6188,"Azadi_top_verilator top_verilator intr_controller reg2hw le(31) q", false,-1);
        tracep->declBus(c+6189,"Azadi_top_verilator top_verilator intr_controller reg2hw prio0 q", false,-1, 2,0);
        tracep->declBus(c+6190,"Azadi_top_verilator top_verilator intr_controller reg2hw prio1 q", false,-1, 2,0);
        tracep->declBus(c+6191,"Azadi_top_verilator top_verilator intr_controller reg2hw prio2 q", false,-1, 2,0);
        tracep->declBus(c+6192,"Azadi_top_verilator top_verilator intr_controller reg2hw prio3 q", false,-1, 2,0);
        tracep->declBus(c+6193,"Azadi_top_verilator top_verilator intr_controller reg2hw prio4 q", false,-1, 2,0);
        tracep->declBus(c+6194,"Azadi_top_verilator top_verilator intr_controller reg2hw prio5 q", false,-1, 2,0);
        tracep->declBus(c+6195,"Azadi_top_verilator top_verilator intr_controller reg2hw prio6 q", false,-1, 2,0);
        tracep->declBus(c+6196,"Azadi_top_verilator top_verilator intr_controller reg2hw prio7 q", false,-1, 2,0);
        tracep->declBus(c+6197,"Azadi_top_verilator top_verilator intr_controller reg2hw prio8 q", false,-1, 2,0);
        tracep->declBus(c+6198,"Azadi_top_verilator top_verilator intr_controller reg2hw prio9 q", false,-1, 2,0);
        tracep->declBus(c+6199,"Azadi_top_verilator top_verilator intr_controller reg2hw prio10 q", false,-1, 2,0);
        tracep->declBus(c+6200,"Azadi_top_verilator top_verilator intr_controller reg2hw prio11 q", false,-1, 2,0);
        tracep->declBus(c+6201,"Azadi_top_verilator top_verilator intr_controller reg2hw prio12 q", false,-1, 2,0);
        tracep->declBus(c+6202,"Azadi_top_verilator top_verilator intr_controller reg2hw prio13 q", false,-1, 2,0);
        tracep->declBus(c+6203,"Azadi_top_verilator top_verilator intr_controller reg2hw prio14 q", false,-1, 2,0);
        tracep->declBus(c+6204,"Azadi_top_verilator top_verilator intr_controller reg2hw prio15 q", false,-1, 2,0);
        tracep->declBus(c+6205,"Azadi_top_verilator top_verilator intr_controller reg2hw prio16 q", false,-1, 2,0);
        tracep->declBus(c+6206,"Azadi_top_verilator top_verilator intr_controller reg2hw prio17 q", false,-1, 2,0);
        tracep->declBus(c+6207,"Azadi_top_verilator top_verilator intr_controller reg2hw prio18 q", false,-1, 2,0);
        tracep->declBus(c+6208,"Azadi_top_verilator top_verilator intr_controller reg2hw prio19 q", false,-1, 2,0);
        tracep->declBus(c+6209,"Azadi_top_verilator top_verilator intr_controller reg2hw prio20 q", false,-1, 2,0);
        tracep->declBus(c+6210,"Azadi_top_verilator top_verilator intr_controller reg2hw prio21 q", false,-1, 2,0);
        tracep->declBus(c+6211,"Azadi_top_verilator top_verilator intr_controller reg2hw prio22 q", false,-1, 2,0);
        tracep->declBus(c+6212,"Azadi_top_verilator top_verilator intr_controller reg2hw prio23 q", false,-1, 2,0);
        tracep->declBus(c+6213,"Azadi_top_verilator top_verilator intr_controller reg2hw prio24 q", false,-1, 2,0);
        tracep->declBus(c+6214,"Azadi_top_verilator top_verilator intr_controller reg2hw prio25 q", false,-1, 2,0);
        tracep->declBus(c+6215,"Azadi_top_verilator top_verilator intr_controller reg2hw prio26 q", false,-1, 2,0);
        tracep->declBus(c+6216,"Azadi_top_verilator top_verilator intr_controller reg2hw prio27 q", false,-1, 2,0);
        tracep->declBus(c+6217,"Azadi_top_verilator top_verilator intr_controller reg2hw prio28 q", false,-1, 2,0);
        tracep->declBus(c+6218,"Azadi_top_verilator top_verilator intr_controller reg2hw prio29 q", false,-1, 2,0);
        tracep->declBus(c+6219,"Azadi_top_verilator top_verilator intr_controller reg2hw prio30 q", false,-1, 2,0);
        tracep->declBus(c+6220,"Azadi_top_verilator top_verilator intr_controller reg2hw prio31 q", false,-1, 2,0);
        tracep->declBit(c+6221,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(0) q", false,-1);
        tracep->declBit(c+6222,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(1) q", false,-1);
        tracep->declBit(c+6223,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(2) q", false,-1);
        tracep->declBit(c+6224,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(3) q", false,-1);
        tracep->declBit(c+6225,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(4) q", false,-1);
        tracep->declBit(c+6226,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(5) q", false,-1);
        tracep->declBit(c+6227,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(6) q", false,-1);
        tracep->declBit(c+6228,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(7) q", false,-1);
        tracep->declBit(c+6229,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(8) q", false,-1);
        tracep->declBit(c+6230,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(9) q", false,-1);
        tracep->declBit(c+6231,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(10) q", false,-1);
        tracep->declBit(c+6232,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(11) q", false,-1);
        tracep->declBit(c+6233,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(12) q", false,-1);
        tracep->declBit(c+6234,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(13) q", false,-1);
        tracep->declBit(c+6235,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(14) q", false,-1);
        tracep->declBit(c+6236,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(15) q", false,-1);
        tracep->declBit(c+6237,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(16) q", false,-1);
        tracep->declBit(c+6238,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(17) q", false,-1);
        tracep->declBit(c+6239,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(18) q", false,-1);
        tracep->declBit(c+6240,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(19) q", false,-1);
        tracep->declBit(c+6241,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(20) q", false,-1);
        tracep->declBit(c+6242,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(21) q", false,-1);
        tracep->declBit(c+6243,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(22) q", false,-1);
        tracep->declBit(c+6244,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(23) q", false,-1);
        tracep->declBit(c+6245,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(24) q", false,-1);
        tracep->declBit(c+6246,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(25) q", false,-1);
        tracep->declBit(c+6247,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(26) q", false,-1);
        tracep->declBit(c+6248,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(27) q", false,-1);
        tracep->declBit(c+6249,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(28) q", false,-1);
        tracep->declBit(c+6250,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(29) q", false,-1);
        tracep->declBit(c+6251,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(30) q", false,-1);
        tracep->declBit(c+6252,"Azadi_top_verilator top_verilator intr_controller reg2hw ie0(31) q", false,-1);
        tracep->declBus(c+6253,"Azadi_top_verilator top_verilator intr_controller reg2hw threshold0 q", false,-1, 2,0);
        tracep->declBus(c+6254,"Azadi_top_verilator top_verilator intr_controller reg2hw cc0 q", false,-1, 5,0);
        tracep->declBit(c+6255,"Azadi_top_verilator top_verilator intr_controller reg2hw cc0 qe", false,-1);
        tracep->declBit(c+6256,"Azadi_top_verilator top_verilator intr_controller reg2hw cc0 re", false,-1);
        tracep->declBit(c+6257,"Azadi_top_verilator top_verilator intr_controller reg2hw msip0 q", false,-1);
        tracep->declBit(c+9005,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(0) d", false,-1);
        tracep->declBit(c+9006,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(0) de", false,-1);
        tracep->declBit(c+9007,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(1) d", false,-1);
        tracep->declBit(c+9008,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(1) de", false,-1);
        tracep->declBit(c+9009,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(2) d", false,-1);
        tracep->declBit(c+9010,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(2) de", false,-1);
        tracep->declBit(c+9011,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(3) d", false,-1);
        tracep->declBit(c+9012,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(3) de", false,-1);
        tracep->declBit(c+9013,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(4) d", false,-1);
        tracep->declBit(c+9014,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(4) de", false,-1);
        tracep->declBit(c+9015,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(5) d", false,-1);
        tracep->declBit(c+9016,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(5) de", false,-1);
        tracep->declBit(c+9017,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(6) d", false,-1);
        tracep->declBit(c+9018,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(6) de", false,-1);
        tracep->declBit(c+9019,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(7) d", false,-1);
        tracep->declBit(c+9020,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(7) de", false,-1);
        tracep->declBit(c+9021,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(8) d", false,-1);
        tracep->declBit(c+9022,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(8) de", false,-1);
        tracep->declBit(c+9023,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(9) d", false,-1);
        tracep->declBit(c+9024,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(9) de", false,-1);
        tracep->declBit(c+9025,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(10) d", false,-1);
        tracep->declBit(c+9026,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(10) de", false,-1);
        tracep->declBit(c+9027,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(11) d", false,-1);
        tracep->declBit(c+9028,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(11) de", false,-1);
        tracep->declBit(c+9029,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(12) d", false,-1);
        tracep->declBit(c+9030,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(12) de", false,-1);
        tracep->declBit(c+9031,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(13) d", false,-1);
        tracep->declBit(c+9032,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(13) de", false,-1);
        tracep->declBit(c+9033,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(14) d", false,-1);
        tracep->declBit(c+9034,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(14) de", false,-1);
        tracep->declBit(c+9035,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(15) d", false,-1);
        tracep->declBit(c+9036,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(15) de", false,-1);
        tracep->declBit(c+9037,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(16) d", false,-1);
        tracep->declBit(c+9038,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(16) de", false,-1);
        tracep->declBit(c+9039,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(17) d", false,-1);
        tracep->declBit(c+9040,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(17) de", false,-1);
        tracep->declBit(c+9041,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(18) d", false,-1);
        tracep->declBit(c+9042,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(18) de", false,-1);
        tracep->declBit(c+9043,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(19) d", false,-1);
        tracep->declBit(c+9044,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(19) de", false,-1);
        tracep->declBit(c+9045,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(20) d", false,-1);
        tracep->declBit(c+9046,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(20) de", false,-1);
        tracep->declBit(c+9047,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(21) d", false,-1);
        tracep->declBit(c+9048,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(21) de", false,-1);
        tracep->declBit(c+9049,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(22) d", false,-1);
        tracep->declBit(c+9050,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(22) de", false,-1);
        tracep->declBit(c+9051,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(23) d", false,-1);
        tracep->declBit(c+9052,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(23) de", false,-1);
        tracep->declBit(c+9053,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(24) d", false,-1);
        tracep->declBit(c+9054,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(24) de", false,-1);
        tracep->declBit(c+9055,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(25) d", false,-1);
        tracep->declBit(c+9056,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(25) de", false,-1);
        tracep->declBit(c+9057,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(26) d", false,-1);
        tracep->declBit(c+9058,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(26) de", false,-1);
        tracep->declBit(c+9059,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(27) d", false,-1);
        tracep->declBit(c+9060,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(27) de", false,-1);
        tracep->declBit(c+9061,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(28) d", false,-1);
        tracep->declBit(c+9062,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(28) de", false,-1);
        tracep->declBit(c+9063,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(29) d", false,-1);
        tracep->declBit(c+9064,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(29) de", false,-1);
        tracep->declBit(c+9065,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(30) d", false,-1);
        tracep->declBit(c+9066,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(30) de", false,-1);
        tracep->declBit(c+9067,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(31) d", false,-1);
        tracep->declBit(c+9068,"Azadi_top_verilator top_verilator intr_controller hw2reg ip(31) de", false,-1);
        tracep->declBus(c+9069,"Azadi_top_verilator top_verilator intr_controller hw2reg cc0 d", false,-1, 5,0);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator intr_controller MAX_PRIO", false,-1, 31,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller PRIOW", false,-1, 31,0);
        tracep->declBus(c+10437,"Azadi_top_verilator top_verilator intr_controller le", false,-1, 31,0);
        tracep->declBus(c+6002,"Azadi_top_verilator top_verilator intr_controller ip", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+10536+i*1,"Azadi_top_verilator top_verilator intr_controller ie", true,(i+0), 31,0);}}
        tracep->declBus(c+6258,"Azadi_top_verilator top_verilator intr_controller claim_re", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9070+i*1,"Azadi_top_verilator top_verilator intr_controller claim_id", true,(i+0), 4,0);}}
        tracep->declBus(c+11931,"Azadi_top_verilator top_verilator intr_controller claim", false,-1, 31,0);
        tracep->declBus(c+6259,"Azadi_top_verilator top_verilator intr_controller complete_we", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11932+i*1,"Azadi_top_verilator top_verilator intr_controller complete_id", true,(i+0), 4,0);}}
        tracep->declBus(c+11933,"Azadi_top_verilator top_verilator intr_controller complete", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+9071+i*1,"Azadi_top_verilator top_verilator intr_controller cc_id", true,(i+0), 4,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+10537+i*1,"Azadi_top_verilator top_verilator intr_controller prio", true,(i+0), 2,0);}}
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+11934+i*1,"Azadi_top_verilator top_verilator intr_controller threshold", true,(i+0), 2,0);}}
        tracep->declBus(c+14995,"Azadi_top_verilator top_verilator intr_controller unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14995,"Azadi_top_verilator top_verilator intr_controller unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator intr_controller u_gateway N_SOURCE", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_gateway clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_gateway rst_ni", false,-1);
        tracep->declBus(c+14811,"Azadi_top_verilator top_verilator intr_controller u_gateway src_i", false,-1, 31,0);
        tracep->declBus(c+10437,"Azadi_top_verilator top_verilator intr_controller u_gateway le_i", false,-1, 31,0);
        tracep->declBus(c+11931,"Azadi_top_verilator top_verilator intr_controller u_gateway claim_i", false,-1, 31,0);
        tracep->declBus(c+11933,"Azadi_top_verilator top_verilator intr_controller u_gateway complete_i", false,-1, 31,0);
        tracep->declBus(c+6002,"Azadi_top_verilator top_verilator intr_controller u_gateway ip_o", false,-1, 31,0);
        tracep->declBus(c+9170,"Azadi_top_verilator top_verilator intr_controller u_gateway ia", false,-1, 31,0);
        tracep->declBus(c+10438,"Azadi_top_verilator top_verilator intr_controller u_gateway set", false,-1, 31,0);
        tracep->declBus(c+6003,"Azadi_top_verilator top_verilator intr_controller u_gateway src_q", false,-1, 31,0);
        tracep->declBus(c+14950,"Azadi_top_verilator top_verilator intr_controller u_gateway unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg rst_ni", false,-1);
        tracep->declBit(c+7334,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_valid", false,-1);
        tracep->declBus(c+7335,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7336,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+7337,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+7338,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+7339,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+7340,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7341,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+7342,"Azadi_top_verilator top_verilator intr_controller u_reg tl_i d_ready", false,-1);
        tracep->declBit(c+3817,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_valid", false,-1);
        tracep->declBus(c+3818,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3819,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3820,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3821,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3822,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3823,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3824,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o d_error", false,-1);
        tracep->declBit(c+3825,"Azadi_top_verilator top_verilator intr_controller u_reg tl_o a_ready", false,-1);
        tracep->declBit(c+6157,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(0) q", false,-1);
        tracep->declBit(c+6158,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(1) q", false,-1);
        tracep->declBit(c+6159,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(2) q", false,-1);
        tracep->declBit(c+6160,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(3) q", false,-1);
        tracep->declBit(c+6161,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(4) q", false,-1);
        tracep->declBit(c+6162,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(5) q", false,-1);
        tracep->declBit(c+6163,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(6) q", false,-1);
        tracep->declBit(c+6164,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(7) q", false,-1);
        tracep->declBit(c+6165,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(8) q", false,-1);
        tracep->declBit(c+6166,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(9) q", false,-1);
        tracep->declBit(c+6167,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(10) q", false,-1);
        tracep->declBit(c+6168,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(11) q", false,-1);
        tracep->declBit(c+6169,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(12) q", false,-1);
        tracep->declBit(c+6170,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(13) q", false,-1);
        tracep->declBit(c+6171,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(14) q", false,-1);
        tracep->declBit(c+6172,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(15) q", false,-1);
        tracep->declBit(c+6173,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(16) q", false,-1);
        tracep->declBit(c+6174,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(17) q", false,-1);
        tracep->declBit(c+6175,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(18) q", false,-1);
        tracep->declBit(c+6176,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(19) q", false,-1);
        tracep->declBit(c+6177,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(20) q", false,-1);
        tracep->declBit(c+6178,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(21) q", false,-1);
        tracep->declBit(c+6179,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(22) q", false,-1);
        tracep->declBit(c+6180,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(23) q", false,-1);
        tracep->declBit(c+6181,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(24) q", false,-1);
        tracep->declBit(c+6182,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(25) q", false,-1);
        tracep->declBit(c+6183,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(26) q", false,-1);
        tracep->declBit(c+6184,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(27) q", false,-1);
        tracep->declBit(c+6185,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(28) q", false,-1);
        tracep->declBit(c+6186,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(29) q", false,-1);
        tracep->declBit(c+6187,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(30) q", false,-1);
        tracep->declBit(c+6188,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw le(31) q", false,-1);
        tracep->declBus(c+6189,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio0 q", false,-1, 2,0);
        tracep->declBus(c+6190,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio1 q", false,-1, 2,0);
        tracep->declBus(c+6191,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio2 q", false,-1, 2,0);
        tracep->declBus(c+6192,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio3 q", false,-1, 2,0);
        tracep->declBus(c+6193,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio4 q", false,-1, 2,0);
        tracep->declBus(c+6194,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio5 q", false,-1, 2,0);
        tracep->declBus(c+6195,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio6 q", false,-1, 2,0);
        tracep->declBus(c+6196,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio7 q", false,-1, 2,0);
        tracep->declBus(c+6197,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio8 q", false,-1, 2,0);
        tracep->declBus(c+6198,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio9 q", false,-1, 2,0);
        tracep->declBus(c+6199,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio10 q", false,-1, 2,0);
        tracep->declBus(c+6200,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio11 q", false,-1, 2,0);
        tracep->declBus(c+6201,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio12 q", false,-1, 2,0);
        tracep->declBus(c+6202,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio13 q", false,-1, 2,0);
        tracep->declBus(c+6203,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio14 q", false,-1, 2,0);
        tracep->declBus(c+6204,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio15 q", false,-1, 2,0);
        tracep->declBus(c+6205,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio16 q", false,-1, 2,0);
        tracep->declBus(c+6206,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio17 q", false,-1, 2,0);
        tracep->declBus(c+6207,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio18 q", false,-1, 2,0);
        tracep->declBus(c+6208,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio19 q", false,-1, 2,0);
        tracep->declBus(c+6209,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio20 q", false,-1, 2,0);
        tracep->declBus(c+6210,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio21 q", false,-1, 2,0);
        tracep->declBus(c+6211,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio22 q", false,-1, 2,0);
        tracep->declBus(c+6212,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio23 q", false,-1, 2,0);
        tracep->declBus(c+6213,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio24 q", false,-1, 2,0);
        tracep->declBus(c+6214,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio25 q", false,-1, 2,0);
        tracep->declBus(c+6215,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio26 q", false,-1, 2,0);
        tracep->declBus(c+6216,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio27 q", false,-1, 2,0);
        tracep->declBus(c+6217,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio28 q", false,-1, 2,0);
        tracep->declBus(c+6218,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio29 q", false,-1, 2,0);
        tracep->declBus(c+6219,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio30 q", false,-1, 2,0);
        tracep->declBus(c+6220,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw prio31 q", false,-1, 2,0);
        tracep->declBit(c+6221,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(0) q", false,-1);
        tracep->declBit(c+6222,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(1) q", false,-1);
        tracep->declBit(c+6223,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(2) q", false,-1);
        tracep->declBit(c+6224,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(3) q", false,-1);
        tracep->declBit(c+6225,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(4) q", false,-1);
        tracep->declBit(c+6226,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(5) q", false,-1);
        tracep->declBit(c+6227,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(6) q", false,-1);
        tracep->declBit(c+6228,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(7) q", false,-1);
        tracep->declBit(c+6229,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(8) q", false,-1);
        tracep->declBit(c+6230,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(9) q", false,-1);
        tracep->declBit(c+6231,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(10) q", false,-1);
        tracep->declBit(c+6232,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(11) q", false,-1);
        tracep->declBit(c+6233,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(12) q", false,-1);
        tracep->declBit(c+6234,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(13) q", false,-1);
        tracep->declBit(c+6235,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(14) q", false,-1);
        tracep->declBit(c+6236,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(15) q", false,-1);
        tracep->declBit(c+6237,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(16) q", false,-1);
        tracep->declBit(c+6238,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(17) q", false,-1);
        tracep->declBit(c+6239,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(18) q", false,-1);
        tracep->declBit(c+6240,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(19) q", false,-1);
        tracep->declBit(c+6241,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(20) q", false,-1);
        tracep->declBit(c+6242,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(21) q", false,-1);
        tracep->declBit(c+6243,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(22) q", false,-1);
        tracep->declBit(c+6244,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(23) q", false,-1);
        tracep->declBit(c+6245,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(24) q", false,-1);
        tracep->declBit(c+6246,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(25) q", false,-1);
        tracep->declBit(c+6247,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(26) q", false,-1);
        tracep->declBit(c+6248,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(27) q", false,-1);
        tracep->declBit(c+6249,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(28) q", false,-1);
        tracep->declBit(c+6250,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(29) q", false,-1);
        tracep->declBit(c+6251,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(30) q", false,-1);
        tracep->declBit(c+6252,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw ie0(31) q", false,-1);
        tracep->declBus(c+6253,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw threshold0 q", false,-1, 2,0);
        tracep->declBus(c+6254,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw cc0 q", false,-1, 5,0);
        tracep->declBit(c+6255,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw cc0 qe", false,-1);
        tracep->declBit(c+6256,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw cc0 re", false,-1);
        tracep->declBit(c+6257,"Azadi_top_verilator top_verilator intr_controller u_reg reg2hw msip0 q", false,-1);
        tracep->declBit(c+9005,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(0) d", false,-1);
        tracep->declBit(c+9006,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(0) de", false,-1);
        tracep->declBit(c+9007,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(1) d", false,-1);
        tracep->declBit(c+9008,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(1) de", false,-1);
        tracep->declBit(c+9009,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(2) d", false,-1);
        tracep->declBit(c+9010,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(2) de", false,-1);
        tracep->declBit(c+9011,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(3) d", false,-1);
        tracep->declBit(c+9012,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(3) de", false,-1);
        tracep->declBit(c+9013,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(4) d", false,-1);
        tracep->declBit(c+9014,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(4) de", false,-1);
        tracep->declBit(c+9015,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(5) d", false,-1);
        tracep->declBit(c+9016,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(5) de", false,-1);
        tracep->declBit(c+9017,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(6) d", false,-1);
        tracep->declBit(c+9018,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(6) de", false,-1);
        tracep->declBit(c+9019,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(7) d", false,-1);
        tracep->declBit(c+9020,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(7) de", false,-1);
        tracep->declBit(c+9021,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(8) d", false,-1);
        tracep->declBit(c+9022,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(8) de", false,-1);
        tracep->declBit(c+9023,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(9) d", false,-1);
        tracep->declBit(c+9024,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(9) de", false,-1);
        tracep->declBit(c+9025,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(10) d", false,-1);
        tracep->declBit(c+9026,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(10) de", false,-1);
        tracep->declBit(c+9027,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(11) d", false,-1);
        tracep->declBit(c+9028,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(11) de", false,-1);
        tracep->declBit(c+9029,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(12) d", false,-1);
        tracep->declBit(c+9030,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(12) de", false,-1);
        tracep->declBit(c+9031,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(13) d", false,-1);
        tracep->declBit(c+9032,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(13) de", false,-1);
        tracep->declBit(c+9033,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(14) d", false,-1);
        tracep->declBit(c+9034,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(14) de", false,-1);
        tracep->declBit(c+9035,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(15) d", false,-1);
        tracep->declBit(c+9036,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(15) de", false,-1);
        tracep->declBit(c+9037,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(16) d", false,-1);
        tracep->declBit(c+9038,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(16) de", false,-1);
        tracep->declBit(c+9039,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(17) d", false,-1);
        tracep->declBit(c+9040,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(17) de", false,-1);
        tracep->declBit(c+9041,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(18) d", false,-1);
        tracep->declBit(c+9042,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(18) de", false,-1);
        tracep->declBit(c+9043,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(19) d", false,-1);
        tracep->declBit(c+9044,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(19) de", false,-1);
        tracep->declBit(c+9045,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(20) d", false,-1);
        tracep->declBit(c+9046,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(20) de", false,-1);
        tracep->declBit(c+9047,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(21) d", false,-1);
        tracep->declBit(c+9048,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(21) de", false,-1);
        tracep->declBit(c+9049,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(22) d", false,-1);
        tracep->declBit(c+9050,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(22) de", false,-1);
        tracep->declBit(c+9051,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(23) d", false,-1);
        tracep->declBit(c+9052,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(23) de", false,-1);
        tracep->declBit(c+9053,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(24) d", false,-1);
        tracep->declBit(c+9054,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(24) de", false,-1);
        tracep->declBit(c+9055,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(25) d", false,-1);
        tracep->declBit(c+9056,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(25) de", false,-1);
        tracep->declBit(c+9057,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(26) d", false,-1);
        tracep->declBit(c+9058,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(26) de", false,-1);
        tracep->declBit(c+9059,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(27) d", false,-1);
        tracep->declBit(c+9060,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(27) de", false,-1);
        tracep->declBit(c+9061,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(28) d", false,-1);
        tracep->declBit(c+9062,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(28) de", false,-1);
        tracep->declBit(c+9063,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(29) d", false,-1);
        tracep->declBit(c+9064,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(29) de", false,-1);
        tracep->declBit(c+9065,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(30) d", false,-1);
        tracep->declBit(c+9066,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(30) de", false,-1);
        tracep->declBit(c+9067,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(31) d", false,-1);
        tracep->declBit(c+9068,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg ip(31) de", false,-1);
        tracep->declBus(c+9069,"Azadi_top_verilator top_verilator intr_controller u_reg hw2reg cc0 d", false,-1, 5,0);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator intr_controller u_reg devmode_i", false,-1);
        tracep->declBus(c+15273,"Azadi_top_verilator top_verilator intr_controller u_reg AW", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator intr_controller u_reg DW", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator intr_controller u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+7454,"Azadi_top_verilator top_verilator intr_controller u_reg reg_we", false,-1);
        tracep->declBit(c+7455,"Azadi_top_verilator top_verilator intr_controller u_reg reg_re", false,-1);
        tracep->declBus(c+7456,"Azadi_top_verilator top_verilator intr_controller u_reg reg_addr", false,-1, 8,0);
        tracep->declBus(c+7457,"Azadi_top_verilator top_verilator intr_controller u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+7458,"Azadi_top_verilator top_verilator intr_controller u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+10569,"Azadi_top_verilator top_verilator intr_controller u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+7459,"Azadi_top_verilator top_verilator intr_controller u_reg reg_error", false,-1);
        tracep->declBit(c+7460,"Azadi_top_verilator top_verilator intr_controller u_reg addrmiss", false,-1);
        tracep->declBit(c+7461,"Azadi_top_verilator top_verilator intr_controller u_reg wr_err", false,-1);
        tracep->declBus(c+10569,"Azadi_top_verilator top_verilator intr_controller u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+7334,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_valid", false,-1);
        tracep->declBus(c+7335,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_opcode", false,-1, 2,0);
        tracep->declBus(c+7336,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_param", false,-1, 2,0);
        tracep->declBus(c+7337,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_size", false,-1, 1,0);
        tracep->declBus(c+7338,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_source", false,-1, 7,0);
        tracep->declBus(c+7339,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_address", false,-1, 31,0);
        tracep->declBus(c+7340,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_mask", false,-1, 3,0);
        tracep->declBus(c+7341,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d a_data", false,-1, 31,0);
        tracep->declBit(c+7342,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_h2d d_ready", false,-1);
        tracep->declBit(c+3817,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_valid", false,-1);
        tracep->declBus(c+3818,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_opcode", false,-1, 2,0);
        tracep->declBus(c+3819,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_param", false,-1, 2,0);
        tracep->declBus(c+3820,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_size", false,-1, 1,0);
        tracep->declBus(c+3821,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_source", false,-1, 7,0);
        tracep->declBus(c+3822,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_sink", false,-1, 0,0);
        tracep->declBus(c+3823,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_data", false,-1, 31,0);
        tracep->declBit(c+3824,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h d_error", false,-1);
        tracep->declBit(c+3825,"Azadi_top_verilator top_verilator intr_controller u_reg tl_reg_d2h a_ready", false,-1);
        tracep->declBit(c+8856,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_0_qs", false,-1);
        tracep->declBit(c+8857,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_1_qs", false,-1);
        tracep->declBit(c+8858,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_2_qs", false,-1);
        tracep->declBit(c+8859,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_3_qs", false,-1);
        tracep->declBit(c+8860,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_4_qs", false,-1);
        tracep->declBit(c+8861,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_5_qs", false,-1);
        tracep->declBit(c+8862,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_6_qs", false,-1);
        tracep->declBit(c+8863,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_7_qs", false,-1);
        tracep->declBit(c+8864,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_8_qs", false,-1);
        tracep->declBit(c+8865,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_9_qs", false,-1);
        tracep->declBit(c+8866,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_10_qs", false,-1);
        tracep->declBit(c+8867,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_11_qs", false,-1);
        tracep->declBit(c+8868,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_12_qs", false,-1);
        tracep->declBit(c+8869,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_13_qs", false,-1);
        tracep->declBit(c+8870,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_14_qs", false,-1);
        tracep->declBit(c+8871,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_15_qs", false,-1);
        tracep->declBit(c+8872,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_16_qs", false,-1);
        tracep->declBit(c+8873,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_17_qs", false,-1);
        tracep->declBit(c+8874,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_18_qs", false,-1);
        tracep->declBit(c+8875,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_19_qs", false,-1);
        tracep->declBit(c+8876,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_20_qs", false,-1);
        tracep->declBit(c+8877,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_21_qs", false,-1);
        tracep->declBit(c+8878,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_22_qs", false,-1);
        tracep->declBit(c+8879,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_23_qs", false,-1);
        tracep->declBit(c+8880,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_24_qs", false,-1);
        tracep->declBit(c+8881,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_25_qs", false,-1);
        tracep->declBit(c+8882,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_26_qs", false,-1);
        tracep->declBit(c+8883,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_27_qs", false,-1);
        tracep->declBit(c+8884,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_28_qs", false,-1);
        tracep->declBit(c+8885,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_29_qs", false,-1);
        tracep->declBit(c+8886,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_30_qs", false,-1);
        tracep->declBit(c+8887,"Azadi_top_verilator top_verilator intr_controller u_reg ip_p_31_qs", false,-1);
        tracep->declBit(c+3827,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_0_qs", false,-1);
        tracep->declBit(c+7462,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_0_wd", false,-1);
        tracep->declBit(c+10439,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_0_we", false,-1);
        tracep->declBit(c+3828,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_1_qs", false,-1);
        tracep->declBit(c+7463,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_1_wd", false,-1);
        tracep->declBit(c+10440,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_1_we", false,-1);
        tracep->declBit(c+3829,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_2_qs", false,-1);
        tracep->declBit(c+7464,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_2_wd", false,-1);
        tracep->declBit(c+10441,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_2_we", false,-1);
        tracep->declBit(c+3830,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_3_qs", false,-1);
        tracep->declBit(c+7465,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_3_wd", false,-1);
        tracep->declBit(c+10442,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_3_we", false,-1);
        tracep->declBit(c+3831,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_4_qs", false,-1);
        tracep->declBit(c+7466,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_4_wd", false,-1);
        tracep->declBit(c+10443,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_4_we", false,-1);
        tracep->declBit(c+3832,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_5_qs", false,-1);
        tracep->declBit(c+7467,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_5_wd", false,-1);
        tracep->declBit(c+10444,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_5_we", false,-1);
        tracep->declBit(c+3833,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_6_qs", false,-1);
        tracep->declBit(c+7468,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_6_wd", false,-1);
        tracep->declBit(c+10445,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_6_we", false,-1);
        tracep->declBit(c+3834,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_7_qs", false,-1);
        tracep->declBit(c+7469,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_7_wd", false,-1);
        tracep->declBit(c+10446,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_7_we", false,-1);
        tracep->declBit(c+3835,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_8_qs", false,-1);
        tracep->declBit(c+7470,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_8_wd", false,-1);
        tracep->declBit(c+10447,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_8_we", false,-1);
        tracep->declBit(c+3836,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_9_qs", false,-1);
        tracep->declBit(c+7471,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_9_wd", false,-1);
        tracep->declBit(c+10448,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_9_we", false,-1);
        tracep->declBit(c+3837,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_10_qs", false,-1);
        tracep->declBit(c+7472,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_10_wd", false,-1);
        tracep->declBit(c+10449,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_10_we", false,-1);
        tracep->declBit(c+3838,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_11_qs", false,-1);
        tracep->declBit(c+7473,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_11_wd", false,-1);
        tracep->declBit(c+10450,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_11_we", false,-1);
        tracep->declBit(c+3839,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_12_qs", false,-1);
        tracep->declBit(c+7474,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_12_wd", false,-1);
        tracep->declBit(c+10451,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_12_we", false,-1);
        tracep->declBit(c+3840,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_13_qs", false,-1);
        tracep->declBit(c+7475,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_13_wd", false,-1);
        tracep->declBit(c+10452,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_13_we", false,-1);
        tracep->declBit(c+3841,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_14_qs", false,-1);
        tracep->declBit(c+7476,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_14_wd", false,-1);
        tracep->declBit(c+10453,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_14_we", false,-1);
        tracep->declBit(c+3842,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_15_qs", false,-1);
        tracep->declBit(c+7477,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_15_wd", false,-1);
        tracep->declBit(c+10454,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_15_we", false,-1);
        tracep->declBit(c+3843,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_16_qs", false,-1);
        tracep->declBit(c+7478,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_16_wd", false,-1);
        tracep->declBit(c+10455,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_16_we", false,-1);
        tracep->declBit(c+3844,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_17_qs", false,-1);
        tracep->declBit(c+7479,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_17_wd", false,-1);
        tracep->declBit(c+10456,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_17_we", false,-1);
        tracep->declBit(c+3845,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_18_qs", false,-1);
        tracep->declBit(c+7480,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_18_wd", false,-1);
        tracep->declBit(c+10457,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_18_we", false,-1);
        tracep->declBit(c+3846,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_19_qs", false,-1);
        tracep->declBit(c+7481,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_19_wd", false,-1);
        tracep->declBit(c+10458,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_19_we", false,-1);
        tracep->declBit(c+3847,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_20_qs", false,-1);
        tracep->declBit(c+7482,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_20_wd", false,-1);
        tracep->declBit(c+10459,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_20_we", false,-1);
        tracep->declBit(c+3848,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_21_qs", false,-1);
        tracep->declBit(c+7483,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_21_wd", false,-1);
        tracep->declBit(c+10460,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_21_we", false,-1);
        tracep->declBit(c+3849,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_22_qs", false,-1);
        tracep->declBit(c+7484,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_22_wd", false,-1);
        tracep->declBit(c+10461,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_22_we", false,-1);
        tracep->declBit(c+3850,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_23_qs", false,-1);
        tracep->declBit(c+7485,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_23_wd", false,-1);
        tracep->declBit(c+10462,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_23_we", false,-1);
        tracep->declBit(c+3851,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_24_qs", false,-1);
        tracep->declBit(c+7486,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_24_wd", false,-1);
        tracep->declBit(c+10463,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_24_we", false,-1);
        tracep->declBit(c+3852,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_25_qs", false,-1);
        tracep->declBit(c+7487,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_25_wd", false,-1);
        tracep->declBit(c+10464,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_25_we", false,-1);
        tracep->declBit(c+3853,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_26_qs", false,-1);
        tracep->declBit(c+7488,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_26_wd", false,-1);
        tracep->declBit(c+10465,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_26_we", false,-1);
        tracep->declBit(c+3854,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_27_qs", false,-1);
        tracep->declBit(c+7489,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_27_wd", false,-1);
        tracep->declBit(c+10466,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_27_we", false,-1);
        tracep->declBit(c+3855,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_28_qs", false,-1);
        tracep->declBit(c+7490,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_28_wd", false,-1);
        tracep->declBit(c+10467,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_28_we", false,-1);
        tracep->declBit(c+3856,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_29_qs", false,-1);
        tracep->declBit(c+7491,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_29_wd", false,-1);
        tracep->declBit(c+10468,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_29_we", false,-1);
        tracep->declBit(c+3857,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_30_qs", false,-1);
        tracep->declBit(c+7492,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_30_wd", false,-1);
        tracep->declBit(c+10469,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_30_we", false,-1);
        tracep->declBit(c+3858,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_31_qs", false,-1);
        tracep->declBit(c+7493,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_31_wd", false,-1);
        tracep->declBit(c+10470,"Azadi_top_verilator top_verilator intr_controller u_reg le_le_31_we", false,-1);
        tracep->declBus(c+3859,"Azadi_top_verilator top_verilator intr_controller u_reg prio0_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio0_wd", false,-1, 2,0);
        tracep->declBit(c+10471,"Azadi_top_verilator top_verilator intr_controller u_reg prio0_we", false,-1);
        tracep->declBus(c+3860,"Azadi_top_verilator top_verilator intr_controller u_reg prio1_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio1_wd", false,-1, 2,0);
        tracep->declBit(c+10472,"Azadi_top_verilator top_verilator intr_controller u_reg prio1_we", false,-1);
        tracep->declBus(c+3861,"Azadi_top_verilator top_verilator intr_controller u_reg prio2_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio2_wd", false,-1, 2,0);
        tracep->declBit(c+10473,"Azadi_top_verilator top_verilator intr_controller u_reg prio2_we", false,-1);
        tracep->declBus(c+3862,"Azadi_top_verilator top_verilator intr_controller u_reg prio3_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio3_wd", false,-1, 2,0);
        tracep->declBit(c+10474,"Azadi_top_verilator top_verilator intr_controller u_reg prio3_we", false,-1);
        tracep->declBus(c+3863,"Azadi_top_verilator top_verilator intr_controller u_reg prio4_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio4_wd", false,-1, 2,0);
        tracep->declBit(c+10475,"Azadi_top_verilator top_verilator intr_controller u_reg prio4_we", false,-1);
        tracep->declBus(c+3864,"Azadi_top_verilator top_verilator intr_controller u_reg prio5_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio5_wd", false,-1, 2,0);
        tracep->declBit(c+10476,"Azadi_top_verilator top_verilator intr_controller u_reg prio5_we", false,-1);
        tracep->declBus(c+3865,"Azadi_top_verilator top_verilator intr_controller u_reg prio6_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio6_wd", false,-1, 2,0);
        tracep->declBit(c+10477,"Azadi_top_verilator top_verilator intr_controller u_reg prio6_we", false,-1);
        tracep->declBus(c+6095,"Azadi_top_verilator top_verilator intr_controller u_reg prio7_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio7_wd", false,-1, 2,0);
        tracep->declBit(c+7495,"Azadi_top_verilator top_verilator intr_controller u_reg prio7_we", false,-1);
        tracep->declBus(c+3866,"Azadi_top_verilator top_verilator intr_controller u_reg prio8_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio8_wd", false,-1, 2,0);
        tracep->declBit(c+10478,"Azadi_top_verilator top_verilator intr_controller u_reg prio8_we", false,-1);
        tracep->declBus(c+3867,"Azadi_top_verilator top_verilator intr_controller u_reg prio9_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio9_wd", false,-1, 2,0);
        tracep->declBit(c+10479,"Azadi_top_verilator top_verilator intr_controller u_reg prio9_we", false,-1);
        tracep->declBus(c+3868,"Azadi_top_verilator top_verilator intr_controller u_reg prio10_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio10_wd", false,-1, 2,0);
        tracep->declBit(c+10480,"Azadi_top_verilator top_verilator intr_controller u_reg prio10_we", false,-1);
        tracep->declBus(c+3869,"Azadi_top_verilator top_verilator intr_controller u_reg prio11_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio11_wd", false,-1, 2,0);
        tracep->declBit(c+10481,"Azadi_top_verilator top_verilator intr_controller u_reg prio11_we", false,-1);
        tracep->declBus(c+3870,"Azadi_top_verilator top_verilator intr_controller u_reg prio12_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio12_wd", false,-1, 2,0);
        tracep->declBit(c+10482,"Azadi_top_verilator top_verilator intr_controller u_reg prio12_we", false,-1);
        tracep->declBus(c+3871,"Azadi_top_verilator top_verilator intr_controller u_reg prio13_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio13_wd", false,-1, 2,0);
        tracep->declBit(c+10483,"Azadi_top_verilator top_verilator intr_controller u_reg prio13_we", false,-1);
        tracep->declBus(c+3872,"Azadi_top_verilator top_verilator intr_controller u_reg prio14_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio14_wd", false,-1, 2,0);
        tracep->declBit(c+10484,"Azadi_top_verilator top_verilator intr_controller u_reg prio14_we", false,-1);
        tracep->declBus(c+3873,"Azadi_top_verilator top_verilator intr_controller u_reg prio15_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio15_wd", false,-1, 2,0);
        tracep->declBit(c+10485,"Azadi_top_verilator top_verilator intr_controller u_reg prio15_we", false,-1);
        tracep->declBus(c+3874,"Azadi_top_verilator top_verilator intr_controller u_reg prio16_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio16_wd", false,-1, 2,0);
        tracep->declBit(c+10486,"Azadi_top_verilator top_verilator intr_controller u_reg prio16_we", false,-1);
        tracep->declBus(c+3875,"Azadi_top_verilator top_verilator intr_controller u_reg prio17_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio17_wd", false,-1, 2,0);
        tracep->declBit(c+10487,"Azadi_top_verilator top_verilator intr_controller u_reg prio17_we", false,-1);
        tracep->declBus(c+3876,"Azadi_top_verilator top_verilator intr_controller u_reg prio18_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio18_wd", false,-1, 2,0);
        tracep->declBit(c+10488,"Azadi_top_verilator top_verilator intr_controller u_reg prio18_we", false,-1);
        tracep->declBus(c+3877,"Azadi_top_verilator top_verilator intr_controller u_reg prio19_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio19_wd", false,-1, 2,0);
        tracep->declBit(c+10489,"Azadi_top_verilator top_verilator intr_controller u_reg prio19_we", false,-1);
        tracep->declBus(c+3878,"Azadi_top_verilator top_verilator intr_controller u_reg prio20_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio20_wd", false,-1, 2,0);
        tracep->declBit(c+10490,"Azadi_top_verilator top_verilator intr_controller u_reg prio20_we", false,-1);
        tracep->declBus(c+3879,"Azadi_top_verilator top_verilator intr_controller u_reg prio21_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio21_wd", false,-1, 2,0);
        tracep->declBit(c+10491,"Azadi_top_verilator top_verilator intr_controller u_reg prio21_we", false,-1);
        tracep->declBus(c+3880,"Azadi_top_verilator top_verilator intr_controller u_reg prio22_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio22_wd", false,-1, 2,0);
        tracep->declBit(c+10492,"Azadi_top_verilator top_verilator intr_controller u_reg prio22_we", false,-1);
        tracep->declBus(c+3881,"Azadi_top_verilator top_verilator intr_controller u_reg prio23_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio23_wd", false,-1, 2,0);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator intr_controller u_reg prio23_we", false,-1);
        tracep->declBus(c+3882,"Azadi_top_verilator top_verilator intr_controller u_reg prio24_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio24_wd", false,-1, 2,0);
        tracep->declBit(c+10494,"Azadi_top_verilator top_verilator intr_controller u_reg prio24_we", false,-1);
        tracep->declBus(c+3883,"Azadi_top_verilator top_verilator intr_controller u_reg prio25_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio25_wd", false,-1, 2,0);
        tracep->declBit(c+10495,"Azadi_top_verilator top_verilator intr_controller u_reg prio25_we", false,-1);
        tracep->declBus(c+3884,"Azadi_top_verilator top_verilator intr_controller u_reg prio26_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio26_wd", false,-1, 2,0);
        tracep->declBit(c+10496,"Azadi_top_verilator top_verilator intr_controller u_reg prio26_we", false,-1);
        tracep->declBus(c+3885,"Azadi_top_verilator top_verilator intr_controller u_reg prio27_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio27_wd", false,-1, 2,0);
        tracep->declBit(c+10497,"Azadi_top_verilator top_verilator intr_controller u_reg prio27_we", false,-1);
        tracep->declBus(c+3886,"Azadi_top_verilator top_verilator intr_controller u_reg prio28_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio28_wd", false,-1, 2,0);
        tracep->declBit(c+10498,"Azadi_top_verilator top_verilator intr_controller u_reg prio28_we", false,-1);
        tracep->declBus(c+3887,"Azadi_top_verilator top_verilator intr_controller u_reg prio29_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio29_wd", false,-1, 2,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator intr_controller u_reg prio29_we", false,-1);
        tracep->declBus(c+3888,"Azadi_top_verilator top_verilator intr_controller u_reg prio30_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio30_wd", false,-1, 2,0);
        tracep->declBit(c+10500,"Azadi_top_verilator top_verilator intr_controller u_reg prio30_we", false,-1);
        tracep->declBus(c+3889,"Azadi_top_verilator top_verilator intr_controller u_reg prio31_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg prio31_wd", false,-1, 2,0);
        tracep->declBit(c+10501,"Azadi_top_verilator top_verilator intr_controller u_reg prio31_we", false,-1);
        tracep->declBit(c+3890,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_0_qs", false,-1);
        tracep->declBit(c+7462,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_0_wd", false,-1);
        tracep->declBit(c+10502,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_0_we", false,-1);
        tracep->declBit(c+3891,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_1_qs", false,-1);
        tracep->declBit(c+7463,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_1_wd", false,-1);
        tracep->declBit(c+10503,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_1_we", false,-1);
        tracep->declBit(c+3892,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_2_qs", false,-1);
        tracep->declBit(c+7464,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_2_wd", false,-1);
        tracep->declBit(c+10504,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_2_we", false,-1);
        tracep->declBit(c+3893,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_3_qs", false,-1);
        tracep->declBit(c+7465,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_3_wd", false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_3_we", false,-1);
        tracep->declBit(c+3894,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_4_qs", false,-1);
        tracep->declBit(c+7466,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_4_wd", false,-1);
        tracep->declBit(c+10506,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_4_we", false,-1);
        tracep->declBit(c+3895,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_5_qs", false,-1);
        tracep->declBit(c+7467,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_5_wd", false,-1);
        tracep->declBit(c+10507,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_5_we", false,-1);
        tracep->declBit(c+3896,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_6_qs", false,-1);
        tracep->declBit(c+7468,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_6_wd", false,-1);
        tracep->declBit(c+10508,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_6_we", false,-1);
        tracep->declBit(c+3897,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_7_qs", false,-1);
        tracep->declBit(c+7469,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_7_wd", false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_7_we", false,-1);
        tracep->declBit(c+3898,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_8_qs", false,-1);
        tracep->declBit(c+7470,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_8_wd", false,-1);
        tracep->declBit(c+10510,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_8_we", false,-1);
        tracep->declBit(c+3899,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_9_qs", false,-1);
        tracep->declBit(c+7471,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_9_wd", false,-1);
        tracep->declBit(c+10511,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_9_we", false,-1);
        tracep->declBit(c+3900,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_10_qs", false,-1);
        tracep->declBit(c+7472,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_10_wd", false,-1);
        tracep->declBit(c+10512,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_10_we", false,-1);
        tracep->declBit(c+3901,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_11_qs", false,-1);
        tracep->declBit(c+7473,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_11_wd", false,-1);
        tracep->declBit(c+10513,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_11_we", false,-1);
        tracep->declBit(c+3902,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_12_qs", false,-1);
        tracep->declBit(c+7474,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_12_wd", false,-1);
        tracep->declBit(c+10514,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_12_we", false,-1);
        tracep->declBit(c+3903,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_13_qs", false,-1);
        tracep->declBit(c+7475,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_13_wd", false,-1);
        tracep->declBit(c+10515,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_13_we", false,-1);
        tracep->declBit(c+3904,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_14_qs", false,-1);
        tracep->declBit(c+7476,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_14_wd", false,-1);
        tracep->declBit(c+10516,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_14_we", false,-1);
        tracep->declBit(c+3905,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_15_qs", false,-1);
        tracep->declBit(c+7477,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_15_wd", false,-1);
        tracep->declBit(c+10517,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_15_we", false,-1);
        tracep->declBit(c+3906,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_16_qs", false,-1);
        tracep->declBit(c+7478,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_16_wd", false,-1);
        tracep->declBit(c+10518,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_16_we", false,-1);
        tracep->declBit(c+3907,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_17_qs", false,-1);
        tracep->declBit(c+7479,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_17_wd", false,-1);
        tracep->declBit(c+10519,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_17_we", false,-1);
        tracep->declBit(c+3908,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_18_qs", false,-1);
        tracep->declBit(c+7480,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_18_wd", false,-1);
        tracep->declBit(c+10520,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_18_we", false,-1);
        tracep->declBit(c+3909,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_19_qs", false,-1);
        tracep->declBit(c+7481,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_19_wd", false,-1);
        tracep->declBit(c+10521,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_19_we", false,-1);
        tracep->declBit(c+3910,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_20_qs", false,-1);
        tracep->declBit(c+7482,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_20_wd", false,-1);
        tracep->declBit(c+10522,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_20_we", false,-1);
        tracep->declBit(c+3911,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_21_qs", false,-1);
        tracep->declBit(c+7483,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_21_wd", false,-1);
        tracep->declBit(c+10523,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_21_we", false,-1);
        tracep->declBit(c+3912,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_22_qs", false,-1);
        tracep->declBit(c+7484,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_22_wd", false,-1);
        tracep->declBit(c+10524,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_22_we", false,-1);
        tracep->declBit(c+3913,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_23_qs", false,-1);
        tracep->declBit(c+7485,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_23_wd", false,-1);
        tracep->declBit(c+10525,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_23_we", false,-1);
        tracep->declBit(c+3914,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_24_qs", false,-1);
        tracep->declBit(c+7486,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_24_wd", false,-1);
        tracep->declBit(c+10526,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_24_we", false,-1);
        tracep->declBit(c+3915,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_25_qs", false,-1);
        tracep->declBit(c+7487,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_25_wd", false,-1);
        tracep->declBit(c+10527,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_25_we", false,-1);
        tracep->declBit(c+15385,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_26_qs", false,-1);
        tracep->declBit(c+7488,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_26_wd", false,-1);
        tracep->declBit(c+10528,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_26_we", false,-1);
        tracep->declBit(c+3916,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_27_qs", false,-1);
        tracep->declBit(c+7489,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_27_wd", false,-1);
        tracep->declBit(c+10529,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_27_we", false,-1);
        tracep->declBit(c+3917,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_28_qs", false,-1);
        tracep->declBit(c+7490,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_28_wd", false,-1);
        tracep->declBit(c+10530,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_28_we", false,-1);
        tracep->declBit(c+3918,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_29_qs", false,-1);
        tracep->declBit(c+7491,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_29_wd", false,-1);
        tracep->declBit(c+10531,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_29_we", false,-1);
        tracep->declBit(c+3919,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_30_qs", false,-1);
        tracep->declBit(c+7492,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_30_wd", false,-1);
        tracep->declBit(c+10532,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_30_we", false,-1);
        tracep->declBit(c+3920,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_31_qs", false,-1);
        tracep->declBit(c+7493,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_31_wd", false,-1);
        tracep->declBit(c+10533,"Azadi_top_verilator top_verilator intr_controller u_reg ie0_e_31_we", false,-1);
        tracep->declBus(c+3921,"Azadi_top_verilator top_verilator intr_controller u_reg threshold0_qs", false,-1, 2,0);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg threshold0_wd", false,-1, 2,0);
        tracep->declBit(c+10534,"Azadi_top_verilator top_verilator intr_controller u_reg threshold0_we", false,-1);
        tracep->declBus(c+9072,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_qs", false,-1, 5,0);
        tracep->declBus(c+7496,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_wd", false,-1, 5,0);
        tracep->declBit(c+7497,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_we", false,-1);
        tracep->declBit(c+7498,"Azadi_top_verilator top_verilator intr_controller u_reg cc0_re", false,-1);
        tracep->declBit(c+3922,"Azadi_top_verilator top_verilator intr_controller u_reg msip0_qs", false,-1);
        tracep->declBit(c+7462,"Azadi_top_verilator top_verilator intr_controller u_reg msip0_wd", false,-1);
        tracep->declBit(c+10535,"Azadi_top_verilator top_verilator intr_controller u_reg msip0_we", false,-1);
        tracep->declQuad(c+7499,"Azadi_top_verilator top_verilator intr_controller u_reg addr_hit", false,-1, 37,0);
        tracep->declBus(c+15273,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+7334,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_valid", false,-1);
        tracep->declBus(c+7335,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7336,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+7337,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+7338,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+7339,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+7340,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7341,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+7342,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_i d_ready", false,-1);
        tracep->declBit(c+3817,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_valid", false,-1);
        tracep->declBus(c+3818,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3819,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3820,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3821,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3822,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3823,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3824,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o d_error", false,-1);
        tracep->declBit(c+3825,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_o a_ready", false,-1);
        tracep->declBit(c+7455,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+7454,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+7456,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if addr_o", false,-1, 8,0);
        tracep->declBus(c+7457,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+7458,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+10569,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+7459,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+3923,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+7501,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+14812,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+3924,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+3925,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if error", false,-1);
        tracep->declBit(c+7502,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+7503,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+7504,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+3926,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+3927,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+3928,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+7505,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+7506,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+7334,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_valid", false,-1);
        tracep->declBus(c+7335,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+7336,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+7337,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+7338,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+7339,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+7340,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+7341,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+7342,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err tl_i d_ready", false,-1);
        tracep->declBit(c+7504,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+7507,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+7508,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+7509,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+7510,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+7511,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+7512,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+7513,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+7514,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+7515,"Azadi_top_verilator top_verilator intr_controller u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wd", false,-1, 0,0);
        tracep->declBit(c+9073,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 de", false,-1);
        tracep->declBus(c+9074,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 d", false,-1, 0,0);
        tracep->declBit(c+2744,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 qe", false,-1);
        tracep->declBus(c+8856,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 q", false,-1, 0,0);
        tracep->declBus(c+8856,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 qs", false,-1, 0,0);
        tracep->declBit(c+9073,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en", false,-1);
        tracep->declBus(c+9074,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9073,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9074,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8856,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9073,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9074,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8856,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wd", false,-1, 0,0);
        tracep->declBit(c+9075,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 de", false,-1);
        tracep->declBus(c+9076,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 d", false,-1, 0,0);
        tracep->declBit(c+2745,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 qe", false,-1);
        tracep->declBus(c+8857,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 q", false,-1, 0,0);
        tracep->declBus(c+8857,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 qs", false,-1, 0,0);
        tracep->declBit(c+9075,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en", false,-1);
        tracep->declBus(c+9076,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9075,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9076,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8857,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9075,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9076,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8857,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wd", false,-1, 0,0);
        tracep->declBit(c+9077,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 de", false,-1);
        tracep->declBus(c+9078,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 d", false,-1, 0,0);
        tracep->declBit(c+2746,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 qe", false,-1);
        tracep->declBus(c+8858,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 q", false,-1, 0,0);
        tracep->declBus(c+8858,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 qs", false,-1, 0,0);
        tracep->declBit(c+9077,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en", false,-1);
        tracep->declBus(c+9078,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9077,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9078,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8858,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9077,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9078,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8858,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wd", false,-1, 0,0);
        tracep->declBit(c+9079,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 de", false,-1);
        tracep->declBus(c+9080,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 d", false,-1, 0,0);
        tracep->declBit(c+2747,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 qe", false,-1);
        tracep->declBus(c+8859,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 q", false,-1, 0,0);
        tracep->declBus(c+8859,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 qs", false,-1, 0,0);
        tracep->declBit(c+9079,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en", false,-1);
        tracep->declBus(c+9080,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9079,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9080,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8859,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9079,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9080,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8859,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wd", false,-1, 0,0);
        tracep->declBit(c+9081,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 de", false,-1);
        tracep->declBus(c+9082,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 d", false,-1, 0,0);
        tracep->declBit(c+2748,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 qe", false,-1);
        tracep->declBus(c+8860,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 q", false,-1, 0,0);
        tracep->declBus(c+8860,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 qs", false,-1, 0,0);
        tracep->declBit(c+9081,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en", false,-1);
        tracep->declBus(c+9082,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9081,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9082,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8860,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9081,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9082,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8860,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wd", false,-1, 0,0);
        tracep->declBit(c+9083,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 de", false,-1);
        tracep->declBus(c+9084,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 d", false,-1, 0,0);
        tracep->declBit(c+2749,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 qe", false,-1);
        tracep->declBus(c+8861,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 q", false,-1, 0,0);
        tracep->declBus(c+8861,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 qs", false,-1, 0,0);
        tracep->declBit(c+9083,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en", false,-1);
        tracep->declBus(c+9084,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9083,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9084,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8861,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9083,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9084,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8861,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wd", false,-1, 0,0);
        tracep->declBit(c+9085,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 de", false,-1);
        tracep->declBus(c+9086,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 d", false,-1, 0,0);
        tracep->declBit(c+2750,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 qe", false,-1);
        tracep->declBus(c+8862,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 q", false,-1, 0,0);
        tracep->declBus(c+8862,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 qs", false,-1, 0,0);
        tracep->declBit(c+9085,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en", false,-1);
        tracep->declBus(c+9086,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9085,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9086,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8862,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9085,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9086,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8862,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wd", false,-1, 0,0);
        tracep->declBit(c+9087,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 de", false,-1);
        tracep->declBus(c+9088,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 d", false,-1, 0,0);
        tracep->declBit(c+2751,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 qe", false,-1);
        tracep->declBus(c+8863,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 q", false,-1, 0,0);
        tracep->declBus(c+8863,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 qs", false,-1, 0,0);
        tracep->declBit(c+9087,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en", false,-1);
        tracep->declBus(c+9088,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9087,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9088,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8863,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9087,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9088,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8863,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wd", false,-1, 0,0);
        tracep->declBit(c+9089,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 de", false,-1);
        tracep->declBus(c+9090,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 d", false,-1, 0,0);
        tracep->declBit(c+2752,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 qe", false,-1);
        tracep->declBus(c+8864,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 q", false,-1, 0,0);
        tracep->declBus(c+8864,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 qs", false,-1, 0,0);
        tracep->declBit(c+9089,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en", false,-1);
        tracep->declBus(c+9090,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9089,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9090,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8864,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9089,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9090,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8864,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wd", false,-1, 0,0);
        tracep->declBit(c+9091,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 de", false,-1);
        tracep->declBus(c+9092,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 d", false,-1, 0,0);
        tracep->declBit(c+2753,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 qe", false,-1);
        tracep->declBus(c+8865,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 q", false,-1, 0,0);
        tracep->declBus(c+8865,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 qs", false,-1, 0,0);
        tracep->declBit(c+9091,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en", false,-1);
        tracep->declBus(c+9092,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9091,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9092,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8865,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9091,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9092,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8865,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wd", false,-1, 0,0);
        tracep->declBit(c+9093,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 de", false,-1);
        tracep->declBus(c+9094,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 d", false,-1, 0,0);
        tracep->declBit(c+2754,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 qe", false,-1);
        tracep->declBus(c+8866,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 q", false,-1, 0,0);
        tracep->declBus(c+8866,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 qs", false,-1, 0,0);
        tracep->declBit(c+9093,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en", false,-1);
        tracep->declBus(c+9094,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9093,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9094,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8866,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9093,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9094,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8866,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wd", false,-1, 0,0);
        tracep->declBit(c+9095,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 de", false,-1);
        tracep->declBus(c+9096,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 d", false,-1, 0,0);
        tracep->declBit(c+2755,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 qe", false,-1);
        tracep->declBus(c+8867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 q", false,-1, 0,0);
        tracep->declBus(c+8867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 qs", false,-1, 0,0);
        tracep->declBit(c+9095,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en", false,-1);
        tracep->declBus(c+9096,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9095,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9096,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9095,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9096,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8867,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wd", false,-1, 0,0);
        tracep->declBit(c+9097,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 de", false,-1);
        tracep->declBus(c+9098,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 d", false,-1, 0,0);
        tracep->declBit(c+2756,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 qe", false,-1);
        tracep->declBus(c+8868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 q", false,-1, 0,0);
        tracep->declBus(c+8868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 qs", false,-1, 0,0);
        tracep->declBit(c+9097,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en", false,-1);
        tracep->declBus(c+9098,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9097,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9098,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9097,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9098,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wd", false,-1, 0,0);
        tracep->declBit(c+9099,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 de", false,-1);
        tracep->declBus(c+9100,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 d", false,-1, 0,0);
        tracep->declBit(c+2757,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 qe", false,-1);
        tracep->declBus(c+8869,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 q", false,-1, 0,0);
        tracep->declBus(c+8869,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 qs", false,-1, 0,0);
        tracep->declBit(c+9099,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en", false,-1);
        tracep->declBus(c+9100,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9099,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9100,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8869,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9099,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9100,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8869,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wd", false,-1, 0,0);
        tracep->declBit(c+9101,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 de", false,-1);
        tracep->declBus(c+9102,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 d", false,-1, 0,0);
        tracep->declBit(c+2758,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 qe", false,-1);
        tracep->declBus(c+8870,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 q", false,-1, 0,0);
        tracep->declBus(c+8870,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 qs", false,-1, 0,0);
        tracep->declBit(c+9101,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en", false,-1);
        tracep->declBus(c+9102,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9101,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9102,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8870,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9101,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9102,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8870,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wd", false,-1, 0,0);
        tracep->declBit(c+9103,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 de", false,-1);
        tracep->declBus(c+9104,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 d", false,-1, 0,0);
        tracep->declBit(c+2759,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 qe", false,-1);
        tracep->declBus(c+8871,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 q", false,-1, 0,0);
        tracep->declBus(c+8871,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 qs", false,-1, 0,0);
        tracep->declBit(c+9103,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en", false,-1);
        tracep->declBus(c+9104,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9103,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9104,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8871,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9103,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9104,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8871,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wd", false,-1, 0,0);
        tracep->declBit(c+9105,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 de", false,-1);
        tracep->declBus(c+9106,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 d", false,-1, 0,0);
        tracep->declBit(c+2760,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 qe", false,-1);
        tracep->declBus(c+8872,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 q", false,-1, 0,0);
        tracep->declBus(c+8872,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 qs", false,-1, 0,0);
        tracep->declBit(c+9105,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en", false,-1);
        tracep->declBus(c+9106,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9105,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9106,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8872,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9105,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9106,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8872,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wd", false,-1, 0,0);
        tracep->declBit(c+9107,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 de", false,-1);
        tracep->declBus(c+9108,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 d", false,-1, 0,0);
        tracep->declBit(c+2761,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 qe", false,-1);
        tracep->declBus(c+8873,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 q", false,-1, 0,0);
        tracep->declBus(c+8873,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 qs", false,-1, 0,0);
        tracep->declBit(c+9107,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en", false,-1);
        tracep->declBus(c+9108,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9107,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9108,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8873,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9107,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9108,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8873,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wd", false,-1, 0,0);
        tracep->declBit(c+9109,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 de", false,-1);
        tracep->declBus(c+9110,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 d", false,-1, 0,0);
        tracep->declBit(c+2762,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 qe", false,-1);
        tracep->declBus(c+8874,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 q", false,-1, 0,0);
        tracep->declBus(c+8874,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 qs", false,-1, 0,0);
        tracep->declBit(c+9109,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en", false,-1);
        tracep->declBus(c+9110,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9109,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9110,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8874,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9109,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9110,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8874,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wd", false,-1, 0,0);
        tracep->declBit(c+9111,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 de", false,-1);
        tracep->declBus(c+9112,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 d", false,-1, 0,0);
        tracep->declBit(c+2763,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 qe", false,-1);
        tracep->declBus(c+8875,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 q", false,-1, 0,0);
        tracep->declBus(c+8875,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 qs", false,-1, 0,0);
        tracep->declBit(c+9111,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en", false,-1);
        tracep->declBus(c+9112,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9111,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9112,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8875,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9111,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9112,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8875,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wd", false,-1, 0,0);
        tracep->declBit(c+9113,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 de", false,-1);
        tracep->declBus(c+9114,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 d", false,-1, 0,0);
        tracep->declBit(c+2764,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 qe", false,-1);
        tracep->declBus(c+8876,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 q", false,-1, 0,0);
        tracep->declBus(c+8876,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 qs", false,-1, 0,0);
        tracep->declBit(c+9113,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en", false,-1);
        tracep->declBus(c+9114,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9113,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9114,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8876,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9113,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9114,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8876,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wd", false,-1, 0,0);
        tracep->declBit(c+9115,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 de", false,-1);
        tracep->declBus(c+9116,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 d", false,-1, 0,0);
        tracep->declBit(c+2765,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 qe", false,-1);
        tracep->declBus(c+8877,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 q", false,-1, 0,0);
        tracep->declBus(c+8877,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 qs", false,-1, 0,0);
        tracep->declBit(c+9115,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en", false,-1);
        tracep->declBus(c+9116,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9115,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9116,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8877,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9115,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9116,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8877,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wd", false,-1, 0,0);
        tracep->declBit(c+9117,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 de", false,-1);
        tracep->declBus(c+9118,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 d", false,-1, 0,0);
        tracep->declBit(c+2766,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 qe", false,-1);
        tracep->declBus(c+8878,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 q", false,-1, 0,0);
        tracep->declBus(c+8878,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 qs", false,-1, 0,0);
        tracep->declBit(c+9117,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en", false,-1);
        tracep->declBus(c+9118,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9117,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9118,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8878,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9117,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9118,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8878,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wd", false,-1, 0,0);
        tracep->declBit(c+9119,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 de", false,-1);
        tracep->declBus(c+9120,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 d", false,-1, 0,0);
        tracep->declBit(c+2767,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 qe", false,-1);
        tracep->declBus(c+8879,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 q", false,-1, 0,0);
        tracep->declBus(c+8879,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 qs", false,-1, 0,0);
        tracep->declBit(c+9119,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en", false,-1);
        tracep->declBus(c+9120,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9119,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9120,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8879,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9119,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9120,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8879,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wd", false,-1, 0,0);
        tracep->declBit(c+9121,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 de", false,-1);
        tracep->declBus(c+9122,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 d", false,-1, 0,0);
        tracep->declBit(c+2768,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 qe", false,-1);
        tracep->declBus(c+8880,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 q", false,-1, 0,0);
        tracep->declBus(c+8880,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 qs", false,-1, 0,0);
        tracep->declBit(c+9121,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en", false,-1);
        tracep->declBus(c+9122,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9121,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9122,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8880,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9121,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9122,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8880,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wd", false,-1, 0,0);
        tracep->declBit(c+9123,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 de", false,-1);
        tracep->declBus(c+9124,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 d", false,-1, 0,0);
        tracep->declBit(c+2769,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 qe", false,-1);
        tracep->declBus(c+8881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 q", false,-1, 0,0);
        tracep->declBus(c+8881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 qs", false,-1, 0,0);
        tracep->declBit(c+9123,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en", false,-1);
        tracep->declBus(c+9124,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9123,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9124,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9123,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9124,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8881,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wd", false,-1, 0,0);
        tracep->declBit(c+9125,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 de", false,-1);
        tracep->declBus(c+9126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 d", false,-1, 0,0);
        tracep->declBit(c+2770,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 qe", false,-1);
        tracep->declBus(c+8882,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 q", false,-1, 0,0);
        tracep->declBus(c+8882,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 qs", false,-1, 0,0);
        tracep->declBit(c+9125,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en", false,-1);
        tracep->declBus(c+9126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9125,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8882,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9125,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8882,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wd", false,-1, 0,0);
        tracep->declBit(c+9127,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 de", false,-1);
        tracep->declBus(c+9128,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 d", false,-1, 0,0);
        tracep->declBit(c+2771,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 qe", false,-1);
        tracep->declBus(c+8883,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 q", false,-1, 0,0);
        tracep->declBus(c+8883,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 qs", false,-1, 0,0);
        tracep->declBit(c+9127,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en", false,-1);
        tracep->declBus(c+9128,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9127,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9128,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8883,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9127,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9128,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8883,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wd", false,-1, 0,0);
        tracep->declBit(c+9129,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 de", false,-1);
        tracep->declBus(c+9130,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 d", false,-1, 0,0);
        tracep->declBit(c+2772,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 qe", false,-1);
        tracep->declBus(c+8884,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 q", false,-1, 0,0);
        tracep->declBus(c+8884,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 qs", false,-1, 0,0);
        tracep->declBit(c+9129,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en", false,-1);
        tracep->declBus(c+9130,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9129,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9130,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8884,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9129,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9130,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8884,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wd", false,-1, 0,0);
        tracep->declBit(c+9131,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 de", false,-1);
        tracep->declBus(c+9132,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 d", false,-1, 0,0);
        tracep->declBit(c+2773,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 qe", false,-1);
        tracep->declBus(c+8885,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 q", false,-1, 0,0);
        tracep->declBus(c+8885,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 qs", false,-1, 0,0);
        tracep->declBit(c+9131,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en", false,-1);
        tracep->declBus(c+9132,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9131,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9132,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8885,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9131,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9132,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8885,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wd", false,-1, 0,0);
        tracep->declBit(c+9133,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 de", false,-1);
        tracep->declBus(c+9134,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 d", false,-1, 0,0);
        tracep->declBit(c+2774,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 qe", false,-1);
        tracep->declBus(c+8886,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 q", false,-1, 0,0);
        tracep->declBus(c+8886,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 qs", false,-1, 0,0);
        tracep->declBit(c+9133,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en", false,-1);
        tracep->declBus(c+9134,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9133,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9134,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8886,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9133,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9134,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8886,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 rst_ni", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wd", false,-1, 0,0);
        tracep->declBit(c+9135,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 de", false,-1);
        tracep->declBus(c+9136,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 d", false,-1, 0,0);
        tracep->declBit(c+2775,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 qe", false,-1);
        tracep->declBus(c+8887,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 q", false,-1, 0,0);
        tracep->declBus(c+8887,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 qs", false,-1, 0,0);
        tracep->declBit(c+9135,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en", false,-1);
        tracep->declBus(c+9136,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15376,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+9135,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9136,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+8887,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+9135,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9136,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+8887,"Azadi_top_verilator top_verilator intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 rst_ni", false,-1);
        tracep->declBit(c+10439,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 we", false,-1);
        tracep->declBus(c+7462,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 d", false,-1, 0,0);
        tracep->declBit(c+9957,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 qe", false,-1);
        tracep->declBus(c+3827,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 q", false,-1, 0,0);
        tracep->declBus(c+3827,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 qs", false,-1, 0,0);
        tracep->declBit(c+10439,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en", false,-1);
        tracep->declBus(c+8041,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10439,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7462,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3827,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10439,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8041,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3827,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 rst_ni", false,-1);
        tracep->declBit(c+10440,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 we", false,-1);
        tracep->declBus(c+7463,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 d", false,-1, 0,0);
        tracep->declBit(c+9958,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 qe", false,-1);
        tracep->declBus(c+3828,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 q", false,-1, 0,0);
        tracep->declBus(c+3828,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 qs", false,-1, 0,0);
        tracep->declBit(c+10440,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en", false,-1);
        tracep->declBus(c+8042,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10440,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7463,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3828,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10440,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8042,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3828,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_1 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 rst_ni", false,-1);
        tracep->declBit(c+10441,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 we", false,-1);
        tracep->declBus(c+7464,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 d", false,-1, 0,0);
        tracep->declBit(c+9959,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 qe", false,-1);
        tracep->declBus(c+3829,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 q", false,-1, 0,0);
        tracep->declBus(c+3829,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 qs", false,-1, 0,0);
        tracep->declBit(c+10441,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en", false,-1);
        tracep->declBus(c+8043,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10441,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7464,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3829,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10441,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8043,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3829,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_2 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 rst_ni", false,-1);
        tracep->declBit(c+10442,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 we", false,-1);
        tracep->declBus(c+7465,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 d", false,-1, 0,0);
        tracep->declBit(c+9960,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 qe", false,-1);
        tracep->declBus(c+3830,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 q", false,-1, 0,0);
        tracep->declBus(c+3830,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 qs", false,-1, 0,0);
        tracep->declBit(c+10442,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en", false,-1);
        tracep->declBus(c+8044,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10442,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7465,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3830,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10442,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8044,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3830,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_3 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 rst_ni", false,-1);
        tracep->declBit(c+10443,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 we", false,-1);
        tracep->declBus(c+7466,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 d", false,-1, 0,0);
        tracep->declBit(c+9961,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 qe", false,-1);
        tracep->declBus(c+3831,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 q", false,-1, 0,0);
        tracep->declBus(c+3831,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 qs", false,-1, 0,0);
        tracep->declBit(c+10443,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en", false,-1);
        tracep->declBus(c+8045,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10443,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7466,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3831,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10443,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8045,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3831,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_4 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 rst_ni", false,-1);
        tracep->declBit(c+10444,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 we", false,-1);
        tracep->declBus(c+7467,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 d", false,-1, 0,0);
        tracep->declBit(c+9962,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 qe", false,-1);
        tracep->declBus(c+3832,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 q", false,-1, 0,0);
        tracep->declBus(c+3832,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 qs", false,-1, 0,0);
        tracep->declBit(c+10444,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en", false,-1);
        tracep->declBus(c+8046,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10444,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7467,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3832,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10444,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8046,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3832,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_5 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 rst_ni", false,-1);
        tracep->declBit(c+10445,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 we", false,-1);
        tracep->declBus(c+7468,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 d", false,-1, 0,0);
        tracep->declBit(c+9963,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 qe", false,-1);
        tracep->declBus(c+3833,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 q", false,-1, 0,0);
        tracep->declBus(c+3833,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 qs", false,-1, 0,0);
        tracep->declBit(c+10445,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en", false,-1);
        tracep->declBus(c+8047,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10445,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7468,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3833,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10445,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8047,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3833,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_6 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 rst_ni", false,-1);
        tracep->declBit(c+10446,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 we", false,-1);
        tracep->declBus(c+7469,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 d", false,-1, 0,0);
        tracep->declBit(c+9964,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 qe", false,-1);
        tracep->declBus(c+3834,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 q", false,-1, 0,0);
        tracep->declBus(c+3834,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 qs", false,-1, 0,0);
        tracep->declBit(c+10446,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en", false,-1);
        tracep->declBus(c+8048,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10446,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7469,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3834,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10446,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8048,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3834,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_7 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 rst_ni", false,-1);
        tracep->declBit(c+10447,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 we", false,-1);
        tracep->declBus(c+7470,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 d", false,-1, 0,0);
        tracep->declBit(c+9965,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 qe", false,-1);
        tracep->declBus(c+3835,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 q", false,-1, 0,0);
        tracep->declBus(c+3835,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 qs", false,-1, 0,0);
        tracep->declBit(c+10447,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en", false,-1);
        tracep->declBus(c+8049,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10447,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7470,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3835,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10447,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8049,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3835,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_8 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 rst_ni", false,-1);
        tracep->declBit(c+10448,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 we", false,-1);
        tracep->declBus(c+7471,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 d", false,-1, 0,0);
        tracep->declBit(c+9966,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 qe", false,-1);
        tracep->declBus(c+3836,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 q", false,-1, 0,0);
        tracep->declBus(c+3836,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 qs", false,-1, 0,0);
        tracep->declBit(c+10448,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en", false,-1);
        tracep->declBus(c+8050,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10448,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7471,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3836,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10448,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8050,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3836,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_9 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 rst_ni", false,-1);
        tracep->declBit(c+10449,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 we", false,-1);
        tracep->declBus(c+7472,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 d", false,-1, 0,0);
        tracep->declBit(c+9967,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 qe", false,-1);
        tracep->declBus(c+3837,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 q", false,-1, 0,0);
        tracep->declBus(c+3837,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 qs", false,-1, 0,0);
        tracep->declBit(c+10449,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en", false,-1);
        tracep->declBus(c+8051,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10449,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7472,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3837,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10449,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8051,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3837,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_10 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 rst_ni", false,-1);
        tracep->declBit(c+10450,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 we", false,-1);
        tracep->declBus(c+7473,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 d", false,-1, 0,0);
        tracep->declBit(c+9968,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 qe", false,-1);
        tracep->declBus(c+3838,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 q", false,-1, 0,0);
        tracep->declBus(c+3838,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 qs", false,-1, 0,0);
        tracep->declBit(c+10450,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en", false,-1);
        tracep->declBus(c+8052,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10450,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7473,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3838,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10450,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8052,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3838,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_11 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 rst_ni", false,-1);
        tracep->declBit(c+10451,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 we", false,-1);
        tracep->declBus(c+7474,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 d", false,-1, 0,0);
        tracep->declBit(c+9969,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 qe", false,-1);
        tracep->declBus(c+3839,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 q", false,-1, 0,0);
        tracep->declBus(c+3839,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 qs", false,-1, 0,0);
        tracep->declBit(c+10451,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en", false,-1);
        tracep->declBus(c+8053,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10451,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7474,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3839,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10451,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8053,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3839,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_12 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 rst_ni", false,-1);
        tracep->declBit(c+10452,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 we", false,-1);
        tracep->declBus(c+7475,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 d", false,-1, 0,0);
        tracep->declBit(c+9970,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 qe", false,-1);
        tracep->declBus(c+3840,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 q", false,-1, 0,0);
        tracep->declBus(c+3840,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 qs", false,-1, 0,0);
        tracep->declBit(c+10452,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en", false,-1);
        tracep->declBus(c+8054,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10452,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7475,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3840,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10452,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8054,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3840,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_13 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 rst_ni", false,-1);
        tracep->declBit(c+10453,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 we", false,-1);
        tracep->declBus(c+7476,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 d", false,-1, 0,0);
        tracep->declBit(c+9971,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 qe", false,-1);
        tracep->declBus(c+3841,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 q", false,-1, 0,0);
        tracep->declBus(c+3841,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 qs", false,-1, 0,0);
        tracep->declBit(c+10453,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en", false,-1);
        tracep->declBus(c+8055,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10453,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7476,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3841,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10453,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8055,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3841,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_14 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 rst_ni", false,-1);
        tracep->declBit(c+10454,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 we", false,-1);
        tracep->declBus(c+7477,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 d", false,-1, 0,0);
        tracep->declBit(c+8888,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 qe", false,-1);
        tracep->declBus(c+3842,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 q", false,-1, 0,0);
        tracep->declBus(c+3842,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 qs", false,-1, 0,0);
        tracep->declBit(c+10454,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en", false,-1);
        tracep->declBus(c+8056,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10454,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7477,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3842,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10454,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8056,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3842,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_15 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 rst_ni", false,-1);
        tracep->declBit(c+10455,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 we", false,-1);
        tracep->declBus(c+7478,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 d", false,-1, 0,0);
        tracep->declBit(c+8889,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 qe", false,-1);
        tracep->declBus(c+3843,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 q", false,-1, 0,0);
        tracep->declBus(c+3843,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 qs", false,-1, 0,0);
        tracep->declBit(c+10455,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en", false,-1);
        tracep->declBus(c+8057,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10455,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7478,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3843,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10455,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8057,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3843,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_16 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 rst_ni", false,-1);
        tracep->declBit(c+10456,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 we", false,-1);
        tracep->declBus(c+7479,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 d", false,-1, 0,0);
        tracep->declBit(c+8890,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 qe", false,-1);
        tracep->declBus(c+3844,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 q", false,-1, 0,0);
        tracep->declBus(c+3844,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 qs", false,-1, 0,0);
        tracep->declBit(c+10456,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en", false,-1);
        tracep->declBus(c+8058,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10456,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7479,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3844,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10456,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8058,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3844,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_17 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 rst_ni", false,-1);
        tracep->declBit(c+10457,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 we", false,-1);
        tracep->declBus(c+7480,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 d", false,-1, 0,0);
        tracep->declBit(c+8891,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 qe", false,-1);
        tracep->declBus(c+3845,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 q", false,-1, 0,0);
        tracep->declBus(c+3845,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 qs", false,-1, 0,0);
        tracep->declBit(c+10457,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en", false,-1);
        tracep->declBus(c+8059,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10457,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7480,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3845,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10457,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8059,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3845,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_18 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 rst_ni", false,-1);
        tracep->declBit(c+10458,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 we", false,-1);
        tracep->declBus(c+7481,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 d", false,-1, 0,0);
        tracep->declBit(c+8892,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 qe", false,-1);
        tracep->declBus(c+3846,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 q", false,-1, 0,0);
        tracep->declBus(c+3846,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 qs", false,-1, 0,0);
        tracep->declBit(c+10458,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en", false,-1);
        tracep->declBus(c+8060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10458,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7481,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3846,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10458,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8060,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3846,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_19 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 rst_ni", false,-1);
        tracep->declBit(c+10459,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 we", false,-1);
        tracep->declBus(c+7482,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 d", false,-1, 0,0);
        tracep->declBit(c+8893,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 qe", false,-1);
        tracep->declBus(c+3847,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 q", false,-1, 0,0);
        tracep->declBus(c+3847,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 qs", false,-1, 0,0);
        tracep->declBit(c+10459,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en", false,-1);
        tracep->declBus(c+8061,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10459,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7482,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3847,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10459,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8061,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3847,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_20 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 rst_ni", false,-1);
        tracep->declBit(c+10460,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 we", false,-1);
        tracep->declBus(c+7483,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 d", false,-1, 0,0);
        tracep->declBit(c+8894,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 qe", false,-1);
        tracep->declBus(c+3848,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 q", false,-1, 0,0);
        tracep->declBus(c+3848,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 qs", false,-1, 0,0);
        tracep->declBit(c+10460,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en", false,-1);
        tracep->declBus(c+8062,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10460,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7483,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3848,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10460,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8062,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3848,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_21 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 rst_ni", false,-1);
        tracep->declBit(c+10461,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 we", false,-1);
        tracep->declBus(c+7484,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 d", false,-1, 0,0);
        tracep->declBit(c+8895,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 qe", false,-1);
        tracep->declBus(c+3849,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 q", false,-1, 0,0);
        tracep->declBus(c+3849,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 qs", false,-1, 0,0);
        tracep->declBit(c+10461,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en", false,-1);
        tracep->declBus(c+8063,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10461,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7484,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3849,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10461,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8063,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3849,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_22 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 rst_ni", false,-1);
        tracep->declBit(c+10462,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 we", false,-1);
        tracep->declBus(c+7485,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 d", false,-1, 0,0);
        tracep->declBit(c+8896,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 qe", false,-1);
        tracep->declBus(c+3850,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 q", false,-1, 0,0);
        tracep->declBus(c+3850,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 qs", false,-1, 0,0);
        tracep->declBit(c+10462,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en", false,-1);
        tracep->declBus(c+8064,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10462,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7485,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3850,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10462,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8064,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3850,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_23 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 rst_ni", false,-1);
        tracep->declBit(c+10463,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 we", false,-1);
        tracep->declBus(c+7486,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 d", false,-1, 0,0);
        tracep->declBit(c+8897,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 qe", false,-1);
        tracep->declBus(c+3851,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 q", false,-1, 0,0);
        tracep->declBus(c+3851,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 qs", false,-1, 0,0);
        tracep->declBit(c+10463,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en", false,-1);
        tracep->declBus(c+8065,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10463,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7486,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3851,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10463,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8065,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3851,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_24 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 rst_ni", false,-1);
        tracep->declBit(c+10464,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 we", false,-1);
        tracep->declBus(c+7487,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 d", false,-1, 0,0);
        tracep->declBit(c+8898,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 qe", false,-1);
        tracep->declBus(c+3852,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 q", false,-1, 0,0);
        tracep->declBus(c+3852,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 qs", false,-1, 0,0);
        tracep->declBit(c+10464,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en", false,-1);
        tracep->declBus(c+8066,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10464,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7487,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3852,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10464,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8066,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3852,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_25 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 rst_ni", false,-1);
        tracep->declBit(c+10465,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 we", false,-1);
        tracep->declBus(c+7488,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 d", false,-1, 0,0);
        tracep->declBit(c+8899,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 qe", false,-1);
        tracep->declBus(c+3853,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 q", false,-1, 0,0);
        tracep->declBus(c+3853,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 qs", false,-1, 0,0);
        tracep->declBit(c+10465,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en", false,-1);
        tracep->declBus(c+8067,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10465,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7488,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3853,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10465,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8067,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3853,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_26 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 rst_ni", false,-1);
        tracep->declBit(c+10466,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 we", false,-1);
        tracep->declBus(c+7489,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 d", false,-1, 0,0);
        tracep->declBit(c+8900,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 qe", false,-1);
        tracep->declBus(c+3854,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 q", false,-1, 0,0);
        tracep->declBus(c+3854,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 qs", false,-1, 0,0);
        tracep->declBit(c+10466,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en", false,-1);
        tracep->declBus(c+8068,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10466,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7489,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3854,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10466,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8068,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3854,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_27 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 rst_ni", false,-1);
        tracep->declBit(c+10467,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 we", false,-1);
        tracep->declBus(c+7490,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 d", false,-1, 0,0);
        tracep->declBit(c+8901,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 qe", false,-1);
        tracep->declBus(c+3855,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 q", false,-1, 0,0);
        tracep->declBus(c+3855,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 qs", false,-1, 0,0);
        tracep->declBit(c+10467,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en", false,-1);
        tracep->declBus(c+8069,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10467,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7490,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3855,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10467,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8069,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3855,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_28 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 rst_ni", false,-1);
        tracep->declBit(c+10468,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 we", false,-1);
        tracep->declBus(c+7491,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 d", false,-1, 0,0);
        tracep->declBit(c+8902,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 qe", false,-1);
        tracep->declBus(c+3856,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 q", false,-1, 0,0);
        tracep->declBus(c+3856,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 qs", false,-1, 0,0);
        tracep->declBit(c+10468,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en", false,-1);
        tracep->declBus(c+8070,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10468,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7491,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3856,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10468,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8070,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3856,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_29 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 rst_ni", false,-1);
        tracep->declBit(c+10469,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 we", false,-1);
        tracep->declBus(c+7492,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 d", false,-1, 0,0);
        tracep->declBit(c+8903,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 qe", false,-1);
        tracep->declBus(c+3857,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 q", false,-1, 0,0);
        tracep->declBus(c+3857,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 qs", false,-1, 0,0);
        tracep->declBit(c+10469,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en", false,-1);
        tracep->declBus(c+8071,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10469,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7492,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3857,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10469,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8071,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3857,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_30 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 rst_ni", false,-1);
        tracep->declBit(c+10470,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 we", false,-1);
        tracep->declBus(c+7493,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 d", false,-1, 0,0);
        tracep->declBit(c+8904,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 qe", false,-1);
        tracep->declBus(c+3858,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 q", false,-1, 0,0);
        tracep->declBus(c+3858,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 qs", false,-1, 0,0);
        tracep->declBit(c+10470,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en", false,-1);
        tracep->declBus(c+8072,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10470,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7493,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3858,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10470,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8072,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3858,"Azadi_top_verilator top_verilator intr_controller u_reg u_le_le_31 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 rst_ni", false,-1);
        tracep->declBit(c+10471,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 d", false,-1, 2,0);
        tracep->declBit(c+8905,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 qe", false,-1);
        tracep->declBus(c+3859,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 q", false,-1, 2,0);
        tracep->declBus(c+3859,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 qs", false,-1, 2,0);
        tracep->declBit(c+10471,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en", false,-1);
        tracep->declBus(c+8073,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10471,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3859,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10471,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8073,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3859,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio0 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 rst_ni", false,-1);
        tracep->declBit(c+10472,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 d", false,-1, 2,0);
        tracep->declBit(c+8906,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 qe", false,-1);
        tracep->declBus(c+3860,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 q", false,-1, 2,0);
        tracep->declBus(c+3860,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 qs", false,-1, 2,0);
        tracep->declBit(c+10472,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en", false,-1);
        tracep->declBus(c+8074,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10472,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3860,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10472,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8074,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3860,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio1 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 rst_ni", false,-1);
        tracep->declBit(c+10473,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 d", false,-1, 2,0);
        tracep->declBit(c+8907,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 qe", false,-1);
        tracep->declBus(c+3861,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 q", false,-1, 2,0);
        tracep->declBus(c+3861,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 qs", false,-1, 2,0);
        tracep->declBit(c+10473,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en", false,-1);
        tracep->declBus(c+8075,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10473,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3861,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10473,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8075,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3861,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio2 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 rst_ni", false,-1);
        tracep->declBit(c+10474,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 d", false,-1, 2,0);
        tracep->declBit(c+8908,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 qe", false,-1);
        tracep->declBus(c+3862,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 q", false,-1, 2,0);
        tracep->declBus(c+3862,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 qs", false,-1, 2,0);
        tracep->declBit(c+10474,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en", false,-1);
        tracep->declBus(c+8076,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10474,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3862,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10474,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8076,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3862,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio3 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 rst_ni", false,-1);
        tracep->declBit(c+10475,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 d", false,-1, 2,0);
        tracep->declBit(c+8909,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 qe", false,-1);
        tracep->declBus(c+3863,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 q", false,-1, 2,0);
        tracep->declBus(c+3863,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 qs", false,-1, 2,0);
        tracep->declBit(c+10475,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en", false,-1);
        tracep->declBus(c+8077,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10475,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3863,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10475,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8077,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3863,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio4 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 rst_ni", false,-1);
        tracep->declBit(c+10476,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 d", false,-1, 2,0);
        tracep->declBit(c+8910,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 qe", false,-1);
        tracep->declBus(c+3864,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 q", false,-1, 2,0);
        tracep->declBus(c+3864,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 qs", false,-1, 2,0);
        tracep->declBit(c+10476,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en", false,-1);
        tracep->declBus(c+8078,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10476,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3864,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10476,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8078,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3864,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio5 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 rst_ni", false,-1);
        tracep->declBit(c+10477,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 d", false,-1, 2,0);
        tracep->declBit(c+8911,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 qe", false,-1);
        tracep->declBus(c+3865,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 q", false,-1, 2,0);
        tracep->declBus(c+3865,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 qs", false,-1, 2,0);
        tracep->declBit(c+10477,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en", false,-1);
        tracep->declBus(c+8079,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10477,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3865,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10477,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8079,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3865,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio6 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 rst_ni", false,-1);
        tracep->declBit(c+15386,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 we", false,-1);
        tracep->declBus(c+15387,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 d", false,-1, 2,0);
        tracep->declBit(c+9972,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 qe", false,-1);
        tracep->declBus(c+6095,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 q", false,-1, 2,0);
        tracep->declBus(c+6095,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 qs", false,-1, 2,0);
        tracep->declBit(c+15386,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en", false,-1);
        tracep->declBus(c+15388,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+15386,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+15387,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+6095,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+15386,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+15388,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+6095,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio7 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 rst_ni", false,-1);
        tracep->declBit(c+10478,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 d", false,-1, 2,0);
        tracep->declBit(c+8912,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 qe", false,-1);
        tracep->declBus(c+3866,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 q", false,-1, 2,0);
        tracep->declBus(c+3866,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 qs", false,-1, 2,0);
        tracep->declBit(c+10478,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en", false,-1);
        tracep->declBus(c+8080,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10478,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3866,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10478,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8080,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3866,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio8 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 rst_ni", false,-1);
        tracep->declBit(c+10479,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 d", false,-1, 2,0);
        tracep->declBit(c+8913,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 qe", false,-1);
        tracep->declBus(c+3867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 q", false,-1, 2,0);
        tracep->declBus(c+3867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 qs", false,-1, 2,0);
        tracep->declBit(c+10479,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en", false,-1);
        tracep->declBus(c+8081,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10479,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10479,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8081,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3867,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio9 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 rst_ni", false,-1);
        tracep->declBit(c+10480,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 d", false,-1, 2,0);
        tracep->declBit(c+7226,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 qe", false,-1);
        tracep->declBus(c+3868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 q", false,-1, 2,0);
        tracep->declBus(c+3868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 qs", false,-1, 2,0);
        tracep->declBit(c+10480,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en", false,-1);
        tracep->declBus(c+8082,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10480,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10480,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8082,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio10 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 rst_ni", false,-1);
        tracep->declBit(c+10481,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 d", false,-1, 2,0);
        tracep->declBit(c+7227,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 qe", false,-1);
        tracep->declBus(c+3869,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 q", false,-1, 2,0);
        tracep->declBus(c+3869,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 qs", false,-1, 2,0);
        tracep->declBit(c+10481,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en", false,-1);
        tracep->declBus(c+8083,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10481,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3869,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10481,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8083,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3869,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio11 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 rst_ni", false,-1);
        tracep->declBit(c+10482,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 d", false,-1, 2,0);
        tracep->declBit(c+9973,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 qe", false,-1);
        tracep->declBus(c+3870,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 q", false,-1, 2,0);
        tracep->declBus(c+3870,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 qs", false,-1, 2,0);
        tracep->declBit(c+10482,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en", false,-1);
        tracep->declBus(c+8084,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10482,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3870,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10482,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8084,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3870,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio12 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 rst_ni", false,-1);
        tracep->declBit(c+10483,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 d", false,-1, 2,0);
        tracep->declBit(c+9974,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 qe", false,-1);
        tracep->declBus(c+3871,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 q", false,-1, 2,0);
        tracep->declBus(c+3871,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 qs", false,-1, 2,0);
        tracep->declBit(c+10483,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en", false,-1);
        tracep->declBus(c+8085,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10483,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3871,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10483,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8085,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3871,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio13 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 rst_ni", false,-1);
        tracep->declBit(c+10484,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 d", false,-1, 2,0);
        tracep->declBit(c+9975,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 qe", false,-1);
        tracep->declBus(c+3872,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 q", false,-1, 2,0);
        tracep->declBus(c+3872,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 qs", false,-1, 2,0);
        tracep->declBit(c+10484,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en", false,-1);
        tracep->declBus(c+8086,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10484,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3872,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10484,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8086,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3872,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio14 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 rst_ni", false,-1);
        tracep->declBit(c+10485,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 d", false,-1, 2,0);
        tracep->declBit(c+9976,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 qe", false,-1);
        tracep->declBus(c+3873,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 q", false,-1, 2,0);
        tracep->declBus(c+3873,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 qs", false,-1, 2,0);
        tracep->declBit(c+10485,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en", false,-1);
        tracep->declBus(c+8087,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10485,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3873,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10485,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8087,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3873,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio15 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 rst_ni", false,-1);
        tracep->declBit(c+10486,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 d", false,-1, 2,0);
        tracep->declBit(c+9977,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 qe", false,-1);
        tracep->declBus(c+3874,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 q", false,-1, 2,0);
        tracep->declBus(c+3874,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 qs", false,-1, 2,0);
        tracep->declBit(c+10486,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en", false,-1);
        tracep->declBus(c+8088,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10486,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3874,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10486,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8088,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3874,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio16 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 rst_ni", false,-1);
        tracep->declBit(c+10487,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 d", false,-1, 2,0);
        tracep->declBit(c+9978,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 qe", false,-1);
        tracep->declBus(c+3875,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 q", false,-1, 2,0);
        tracep->declBus(c+3875,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 qs", false,-1, 2,0);
        tracep->declBit(c+10487,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en", false,-1);
        tracep->declBus(c+8089,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10487,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3875,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10487,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8089,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3875,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio17 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 rst_ni", false,-1);
        tracep->declBit(c+10488,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 d", false,-1, 2,0);
        tracep->declBit(c+9979,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 qe", false,-1);
        tracep->declBus(c+3876,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 q", false,-1, 2,0);
        tracep->declBus(c+3876,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 qs", false,-1, 2,0);
        tracep->declBit(c+10488,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en", false,-1);
        tracep->declBus(c+8090,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10488,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3876,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10488,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8090,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3876,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio18 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 rst_ni", false,-1);
        tracep->declBit(c+10489,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 d", false,-1, 2,0);
        tracep->declBit(c+9980,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 qe", false,-1);
        tracep->declBus(c+3877,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 q", false,-1, 2,0);
        tracep->declBus(c+3877,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 qs", false,-1, 2,0);
        tracep->declBit(c+10489,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en", false,-1);
        tracep->declBus(c+8091,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10489,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3877,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10489,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8091,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3877,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio19 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 rst_ni", false,-1);
        tracep->declBit(c+10490,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 d", false,-1, 2,0);
        tracep->declBit(c+8914,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 qe", false,-1);
        tracep->declBus(c+3878,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 q", false,-1, 2,0);
        tracep->declBus(c+3878,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 qs", false,-1, 2,0);
        tracep->declBit(c+10490,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en", false,-1);
        tracep->declBus(c+8092,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10490,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3878,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10490,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8092,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3878,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio20 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 rst_ni", false,-1);
        tracep->declBit(c+10491,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 d", false,-1, 2,0);
        tracep->declBit(c+8915,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 qe", false,-1);
        tracep->declBus(c+3879,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 q", false,-1, 2,0);
        tracep->declBus(c+3879,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 qs", false,-1, 2,0);
        tracep->declBit(c+10491,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en", false,-1);
        tracep->declBus(c+8093,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10491,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3879,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10491,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8093,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3879,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio21 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 rst_ni", false,-1);
        tracep->declBit(c+10492,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 d", false,-1, 2,0);
        tracep->declBit(c+8916,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 qe", false,-1);
        tracep->declBus(c+3880,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 q", false,-1, 2,0);
        tracep->declBus(c+3880,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 qs", false,-1, 2,0);
        tracep->declBit(c+10492,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en", false,-1);
        tracep->declBus(c+8094,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10492,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3880,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10492,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8094,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3880,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio22 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 rst_ni", false,-1);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 d", false,-1, 2,0);
        tracep->declBit(c+8917,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 qe", false,-1);
        tracep->declBus(c+3881,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 q", false,-1, 2,0);
        tracep->declBus(c+3881,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 qs", false,-1, 2,0);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en", false,-1);
        tracep->declBus(c+8095,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3881,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10493,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8095,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3881,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio23 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 rst_ni", false,-1);
        tracep->declBit(c+10494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 d", false,-1, 2,0);
        tracep->declBit(c+8918,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 qe", false,-1);
        tracep->declBus(c+3882,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 q", false,-1, 2,0);
        tracep->declBus(c+3882,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 qs", false,-1, 2,0);
        tracep->declBit(c+10494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en", false,-1);
        tracep->declBus(c+8096,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3882,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8096,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3882,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio24 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 rst_ni", false,-1);
        tracep->declBit(c+10495,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 d", false,-1, 2,0);
        tracep->declBit(c+8919,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 qe", false,-1);
        tracep->declBus(c+3883,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 q", false,-1, 2,0);
        tracep->declBus(c+3883,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 qs", false,-1, 2,0);
        tracep->declBit(c+10495,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en", false,-1);
        tracep->declBus(c+8097,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10495,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3883,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10495,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8097,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3883,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio25 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 rst_ni", false,-1);
        tracep->declBit(c+10496,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 d", false,-1, 2,0);
        tracep->declBit(c+8920,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 qe", false,-1);
        tracep->declBus(c+3884,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 q", false,-1, 2,0);
        tracep->declBus(c+3884,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 qs", false,-1, 2,0);
        tracep->declBit(c+10496,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en", false,-1);
        tracep->declBus(c+8098,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10496,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3884,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10496,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8098,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3884,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio26 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 rst_ni", false,-1);
        tracep->declBit(c+10497,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 d", false,-1, 2,0);
        tracep->declBit(c+8921,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 qe", false,-1);
        tracep->declBus(c+3885,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 q", false,-1, 2,0);
        tracep->declBus(c+3885,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 qs", false,-1, 2,0);
        tracep->declBit(c+10497,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en", false,-1);
        tracep->declBus(c+8099,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10497,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3885,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10497,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8099,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3885,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio27 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 rst_ni", false,-1);
        tracep->declBit(c+10498,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 d", false,-1, 2,0);
        tracep->declBit(c+8922,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 qe", false,-1);
        tracep->declBus(c+3886,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 q", false,-1, 2,0);
        tracep->declBus(c+3886,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 qs", false,-1, 2,0);
        tracep->declBit(c+10498,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en", false,-1);
        tracep->declBus(c+8100,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10498,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3886,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10498,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8100,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3886,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio28 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 rst_ni", false,-1);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 d", false,-1, 2,0);
        tracep->declBit(c+8923,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 qe", false,-1);
        tracep->declBus(c+3887,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 q", false,-1, 2,0);
        tracep->declBus(c+3887,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 qs", false,-1, 2,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en", false,-1);
        tracep->declBus(c+8101,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3887,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10499,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8101,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3887,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio29 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 rst_ni", false,-1);
        tracep->declBit(c+10500,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 d", false,-1, 2,0);
        tracep->declBit(c+8924,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 qe", false,-1);
        tracep->declBus(c+3888,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 q", false,-1, 2,0);
        tracep->declBus(c+3888,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 qs", false,-1, 2,0);
        tracep->declBit(c+10500,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en", false,-1);
        tracep->declBus(c+8102,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10500,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3888,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10500,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8102,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3888,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio30 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 rst_ni", false,-1);
        tracep->declBit(c+10501,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 d", false,-1, 2,0);
        tracep->declBit(c+8925,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 qe", false,-1);
        tracep->declBus(c+3889,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 q", false,-1, 2,0);
        tracep->declBus(c+3889,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 qs", false,-1, 2,0);
        tracep->declBit(c+10501,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en", false,-1);
        tracep->declBus(c+8103,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10501,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3889,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10501,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8103,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3889,"Azadi_top_verilator top_verilator intr_controller u_reg u_prio31 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 rst_ni", false,-1);
        tracep->declBit(c+10502,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 we", false,-1);
        tracep->declBus(c+7462,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 d", false,-1, 0,0);
        tracep->declBit(c+8926,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 qe", false,-1);
        tracep->declBus(c+3890,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 q", false,-1, 0,0);
        tracep->declBus(c+3890,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 qs", false,-1, 0,0);
        tracep->declBit(c+10502,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en", false,-1);
        tracep->declBus(c+8104,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10502,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7462,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3890,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10502,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8104,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3890,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 rst_ni", false,-1);
        tracep->declBit(c+10503,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 we", false,-1);
        tracep->declBus(c+7463,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 d", false,-1, 0,0);
        tracep->declBit(c+7228,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 qe", false,-1);
        tracep->declBus(c+3891,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 q", false,-1, 0,0);
        tracep->declBus(c+3891,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 qs", false,-1, 0,0);
        tracep->declBit(c+10503,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en", false,-1);
        tracep->declBus(c+8105,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10503,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7463,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3891,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10503,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8105,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3891,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_1 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 rst_ni", false,-1);
        tracep->declBit(c+10504,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 we", false,-1);
        tracep->declBus(c+7464,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 d", false,-1, 0,0);
        tracep->declBit(c+9981,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 qe", false,-1);
        tracep->declBus(c+3892,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 q", false,-1, 0,0);
        tracep->declBus(c+3892,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 qs", false,-1, 0,0);
        tracep->declBit(c+10504,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en", false,-1);
        tracep->declBus(c+8106,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10504,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7464,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3892,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10504,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8106,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3892,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_2 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 rst_ni", false,-1);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 we", false,-1);
        tracep->declBus(c+7465,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 d", false,-1, 0,0);
        tracep->declBit(c+9982,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 qe", false,-1);
        tracep->declBus(c+3893,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 q", false,-1, 0,0);
        tracep->declBus(c+3893,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 qs", false,-1, 0,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en", false,-1);
        tracep->declBus(c+8107,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7465,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3893,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10505,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8107,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3893,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_3 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 rst_ni", false,-1);
        tracep->declBit(c+10506,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 we", false,-1);
        tracep->declBus(c+7466,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 d", false,-1, 0,0);
        tracep->declBit(c+9983,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 qe", false,-1);
        tracep->declBus(c+3894,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 q", false,-1, 0,0);
        tracep->declBus(c+3894,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 qs", false,-1, 0,0);
        tracep->declBit(c+10506,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en", false,-1);
        tracep->declBus(c+8108,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10506,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7466,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3894,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10506,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8108,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3894,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_4 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 rst_ni", false,-1);
        tracep->declBit(c+10507,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 we", false,-1);
        tracep->declBus(c+7467,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 d", false,-1, 0,0);
        tracep->declBit(c+9984,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 qe", false,-1);
        tracep->declBus(c+3895,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 q", false,-1, 0,0);
        tracep->declBus(c+3895,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 qs", false,-1, 0,0);
        tracep->declBit(c+10507,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en", false,-1);
        tracep->declBus(c+8109,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10507,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7467,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3895,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10507,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8109,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3895,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_5 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 rst_ni", false,-1);
        tracep->declBit(c+10508,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 we", false,-1);
        tracep->declBus(c+7468,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 d", false,-1, 0,0);
        tracep->declBit(c+9985,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 qe", false,-1);
        tracep->declBus(c+3896,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 q", false,-1, 0,0);
        tracep->declBus(c+3896,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 qs", false,-1, 0,0);
        tracep->declBit(c+10508,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en", false,-1);
        tracep->declBus(c+8110,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10508,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7468,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3896,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10508,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8110,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3896,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_6 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 rst_ni", false,-1);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 we", false,-1);
        tracep->declBus(c+7469,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 de", false,-1);
        tracep->declBus(c+15389,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 d", false,-1, 0,0);
        tracep->declBit(c+9986,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 qe", false,-1);
        tracep->declBus(c+3897,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 q", false,-1, 0,0);
        tracep->declBus(c+3897,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 qs", false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en", false,-1);
        tracep->declBus(c+8111,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7469,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+15389,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3897,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10509,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8111,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3897,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_7 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 rst_ni", false,-1);
        tracep->declBit(c+10510,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 we", false,-1);
        tracep->declBus(c+7470,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 d", false,-1, 0,0);
        tracep->declBit(c+9987,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 qe", false,-1);
        tracep->declBus(c+3898,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 q", false,-1, 0,0);
        tracep->declBus(c+3898,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 qs", false,-1, 0,0);
        tracep->declBit(c+10510,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en", false,-1);
        tracep->declBus(c+8112,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10510,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7470,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3898,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10510,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8112,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3898,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_8 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 rst_ni", false,-1);
        tracep->declBit(c+10511,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 we", false,-1);
        tracep->declBus(c+7471,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 d", false,-1, 0,0);
        tracep->declBit(c+9988,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 qe", false,-1);
        tracep->declBus(c+3899,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 q", false,-1, 0,0);
        tracep->declBus(c+3899,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 qs", false,-1, 0,0);
        tracep->declBit(c+10511,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en", false,-1);
        tracep->declBus(c+8113,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10511,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7471,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3899,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10511,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8113,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3899,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_9 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 rst_ni", false,-1);
        tracep->declBit(c+10512,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 we", false,-1);
        tracep->declBus(c+7472,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 d", false,-1, 0,0);
        tracep->declBit(c+8927,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 qe", false,-1);
        tracep->declBus(c+3900,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 q", false,-1, 0,0);
        tracep->declBus(c+3900,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 qs", false,-1, 0,0);
        tracep->declBit(c+10512,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en", false,-1);
        tracep->declBus(c+8114,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10512,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7472,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3900,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10512,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8114,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3900,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_10 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 rst_ni", false,-1);
        tracep->declBit(c+10513,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 we", false,-1);
        tracep->declBus(c+7473,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 d", false,-1, 0,0);
        tracep->declBit(c+8928,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 qe", false,-1);
        tracep->declBus(c+3901,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 q", false,-1, 0,0);
        tracep->declBus(c+3901,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 qs", false,-1, 0,0);
        tracep->declBit(c+10513,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en", false,-1);
        tracep->declBus(c+8115,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10513,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7473,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3901,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10513,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8115,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3901,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_11 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 rst_ni", false,-1);
        tracep->declBit(c+10514,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 we", false,-1);
        tracep->declBus(c+7474,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 d", false,-1, 0,0);
        tracep->declBit(c+8929,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 qe", false,-1);
        tracep->declBus(c+3902,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 q", false,-1, 0,0);
        tracep->declBus(c+3902,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 qs", false,-1, 0,0);
        tracep->declBit(c+10514,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en", false,-1);
        tracep->declBus(c+8116,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10514,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7474,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3902,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10514,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8116,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3902,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_12 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 rst_ni", false,-1);
        tracep->declBit(c+10515,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 we", false,-1);
        tracep->declBus(c+7475,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 d", false,-1, 0,0);
        tracep->declBit(c+8930,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 qe", false,-1);
        tracep->declBus(c+3903,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 q", false,-1, 0,0);
        tracep->declBus(c+3903,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 qs", false,-1, 0,0);
        tracep->declBit(c+10515,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en", false,-1);
        tracep->declBus(c+8117,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10515,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7475,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3903,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10515,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8117,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3903,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_13 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 rst_ni", false,-1);
        tracep->declBit(c+10516,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 we", false,-1);
        tracep->declBus(c+7476,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 d", false,-1, 0,0);
        tracep->declBit(c+8931,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 qe", false,-1);
        tracep->declBus(c+3904,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 q", false,-1, 0,0);
        tracep->declBus(c+3904,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 qs", false,-1, 0,0);
        tracep->declBit(c+10516,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en", false,-1);
        tracep->declBus(c+8118,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10516,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7476,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3904,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10516,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8118,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3904,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_14 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 rst_ni", false,-1);
        tracep->declBit(c+10517,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 we", false,-1);
        tracep->declBus(c+7477,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 d", false,-1, 0,0);
        tracep->declBit(c+8932,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 qe", false,-1);
        tracep->declBus(c+3905,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 q", false,-1, 0,0);
        tracep->declBus(c+3905,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 qs", false,-1, 0,0);
        tracep->declBit(c+10517,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en", false,-1);
        tracep->declBus(c+8119,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10517,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7477,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3905,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10517,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8119,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3905,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_15 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 rst_ni", false,-1);
        tracep->declBit(c+10518,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 we", false,-1);
        tracep->declBus(c+7478,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 d", false,-1, 0,0);
        tracep->declBit(c+8933,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 qe", false,-1);
        tracep->declBus(c+3906,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 q", false,-1, 0,0);
        tracep->declBus(c+3906,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 qs", false,-1, 0,0);
        tracep->declBit(c+10518,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en", false,-1);
        tracep->declBus(c+8120,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10518,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7478,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3906,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10518,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8120,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3906,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_16 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 rst_ni", false,-1);
        tracep->declBit(c+10519,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 we", false,-1);
        tracep->declBus(c+7479,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 d", false,-1, 0,0);
        tracep->declBit(c+8934,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 qe", false,-1);
        tracep->declBus(c+3907,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 q", false,-1, 0,0);
        tracep->declBus(c+3907,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 qs", false,-1, 0,0);
        tracep->declBit(c+10519,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en", false,-1);
        tracep->declBus(c+8121,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10519,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7479,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3907,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10519,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8121,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3907,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_17 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 rst_ni", false,-1);
        tracep->declBit(c+10520,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 we", false,-1);
        tracep->declBus(c+7480,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 d", false,-1, 0,0);
        tracep->declBit(c+8935,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 qe", false,-1);
        tracep->declBus(c+3908,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 q", false,-1, 0,0);
        tracep->declBus(c+3908,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 qs", false,-1, 0,0);
        tracep->declBit(c+10520,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en", false,-1);
        tracep->declBus(c+8122,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10520,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7480,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3908,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10520,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8122,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3908,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_18 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 rst_ni", false,-1);
        tracep->declBit(c+10521,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 we", false,-1);
        tracep->declBus(c+7481,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 d", false,-1, 0,0);
        tracep->declBit(c+8936,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 qe", false,-1);
        tracep->declBus(c+3909,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 q", false,-1, 0,0);
        tracep->declBus(c+3909,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 qs", false,-1, 0,0);
        tracep->declBit(c+10521,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en", false,-1);
        tracep->declBus(c+8123,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10521,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7481,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3909,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10521,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8123,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3909,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_19 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 rst_ni", false,-1);
        tracep->declBit(c+10522,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 we", false,-1);
        tracep->declBus(c+7482,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 d", false,-1, 0,0);
        tracep->declBit(c+8937,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 qe", false,-1);
        tracep->declBus(c+3910,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 q", false,-1, 0,0);
        tracep->declBus(c+3910,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 qs", false,-1, 0,0);
        tracep->declBit(c+10522,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en", false,-1);
        tracep->declBus(c+8124,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10522,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7482,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3910,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10522,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8124,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3910,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_20 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 rst_ni", false,-1);
        tracep->declBit(c+10523,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 we", false,-1);
        tracep->declBus(c+7483,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 d", false,-1, 0,0);
        tracep->declBit(c+8938,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 qe", false,-1);
        tracep->declBus(c+3911,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 q", false,-1, 0,0);
        tracep->declBus(c+3911,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 qs", false,-1, 0,0);
        tracep->declBit(c+10523,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en", false,-1);
        tracep->declBus(c+8125,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10523,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7483,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3911,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10523,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8125,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3911,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_21 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 rst_ni", false,-1);
        tracep->declBit(c+10524,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 we", false,-1);
        tracep->declBus(c+7484,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 d", false,-1, 0,0);
        tracep->declBit(c+8939,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 qe", false,-1);
        tracep->declBus(c+3912,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 q", false,-1, 0,0);
        tracep->declBus(c+3912,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 qs", false,-1, 0,0);
        tracep->declBit(c+10524,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en", false,-1);
        tracep->declBus(c+8126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10524,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7484,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3912,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10524,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3912,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_22 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 rst_ni", false,-1);
        tracep->declBit(c+10525,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 we", false,-1);
        tracep->declBus(c+7485,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 d", false,-1, 0,0);
        tracep->declBit(c+7229,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 qe", false,-1);
        tracep->declBus(c+3913,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 q", false,-1, 0,0);
        tracep->declBus(c+3913,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 qs", false,-1, 0,0);
        tracep->declBit(c+10525,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en", false,-1);
        tracep->declBus(c+8127,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10525,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7485,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3913,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10525,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8127,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3913,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_23 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 rst_ni", false,-1);
        tracep->declBit(c+10526,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 we", false,-1);
        tracep->declBus(c+7486,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 d", false,-1, 0,0);
        tracep->declBit(c+9989,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 qe", false,-1);
        tracep->declBus(c+3914,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 q", false,-1, 0,0);
        tracep->declBus(c+3914,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 qs", false,-1, 0,0);
        tracep->declBit(c+10526,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en", false,-1);
        tracep->declBus(c+8128,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10526,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7486,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3914,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10526,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8128,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3914,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_24 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 rst_ni", false,-1);
        tracep->declBit(c+10527,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 we", false,-1);
        tracep->declBus(c+7487,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 d", false,-1, 0,0);
        tracep->declBit(c+9990,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 qe", false,-1);
        tracep->declBus(c+3915,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 q", false,-1, 0,0);
        tracep->declBus(c+3915,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 qs", false,-1, 0,0);
        tracep->declBit(c+10527,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en", false,-1);
        tracep->declBus(c+8129,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10527,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7487,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3915,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10527,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8129,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3915,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_25 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 rst_ni", false,-1);
        tracep->declBit(c+10528,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 we", false,-1);
        tracep->declBus(c+7488,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 d", false,-1, 0,0);
        tracep->declBit(c+9991,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 qe", false,-1);
        tracep->declBus(c+3929,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 q", false,-1, 0,0);
        tracep->declBus(c+3929,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 qs", false,-1, 0,0);
        tracep->declBit(c+10528,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en", false,-1);
        tracep->declBus(c+8130,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10528,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7488,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3929,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10528,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8130,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3929,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_26 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 rst_ni", false,-1);
        tracep->declBit(c+10529,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 we", false,-1);
        tracep->declBus(c+7489,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 d", false,-1, 0,0);
        tracep->declBit(c+9992,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 qe", false,-1);
        tracep->declBus(c+3916,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 q", false,-1, 0,0);
        tracep->declBus(c+3916,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 qs", false,-1, 0,0);
        tracep->declBit(c+10529,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en", false,-1);
        tracep->declBus(c+8131,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10529,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7489,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3916,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10529,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8131,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3916,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_27 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 rst_ni", false,-1);
        tracep->declBit(c+10530,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 we", false,-1);
        tracep->declBus(c+7490,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 d", false,-1, 0,0);
        tracep->declBit(c+9993,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 qe", false,-1);
        tracep->declBus(c+3917,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 q", false,-1, 0,0);
        tracep->declBus(c+3917,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 qs", false,-1, 0,0);
        tracep->declBit(c+10530,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en", false,-1);
        tracep->declBus(c+8132,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10530,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7490,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3917,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10530,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8132,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3917,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_28 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 rst_ni", false,-1);
        tracep->declBit(c+10531,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 we", false,-1);
        tracep->declBus(c+7491,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 d", false,-1, 0,0);
        tracep->declBit(c+9994,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 qe", false,-1);
        tracep->declBus(c+3918,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 q", false,-1, 0,0);
        tracep->declBus(c+3918,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 qs", false,-1, 0,0);
        tracep->declBit(c+10531,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en", false,-1);
        tracep->declBus(c+8133,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10531,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7491,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3918,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10531,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8133,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3918,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_29 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 rst_ni", false,-1);
        tracep->declBit(c+10532,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 we", false,-1);
        tracep->declBus(c+7492,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 d", false,-1, 0,0);
        tracep->declBit(c+9995,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 qe", false,-1);
        tracep->declBus(c+3919,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 q", false,-1, 0,0);
        tracep->declBus(c+3919,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 qs", false,-1, 0,0);
        tracep->declBit(c+10532,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en", false,-1);
        tracep->declBus(c+8134,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10532,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7492,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3919,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10532,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8134,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3919,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_30 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 rst_ni", false,-1);
        tracep->declBit(c+10533,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 we", false,-1);
        tracep->declBus(c+7493,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 d", false,-1, 0,0);
        tracep->declBit(c+9996,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 qe", false,-1);
        tracep->declBus(c+3920,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 q", false,-1, 0,0);
        tracep->declBus(c+3920,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 qs", false,-1, 0,0);
        tracep->declBit(c+10533,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en", false,-1);
        tracep->declBus(c+8135,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10533,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7493,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3920,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10533,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8135,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3920,"Azadi_top_verilator top_verilator intr_controller u_reg u_ie0_e_31 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 rst_ni", false,-1);
        tracep->declBit(c+10534,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 d", false,-1, 2,0);
        tracep->declBit(c+9997,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 qe", false,-1);
        tracep->declBus(c+3921,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 q", false,-1, 2,0);
        tracep->declBus(c+3921,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 qs", false,-1, 2,0);
        tracep->declBit(c+10534,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en", false,-1);
        tracep->declBus(c+8136,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10534,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7494,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3921,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+10534,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8136,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3921,"Azadi_top_verilator top_verilator intr_controller u_reg u_threshold0 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 DW", false,-1, 31,0);
        tracep->declBit(c+7498,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 re", false,-1);
        tracep->declBit(c+7497,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 we", false,-1);
        tracep->declBus(c+7496,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 wd", false,-1, 5,0);
        tracep->declBus(c+9072,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 d", false,-1, 5,0);
        tracep->declBit(c+7497,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 qe", false,-1);
        tracep->declBit(c+7498,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 qre", false,-1);
        tracep->declBus(c+7496,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 q", false,-1, 5,0);
        tracep->declBus(c+9072,"Azadi_top_verilator top_verilator intr_controller u_reg u_cc0 qs", false,-1, 5,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 rst_ni", false,-1);
        tracep->declBit(c+10535,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 we", false,-1);
        tracep->declBus(c+7462,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 d", false,-1, 0,0);
        tracep->declBit(c+9998,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 qe", false,-1);
        tracep->declBus(c+3922,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 q", false,-1, 0,0);
        tracep->declBus(c+3922,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 qs", false,-1, 0,0);
        tracep->declBit(c+10535,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en", false,-1);
        tracep->declBus(c+8137,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+10535,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+7462,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3922,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+10535,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8137,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3922,"Azadi_top_verilator top_verilator intr_controller u_reg u_msip0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target N_SOURCE", false,-1, 31,0);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target MAX_PRIO", false,-1, 31,0);
        tracep->declBus(c+15375,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target SrcWidth", false,-1, 31,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target PrioWidth", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target rst_ni", false,-1);
        tracep->declBus(c+6002,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target ip_i", false,-1, 31,0);
        tracep->declBus(c+10570,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target ie_i", false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+10571+i*1,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target prio_i", true,(i+0), 2,0);}}
        tracep->declBus(c+11935,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target threshold_i", false,-1, 2,0);
        tracep->declBit(c+546,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_o", false,-1);
        tracep->declBus(c+6004,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_id_o", false,-1, 5,0);
        tracep->declBus(c+15199,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target NumLevels", false,-1, 31,0);
        tracep->declQuad(c+14813,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target is_tree", false,-1, 62,0);
        tracep->declBus(c+13511,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(0)", false,-1, 5,0);
        tracep->declBus(c+13512,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(1)", false,-1, 5,0);
        tracep->declBus(c+13513,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(2)", false,-1, 5,0);
        tracep->declBus(c+13514,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(3)", false,-1, 5,0);
        tracep->declBus(c+13515,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(4)", false,-1, 5,0);
        tracep->declBus(c+13516,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(5)", false,-1, 5,0);
        tracep->declBus(c+13517,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(6)", false,-1, 5,0);
        tracep->declBus(c+13518,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(7)", false,-1, 5,0);
        tracep->declBus(c+13519,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(8)", false,-1, 5,0);
        tracep->declBus(c+13520,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(9)", false,-1, 5,0);
        tracep->declBus(c+13521,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(10)", false,-1, 5,0);
        tracep->declBus(c+13522,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(11)", false,-1, 5,0);
        tracep->declBus(c+13523,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(12)", false,-1, 5,0);
        tracep->declBus(c+13524,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(13)", false,-1, 5,0);
        tracep->declBus(c+13525,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(14)", false,-1, 5,0);
        tracep->declBus(c+13526,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(15)", false,-1, 5,0);
        tracep->declBus(c+13527,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(16)", false,-1, 5,0);
        tracep->declBus(c+13528,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(17)", false,-1, 5,0);
        tracep->declBus(c+13529,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(18)", false,-1, 5,0);
        tracep->declBus(c+13530,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(19)", false,-1, 5,0);
        tracep->declBus(c+13531,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(20)", false,-1, 5,0);
        tracep->declBus(c+13532,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(21)", false,-1, 5,0);
        tracep->declBus(c+13533,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(22)", false,-1, 5,0);
        tracep->declBus(c+13534,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(23)", false,-1, 5,0);
        tracep->declBus(c+13535,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(24)", false,-1, 5,0);
        tracep->declBus(c+13536,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(25)", false,-1, 5,0);
        tracep->declBus(c+13537,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(26)", false,-1, 5,0);
        tracep->declBus(c+13538,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(27)", false,-1, 5,0);
        tracep->declBus(c+13539,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(28)", false,-1, 5,0);
        tracep->declBus(c+13540,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(29)", false,-1, 5,0);
        tracep->declBus(c+13541,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(30)", false,-1, 5,0);
        tracep->declBus(c+13542,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(31)", false,-1, 5,0);
        tracep->declBus(c+13543,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(32)", false,-1, 5,0);
        tracep->declBus(c+13544,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(33)", false,-1, 5,0);
        tracep->declBus(c+13545,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(34)", false,-1, 5,0);
        tracep->declBus(c+13546,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(35)", false,-1, 5,0);
        tracep->declBus(c+13547,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(36)", false,-1, 5,0);
        tracep->declBus(c+13548,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(37)", false,-1, 5,0);
        tracep->declBus(c+13549,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(38)", false,-1, 5,0);
        tracep->declBus(c+13550,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(39)", false,-1, 5,0);
        tracep->declBus(c+13551,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(40)", false,-1, 5,0);
        tracep->declBus(c+13552,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(41)", false,-1, 5,0);
        tracep->declBus(c+13553,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(42)", false,-1, 5,0);
        tracep->declBus(c+13554,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(43)", false,-1, 5,0);
        tracep->declBus(c+13555,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(44)", false,-1, 5,0);
        tracep->declBus(c+13556,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(45)", false,-1, 5,0);
        tracep->declBus(c+13557,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(46)", false,-1, 5,0);
        tracep->declBus(c+13558,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(47)", false,-1, 5,0);
        tracep->declBus(c+13559,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(48)", false,-1, 5,0);
        tracep->declBus(c+13560,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(49)", false,-1, 5,0);
        tracep->declBus(c+13561,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(50)", false,-1, 5,0);
        tracep->declBus(c+13562,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(51)", false,-1, 5,0);
        tracep->declBus(c+13563,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(52)", false,-1, 5,0);
        tracep->declBus(c+13564,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(53)", false,-1, 5,0);
        tracep->declBus(c+13565,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(54)", false,-1, 5,0);
        tracep->declBus(c+13566,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(55)", false,-1, 5,0);
        tracep->declBus(c+13567,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(56)", false,-1, 5,0);
        tracep->declBus(c+13568,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(57)", false,-1, 5,0);
        tracep->declBus(c+13569,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(58)", false,-1, 5,0);
        tracep->declBus(c+13570,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(59)", false,-1, 5,0);
        tracep->declBus(c+13571,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(60)", false,-1, 5,0);
        tracep->declBus(c+13572,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(61)", false,-1, 5,0);
        tracep->declBus(c+13573,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target id_tree(62)", false,-1, 5,0);
        tracep->declBus(c+10634,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(0)", false,-1, 2,0);
        tracep->declBus(c+10635,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(1)", false,-1, 2,0);
        tracep->declBus(c+10636,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(2)", false,-1, 2,0);
        tracep->declBus(c+10637,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(3)", false,-1, 2,0);
        tracep->declBus(c+10638,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(4)", false,-1, 2,0);
        tracep->declBus(c+10639,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(5)", false,-1, 2,0);
        tracep->declBus(c+10640,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(6)", false,-1, 2,0);
        tracep->declBus(c+10641,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(7)", false,-1, 2,0);
        tracep->declBus(c+10642,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(8)", false,-1, 2,0);
        tracep->declBus(c+10643,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(9)", false,-1, 2,0);
        tracep->declBus(c+10644,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(10)", false,-1, 2,0);
        tracep->declBus(c+10645,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(11)", false,-1, 2,0);
        tracep->declBus(c+10646,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(12)", false,-1, 2,0);
        tracep->declBus(c+10647,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(13)", false,-1, 2,0);
        tracep->declBus(c+10648,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(14)", false,-1, 2,0);
        tracep->declBus(c+10649,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(15)", false,-1, 2,0);
        tracep->declBus(c+10650,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(16)", false,-1, 2,0);
        tracep->declBus(c+10651,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(17)", false,-1, 2,0);
        tracep->declBus(c+10652,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(18)", false,-1, 2,0);
        tracep->declBus(c+10653,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(19)", false,-1, 2,0);
        tracep->declBus(c+10654,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(20)", false,-1, 2,0);
        tracep->declBus(c+10655,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(21)", false,-1, 2,0);
        tracep->declBus(c+10656,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(22)", false,-1, 2,0);
        tracep->declBus(c+10657,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(23)", false,-1, 2,0);
        tracep->declBus(c+10658,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(24)", false,-1, 2,0);
        tracep->declBus(c+10659,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(25)", false,-1, 2,0);
        tracep->declBus(c+10660,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(26)", false,-1, 2,0);
        tracep->declBus(c+10661,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(27)", false,-1, 2,0);
        tracep->declBus(c+10662,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(28)", false,-1, 2,0);
        tracep->declBus(c+10663,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(29)", false,-1, 2,0);
        tracep->declBus(c+10664,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(30)", false,-1, 2,0);
        tracep->declBus(c+10665,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(31)", false,-1, 2,0);
        tracep->declBus(c+10666,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(32)", false,-1, 2,0);
        tracep->declBus(c+10667,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(33)", false,-1, 2,0);
        tracep->declBus(c+10668,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(34)", false,-1, 2,0);
        tracep->declBus(c+10669,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(35)", false,-1, 2,0);
        tracep->declBus(c+10670,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(36)", false,-1, 2,0);
        tracep->declBus(c+10671,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(37)", false,-1, 2,0);
        tracep->declBus(c+10672,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(38)", false,-1, 2,0);
        tracep->declBus(c+10673,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(39)", false,-1, 2,0);
        tracep->declBus(c+10674,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(40)", false,-1, 2,0);
        tracep->declBus(c+10675,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(41)", false,-1, 2,0);
        tracep->declBus(c+10676,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(42)", false,-1, 2,0);
        tracep->declBus(c+10677,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(43)", false,-1, 2,0);
        tracep->declBus(c+10678,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(44)", false,-1, 2,0);
        tracep->declBus(c+10679,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(45)", false,-1, 2,0);
        tracep->declBus(c+10680,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(46)", false,-1, 2,0);
        tracep->declBus(c+10681,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(47)", false,-1, 2,0);
        tracep->declBus(c+10682,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(48)", false,-1, 2,0);
        tracep->declBus(c+10683,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(49)", false,-1, 2,0);
        tracep->declBus(c+10684,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(50)", false,-1, 2,0);
        tracep->declBus(c+10685,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(51)", false,-1, 2,0);
        tracep->declBus(c+10686,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(52)", false,-1, 2,0);
        tracep->declBus(c+10687,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(53)", false,-1, 2,0);
        tracep->declBus(c+10688,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(54)", false,-1, 2,0);
        tracep->declBus(c+10689,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(55)", false,-1, 2,0);
        tracep->declBus(c+10690,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(56)", false,-1, 2,0);
        tracep->declBus(c+10691,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(57)", false,-1, 2,0);
        tracep->declBus(c+10692,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(58)", false,-1, 2,0);
        tracep->declBus(c+10693,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(59)", false,-1, 2,0);
        tracep->declBus(c+10694,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(60)", false,-1, 2,0);
        tracep->declBus(c+10695,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(61)", false,-1, 2,0);
        tracep->declBus(c+10696,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target max_tree(62)", false,-1, 2,0);
        tracep->declBit(c+14815,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_d", false,-1);
        tracep->declBit(c+546,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_q", false,-1);
        tracep->declBus(c+14816,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_id_d", false,-1, 5,0);
        tracep->declBus(c+6004,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target irq_id_q", false,-1, 5,0);
        tracep->declBus(c+15390,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] Base0", false,-1, 31,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] Base1", false,-1, 31,0);
        tracep->declBus(c+15390,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+10603,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] Base0", false,-1, 31,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] Base1", false,-1, 31,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+10604,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+15199,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+15375,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+10605,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] Base0", false,-1, 31,0);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] Base1", false,-1, 31,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+10606,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+15273,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+15391,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+10607,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+15199,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+15392,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+15272,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] C1", false,-1, 31,0);
        tracep->declBit(c+10608,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] gen_nodes sel", false,-1);
        tracep->declBus(c+15375,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+15200,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+15393,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] C1", false,-1, 31,0);
        tracep->declBit(c+10609,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] gen_nodes sel", false,-1);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] Base0", false,-1, 31,0);
        tracep->declBus(c+15394,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] Base1", false,-1, 31,0);
        tracep->declBus(c+15384,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+15394,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+10610,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+15255,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+15396,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+10611,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+15273,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+15397,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+15398,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] C1", false,-1, 31,0);
        tracep->declBit(c+10612,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] gen_nodes sel", false,-1);
        tracep->declBus(c+15391,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+15399,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+15400,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] C1", false,-1, 31,0);
        tracep->declBit(c+10613,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] gen_nodes sel", false,-1);
        tracep->declBus(c+15392,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] Pa", false,-1, 31,0);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] C0", false,-1, 31,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] C1", false,-1, 31,0);
        tracep->declBit(c+10614,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] gen_nodes sel", false,-1);
        tracep->declBus(c+15272,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] Pa", false,-1, 31,0);
        tracep->declBus(c+15403,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] C0", false,-1, 31,0);
        tracep->declBus(c+15404,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] C1", false,-1, 31,0);
        tracep->declBit(c+10615,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] gen_nodes sel", false,-1);
        tracep->declBus(c+15200,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] Pa", false,-1, 31,0);
        tracep->declBus(c+15405,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] C0", false,-1, 31,0);
        tracep->declBus(c+15406,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] C1", false,-1, 31,0);
        tracep->declBit(c+10616,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] gen_nodes sel", false,-1);
        tracep->declBus(c+15393,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] Pa", false,-1, 31,0);
        tracep->declBus(c+15407,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] C0", false,-1, 31,0);
        tracep->declBus(c+15197,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] C1", false,-1, 31,0);
        tracep->declBit(c+10617,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] gen_nodes sel", false,-1);
        tracep->declBus(c+15394,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] Base0", false,-1, 31,0);
        tracep->declBus(c+15408,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] Base1", false,-1, 31,0);
        tracep->declBus(c+15394,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+15408,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+10618,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+15201,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+15409,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+10619,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+15255,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+15410,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+15411,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] C1", false,-1, 31,0);
        tracep->declBit(c+10620,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] gen_nodes sel", false,-1);
        tracep->declBus(c+15396,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+15412,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+15413,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] C1", false,-1, 31,0);
        tracep->declBit(c+10621,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] gen_nodes sel", false,-1);
        tracep->declBus(c+15397,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] Pa", false,-1, 31,0);
        tracep->declBus(c+15414,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] C0", false,-1, 31,0);
        tracep->declBus(c+15415,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] C1", false,-1, 31,0);
        tracep->declBit(c+10622,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] gen_nodes sel", false,-1);
        tracep->declBus(c+15398,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] Pa", false,-1, 31,0);
        tracep->declBus(c+15416,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] C0", false,-1, 31,0);
        tracep->declBus(c+15417,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] C1", false,-1, 31,0);
        tracep->declBit(c+10623,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] gen_nodes sel", false,-1);
        tracep->declBus(c+15399,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] Pa", false,-1, 31,0);
        tracep->declBus(c+15418,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] C0", false,-1, 31,0);
        tracep->declBus(c+15419,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] C1", false,-1, 31,0);
        tracep->declBit(c+10624,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] gen_nodes sel", false,-1);
        tracep->declBus(c+15400,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] Pa", false,-1, 31,0);
        tracep->declBus(c+15420,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] C0", false,-1, 31,0);
        tracep->declBus(c+15421,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] C1", false,-1, 31,0);
        tracep->declBit(c+10625,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] gen_nodes sel", false,-1);
        tracep->declBus(c+15401,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] Pa", false,-1, 31,0);
        tracep->declBus(c+15422,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] C0", false,-1, 31,0);
        tracep->declBus(c+15423,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] C1", false,-1, 31,0);
        tracep->declBit(c+10626,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] gen_nodes sel", false,-1);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] Pa", false,-1, 31,0);
        tracep->declBus(c+15424,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] C0", false,-1, 31,0);
        tracep->declBus(c+15425,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] C1", false,-1, 31,0);
        tracep->declBit(c+10627,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] gen_nodes sel", false,-1);
        tracep->declBus(c+15403,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] Pa", false,-1, 31,0);
        tracep->declBus(c+15426,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] C0", false,-1, 31,0);
        tracep->declBus(c+15427,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] C1", false,-1, 31,0);
        tracep->declBit(c+10628,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] gen_nodes sel", false,-1);
        tracep->declBus(c+15404,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] Pa", false,-1, 31,0);
        tracep->declBus(c+15428,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] C0", false,-1, 31,0);
        tracep->declBus(c+15429,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] C1", false,-1, 31,0);
        tracep->declBit(c+10629,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] gen_nodes sel", false,-1);
        tracep->declBus(c+15405,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] Pa", false,-1, 31,0);
        tracep->declBus(c+15430,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] C0", false,-1, 31,0);
        tracep->declBus(c+15431,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] C1", false,-1, 31,0);
        tracep->declBit(c+10630,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] gen_nodes sel", false,-1);
        tracep->declBus(c+15406,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] Pa", false,-1, 31,0);
        tracep->declBus(c+15432,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] C0", false,-1, 31,0);
        tracep->declBus(c+15433,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] C1", false,-1, 31,0);
        tracep->declBit(c+10631,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] gen_nodes sel", false,-1);
        tracep->declBus(c+15407,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] Pa", false,-1, 31,0);
        tracep->declBus(c+15434,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] C0", false,-1, 31,0);
        tracep->declBus(c+15435,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] C1", false,-1, 31,0);
        tracep->declBit(c+10632,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] gen_nodes sel", false,-1);
        tracep->declBus(c+15197,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] Pa", false,-1, 31,0);
        tracep->declBus(c+15436,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] C0", false,-1, 31,0);
        tracep->declBus(c+15437,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] C1", false,-1, 31,0);
        tracep->declBit(c+10633,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] gen_nodes sel", false,-1);
        tracep->declBus(c+15408,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] Base0", false,-1, 31,0);
        tracep->declBus(c+15438,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] Base1", false,-1, 31,0);
        tracep->declBus(c+15408,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+15438,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+14961,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] C1", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+15439,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+15440,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] C1", false,-1, 31,0);
        tracep->declBus(c+15201,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+15441,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+15442,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] C1", false,-1, 31,0);
        tracep->declBus(c+15409,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+15443,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+15444,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] C1", false,-1, 31,0);
        tracep->declBus(c+15410,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] Pa", false,-1, 31,0);
        tracep->declBus(c+15445,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] C0", false,-1, 31,0);
        tracep->declBus(c+15446,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] C1", false,-1, 31,0);
        tracep->declBus(c+15411,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] Pa", false,-1, 31,0);
        tracep->declBus(c+15447,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] C0", false,-1, 31,0);
        tracep->declBus(c+15448,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] C1", false,-1, 31,0);
        tracep->declBus(c+15412,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] Pa", false,-1, 31,0);
        tracep->declBus(c+15449,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] C0", false,-1, 31,0);
        tracep->declBus(c+15450,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] C1", false,-1, 31,0);
        tracep->declBus(c+15413,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] Pa", false,-1, 31,0);
        tracep->declBus(c+15451,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] C0", false,-1, 31,0);
        tracep->declBus(c+15452,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] C1", false,-1, 31,0);
        tracep->declBus(c+15414,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] Pa", false,-1, 31,0);
        tracep->declBus(c+15453,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] C0", false,-1, 31,0);
        tracep->declBus(c+15454,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] C1", false,-1, 31,0);
        tracep->declBus(c+15415,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] Pa", false,-1, 31,0);
        tracep->declBus(c+15455,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] C0", false,-1, 31,0);
        tracep->declBus(c+15456,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] C1", false,-1, 31,0);
        tracep->declBus(c+15416,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] Pa", false,-1, 31,0);
        tracep->declBus(c+15457,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] C0", false,-1, 31,0);
        tracep->declBus(c+15458,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] C1", false,-1, 31,0);
        tracep->declBus(c+15417,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] Pa", false,-1, 31,0);
        tracep->declBus(c+15459,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] C0", false,-1, 31,0);
        tracep->declBus(c+15460,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] C1", false,-1, 31,0);
        tracep->declBus(c+15418,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] Pa", false,-1, 31,0);
        tracep->declBus(c+15461,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] C0", false,-1, 31,0);
        tracep->declBus(c+15462,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] C1", false,-1, 31,0);
        tracep->declBus(c+15419,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] Pa", false,-1, 31,0);
        tracep->declBus(c+15463,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] C0", false,-1, 31,0);
        tracep->declBus(c+15464,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] C1", false,-1, 31,0);
        tracep->declBus(c+15420,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] Pa", false,-1, 31,0);
        tracep->declBus(c+15465,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] C0", false,-1, 31,0);
        tracep->declBus(c+15466,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] C1", false,-1, 31,0);
        tracep->declBus(c+15421,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] Pa", false,-1, 31,0);
        tracep->declBus(c+15467,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] C0", false,-1, 31,0);
        tracep->declBus(c+15468,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] C1", false,-1, 31,0);
        tracep->declBus(c+15422,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] Pa", false,-1, 31,0);
        tracep->declBus(c+15469,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] C0", false,-1, 31,0);
        tracep->declBus(c+15470,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] C1", false,-1, 31,0);
        tracep->declBus(c+15423,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] Pa", false,-1, 31,0);
        tracep->declBus(c+15471,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] C0", false,-1, 31,0);
        tracep->declBus(c+15472,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] C1", false,-1, 31,0);
        tracep->declBus(c+15424,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] Pa", false,-1, 31,0);
        tracep->declBus(c+15473,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] C0", false,-1, 31,0);
        tracep->declBus(c+15474,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] C1", false,-1, 31,0);
        tracep->declBus(c+15425,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] Pa", false,-1, 31,0);
        tracep->declBus(c+15475,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] C0", false,-1, 31,0);
        tracep->declBus(c+15476,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] C1", false,-1, 31,0);
        tracep->declBus(c+15426,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] Pa", false,-1, 31,0);
        tracep->declBus(c+15477,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] C0", false,-1, 31,0);
        tracep->declBus(c+15478,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] C1", false,-1, 31,0);
        tracep->declBus(c+15427,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] Pa", false,-1, 31,0);
        tracep->declBus(c+15479,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] C0", false,-1, 31,0);
        tracep->declBus(c+15480,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] C1", false,-1, 31,0);
        tracep->declBus(c+15428,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] Pa", false,-1, 31,0);
        tracep->declBus(c+15481,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] C0", false,-1, 31,0);
        tracep->declBus(c+15482,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] C1", false,-1, 31,0);
        tracep->declBus(c+15429,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] Pa", false,-1, 31,0);
        tracep->declBus(c+15483,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] C0", false,-1, 31,0);
        tracep->declBus(c+15484,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] C1", false,-1, 31,0);
        tracep->declBus(c+15430,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] Pa", false,-1, 31,0);
        tracep->declBus(c+15485,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] C0", false,-1, 31,0);
        tracep->declBus(c+15486,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] C1", false,-1, 31,0);
        tracep->declBus(c+15431,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] Pa", false,-1, 31,0);
        tracep->declBus(c+15487,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] C0", false,-1, 31,0);
        tracep->declBus(c+15488,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] C1", false,-1, 31,0);
        tracep->declBus(c+15432,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] Pa", false,-1, 31,0);
        tracep->declBus(c+15489,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] C0", false,-1, 31,0);
        tracep->declBus(c+15490,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] C1", false,-1, 31,0);
        tracep->declBus(c+15433,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] Pa", false,-1, 31,0);
        tracep->declBus(c+15491,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] C0", false,-1, 31,0);
        tracep->declBus(c+15492,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] C1", false,-1, 31,0);
        tracep->declBus(c+15434,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] Pa", false,-1, 31,0);
        tracep->declBus(c+15493,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] C0", false,-1, 31,0);
        tracep->declBus(c+15494,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] C1", false,-1, 31,0);
        tracep->declBus(c+15435,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] Pa", false,-1, 31,0);
        tracep->declBus(c+15495,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] C0", false,-1, 31,0);
        tracep->declBus(c+15496,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] C1", false,-1, 31,0);
        tracep->declBus(c+15436,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] Pa", false,-1, 31,0);
        tracep->declBus(c+15497,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] C0", false,-1, 31,0);
        tracep->declBus(c+15498,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] C1", false,-1, 31,0);
        tracep->declBus(c+15437,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] Pa", false,-1, 31,0);
        tracep->declBus(c+15499,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] C0", false,-1, 31,0);
        tracep->declBus(c+15500,"Azadi_top_verilator top_verilator intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] C1", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 rst_ni", false,-1);
        tracep->declBit(c+8201,"Azadi_top_verilator top_verilator u_uart0 tl_i a_valid", false,-1);
        tracep->declBus(c+8202,"Azadi_top_verilator top_verilator u_uart0 tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+8203,"Azadi_top_verilator top_verilator u_uart0 tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+8204,"Azadi_top_verilator top_verilator u_uart0 tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+8205,"Azadi_top_verilator top_verilator u_uart0 tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+8206,"Azadi_top_verilator top_verilator u_uart0 tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+8207,"Azadi_top_verilator top_verilator u_uart0 tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+8208,"Azadi_top_verilator top_verilator u_uart0 tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+8209,"Azadi_top_verilator top_verilator u_uart0 tl_i d_ready", false,-1);
        tracep->declBit(c+3110,"Azadi_top_verilator top_verilator u_uart0 tl_o d_valid", false,-1);
        tracep->declBus(c+3111,"Azadi_top_verilator top_verilator u_uart0 tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3112,"Azadi_top_verilator top_verilator u_uart0 tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3113,"Azadi_top_verilator top_verilator u_uart0 tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3114,"Azadi_top_verilator top_verilator u_uart0 tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3115,"Azadi_top_verilator top_verilator u_uart0 tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3116,"Azadi_top_verilator top_verilator u_uart0 tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3117,"Azadi_top_verilator top_verilator u_uart0 tl_o d_error", false,-1);
        tracep->declBit(c+3118,"Azadi_top_verilator top_verilator u_uart0 tl_o a_ready", false,-1);
        tracep->declBit(c+14370,"Azadi_top_verilator top_verilator u_uart0 cio_rx_i", false,-1);
        tracep->declBit(c+14371,"Azadi_top_verilator top_verilator u_uart0 cio_tx_o", false,-1);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_uart0 cio_tx_en_o", false,-1);
        tracep->declBit(c+5961,"Azadi_top_verilator top_verilator u_uart0 intr_tx_watermark_o", false,-1);
        tracep->declBit(c+2714,"Azadi_top_verilator top_verilator u_uart0 intr_rx_watermark_o", false,-1);
        tracep->declBit(c+2715,"Azadi_top_verilator top_verilator u_uart0 intr_tx_empty_o", false,-1);
        tracep->declBit(c+2716,"Azadi_top_verilator top_verilator u_uart0 intr_rx_overflow_o", false,-1);
        tracep->declBit(c+2717,"Azadi_top_verilator top_verilator u_uart0 intr_rx_frame_err_o", false,-1);
        tracep->declBit(c+5962,"Azadi_top_verilator top_verilator u_uart0 intr_rx_break_err_o", false,-1);
        tracep->declBit(c+5963,"Azadi_top_verilator top_verilator u_uart0 intr_rx_timeout_o", false,-1);
        tracep->declBit(c+5964,"Azadi_top_verilator top_verilator u_uart0 intr_rx_parity_err_o", false,-1);
        tracep->declBit(c+11468,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state tx_watermark q", false,-1);
        tracep->declBit(c+11469,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_watermark q", false,-1);
        tracep->declBit(c+11470,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state tx_empty q", false,-1);
        tracep->declBit(c+11471,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_overflow q", false,-1);
        tracep->declBit(c+11472,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_frame_err q", false,-1);
        tracep->declBit(c+11473,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_break_err q", false,-1);
        tracep->declBit(c+11474,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_timeout q", false,-1);
        tracep->declBit(c+11475,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_state rx_parity_err q", false,-1);
        tracep->declBit(c+11476,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable tx_watermark q", false,-1);
        tracep->declBit(c+11477,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_watermark q", false,-1);
        tracep->declBit(c+11478,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable tx_empty q", false,-1);
        tracep->declBit(c+11479,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_overflow q", false,-1);
        tracep->declBit(c+11480,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_frame_err q", false,-1);
        tracep->declBit(c+11481,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_break_err q", false,-1);
        tracep->declBit(c+11482,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_timeout q", false,-1);
        tracep->declBit(c+11483,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_enable rx_parity_err q", false,-1);
        tracep->declBit(c+11484,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test tx_watermark q", false,-1);
        tracep->declBit(c+11485,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test tx_watermark qe", false,-1);
        tracep->declBit(c+11486,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_watermark q", false,-1);
        tracep->declBit(c+11487,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_watermark qe", false,-1);
        tracep->declBit(c+11488,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test tx_empty q", false,-1);
        tracep->declBit(c+11489,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test tx_empty qe", false,-1);
        tracep->declBit(c+11490,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_overflow q", false,-1);
        tracep->declBit(c+11491,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_overflow qe", false,-1);
        tracep->declBit(c+11492,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_frame_err q", false,-1);
        tracep->declBit(c+11493,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_frame_err qe", false,-1);
        tracep->declBit(c+11494,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_break_err q", false,-1);
        tracep->declBit(c+11495,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_break_err qe", false,-1);
        tracep->declBit(c+11496,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_timeout q", false,-1);
        tracep->declBit(c+11497,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_timeout qe", false,-1);
        tracep->declBit(c+11498,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_parity_err q", false,-1);
        tracep->declBit(c+11499,"Azadi_top_verilator top_verilator u_uart0 reg2hw intr_test rx_parity_err qe", false,-1);
        tracep->declBit(c+11500,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl tx q", false,-1);
        tracep->declBit(c+11501,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl rx q", false,-1);
        tracep->declBit(c+11502,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl nf q", false,-1);
        tracep->declBit(c+11503,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl slpbk q", false,-1);
        tracep->declBit(c+11504,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl llpbk q", false,-1);
        tracep->declBit(c+11505,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl parity_en q", false,-1);
        tracep->declBit(c+11506,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl parity_odd q", false,-1);
        tracep->declBus(c+11507,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl rxblvl q", false,-1, 1,0);
        tracep->declBus(c+11508,"Azadi_top_verilator top_verilator u_uart0 reg2hw ctrl nco q", false,-1, 15,0);
        tracep->declBit(c+11509,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txfull q", false,-1);
        tracep->declBit(c+11510,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txfull re", false,-1);
        tracep->declBit(c+11511,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxfull q", false,-1);
        tracep->declBit(c+11512,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxfull re", false,-1);
        tracep->declBit(c+11513,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txempty q", false,-1);
        tracep->declBit(c+11514,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txempty re", false,-1);
        tracep->declBit(c+11515,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txidle q", false,-1);
        tracep->declBit(c+11516,"Azadi_top_verilator top_verilator u_uart0 reg2hw status txidle re", false,-1);
        tracep->declBit(c+11517,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxidle q", false,-1);
        tracep->declBit(c+11518,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxidle re", false,-1);
        tracep->declBit(c+11519,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxempty q", false,-1);
        tracep->declBit(c+11520,"Azadi_top_verilator top_verilator u_uart0 reg2hw status rxempty re", false,-1);
        tracep->declBus(c+11521,"Azadi_top_verilator top_verilator u_uart0 reg2hw rdata q", false,-1, 7,0);
        tracep->declBit(c+11522,"Azadi_top_verilator top_verilator u_uart0 reg2hw rdata re", false,-1);
        tracep->declBus(c+11523,"Azadi_top_verilator top_verilator u_uart0 reg2hw wdata q", false,-1, 7,0);
        tracep->declBit(c+11524,"Azadi_top_verilator top_verilator u_uart0 reg2hw wdata qe", false,-1);
        tracep->declBit(c+11525,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl rxrst q", false,-1);
        tracep->declBit(c+11526,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl rxrst qe", false,-1);
        tracep->declBit(c+11527,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl txrst q", false,-1);
        tracep->declBit(c+11528,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl txrst qe", false,-1);
        tracep->declBus(c+11529,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl rxilvl q", false,-1, 2,0);
        tracep->declBit(c+11530,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl rxilvl qe", false,-1);
        tracep->declBus(c+11531,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl txilvl q", false,-1, 1,0);
        tracep->declBit(c+11532,"Azadi_top_verilator top_verilator u_uart0 reg2hw fifo_ctrl txilvl qe", false,-1);
        tracep->declBit(c+11533,"Azadi_top_verilator top_verilator u_uart0 reg2hw ovrd txen q", false,-1);
        tracep->declBit(c+11534,"Azadi_top_verilator top_verilator u_uart0 reg2hw ovrd txval q", false,-1);
        tracep->declBus(c+11535,"Azadi_top_verilator top_verilator u_uart0 reg2hw timeout_ctrl val q", false,-1, 23,0);
        tracep->declBit(c+11536,"Azadi_top_verilator top_verilator u_uart0 reg2hw timeout_ctrl en q", false,-1);
        tracep->declBit(c+7260,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state tx_watermark d", false,-1);
        tracep->declBit(c+7261,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state tx_watermark de", false,-1);
        tracep->declBit(c+7262,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_watermark d", false,-1);
        tracep->declBit(c+7263,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_watermark de", false,-1);
        tracep->declBit(c+7264,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state tx_empty d", false,-1);
        tracep->declBit(c+7265,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state tx_empty de", false,-1);
        tracep->declBit(c+7266,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_overflow d", false,-1);
        tracep->declBit(c+7267,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_overflow de", false,-1);
        tracep->declBit(c+7268,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_frame_err d", false,-1);
        tracep->declBit(c+7269,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_frame_err de", false,-1);
        tracep->declBit(c+7270,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_break_err d", false,-1);
        tracep->declBit(c+7271,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_break_err de", false,-1);
        tracep->declBit(c+7272,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_timeout d", false,-1);
        tracep->declBit(c+7273,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_timeout de", false,-1);
        tracep->declBit(c+7274,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_parity_err d", false,-1);
        tracep->declBit(c+7275,"Azadi_top_verilator top_verilator u_uart0 hw2reg intr_state rx_parity_err de", false,-1);
        tracep->declBit(c+7276,"Azadi_top_verilator top_verilator u_uart0 hw2reg status txfull d", false,-1);
        tracep->declBit(c+7277,"Azadi_top_verilator top_verilator u_uart0 hw2reg status rxfull d", false,-1);
        tracep->declBit(c+7278,"Azadi_top_verilator top_verilator u_uart0 hw2reg status txempty d", false,-1);
        tracep->declBit(c+7279,"Azadi_top_verilator top_verilator u_uart0 hw2reg status txidle d", false,-1);
        tracep->declBit(c+7280,"Azadi_top_verilator top_verilator u_uart0 hw2reg status rxidle d", false,-1);
        tracep->declBit(c+7281,"Azadi_top_verilator top_verilator u_uart0 hw2reg status rxempty d", false,-1);
        tracep->declBus(c+7282,"Azadi_top_verilator top_verilator u_uart0 hw2reg rdata d", false,-1, 7,0);
        tracep->declBus(c+7283,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_ctrl rxilvl d", false,-1, 2,0);
        tracep->declBit(c+7284,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_ctrl rxilvl de", false,-1);
        tracep->declBus(c+7285,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_ctrl txilvl d", false,-1, 1,0);
        tracep->declBit(c+7286,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_ctrl txilvl de", false,-1);
        tracep->declBus(c+7287,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_status txlvl d", false,-1, 5,0);
        tracep->declBus(c+7288,"Azadi_top_verilator top_verilator u_uart0 hw2reg fifo_status rxlvl d", false,-1, 5,0);
        tracep->declBus(c+7289,"Azadi_top_verilator top_verilator u_uart0 hw2reg val d", false,-1, 15,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg rst_ni", false,-1);
        tracep->declBit(c+8201,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_valid", false,-1);
        tracep->declBus(c+8202,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+8203,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+8204,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+8205,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+8206,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+8207,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+8208,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+8209,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_i d_ready", false,-1);
        tracep->declBit(c+3110,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_valid", false,-1);
        tracep->declBus(c+3111,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3112,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3113,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3114,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3115,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3116,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3117,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o d_error", false,-1);
        tracep->declBit(c+3118,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_o a_ready", false,-1);
        tracep->declBit(c+11468,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state tx_watermark q", false,-1);
        tracep->declBit(c+11469,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_watermark q", false,-1);
        tracep->declBit(c+11470,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state tx_empty q", false,-1);
        tracep->declBit(c+11471,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_overflow q", false,-1);
        tracep->declBit(c+11472,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_frame_err q", false,-1);
        tracep->declBit(c+11473,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_break_err q", false,-1);
        tracep->declBit(c+11474,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_timeout q", false,-1);
        tracep->declBit(c+11475,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_state rx_parity_err q", false,-1);
        tracep->declBit(c+11476,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable tx_watermark q", false,-1);
        tracep->declBit(c+11477,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_watermark q", false,-1);
        tracep->declBit(c+11478,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable tx_empty q", false,-1);
        tracep->declBit(c+11479,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_overflow q", false,-1);
        tracep->declBit(c+11480,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_frame_err q", false,-1);
        tracep->declBit(c+11481,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_break_err q", false,-1);
        tracep->declBit(c+11482,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_timeout q", false,-1);
        tracep->declBit(c+11483,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_enable rx_parity_err q", false,-1);
        tracep->declBit(c+11484,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test tx_watermark q", false,-1);
        tracep->declBit(c+11485,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test tx_watermark qe", false,-1);
        tracep->declBit(c+11486,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_watermark q", false,-1);
        tracep->declBit(c+11487,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_watermark qe", false,-1);
        tracep->declBit(c+11488,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test tx_empty q", false,-1);
        tracep->declBit(c+11489,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test tx_empty qe", false,-1);
        tracep->declBit(c+11490,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_overflow q", false,-1);
        tracep->declBit(c+11491,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_overflow qe", false,-1);
        tracep->declBit(c+11492,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_frame_err q", false,-1);
        tracep->declBit(c+11493,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_frame_err qe", false,-1);
        tracep->declBit(c+11494,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_break_err q", false,-1);
        tracep->declBit(c+11495,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_break_err qe", false,-1);
        tracep->declBit(c+11496,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_timeout q", false,-1);
        tracep->declBit(c+11497,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_timeout qe", false,-1);
        tracep->declBit(c+11498,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_parity_err q", false,-1);
        tracep->declBit(c+11499,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw intr_test rx_parity_err qe", false,-1);
        tracep->declBit(c+11500,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl tx q", false,-1);
        tracep->declBit(c+11501,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl rx q", false,-1);
        tracep->declBit(c+11502,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl nf q", false,-1);
        tracep->declBit(c+11503,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl slpbk q", false,-1);
        tracep->declBit(c+11504,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl llpbk q", false,-1);
        tracep->declBit(c+11505,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl parity_en q", false,-1);
        tracep->declBit(c+11506,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl parity_odd q", false,-1);
        tracep->declBus(c+11507,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl rxblvl q", false,-1, 1,0);
        tracep->declBus(c+11508,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ctrl nco q", false,-1, 15,0);
        tracep->declBit(c+11509,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txfull q", false,-1);
        tracep->declBit(c+11510,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txfull re", false,-1);
        tracep->declBit(c+11511,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxfull q", false,-1);
        tracep->declBit(c+11512,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxfull re", false,-1);
        tracep->declBit(c+11513,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txempty q", false,-1);
        tracep->declBit(c+11514,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txempty re", false,-1);
        tracep->declBit(c+11515,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txidle q", false,-1);
        tracep->declBit(c+11516,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status txidle re", false,-1);
        tracep->declBit(c+11517,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxidle q", false,-1);
        tracep->declBit(c+11518,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxidle re", false,-1);
        tracep->declBit(c+11519,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxempty q", false,-1);
        tracep->declBit(c+11520,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw status rxempty re", false,-1);
        tracep->declBus(c+11521,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw rdata q", false,-1, 7,0);
        tracep->declBit(c+11522,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw rdata re", false,-1);
        tracep->declBus(c+11523,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw wdata q", false,-1, 7,0);
        tracep->declBit(c+11524,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw wdata qe", false,-1);
        tracep->declBit(c+11525,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl rxrst q", false,-1);
        tracep->declBit(c+11526,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl rxrst qe", false,-1);
        tracep->declBit(c+11527,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl txrst q", false,-1);
        tracep->declBit(c+11528,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl txrst qe", false,-1);
        tracep->declBus(c+11529,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl rxilvl q", false,-1, 2,0);
        tracep->declBit(c+11530,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl rxilvl qe", false,-1);
        tracep->declBus(c+11531,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl txilvl q", false,-1, 1,0);
        tracep->declBit(c+11532,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw fifo_ctrl txilvl qe", false,-1);
        tracep->declBit(c+11533,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ovrd txen q", false,-1);
        tracep->declBit(c+11534,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw ovrd txval q", false,-1);
        tracep->declBus(c+11535,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw timeout_ctrl val q", false,-1, 23,0);
        tracep->declBit(c+11536,"Azadi_top_verilator top_verilator u_uart0 u_reg reg2hw timeout_ctrl en q", false,-1);
        tracep->declBit(c+7260,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state tx_watermark d", false,-1);
        tracep->declBit(c+7261,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state tx_watermark de", false,-1);
        tracep->declBit(c+7262,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_watermark d", false,-1);
        tracep->declBit(c+7263,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_watermark de", false,-1);
        tracep->declBit(c+7264,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state tx_empty d", false,-1);
        tracep->declBit(c+7265,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state tx_empty de", false,-1);
        tracep->declBit(c+7266,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_overflow d", false,-1);
        tracep->declBit(c+7267,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_overflow de", false,-1);
        tracep->declBit(c+7268,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_frame_err d", false,-1);
        tracep->declBit(c+7269,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_frame_err de", false,-1);
        tracep->declBit(c+7270,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_break_err d", false,-1);
        tracep->declBit(c+7271,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_break_err de", false,-1);
        tracep->declBit(c+7272,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_timeout d", false,-1);
        tracep->declBit(c+7273,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_timeout de", false,-1);
        tracep->declBit(c+7274,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_parity_err d", false,-1);
        tracep->declBit(c+7275,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg intr_state rx_parity_err de", false,-1);
        tracep->declBit(c+7276,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status txfull d", false,-1);
        tracep->declBit(c+7277,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status rxfull d", false,-1);
        tracep->declBit(c+7278,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status txempty d", false,-1);
        tracep->declBit(c+7279,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status txidle d", false,-1);
        tracep->declBit(c+7280,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status rxidle d", false,-1);
        tracep->declBit(c+7281,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg status rxempty d", false,-1);
        tracep->declBus(c+7282,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg rdata d", false,-1, 7,0);
        tracep->declBus(c+7283,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_ctrl rxilvl d", false,-1, 2,0);
        tracep->declBit(c+7284,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_ctrl rxilvl de", false,-1);
        tracep->declBus(c+7285,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_ctrl txilvl d", false,-1, 1,0);
        tracep->declBit(c+7286,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_ctrl txilvl de", false,-1);
        tracep->declBus(c+7287,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_status txlvl d", false,-1, 5,0);
        tracep->declBus(c+7288,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg fifo_status rxlvl d", false,-1, 5,0);
        tracep->declBus(c+7289,"Azadi_top_verilator top_verilator u_uart0 u_reg hw2reg val d", false,-1, 15,0);
        tracep->declBit(c+14863,"Azadi_top_verilator top_verilator u_uart0 u_reg devmode_i", false,-1);
        tracep->declBus(c+15375,"Azadi_top_verilator top_verilator u_uart0 u_reg AW", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator u_uart0 u_reg DW", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator u_uart0 u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+11537,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_we", false,-1);
        tracep->declBit(c+11538,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_re", false,-1);
        tracep->declBus(c+8564,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_addr", false,-1, 5,0);
        tracep->declBus(c+8565,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+8566,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+11539,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+11540,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_error", false,-1);
        tracep->declBit(c+11541,"Azadi_top_verilator top_verilator u_uart0 u_reg addrmiss", false,-1);
        tracep->declBit(c+11542,"Azadi_top_verilator top_verilator u_uart0 u_reg wr_err", false,-1);
        tracep->declBus(c+11539,"Azadi_top_verilator top_verilator u_uart0 u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+8201,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_valid", false,-1);
        tracep->declBus(c+8202,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_opcode", false,-1, 2,0);
        tracep->declBus(c+8203,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_param", false,-1, 2,0);
        tracep->declBus(c+8204,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_size", false,-1, 1,0);
        tracep->declBus(c+8205,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_source", false,-1, 7,0);
        tracep->declBus(c+8206,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_address", false,-1, 31,0);
        tracep->declBus(c+8207,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_mask", false,-1, 3,0);
        tracep->declBus(c+8208,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d a_data", false,-1, 31,0);
        tracep->declBit(c+8209,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_h2d d_ready", false,-1);
        tracep->declBit(c+3110,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_valid", false,-1);
        tracep->declBus(c+3111,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_opcode", false,-1, 2,0);
        tracep->declBus(c+3112,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_param", false,-1, 2,0);
        tracep->declBus(c+3113,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_size", false,-1, 1,0);
        tracep->declBus(c+3114,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_source", false,-1, 7,0);
        tracep->declBus(c+3115,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_sink", false,-1, 0,0);
        tracep->declBus(c+3116,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_data", false,-1, 31,0);
        tracep->declBit(c+3117,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h d_error", false,-1);
        tracep->declBit(c+3118,"Azadi_top_verilator top_verilator u_uart0 u_reg tl_reg_d2h a_ready", false,-1);
        tracep->declBit(c+6096,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_watermark_qs", false,-1);
        tracep->declBit(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_watermark_wd", false,-1);
        tracep->declBit(c+11543,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_watermark_we", false,-1);
        tracep->declBit(c+6097,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_watermark_qs", false,-1);
        tracep->declBit(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_watermark_wd", false,-1);
        tracep->declBit(c+11544,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_watermark_we", false,-1);
        tracep->declBit(c+6098,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_empty_qs", false,-1);
        tracep->declBit(c+8569,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_empty_wd", false,-1);
        tracep->declBit(c+11545,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_tx_empty_we", false,-1);
        tracep->declBit(c+6099,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_overflow_qs", false,-1);
        tracep->declBit(c+8570,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_overflow_wd", false,-1);
        tracep->declBit(c+11546,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_overflow_we", false,-1);
        tracep->declBit(c+2776,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_frame_err_qs", false,-1);
        tracep->declBit(c+8571,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_frame_err_wd", false,-1);
        tracep->declBit(c+11547,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_frame_err_we", false,-1);
        tracep->declBit(c+2777,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_break_err_qs", false,-1);
        tracep->declBit(c+8572,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_break_err_wd", false,-1);
        tracep->declBit(c+11548,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_break_err_we", false,-1);
        tracep->declBit(c+6100,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_timeout_qs", false,-1);
        tracep->declBit(c+8573,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_timeout_wd", false,-1);
        tracep->declBit(c+11549,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_timeout_we", false,-1);
        tracep->declBit(c+6101,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_parity_err_qs", false,-1);
        tracep->declBit(c+8574,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_parity_err_wd", false,-1);
        tracep->declBit(c+11550,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_state_rx_parity_err_we", false,-1);
        tracep->declBit(c+3038,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_watermark_qs", false,-1);
        tracep->declBit(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_watermark_wd", false,-1);
        tracep->declBit(c+11551,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_watermark_we", false,-1);
        tracep->declBit(c+3039,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_watermark_qs", false,-1);
        tracep->declBit(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_watermark_wd", false,-1);
        tracep->declBit(c+11552,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_watermark_we", false,-1);
        tracep->declBit(c+3040,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_empty_qs", false,-1);
        tracep->declBit(c+8569,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_empty_wd", false,-1);
        tracep->declBit(c+11553,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_tx_empty_we", false,-1);
        tracep->declBit(c+3041,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_overflow_qs", false,-1);
        tracep->declBit(c+8570,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_overflow_wd", false,-1);
        tracep->declBit(c+11554,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_overflow_we", false,-1);
        tracep->declBit(c+6102,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_frame_err_qs", false,-1);
        tracep->declBit(c+8571,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_frame_err_wd", false,-1);
        tracep->declBit(c+11555,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_frame_err_we", false,-1);
        tracep->declBit(c+6103,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_break_err_qs", false,-1);
        tracep->declBit(c+8572,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_break_err_wd", false,-1);
        tracep->declBit(c+11556,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_break_err_we", false,-1);
        tracep->declBit(c+3042,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_timeout_qs", false,-1);
        tracep->declBit(c+8573,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_timeout_wd", false,-1);
        tracep->declBit(c+11557,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_timeout_we", false,-1);
        tracep->declBit(c+6104,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_parity_err_qs", false,-1);
        tracep->declBit(c+8574,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_parity_err_wd", false,-1);
        tracep->declBit(c+11558,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_enable_rx_parity_err_we", false,-1);
        tracep->declBit(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_tx_watermark_wd", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_tx_watermark_we", false,-1);
        tracep->declBit(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_watermark_wd", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_watermark_we", false,-1);
        tracep->declBit(c+8569,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_tx_empty_wd", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_tx_empty_we", false,-1);
        tracep->declBit(c+8570,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_overflow_wd", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_overflow_we", false,-1);
        tracep->declBit(c+8571,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_frame_err_wd", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_frame_err_we", false,-1);
        tracep->declBit(c+8572,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_break_err_wd", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_break_err_we", false,-1);
        tracep->declBit(c+8573,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_timeout_wd", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_timeout_we", false,-1);
        tracep->declBit(c+8574,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_parity_err_wd", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg intr_test_rx_parity_err_we", false,-1);
        tracep->declBit(c+6105,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_tx_qs", false,-1);
        tracep->declBit(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_tx_wd", false,-1);
        tracep->declBit(c+11560,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_tx_we", false,-1);
        tracep->declBit(c+6106,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rx_qs", false,-1);
        tracep->declBit(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rx_wd", false,-1);
        tracep->declBit(c+11561,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rx_we", false,-1);
        tracep->declBit(c+6107,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nf_qs", false,-1);
        tracep->declBit(c+8569,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nf_wd", false,-1);
        tracep->declBit(c+11562,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nf_we", false,-1);
        tracep->declBit(c+6108,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_slpbk_qs", false,-1);
        tracep->declBit(c+8571,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_slpbk_wd", false,-1);
        tracep->declBit(c+11563,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_slpbk_we", false,-1);
        tracep->declBit(c+6109,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_llpbk_qs", false,-1);
        tracep->declBit(c+8572,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_llpbk_wd", false,-1);
        tracep->declBit(c+11564,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_llpbk_we", false,-1);
        tracep->declBit(c+3043,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_en_qs", false,-1);
        tracep->declBit(c+8573,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_en_wd", false,-1);
        tracep->declBit(c+11565,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_en_we", false,-1);
        tracep->declBit(c+3044,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_odd_qs", false,-1);
        tracep->declBit(c+8574,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_odd_wd", false,-1);
        tracep->declBit(c+11566,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_parity_odd_we", false,-1);
        tracep->declBus(c+3045,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rxblvl_qs", false,-1, 1,0);
        tracep->declBus(c+8575,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rxblvl_wd", false,-1, 1,0);
        tracep->declBit(c+11567,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_rxblvl_we", false,-1);
        tracep->declBus(c+3046,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nco_qs", false,-1, 15,0);
        tracep->declBus(c+8576,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nco_wd", false,-1, 15,0);
        tracep->declBit(c+11568,"Azadi_top_verilator top_verilator u_uart0 u_reg ctrl_nco_we", false,-1);
        tracep->declBit(c+7290,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txfull_qs", false,-1);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txfull_re", false,-1);
        tracep->declBit(c+7291,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxfull_qs", false,-1);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxfull_re", false,-1);
        tracep->declBit(c+7292,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txempty_qs", false,-1);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txempty_re", false,-1);
        tracep->declBit(c+7293,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txidle_qs", false,-1);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg status_txidle_re", false,-1);
        tracep->declBit(c+7294,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxidle_qs", false,-1);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxidle_re", false,-1);
        tracep->declBit(c+7295,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxempty_qs", false,-1);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg status_rxempty_re", false,-1);
        tracep->declBus(c+7296,"Azadi_top_verilator top_verilator u_uart0 u_reg rdata_qs", false,-1, 7,0);
        tracep->declBit(c+11570,"Azadi_top_verilator top_verilator u_uart0 u_reg rdata_re", false,-1);
        tracep->declBus(c+8577,"Azadi_top_verilator top_verilator u_uart0 u_reg wdata_wd", false,-1, 7,0);
        tracep->declBit(c+11571,"Azadi_top_verilator top_verilator u_uart0 u_reg wdata_we", false,-1);
        tracep->declBit(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_rxrst_wd", false,-1);
        tracep->declBit(c+11572,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_rxrst_we", false,-1);
        tracep->declBit(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_txrst_wd", false,-1);
        tracep->declBit(c+11573,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_txrst_we", false,-1);
        tracep->declBus(c+3047,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_rxilvl_qs", false,-1, 2,0);
        tracep->declBus(c+8578,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_rxilvl_wd", false,-1, 2,0);
        tracep->declBit(c+11574,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_rxilvl_we", false,-1);
        tracep->declBus(c+3048,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_txilvl_qs", false,-1, 1,0);
        tracep->declBus(c+8579,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_txilvl_wd", false,-1, 1,0);
        tracep->declBit(c+11575,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_ctrl_txilvl_we", false,-1);
        tracep->declBus(c+7297,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_status_txlvl_qs", false,-1, 5,0);
        tracep->declBit(c+11576,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_status_txlvl_re", false,-1);
        tracep->declBus(c+7298,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_status_rxlvl_qs", false,-1, 5,0);
        tracep->declBit(c+11576,"Azadi_top_verilator top_verilator u_uart0 u_reg fifo_status_rxlvl_re", false,-1);
        tracep->declBit(c+3371,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txen_qs", false,-1);
        tracep->declBit(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txen_wd", false,-1);
        tracep->declBit(c+11577,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txen_we", false,-1);
        tracep->declBit(c+3372,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txval_qs", false,-1);
        tracep->declBit(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txval_wd", false,-1);
        tracep->declBit(c+11578,"Azadi_top_verilator top_verilator u_uart0 u_reg ovrd_txval_we", false,-1);
        tracep->declBus(c+7299,"Azadi_top_verilator top_verilator u_uart0 u_reg val_qs", false,-1, 15,0);
        tracep->declBit(c+11579,"Azadi_top_verilator top_verilator u_uart0 u_reg val_re", false,-1);
        tracep->declBus(c+3049,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_val_qs", false,-1, 23,0);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_val_wd", false,-1, 23,0);
        tracep->declBit(c+11580,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_val_we", false,-1);
        tracep->declBit(c+3050,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_en_qs", false,-1);
        tracep->declBit(c+8581,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_en_wd", false,-1);
        tracep->declBit(c+11581,"Azadi_top_verilator top_verilator u_uart0 u_reg timeout_ctrl_en_we", false,-1);
        tracep->declBus(c+11582,"Azadi_top_verilator top_verilator u_uart0 u_reg addr_hit", false,-1, 11,0);
        tracep->declBus(c+15375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+8201,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_valid", false,-1);
        tracep->declBus(c+8202,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+8203,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+8204,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+8205,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+8206,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+8207,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+8208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+8209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_i d_ready", false,-1);
        tracep->declBit(c+3110,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_valid", false,-1);
        tracep->declBus(c+3111,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3112,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3113,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3114,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3115,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3116,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3117,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o d_error", false,-1);
        tracep->declBit(c+3118,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_o a_ready", false,-1);
        tracep->declBit(c+11538,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+11537,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+8564,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if addr_o", false,-1, 5,0);
        tracep->declBus(c+8565,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+8566,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+11539,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+11540,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+3373,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+11583,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+14817,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+3374,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+3375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if error", false,-1);
        tracep->declBit(c+11584,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+8754,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+8755,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+3376,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+3377,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+573,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+11585,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+11586,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+8201,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_valid", false,-1);
        tracep->declBus(c+8202,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+8203,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+8204,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+8205,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+8206,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+8207,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+8208,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+8209,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err tl_i d_ready", false,-1);
        tracep->declBit(c+8755,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+15128,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+15198,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+8582,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+8756,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+8583,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+8584,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+8585,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+11587,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+11588,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+11589,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+8586,"Azadi_top_verilator top_verilator u_uart0 u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark rst_ni", false,-1);
        tracep->declBit(c+11543,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark we", false,-1);
        tracep->declBus(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+7300,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark de", false,-1);
        tracep->declBus(c+7301,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark d", false,-1, 0,0);
        tracep->declBit(c+9999,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark qe", false,-1);
        tracep->declBus(c+6096,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark q", false,-1, 0,0);
        tracep->declBus(c+6096,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+7302,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en", false,-1);
        tracep->declBus(c+14818,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11543,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7300,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+7301,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6096,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7302,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14818,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark rst_ni", false,-1);
        tracep->declBit(c+11544,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark we", false,-1);
        tracep->declBus(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+7303,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark de", false,-1);
        tracep->declBus(c+7304,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+10000,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark qe", false,-1);
        tracep->declBus(c+6097,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+6097,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+7305,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11544,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7303,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+7304,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6097,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7305,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14819,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty rst_ni", false,-1);
        tracep->declBit(c+11545,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty we", false,-1);
        tracep->declBus(c+8569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wd", false,-1, 0,0);
        tracep->declBit(c+7306,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty de", false,-1);
        tracep->declBus(c+7307,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+10001,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty qe", false,-1);
        tracep->declBus(c+6098,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+6098,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty qs", false,-1, 0,0);
        tracep->declBit(c+7308,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en", false,-1);
        tracep->declBus(c+14820,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11545,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb we", false,-1);
        tracep->declBus(c+8569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7306,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb de", false,-1);
        tracep->declBus(c+7307,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6098,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7308,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14820,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_tx_empty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow rst_ni", false,-1);
        tracep->declBit(c+11546,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow we", false,-1);
        tracep->declBus(c+8570,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+7309,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow de", false,-1);
        tracep->declBus(c+7310,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+10002,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow qe", false,-1);
        tracep->declBus(c+6099,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+6099,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+7311,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en", false,-1);
        tracep->declBus(c+14821,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11546,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+8570,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7309,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+7310,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6099,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7311,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14821,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err rst_ni", false,-1);
        tracep->declBit(c+11547,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err we", false,-1);
        tracep->declBus(c+8571,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wd", false,-1, 0,0);
        tracep->declBit(c+7312,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err de", false,-1);
        tracep->declBus(c+7313,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err d", false,-1, 0,0);
        tracep->declBit(c+10003,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err qe", false,-1);
        tracep->declBus(c+2776,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err q", false,-1, 0,0);
        tracep->declBus(c+2776,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err qs", false,-1, 0,0);
        tracep->declBit(c+7314,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en", false,-1);
        tracep->declBus(c+14822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11547,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+8571,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7312,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+7313,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2776,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7314,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14822,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_frame_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err rst_ni", false,-1);
        tracep->declBit(c+11548,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err we", false,-1);
        tracep->declBus(c+8572,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wd", false,-1, 0,0);
        tracep->declBit(c+7315,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err de", false,-1);
        tracep->declBus(c+7316,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err d", false,-1, 0,0);
        tracep->declBit(c+10004,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err qe", false,-1);
        tracep->declBus(c+2777,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err q", false,-1, 0,0);
        tracep->declBus(c+2777,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err qs", false,-1, 0,0);
        tracep->declBit(c+7317,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en", false,-1);
        tracep->declBus(c+14823,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11548,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+8572,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7315,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+7316,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+2777,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7317,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14823,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_break_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout rst_ni", false,-1);
        tracep->declBit(c+11549,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout we", false,-1);
        tracep->declBus(c+8573,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wd", false,-1, 0,0);
        tracep->declBit(c+7318,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout de", false,-1);
        tracep->declBus(c+7319,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout d", false,-1, 0,0);
        tracep->declBit(c+10005,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout qe", false,-1);
        tracep->declBus(c+6100,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout q", false,-1, 0,0);
        tracep->declBus(c+6100,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout qs", false,-1, 0,0);
        tracep->declBit(c+7320,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en", false,-1);
        tracep->declBus(c+14824,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11549,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+8573,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7318,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+7319,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6100,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7320,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14824,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err SWACCESS", false,-1, 23,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err rst_ni", false,-1);
        tracep->declBit(c+11550,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err we", false,-1);
        tracep->declBus(c+8574,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wd", false,-1, 0,0);
        tracep->declBit(c+7321,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err de", false,-1);
        tracep->declBus(c+7322,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err d", false,-1, 0,0);
        tracep->declBit(c+10006,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err qe", false,-1);
        tracep->declBus(c+6101,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err q", false,-1, 0,0);
        tracep->declBus(c+6101,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err qs", false,-1, 0,0);
        tracep->declBit(c+7323,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en", false,-1);
        tracep->declBus(c+14825,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15279,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+11550,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+8574,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7321,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+7322,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6101,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7323,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14825,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_state_rx_parity_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark rst_ni", false,-1);
        tracep->declBit(c+11551,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark we", false,-1);
        tracep->declBus(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark d", false,-1, 0,0);
        tracep->declBit(c+10007,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark qe", false,-1);
        tracep->declBus(c+3038,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark q", false,-1, 0,0);
        tracep->declBus(c+3038,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+11551,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en", false,-1);
        tracep->declBus(c+8757,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11551,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3038,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11551,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8757,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3038,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_watermark wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark rst_ni", false,-1);
        tracep->declBit(c+11552,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark we", false,-1);
        tracep->declBus(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+8940,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark qe", false,-1);
        tracep->declBus(c+3039,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+3039,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark qs", false,-1, 0,0);
        tracep->declBit(c+11552,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en", false,-1);
        tracep->declBus(c+8758,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11552,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb we", false,-1);
        tracep->declBus(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3039,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11552,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8758,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3039,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_watermark wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty rst_ni", false,-1);
        tracep->declBit(c+11553,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty we", false,-1);
        tracep->declBus(c+8569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+8941,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty qe", false,-1);
        tracep->declBus(c+3040,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+3040,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty qs", false,-1, 0,0);
        tracep->declBit(c+11553,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en", false,-1);
        tracep->declBus(c+8759,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11553,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb we", false,-1);
        tracep->declBus(c+8569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3040,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11553,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8759,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3040,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_tx_empty wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow rst_ni", false,-1);
        tracep->declBit(c+11554,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow we", false,-1);
        tracep->declBus(c+8570,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+8942,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow qe", false,-1);
        tracep->declBus(c+3041,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+3041,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow qs", false,-1, 0,0);
        tracep->declBit(c+11554,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en", false,-1);
        tracep->declBus(c+8760,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11554,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb we", false,-1);
        tracep->declBus(c+8570,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3041,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11554,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8760,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3041,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_overflow wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err rst_ni", false,-1);
        tracep->declBit(c+11555,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err we", false,-1);
        tracep->declBus(c+8571,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err d", false,-1, 0,0);
        tracep->declBit(c+8943,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err qe", false,-1);
        tracep->declBus(c+6102,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err q", false,-1, 0,0);
        tracep->declBus(c+6102,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err qs", false,-1, 0,0);
        tracep->declBit(c+11555,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en", false,-1);
        tracep->declBus(c+8761,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11555,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+8571,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6102,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11555,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8761,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+6102,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_frame_err wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err rst_ni", false,-1);
        tracep->declBit(c+11556,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err we", false,-1);
        tracep->declBus(c+8572,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err d", false,-1, 0,0);
        tracep->declBit(c+8944,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err qe", false,-1);
        tracep->declBus(c+6103,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err q", false,-1, 0,0);
        tracep->declBus(c+6103,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err qs", false,-1, 0,0);
        tracep->declBit(c+11556,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en", false,-1);
        tracep->declBus(c+8762,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11556,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+8572,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6103,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11556,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8762,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+6103,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_break_err wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout rst_ni", false,-1);
        tracep->declBit(c+11557,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout we", false,-1);
        tracep->declBus(c+8573,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout d", false,-1, 0,0);
        tracep->declBit(c+8945,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout qe", false,-1);
        tracep->declBus(c+3042,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout q", false,-1, 0,0);
        tracep->declBus(c+3042,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout qs", false,-1, 0,0);
        tracep->declBit(c+11557,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en", false,-1);
        tracep->declBus(c+8763,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11557,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb we", false,-1);
        tracep->declBus(c+8573,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3042,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11557,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8763,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3042,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_timeout wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err rst_ni", false,-1);
        tracep->declBit(c+11558,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err we", false,-1);
        tracep->declBus(c+8574,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err d", false,-1, 0,0);
        tracep->declBit(c+8946,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err qe", false,-1);
        tracep->declBus(c+6104,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err q", false,-1, 0,0);
        tracep->declBus(c+6104,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err qs", false,-1, 0,0);
        tracep->declBit(c+11558,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en", false,-1);
        tracep->declBus(c+8764,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11558,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb we", false,-1);
        tracep->declBus(c+8574,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6104,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11558,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8764,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+6104,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_enable_rx_parity_err wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark re", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark we", false,-1);
        tracep->declBus(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark d", false,-1, 0,0);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark qre", false,-1);
        tracep->declBus(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_watermark qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark re", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark we", false,-1);
        tracep->declBus(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark d", false,-1, 0,0);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark qre", false,-1);
        tracep->declBus(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_watermark qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty re", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty we", false,-1);
        tracep->declBus(c+8569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty d", false,-1, 0,0);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty qre", false,-1);
        tracep->declBus(c+8569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_tx_empty qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow re", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow we", false,-1);
        tracep->declBus(c+8570,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow d", false,-1, 0,0);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow qre", false,-1);
        tracep->declBus(c+8570,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_overflow qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err re", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err we", false,-1);
        tracep->declBus(c+8571,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err d", false,-1, 0,0);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err qre", false,-1);
        tracep->declBus(c+8571,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_frame_err qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err re", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err we", false,-1);
        tracep->declBus(c+8572,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err d", false,-1, 0,0);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err qre", false,-1);
        tracep->declBus(c+8572,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_break_err qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout re", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout we", false,-1);
        tracep->declBus(c+8573,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout d", false,-1, 0,0);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout qre", false,-1);
        tracep->declBus(c+8573,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_timeout qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err DW", false,-1, 31,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err re", false,-1);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err we", false,-1);
        tracep->declBus(c+8574,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err wd", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err d", false,-1, 0,0);
        tracep->declBit(c+11559,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err qe", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err qre", false,-1);
        tracep->declBus(c+8574,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err q", false,-1, 0,0);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_intr_test_rx_parity_err qs", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx rst_ni", false,-1);
        tracep->declBit(c+11560,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx we", false,-1);
        tracep->declBus(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx d", false,-1, 0,0);
        tracep->declBit(c+8947,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx qe", false,-1);
        tracep->declBus(c+6105,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx q", false,-1, 0,0);
        tracep->declBus(c+6105,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx qs", false,-1, 0,0);
        tracep->declBit(c+11560,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en", false,-1);
        tracep->declBus(c+8765,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11560,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb we", false,-1);
        tracep->declBus(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6105,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11560,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8765,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+6105,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_tx wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx rst_ni", false,-1);
        tracep->declBit(c+11561,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx we", false,-1);
        tracep->declBus(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx d", false,-1, 0,0);
        tracep->declBit(c+8948,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx qe", false,-1);
        tracep->declBus(c+6106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx q", false,-1, 0,0);
        tracep->declBus(c+6106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx qs", false,-1, 0,0);
        tracep->declBit(c+11561,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en", false,-1);
        tracep->declBus(c+8766,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11561,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb we", false,-1);
        tracep->declBus(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11561,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8766,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+6106,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rx wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf rst_ni", false,-1);
        tracep->declBit(c+11562,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf we", false,-1);
        tracep->declBus(c+8569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf d", false,-1, 0,0);
        tracep->declBit(c+8949,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf qe", false,-1);
        tracep->declBus(c+6107,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf q", false,-1, 0,0);
        tracep->declBus(c+6107,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf qs", false,-1, 0,0);
        tracep->declBit(c+11562,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en", false,-1);
        tracep->declBus(c+8767,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11562,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb we", false,-1);
        tracep->declBus(c+8569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6107,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11562,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8767,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+6107,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nf wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk rst_ni", false,-1);
        tracep->declBit(c+11563,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk we", false,-1);
        tracep->declBus(c+8571,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk d", false,-1, 0,0);
        tracep->declBit(c+8950,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk qe", false,-1);
        tracep->declBus(c+6108,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk q", false,-1, 0,0);
        tracep->declBus(c+6108,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk qs", false,-1, 0,0);
        tracep->declBit(c+11563,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en", false,-1);
        tracep->declBus(c+8768,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11563,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb we", false,-1);
        tracep->declBus(c+8571,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6108,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11563,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8768,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+6108,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_slpbk wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk rst_ni", false,-1);
        tracep->declBit(c+11564,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk we", false,-1);
        tracep->declBus(c+8572,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk d", false,-1, 0,0);
        tracep->declBit(c+8951,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk qe", false,-1);
        tracep->declBus(c+6109,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk q", false,-1, 0,0);
        tracep->declBus(c+6109,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk qs", false,-1, 0,0);
        tracep->declBit(c+11564,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en", false,-1);
        tracep->declBus(c+8769,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11564,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb we", false,-1);
        tracep->declBus(c+8572,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+6109,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11564,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8769,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+6109,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_llpbk wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en rst_ni", false,-1);
        tracep->declBit(c+11565,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en we", false,-1);
        tracep->declBus(c+8573,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en d", false,-1, 0,0);
        tracep->declBit(c+8952,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en qe", false,-1);
        tracep->declBus(c+3043,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en q", false,-1, 0,0);
        tracep->declBus(c+3043,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en qs", false,-1, 0,0);
        tracep->declBit(c+11565,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en", false,-1);
        tracep->declBus(c+8770,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11565,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb we", false,-1);
        tracep->declBus(c+8573,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3043,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11565,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8770,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3043,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_en wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd rst_ni", false,-1);
        tracep->declBit(c+11566,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd we", false,-1);
        tracep->declBus(c+8574,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd d", false,-1, 0,0);
        tracep->declBit(c+7230,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd qe", false,-1);
        tracep->declBus(c+3044,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd q", false,-1, 0,0);
        tracep->declBus(c+3044,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd qs", false,-1, 0,0);
        tracep->declBit(c+11566,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en", false,-1);
        tracep->declBus(c+8771,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11566,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb we", false,-1);
        tracep->declBus(c+8574,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3044,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11566,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8771,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3044,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_parity_odd wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl RESVAL", false,-1, 1,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl rst_ni", false,-1);
        tracep->declBit(c+11567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl we", false,-1);
        tracep->declBus(c+8575,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wd", false,-1, 1,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl de", false,-1);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl d", false,-1, 1,0);
        tracep->declBit(c+10008,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl qe", false,-1);
        tracep->declBus(c+3045,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl q", false,-1, 1,0);
        tracep->declBus(c+3045,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl qs", false,-1, 1,0);
        tracep->declBit(c+11567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en", false,-1);
        tracep->declBus(c+8772,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_data", false,-1, 1,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb we", false,-1);
        tracep->declBus(c+8575,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb wd", false,-1, 1,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb de", false,-1);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb d", false,-1, 1,0);
        tracep->declBus(c+3045,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb q", false,-1, 1,0);
        tracep->declBit(c+11567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8772,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb wr_data", false,-1, 1,0);
        tracep->declBus(c+3045,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_rxblvl wr_en_data_arb gen_w unused_q", false,-1, 1,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco RESVAL", false,-1, 15,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco rst_ni", false,-1);
        tracep->declBit(c+11568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco we", false,-1);
        tracep->declBus(c+8576,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco d", false,-1, 15,0);
        tracep->declBit(c+10009,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco qe", false,-1);
        tracep->declBus(c+3046,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco q", false,-1, 15,0);
        tracep->declBus(c+3046,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco qs", false,-1, 15,0);
        tracep->declBit(c+11568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en", false,-1);
        tracep->declBus(c+8773,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_data", false,-1, 15,0);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb we", false,-1);
        tracep->declBus(c+8576,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb wd", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb de", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb d", false,-1, 15,0);
        tracep->declBus(c+3046,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb q", false,-1, 15,0);
        tracep->declBit(c+11568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8773,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb wr_data", false,-1, 15,0);
        tracep->declBus(c+3046,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ctrl_nco wr_en_data_arb gen_w unused_q", false,-1, 15,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull DW", false,-1, 31,0);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull wd", false,-1, 0,0);
        tracep->declBus(c+7290,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull qe", false,-1);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull q", false,-1, 0,0);
        tracep->declBus(c+7290,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txfull qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull DW", false,-1, 31,0);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull wd", false,-1, 0,0);
        tracep->declBus(c+7291,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull qe", false,-1);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull q", false,-1, 0,0);
        tracep->declBus(c+7291,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxfull qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty DW", false,-1, 31,0);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty wd", false,-1, 0,0);
        tracep->declBus(c+7292,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty qe", false,-1);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty q", false,-1, 0,0);
        tracep->declBus(c+7292,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txempty qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle DW", false,-1, 31,0);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle wd", false,-1, 0,0);
        tracep->declBus(c+7293,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle qe", false,-1);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle q", false,-1, 0,0);
        tracep->declBus(c+7293,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_txidle qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle DW", false,-1, 31,0);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle wd", false,-1, 0,0);
        tracep->declBus(c+7294,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle qe", false,-1);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle q", false,-1, 0,0);
        tracep->declBus(c+7294,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxidle qs", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty DW", false,-1, 31,0);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty we", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty wd", false,-1, 0,0);
        tracep->declBus(c+7295,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty d", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty qe", false,-1);
        tracep->declBit(c+11569,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty qre", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty q", false,-1, 0,0);
        tracep->declBus(c+7295,"Azadi_top_verilator top_verilator u_uart0 u_reg u_status_rxempty qs", false,-1, 0,0);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata DW", false,-1, 31,0);
        tracep->declBit(c+11570,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata we", false,-1);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata wd", false,-1, 7,0);
        tracep->declBus(c+7296,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata d", false,-1, 7,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata qe", false,-1);
        tracep->declBit(c+11570,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata qre", false,-1);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata q", false,-1, 7,0);
        tracep->declBus(c+7296,"Azadi_top_verilator top_verilator u_uart0 u_reg u_rdata qs", false,-1, 7,0);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata RESVAL", false,-1, 7,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata rst_ni", false,-1);
        tracep->declBit(c+11571,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata we", false,-1);
        tracep->declBus(c+8577,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wd", false,-1, 7,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata de", false,-1);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata d", false,-1, 7,0);
        tracep->declBit(c+6110,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata qe", false,-1);
        tracep->declBus(c+3051,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata q", false,-1, 7,0);
        tracep->declBus(c+3051,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata qs", false,-1, 7,0);
        tracep->declBit(c+11571,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en", false,-1);
        tracep->declBus(c+8774,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_data", false,-1, 7,0);
        tracep->declBus(c+15203,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11571,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb we", false,-1);
        tracep->declBus(c+8577,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb wd", false,-1, 7,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb de", false,-1);
        tracep->declBus(c+14895,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb d", false,-1, 7,0);
        tracep->declBus(c+3051,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb q", false,-1, 7,0);
        tracep->declBit(c+11571,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8774,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb wr_data", false,-1, 7,0);
        tracep->declBus(c+3051,"Azadi_top_verilator top_verilator u_uart0 u_reg u_wdata wr_en_data_arb gen_w unused_q", false,-1, 7,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst rst_ni", false,-1);
        tracep->declBit(c+11572,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst we", false,-1);
        tracep->declBus(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst d", false,-1, 0,0);
        tracep->declBit(c+6111,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst qe", false,-1);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst q", false,-1, 0,0);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst qs", false,-1, 0,0);
        tracep->declBit(c+11572,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en", false,-1);
        tracep->declBus(c+8775,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11572,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11572,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8775,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3378,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst rst_ni", false,-1);
        tracep->declBit(c+11573,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst we", false,-1);
        tracep->declBus(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst d", false,-1, 0,0);
        tracep->declBit(c+6112,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst qe", false,-1);
        tracep->declBus(c+3379,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst q", false,-1, 0,0);
        tracep->declBus(c+3379,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst qs", false,-1, 0,0);
        tracep->declBit(c+11573,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en", false,-1);
        tracep->declBus(c+8776,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15502,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11573,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb we", false,-1);
        tracep->declBus(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3379,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11573,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8776,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3379,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txrst wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14982,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl RESVAL", false,-1, 2,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl rst_ni", false,-1);
        tracep->declBit(c+11574,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl we", false,-1);
        tracep->declBus(c+8578,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wd", false,-1, 2,0);
        tracep->declBit(c+7324,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl de", false,-1);
        tracep->declBus(c+7325,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl d", false,-1, 2,0);
        tracep->declBit(c+6113,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl qe", false,-1);
        tracep->declBus(c+3047,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl q", false,-1, 2,0);
        tracep->declBus(c+3047,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl qs", false,-1, 2,0);
        tracep->declBit(c+7326,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en", false,-1);
        tracep->declBus(c+14826,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_data", false,-1, 2,0);
        tracep->declBus(c+15195,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11574,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb we", false,-1);
        tracep->declBus(c+8578,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+7324,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb de", false,-1);
        tracep->declBus(c+7325,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+3047,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+7326,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14826,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+3047,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_rxilvl wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl SWACCESS", false,-1, 15,0);
        tracep->declBus(c+14908,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl RESVAL", false,-1, 1,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl rst_ni", false,-1);
        tracep->declBit(c+11575,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl we", false,-1);
        tracep->declBus(c+8579,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wd", false,-1, 1,0);
        tracep->declBit(c+7327,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl de", false,-1);
        tracep->declBus(c+7328,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl d", false,-1, 1,0);
        tracep->declBit(c+6114,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl qe", false,-1);
        tracep->declBus(c+3048,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl q", false,-1, 1,0);
        tracep->declBus(c+3048,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl qs", false,-1, 1,0);
        tracep->declBit(c+7329,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en", false,-1);
        tracep->declBus(c+14827,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_data", false,-1, 1,0);
        tracep->declBus(c+15125,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11575,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb we", false,-1);
        tracep->declBus(c+8579,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb wd", false,-1, 1,0);
        tracep->declBit(c+7327,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb de", false,-1);
        tracep->declBus(c+7328,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb d", false,-1, 1,0);
        tracep->declBus(c+3048,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb q", false,-1, 1,0);
        tracep->declBit(c+7329,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+14827,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb wr_data", false,-1, 1,0);
        tracep->declBus(c+3048,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_ctrl_txilvl wr_en_data_arb gen_w unused_q", false,-1, 1,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl DW", false,-1, 31,0);
        tracep->declBit(c+11576,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl we", false,-1);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl wd", false,-1, 5,0);
        tracep->declBus(c+7297,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl d", false,-1, 5,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl qe", false,-1);
        tracep->declBit(c+11576,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl qre", false,-1);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl q", false,-1, 5,0);
        tracep->declBus(c+7297,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_txlvl qs", false,-1, 5,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl DW", false,-1, 31,0);
        tracep->declBit(c+11576,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl we", false,-1);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl wd", false,-1, 5,0);
        tracep->declBus(c+7298,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl d", false,-1, 5,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl qe", false,-1);
        tracep->declBit(c+11576,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl qre", false,-1);
        tracep->declBus(c+14910,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl q", false,-1, 5,0);
        tracep->declBus(c+7298,"Azadi_top_verilator top_verilator u_uart0 u_reg u_fifo_status_rxlvl qs", false,-1, 5,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen rst_ni", false,-1);
        tracep->declBit(c+11577,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen we", false,-1);
        tracep->declBus(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen d", false,-1, 0,0);
        tracep->declBit(c+10010,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen qe", false,-1);
        tracep->declBus(c+3371,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen q", false,-1, 0,0);
        tracep->declBus(c+3371,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen qs", false,-1, 0,0);
        tracep->declBit(c+11577,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en", false,-1);
        tracep->declBus(c+8777,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11577,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb we", false,-1);
        tracep->declBus(c+8567,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3371,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11577,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8777,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3371,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txen wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval rst_ni", false,-1);
        tracep->declBit(c+11578,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval we", false,-1);
        tracep->declBus(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval d", false,-1, 0,0);
        tracep->declBit(c+10011,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval qe", false,-1);
        tracep->declBus(c+3372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval q", false,-1, 0,0);
        tracep->declBus(c+3372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval qs", false,-1, 0,0);
        tracep->declBit(c+11578,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en", false,-1);
        tracep->declBus(c+8778,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11578,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb we", false,-1);
        tracep->declBus(c+8568,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11578,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8778,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_ovrd_txval wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+14975,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val DW", false,-1, 31,0);
        tracep->declBit(c+11579,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val re", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val we", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val wd", false,-1, 15,0);
        tracep->declBus(c+7299,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val d", false,-1, 15,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val qe", false,-1);
        tracep->declBit(c+11579,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val qre", false,-1);
        tracep->declBus(c+15501,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val q", false,-1, 15,0);
        tracep->declBus(c+7299,"Azadi_top_verilator top_verilator u_uart0 u_reg u_val qs", false,-1, 15,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15503,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val RESVAL", false,-1, 23,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val rst_ni", false,-1);
        tracep->declBit(c+11580,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val we", false,-1);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wd", false,-1, 23,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val de", false,-1);
        tracep->declBus(c+15503,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val d", false,-1, 23,0);
        tracep->declBit(c+10012,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val qe", false,-1);
        tracep->declBus(c+3049,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val q", false,-1, 23,0);
        tracep->declBus(c+3049,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val qs", false,-1, 23,0);
        tracep->declBit(c+11580,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en", false,-1);
        tracep->declBus(c+8779,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_data", false,-1, 23,0);
        tracep->declBus(c+15402,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11580,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb we", false,-1);
        tracep->declBus(c+8580,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb wd", false,-1, 23,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb de", false,-1);
        tracep->declBus(c+15503,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb d", false,-1, 23,0);
        tracep->declBus(c+3049,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb q", false,-1, 23,0);
        tracep->declBit(c+11580,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8779,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb wr_data", false,-1, 23,0);
        tracep->declBus(c+3049,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_val wr_en_data_arb gen_w unused_q", false,-1, 23,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en SWACCESS", false,-1, 15,0);
        tracep->declBus(c+15275,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en RESVAL", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en rst_ni", false,-1);
        tracep->declBit(c+11581,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en we", false,-1);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en d", false,-1, 0,0);
        tracep->declBit(c+10013,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en qe", false,-1);
        tracep->declBus(c+3050,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en q", false,-1, 0,0);
        tracep->declBus(c+3050,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en qs", false,-1, 0,0);
        tracep->declBit(c+11581,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en", false,-1);
        tracep->declBus(c+8780,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_data", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+15274,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+11581,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb we", false,-1);
        tracep->declBus(c+8581,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb de", false,-1);
        tracep->declBus(c+14868,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+3050,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+11581,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8780,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+3050,"Azadi_top_verilator top_verilator u_uart0 u_reg u_timeout_ctrl_en wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core rst_ni", false,-1);
        tracep->declBit(c+11468,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state tx_watermark q", false,-1);
        tracep->declBit(c+11469,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_watermark q", false,-1);
        tracep->declBit(c+11470,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state tx_empty q", false,-1);
        tracep->declBit(c+11471,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_overflow q", false,-1);
        tracep->declBit(c+11472,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_frame_err q", false,-1);
        tracep->declBit(c+11473,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_break_err q", false,-1);
        tracep->declBit(c+11474,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_timeout q", false,-1);
        tracep->declBit(c+11475,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_state rx_parity_err q", false,-1);
        tracep->declBit(c+11476,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable tx_watermark q", false,-1);
        tracep->declBit(c+11477,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_watermark q", false,-1);
        tracep->declBit(c+11478,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable tx_empty q", false,-1);
        tracep->declBit(c+11479,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_overflow q", false,-1);
        tracep->declBit(c+11480,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_frame_err q", false,-1);
        tracep->declBit(c+11481,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_break_err q", false,-1);
        tracep->declBit(c+11482,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_timeout q", false,-1);
        tracep->declBit(c+11483,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_enable rx_parity_err q", false,-1);
        tracep->declBit(c+11484,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test tx_watermark q", false,-1);
        tracep->declBit(c+11485,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test tx_watermark qe", false,-1);
        tracep->declBit(c+11486,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_watermark q", false,-1);
        tracep->declBit(c+11487,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_watermark qe", false,-1);
        tracep->declBit(c+11488,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test tx_empty q", false,-1);
        tracep->declBit(c+11489,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test tx_empty qe", false,-1);
        tracep->declBit(c+11490,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_overflow q", false,-1);
        tracep->declBit(c+11491,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_overflow qe", false,-1);
        tracep->declBit(c+11492,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_frame_err q", false,-1);
        tracep->declBit(c+11493,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_frame_err qe", false,-1);
        tracep->declBit(c+11494,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_break_err q", false,-1);
        tracep->declBit(c+11495,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_break_err qe", false,-1);
        tracep->declBit(c+11496,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_timeout q", false,-1);
        tracep->declBit(c+11497,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_timeout qe", false,-1);
        tracep->declBit(c+11498,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_parity_err q", false,-1);
        tracep->declBit(c+11499,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw intr_test rx_parity_err qe", false,-1);
        tracep->declBit(c+11500,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl tx q", false,-1);
        tracep->declBit(c+11501,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl rx q", false,-1);
        tracep->declBit(c+11502,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl nf q", false,-1);
        tracep->declBit(c+11503,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl slpbk q", false,-1);
        tracep->declBit(c+11504,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl llpbk q", false,-1);
        tracep->declBit(c+11505,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl parity_en q", false,-1);
        tracep->declBit(c+11506,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl parity_odd q", false,-1);
        tracep->declBus(c+11507,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl rxblvl q", false,-1, 1,0);
        tracep->declBus(c+11508,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ctrl nco q", false,-1, 15,0);
        tracep->declBit(c+11509,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txfull q", false,-1);
        tracep->declBit(c+11510,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txfull re", false,-1);
        tracep->declBit(c+11511,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxfull q", false,-1);
        tracep->declBit(c+11512,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxfull re", false,-1);
        tracep->declBit(c+11513,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txempty q", false,-1);
        tracep->declBit(c+11514,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txempty re", false,-1);
        tracep->declBit(c+11515,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txidle q", false,-1);
        tracep->declBit(c+11516,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status txidle re", false,-1);
        tracep->declBit(c+11517,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxidle q", false,-1);
        tracep->declBit(c+11518,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxidle re", false,-1);
        tracep->declBit(c+11519,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxempty q", false,-1);
        tracep->declBit(c+11520,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw status rxempty re", false,-1);
        tracep->declBus(c+11521,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw rdata q", false,-1, 7,0);
        tracep->declBit(c+11522,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw rdata re", false,-1);
        tracep->declBus(c+11523,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw wdata q", false,-1, 7,0);
        tracep->declBit(c+11524,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw wdata qe", false,-1);
        tracep->declBit(c+11525,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl rxrst q", false,-1);
        tracep->declBit(c+11526,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl rxrst qe", false,-1);
        tracep->declBit(c+11527,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl txrst q", false,-1);
        tracep->declBit(c+11528,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl txrst qe", false,-1);
        tracep->declBus(c+11529,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl rxilvl q", false,-1, 2,0);
        tracep->declBit(c+11530,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl rxilvl qe", false,-1);
        tracep->declBus(c+11531,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl txilvl q", false,-1, 1,0);
        tracep->declBit(c+11532,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw fifo_ctrl txilvl qe", false,-1);
        tracep->declBit(c+11533,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ovrd txen q", false,-1);
        tracep->declBit(c+11534,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw ovrd txval q", false,-1);
        tracep->declBus(c+11535,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw timeout_ctrl val q", false,-1, 23,0);
        tracep->declBit(c+11536,"Azadi_top_verilator top_verilator u_uart0 uart_core reg2hw timeout_ctrl en q", false,-1);
        tracep->declBit(c+7260,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state tx_watermark d", false,-1);
        tracep->declBit(c+7261,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state tx_watermark de", false,-1);
        tracep->declBit(c+7262,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_watermark d", false,-1);
        tracep->declBit(c+7263,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_watermark de", false,-1);
        tracep->declBit(c+7264,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state tx_empty d", false,-1);
        tracep->declBit(c+7265,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state tx_empty de", false,-1);
        tracep->declBit(c+7266,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_overflow d", false,-1);
        tracep->declBit(c+7267,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_overflow de", false,-1);
        tracep->declBit(c+7268,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_frame_err d", false,-1);
        tracep->declBit(c+7269,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_frame_err de", false,-1);
        tracep->declBit(c+7270,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_break_err d", false,-1);
        tracep->declBit(c+7271,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_break_err de", false,-1);
        tracep->declBit(c+7272,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_timeout d", false,-1);
        tracep->declBit(c+7273,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_timeout de", false,-1);
        tracep->declBit(c+7274,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_parity_err d", false,-1);
        tracep->declBit(c+7275,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg intr_state rx_parity_err de", false,-1);
        tracep->declBit(c+7276,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status txfull d", false,-1);
        tracep->declBit(c+7277,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status rxfull d", false,-1);
        tracep->declBit(c+7278,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status txempty d", false,-1);
        tracep->declBit(c+7279,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status txidle d", false,-1);
        tracep->declBit(c+7280,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status rxidle d", false,-1);
        tracep->declBit(c+7281,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg status rxempty d", false,-1);
        tracep->declBus(c+7282,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg rdata d", false,-1, 7,0);
        tracep->declBus(c+7283,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_ctrl rxilvl d", false,-1, 2,0);
        tracep->declBit(c+7284,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_ctrl rxilvl de", false,-1);
        tracep->declBus(c+7285,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_ctrl txilvl d", false,-1, 1,0);
        tracep->declBit(c+7286,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_ctrl txilvl de", false,-1);
        tracep->declBus(c+7287,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_status txlvl d", false,-1, 5,0);
        tracep->declBus(c+7288,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg fifo_status rxlvl d", false,-1, 5,0);
        tracep->declBus(c+7289,"Azadi_top_verilator top_verilator u_uart0 uart_core hw2reg val d", false,-1, 15,0);
        tracep->declBit(c+14370,"Azadi_top_verilator top_verilator u_uart0 uart_core rx", false,-1);
        tracep->declBit(c+14371,"Azadi_top_verilator top_verilator u_uart0 uart_core tx", false,-1);
        tracep->declBit(c+5961,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_tx_watermark_o", false,-1);
        tracep->declBit(c+2714,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_watermark_o", false,-1);
        tracep->declBit(c+2715,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_tx_empty_o", false,-1);
        tracep->declBit(c+2716,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_overflow_o", false,-1);
        tracep->declBit(c+2717,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_frame_err_o", false,-1);
        tracep->declBit(c+5962,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_break_err_o", false,-1);
        tracep->declBit(c+5963,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_timeout_o", false,-1);
        tracep->declBit(c+5964,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_rx_parity_err_o", false,-1);
        tracep->declBus(c+15395,"Azadi_top_verilator top_verilator u_uart0 uart_core NcoWidth", false,-1, 31,0);
        tracep->declBus(c+6115,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_val_q", false,-1, 15,0);
        tracep->declBus(c+14828,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rdata", false,-1, 7,0);
        tracep->declBit(c+7231,"Azadi_top_verilator top_verilator u_uart0 uart_core tick_baud_x16", false,-1);
        tracep->declBit(c+7244,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_tick_baud", false,-1);
        tracep->declBus(c+7245,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_fifo_depth", false,-1, 5,0);
        tracep->declBus(c+7246,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_depth", false,-1, 5,0);
        tracep->declBus(c+2778,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_depth_prev_q", false,-1, 5,0);
        tracep->declBus(c+14829,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_timeout_count_d", false,-1, 23,0);
        tracep->declBus(c+2779,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_timeout_count_q", false,-1, 23,0);
        tracep->declBus(c+11590,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rxto_val", false,-1, 23,0);
        tracep->declBit(c+14830,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_depth_changed", false,-1);
        tracep->declBit(c+11591,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rxto_en", false,-1);
        tracep->declBit(c+11592,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_enable", false,-1);
        tracep->declBit(c+11593,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_enable", false,-1);
        tracep->declBit(c+11594,"Azadi_top_verilator top_verilator u_uart0 uart_core sys_loopback", false,-1);
        tracep->declBit(c+11595,"Azadi_top_verilator top_verilator u_uart0 uart_core line_loopback", false,-1);
        tracep->declBit(c+11596,"Azadi_top_verilator top_verilator u_uart0 uart_core rxnf_enable", false,-1);
        tracep->declBit(c+11597,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_fifo_rxrst", false,-1);
        tracep->declBit(c+11598,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_fifo_txrst", false,-1);
        tracep->declBus(c+11599,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_fifo_rxilvl", false,-1, 2,0);
        tracep->declBus(c+11600,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_fifo_txilvl", false,-1, 1,0);
        tracep->declBit(c+11601,"Azadi_top_verilator top_verilator u_uart0 uart_core ovrd_tx_en", false,-1);
        tracep->declBit(c+11602,"Azadi_top_verilator top_verilator u_uart0 uart_core ovrd_tx_val", false,-1);
        tracep->declBus(c+7247,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_fifo_data", false,-1, 7,0);
        tracep->declBit(c+11603,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_fifo_rready", false,-1);
        tracep->declBit(c+7248,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_fifo_rvalid", false,-1);
        tracep->declBit(c+7249,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_fifo_wready", false,-1);
        tracep->declBit(c+11604,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_uart_idle", false,-1);
        tracep->declBit(c+7250,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_out", false,-1);
        tracep->declBit(c+6116,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_out_q", false,-1);
        tracep->declBus(c+11605,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_data", false,-1, 7,0);
        tracep->declBit(c+2780,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_valid", false,-1);
        tracep->declBit(c+11606,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_wvalid", false,-1);
        tracep->declBit(c+7251,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_rvalid", false,-1);
        tracep->declBit(c+2956,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_fifo_wready", false,-1);
        tracep->declBit(c+6117,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_uart_idle", false,-1);
        tracep->declBit(c+7252,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_sync", false,-1);
        tracep->declBit(c+11607,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_in", false,-1);
        tracep->declBit(c+11608,"Azadi_top_verilator top_verilator u_uart0 uart_core break_err", false,-1);
        tracep->declBus(c+11609,"Azadi_top_verilator top_verilator u_uart0 uart_core allzero_cnt_d", false,-1, 4,0);
        tracep->declBus(c+6118,"Azadi_top_verilator top_verilator u_uart0 uart_core allzero_cnt_q", false,-1, 4,0);
        tracep->declBit(c+7330,"Azadi_top_verilator top_verilator u_uart0 uart_core allzero_err", false,-1);
        tracep->declBit(c+14831,"Azadi_top_verilator top_verilator u_uart0 uart_core not_allzero_char", false,-1);
        tracep->declBit(c+14832,"Azadi_top_verilator top_verilator u_uart0 uart_core event_tx_watermark", false,-1);
        tracep->declBit(c+14833,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_watermark", false,-1);
        tracep->declBit(c+14834,"Azadi_top_verilator top_verilator u_uart0 uart_core event_tx_empty", false,-1);
        tracep->declBit(c+14835,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_overflow", false,-1);
        tracep->declBit(c+7253,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_frame_err", false,-1);
        tracep->declBit(c+11610,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_break_err", false,-1);
        tracep->declBit(c+11611,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_timeout", false,-1);
        tracep->declBit(c+11612,"Azadi_top_verilator top_verilator u_uart0 uart_core event_rx_parity_err", false,-1);
        tracep->declBit(c+11613,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_watermark_d", false,-1);
        tracep->declBit(c+7232,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_watermark_prev_q", false,-1);
        tracep->declBit(c+11614,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_watermark_d", false,-1);
        tracep->declBit(c+7233,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_watermark_prev_q", false,-1);
        tracep->declBit(c+2781,"Azadi_top_verilator top_verilator u_uart0 uart_core tx_uart_idle_q", false,-1);
        tracep->declBit(c+2782,"Azadi_top_verilator top_verilator u_uart0 uart_core break_st_q", false,-1);
        tracep->declBus(c+7234,"Azadi_top_verilator top_verilator u_uart0 uart_core nco_sum_q", false,-1, 16,0);
        tracep->declBit(c+7254,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_sync_q1", false,-1);
        tracep->declBit(c+7235,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_sync_q2", false,-1);
        tracep->declBit(c+14836,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_in_mx", false,-1);
        tracep->declBit(c+14837,"Azadi_top_verilator top_verilator u_uart0 uart_core rx_in_maj", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo Pass", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15375,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo rst_ni", false,-1);
        tracep->declBit(c+11598,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo clr_i", false,-1);
        tracep->declBit(c+11615,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo wvalid_i", false,-1);
        tracep->declBit(c+7249,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo wready_o", false,-1);
        tracep->declBus(c+11616,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo wdata_i", false,-1, 7,0);
        tracep->declBit(c+7248,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo rvalid_o", false,-1);
        tracep->declBit(c+11603,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo rready_i", false,-1);
        tracep->declBus(c+7247,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo rdata_o", false,-1, 7,0);
        tracep->declBus(c+7245,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7236,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+6153,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+11617,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+7331,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+7255,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+7256,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+7255,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+7237,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+6154,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+7238,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+6155,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+6121,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(0)", false,-1, 7,0);
        tracep->declBus(c+6122,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(1)", false,-1, 7,0);
        tracep->declBus(c+6123,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(2)", false,-1, 7,0);
        tracep->declBus(c+6124,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(3)", false,-1, 7,0);
        tracep->declBus(c+6125,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(4)", false,-1, 7,0);
        tracep->declBus(c+6126,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(5)", false,-1, 7,0);
        tracep->declBus(c+6127,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(6)", false,-1, 7,0);
        tracep->declBus(c+6128,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(7)", false,-1, 7,0);
        tracep->declBus(c+6129,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(8)", false,-1, 7,0);
        tracep->declBus(c+6130,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(9)", false,-1, 7,0);
        tracep->declBus(c+6131,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(10)", false,-1, 7,0);
        tracep->declBus(c+6132,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(11)", false,-1, 7,0);
        tracep->declBus(c+6133,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(12)", false,-1, 7,0);
        tracep->declBus(c+6134,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(13)", false,-1, 7,0);
        tracep->declBus(c+6135,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(14)", false,-1, 7,0);
        tracep->declBus(c+6136,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(15)", false,-1, 7,0);
        tracep->declBus(c+6137,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(16)", false,-1, 7,0);
        tracep->declBus(c+6138,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(17)", false,-1, 7,0);
        tracep->declBus(c+6139,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(18)", false,-1, 7,0);
        tracep->declBus(c+6140,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(19)", false,-1, 7,0);
        tracep->declBus(c+6141,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(20)", false,-1, 7,0);
        tracep->declBus(c+6142,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(21)", false,-1, 7,0);
        tracep->declBus(c+6143,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(22)", false,-1, 7,0);
        tracep->declBus(c+6144,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(23)", false,-1, 7,0);
        tracep->declBus(c+6145,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(24)", false,-1, 7,0);
        tracep->declBus(c+6146,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(25)", false,-1, 7,0);
        tracep->declBus(c+6147,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(26)", false,-1, 7,0);
        tracep->declBus(c+6148,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(27)", false,-1, 7,0);
        tracep->declBus(c+6149,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(28)", false,-1, 7,0);
        tracep->declBus(c+6150,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(29)", false,-1, 7,0);
        tracep->declBus(c+6151,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(30)", false,-1, 7,0);
        tracep->declBus(c+6152,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage(31)", false,-1, 7,0);
        tracep->declBus(c+14838,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo storage_rdata", false,-1, 7,0);
        tracep->declBus(c+14838,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_txfifo gen_normal_fifo rdata_int", false,-1, 7,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx rst_ni", false,-1);
        tracep->declBit(c+11592,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx_enable", false,-1);
        tracep->declBit(c+7231,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tick_baud_x16", false,-1);
        tracep->declBit(c+11618,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx parity_enable", false,-1);
        tracep->declBit(c+11603,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx wr", false,-1);
        tracep->declBit(c+7332,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx wr_parity", false,-1);
        tracep->declBus(c+7247,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx wr_data", false,-1, 7,0);
        tracep->declBit(c+11604,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx idle", false,-1);
        tracep->declBit(c+7250,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx", false,-1);
        tracep->declBus(c+7239,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx baud_div_q", false,-1, 3,0);
        tracep->declBit(c+7240,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tick_baud_q", false,-1);
        tracep->declBus(c+2783,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx bit_cnt_q", false,-1, 3,0);
        tracep->declBus(c+11619,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx bit_cnt_d", false,-1, 3,0);
        tracep->declBus(c+7241,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx sreg_q", false,-1, 10,0);
        tracep->declBus(c+11620,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx sreg_d", false,-1, 10,0);
        tracep->declBit(c+7250,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx_q", false,-1);
        tracep->declBit(c+11621,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_tx tx_d", false,-1);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx Width", false,-1, 31,0);
        tracep->declBus(c+15390,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+15129,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx ResetValue", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx rst_ni", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx d_i", false,-1, 0,0);
        tracep->declBus(c+7252,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx q_o", false,-1, 0,0);
        tracep->declBus(c+7257,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx intq", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+15390,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+15129,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 ResetValue", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+14370,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 d_i", false,-1, 0,0);
        tracep->declBus(c+7257,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_1 q_o", false,-1, 0,0);
        tracep->declBus(c+15126,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+15390,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+15129,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 ResetValue", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+7257,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 d_i", false,-1, 0,0);
        tracep->declBus(c+7252,"Azadi_top_verilator top_verilator u_uart0 uart_core sync_rx u_sync_2 q_o", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rst_ni", false,-1);
        tracep->declBit(c+11593,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_enable", false,-1);
        tracep->declBit(c+7231,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud_x16", false,-1);
        tracep->declBit(c+11618,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx parity_enable", false,-1);
        tracep->declBit(c+11622,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx parity_odd", false,-1);
        tracep->declBit(c+7244,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud", false,-1);
        tracep->declBit(c+2780,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_valid", false,-1);
        tracep->declBus(c+11605,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_data", false,-1, 7,0);
        tracep->declBit(c+6117,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx idle", false,-1);
        tracep->declBit(c+7253,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx frame_err", false,-1);
        tracep->declBit(c+11612,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_parity_err", false,-1);
        tracep->declBit(c+11607,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx", false,-1);
        tracep->declBit(c+2780,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx rx_valid_q", false,-1);
        tracep->declBus(c+2784,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx sreg_q", false,-1, 10,0);
        tracep->declBus(c+11623,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx sreg_d", false,-1, 10,0);
        tracep->declBus(c+7258,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx bit_cnt_q", false,-1, 3,0);
        tracep->declBus(c+11624,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx bit_cnt_d", false,-1, 3,0);
        tracep->declBus(c+10014,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx baud_div_q", false,-1, 3,0);
        tracep->declBus(c+11625,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx baud_div_d", false,-1, 3,0);
        tracep->declBit(c+11626,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud_d", false,-1);
        tracep->declBit(c+7244,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx tick_baud_q", false,-1);
        tracep->declBit(c+11627,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx idle_d", false,-1);
        tracep->declBit(c+6117,"Azadi_top_verilator top_verilator u_uart0 uart_core uart_rx idle_q", false,-1);
        tracep->declBus(c+14976,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo Width", false,-1, 31,0);
        tracep->declBit(c+14871,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo Pass", false,-1);
        tracep->declBus(c+14889,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo Depth", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+15375,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rst_ni", false,-1);
        tracep->declBit(c+11597,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo clr_i", false,-1);
        tracep->declBit(c+11606,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo wvalid_i", false,-1);
        tracep->declBit(c+2956,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo wready_o", false,-1);
        tracep->declBus(c+11605,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo wdata_i", false,-1, 7,0);
        tracep->declBit(c+7251,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rvalid_o", false,-1);
        tracep->declBit(c+11628,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rready_i", false,-1);
        tracep->declBus(c+14828,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo rdata_o", false,-1, 7,0);
        tracep->declBus(c+7246,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo depth_o", false,-1, 5,0);
        tracep->declBus(c+14973,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+14952,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+2922,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_wptr", false,-1, 5,0);
        tracep->declBus(c+2923,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_rptr", false,-1, 5,0);
        tracep->declBit(c+11629,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+7333,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+7259,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+2957,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+7259,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+2924,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+2925,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+2926,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo wptr_value", false,-1, 4,0);
        tracep->declBus(c+2927,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo rptr_value", false,-1, 4,0);
        tracep->declBus(c+2841,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(0)", false,-1, 7,0);
        tracep->declBus(c+2842,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(1)", false,-1, 7,0);
        tracep->declBus(c+2843,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(2)", false,-1, 7,0);
        tracep->declBus(c+2844,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(3)", false,-1, 7,0);
        tracep->declBus(c+2845,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(4)", false,-1, 7,0);
        tracep->declBus(c+2846,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(5)", false,-1, 7,0);
        tracep->declBus(c+2847,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(6)", false,-1, 7,0);
        tracep->declBus(c+2848,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(7)", false,-1, 7,0);
        tracep->declBus(c+2849,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(8)", false,-1, 7,0);
        tracep->declBus(c+2850,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(9)", false,-1, 7,0);
        tracep->declBus(c+2851,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(10)", false,-1, 7,0);
        tracep->declBus(c+2852,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(11)", false,-1, 7,0);
        tracep->declBus(c+2853,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(12)", false,-1, 7,0);
        tracep->declBus(c+2854,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(13)", false,-1, 7,0);
        tracep->declBus(c+2855,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(14)", false,-1, 7,0);
        tracep->declBus(c+2856,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(15)", false,-1, 7,0);
        tracep->declBus(c+2857,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(16)", false,-1, 7,0);
        tracep->declBus(c+2858,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(17)", false,-1, 7,0);
        tracep->declBus(c+2859,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(18)", false,-1, 7,0);
        tracep->declBus(c+2860,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(19)", false,-1, 7,0);
        tracep->declBus(c+2861,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(20)", false,-1, 7,0);
        tracep->declBus(c+2862,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(21)", false,-1, 7,0);
        tracep->declBus(c+2863,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(22)", false,-1, 7,0);
        tracep->declBus(c+2864,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(23)", false,-1, 7,0);
        tracep->declBus(c+2865,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(24)", false,-1, 7,0);
        tracep->declBus(c+2866,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(25)", false,-1, 7,0);
        tracep->declBus(c+2867,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(26)", false,-1, 7,0);
        tracep->declBus(c+2868,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(27)", false,-1, 7,0);
        tracep->declBus(c+2869,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(28)", false,-1, 7,0);
        tracep->declBus(c+2870,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(29)", false,-1, 7,0);
        tracep->declBus(c+2871,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(30)", false,-1, 7,0);
        tracep->declBus(c+2872,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage(31)", false,-1, 7,0);
        tracep->declBus(c+14839,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo storage_rdata", false,-1, 7,0);
        tracep->declBus(c+14839,"Azadi_top_verilator top_verilator u_uart0 uart_core u_uart_rxfifo gen_normal_fifo rdata_int", false,-1, 7,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark rst_ni", false,-1);
        tracep->declBus(c+14832,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11630,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11631,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11632,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11633,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11634,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11635,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+5961,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark intr_o", false,-1, 0,0);
        tracep->declBus(c+11636,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_watermark new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark rst_ni", false,-1);
        tracep->declBus(c+14833,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11637,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11638,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11639,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11640,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11641,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11642,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2714,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark intr_o", false,-1, 0,0);
        tracep->declBus(c+11643,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_watermark new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty rst_ni", false,-1);
        tracep->declBus(c+14834,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11644,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11645,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11646,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11647,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11648,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11649,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2715,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty intr_o", false,-1, 0,0);
        tracep->declBus(c+11650,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_tx_empty new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow rst_ni", false,-1);
        tracep->declBus(c+14835,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11651,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11652,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11653,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11654,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11655,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11656,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2716,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow intr_o", false,-1, 0,0);
        tracep->declBus(c+11657,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_overflow new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err rst_ni", false,-1);
        tracep->declBus(c+7253,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11658,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11659,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11660,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11661,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11662,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11663,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+2717,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err intr_o", false,-1, 0,0);
        tracep->declBus(c+11664,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_frame_err new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err rst_ni", false,-1);
        tracep->declBus(c+11610,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11665,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11666,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11667,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11668,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11669,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11670,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+5962,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err intr_o", false,-1, 0,0);
        tracep->declBus(c+11671,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_break_err new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout rst_ni", false,-1);
        tracep->declBus(c+11611,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11672,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11673,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11674,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11675,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11676,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11677,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+5963,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout intr_o", false,-1, 0,0);
        tracep->declBus(c+11678,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_timeout new_event", false,-1, 0,0);
        tracep->declBus(c+14888,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err Width", false,-1, 31,0);
        tracep->declBit(c+14877,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err FlopOutput", false,-1);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err rst_ni", false,-1);
        tracep->declBus(c+11612,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err event_intr_i", false,-1, 0,0);
        tracep->declBus(c+11679,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_enable_q_i", false,-1, 0,0);
        tracep->declBus(c+11680,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_test_q_i", false,-1, 0,0);
        tracep->declBit(c+11681,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+11682,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err reg2hw_intr_state_q_i", false,-1, 0,0);
        tracep->declBit(c+11683,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+11684,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err hw2reg_intr_state_d_o", false,-1, 0,0);
        tracep->declBus(c+5964,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err intr_o", false,-1, 0,0);
        tracep->declBus(c+11685,"Azadi_top_verilator top_verilator u_uart0 uart_core intr_hw_rx_parity_err new_event", false,-1, 0,0);
        tracep->declBit(c+14372,"Azadi_top_verilator top_verilator i2c0 clk_i", false,-1);
        tracep->declBit(c+14375,"Azadi_top_verilator top_verilator i2c0 rst_ni", false,-1);
        tracep->declBit(c+8210,"Azadi_top_verilator top_verilator i2c0 tl_i a_valid", false,-1);
        tracep->declBus(c+8211,"Azadi_top_verilator top_verilator i2c0 tl_i a_opcode", false,-1, 2,0);
        tracep->declBus(c+8212,"Azadi_top_verilator top_verilator i2c0 tl_i a_param", false,-1, 2,0);
        tracep->declBus(c+8213,"Azadi_top_verilator top_verilator i2c0 tl_i a_size", false,-1, 1,0);
        tracep->declBus(c+8214,"Azadi_top_verilator top_verilator i2c0 tl_i a_source", false,-1, 7,0);
        tracep->declBus(c+8215,"Azadi_top_verilator top_verilator i2c0 tl_i a_address", false,-1, 31,0);
        tracep->declBus(c+8216,"Azadi_top_verilator top_verilator i2c0 tl_i a_mask", false,-1, 3,0);
        tracep->declBus(c+8217,"Azadi_top_verilator top_verilator i2c0 tl_i a_data", false,-1, 31,0);
        tracep->declBit(c+8218,"Azadi_top_verilator top_verilator i2c0 tl_i d_ready", false,-1);
        tracep->declBit(c+3119,"Azadi_top_verilator top_verilator i2c0 tl_o d_valid", false,-1);
        tracep->declBus(c+3120,"Azadi_top_verilator top_verilator i2c0 tl_o d_opcode", false,-1, 2,0);
        tracep->declBus(c+3121,"Azadi_top_verilator top_verilator i2c0 tl_o d_param", false,-1, 2,0);
        tracep->declBus(c+3122,"Azadi_top_verilator top_verilator i2c0 tl_o d_size", false,-1, 1,0);
        tracep->declBus(c+3123,"Azadi_top_verilator top_verilator i2c0 tl_o d_source", false,-1, 7,0);
        tracep->declBus(c+3124,"Azadi_top_verilator top_verilator i2c0 tl_o d_sink", false,-1, 0,0);
        tracep->declBus(c+3125,"Azadi_top_verilator top_verilator i2c0 tl_o d_data", false,-1, 31,0);
        tracep->declBit(c+3126,"Azadi_top_verilator top_verilator i2c0 tl_o d_error", false,-1);
        tracep->declBit(c+3127,"Azadi_top_verilator top_verilator i2c0 tl_o a_ready", false,-1);
        tracep->declBit(c+14867,"Azadi_top_verilator top_verilator i2c0 cio_scl_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 cio_scl_o", false,-1);
        tracep->declBit(c+12474,"Azadi_top_verilator top_verilator i2c0 cio_scl_en_o", false,-1);
        tracep->declBit(c+14869,"Azadi_top_verilator top_verilator i2c0 cio_sda_i", false,-1);
        tracep->declBit(c+14868,"Azadi_top_verilator top_verilator i2c0 cio_sda_o", false,-1);
        tracep->declBit(c+12475,"Azadi_top_verilator top_verilator i2c0 cio_sda_en_o", false,-1);
        tracep->declBit(c+5965,"Azadi_top_verilator top_verilator i2c0 intr_fmt_watermark_o", false,-1);
        tracep->declBit(c+5966,"Azadi_top_verilator top_verilator i2c0 intr_rx_watermark_o", false,-1);
        tracep->declBit(c+5967,"Azadi_top_verilator top_verilator i2c0 intr_fmt_overflow_o", false,-1);
        tracep->declBit(c+2718,"Azadi_top_verilator top_verilator i2c0 intr_rx_overflow_o", false,-1);
        tracep->declBit(c+2719,"Azadi_top_verilator top_verilator i2c0 intr_nak_o", false,-1);
        tracep->declBit(c+2720,"Azadi_top_verilator top_verilator i2c0 intr_scl_interference_o", false,-1);
        tracep->declBit(c+2721,"Azadi_top_verilator top_verilator i2c0 intr_sda_interference_o", false,-1);
        tracep->declBit(c+2722,"Azadi_top_verilator top_verilator i2c0 intr_stretch_timeout_o", false,-1);
        tracep->declBit(c+2723,"Azadi_top_verilator top_verilator i2c0 intr_sda_unstable_o", false,-1);
        tracep->declBit(c+2724,"Azadi_top_verilator top_verilator i2c0 intr_trans_complete_o", false,-1);
        tracep->declBit(c+2725,"Azadi_top_verilator top_verilator i2c0 intr_tx_empty_o", false,-1);
        tracep->declBit(c+2726,"Azadi_top_verilator top_verilator i2c0 intr_tx_nonempty_o", false,-1);
        tracep->declBit(c+2727,"Azadi_top_verilator top_verilator i2c0 intr_tx_overflow_o", false,-1);
        tracep->declBit(c+2728,"Azadi_top_verilator top_verilator i2c0 intr_acq_overflow_o", false,-1);
        tracep->declBit(c+2729,"Azadi_top_verilator top_verilator i2c0 intr_ack_stop_o", false,-1);
        tracep->declBit(c+5968,"Azadi_top_verilator top_verilator i2c0 intr_host_timeout_o", false,-1);
        tracep->declBit(c+11936,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state fmt_watermark q", false,-1);
        tracep->declBit(c+11937,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state rx_watermark q", false,-1);
        tracep->declBit(c+11938,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state fmt_overflow q", false,-1);
        tracep->declBit(c+11939,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state rx_overflow q", false,-1);
        tracep->declBit(c+11940,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state nak q", false,-1);
        tracep->declBit(c+11941,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state scl_interference q", false,-1);
        tracep->declBit(c+11942,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state sda_interference q", false,-1);
        tracep->declBit(c+11943,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state stretch_timeout q", false,-1);
        tracep->declBit(c+11944,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state sda_unstable q", false,-1);
        tracep->declBit(c+11945,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state trans_complete q", false,-1);
        tracep->declBit(c+11946,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state tx_empty q", false,-1);
        tracep->declBit(c+11947,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state tx_nonempty q", false,-1);
        tracep->declBit(c+11948,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state tx_overflow q", false,-1);
        tracep->declBit(c+11949,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state acq_overflow q", false,-1);
        tracep->declBit(c+11950,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state ack_stop q", false,-1);
        tracep->declBit(c+11951,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_state host_timeout q", false,-1);
        tracep->declBit(c+11952,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable fmt_watermark q", false,-1);
        tracep->declBit(c+11953,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable rx_watermark q", false,-1);
        tracep->declBit(c+11954,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable fmt_overflow q", false,-1);
        tracep->declBit(c+11955,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable rx_overflow q", false,-1);
        tracep->declBit(c+11956,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable nak q", false,-1);
        tracep->declBit(c+11957,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable scl_interference q", false,-1);
        tracep->declBit(c+11958,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable sda_interference q", false,-1);
        tracep->declBit(c+11959,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable stretch_timeout q", false,-1);
        tracep->declBit(c+11960,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable sda_unstable q", false,-1);
        tracep->declBit(c+11961,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable trans_complete q", false,-1);
        tracep->declBit(c+11962,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable tx_empty q", false,-1);
        tracep->declBit(c+11963,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable tx_nonempty q", false,-1);
        tracep->declBit(c+11964,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable tx_overflow q", false,-1);
        tracep->declBit(c+11965,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable acq_overflow q", false,-1);
        tracep->declBit(c+11966,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable ack_stop q", false,-1);
        tracep->declBit(c+11967,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_enable host_timeout q", false,-1);
        tracep->declBit(c+11968,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test fmt_watermark q", false,-1);
        tracep->declBit(c+11969,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test fmt_watermark qe", false,-1);
        tracep->declBit(c+11970,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test rx_watermark q", false,-1);
        tracep->declBit(c+11971,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test rx_watermark qe", false,-1);
        tracep->declBit(c+11972,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test fmt_overflow q", false,-1);
        tracep->declBit(c+11973,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test fmt_overflow qe", false,-1);
        tracep->declBit(c+11974,"Azadi_top_verilator top_verilator i2c0 reg2hw intr_test rx_overflow q", false,-1);
    }
}
