// Seed: 3577488251
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    input tri id_4
);
  always @(negedge 1) begin
    if ((id_3)) module_0 = 1 + 1;
    else assume (1);
  end
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    output tri1 id_2,
    output wire id_3,
    output wand id_4,
    output tri0 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input uwire id_8
);
  wire id_10;
  assign id_4 = 1;
  module_0(
      id_7, id_0, id_7, id_8, id_8
  );
endmodule
