{"vcs1":{"timestamp_begin":1739365695.336513065, "rt":0.26, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739365695.677455080, "rt":0.27, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739365696.003771645, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739365695.106804435}
{"VCS_COMP_START_TIME": 1739365695.106804435}
{"VCS_COMP_END_TIME": 1739365696.224111912}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265548}}
{"vcselab": {"peak_mem": 150352}}
