#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n4116.in[2] (.names)                                           0.100     0.859
n_n4116.out[0] (.names)                                          0.235     1.094
n_n3595.in[1] (.names)                                           0.339     1.433
n_n3595.out[0] (.names)                                          0.235     1.668
n_n4039.in[3] (.names)                                           0.100     1.768
n_n4039.out[0] (.names)                                          0.235     2.003
n_n4038.in[2] (.names)                                           0.487     2.490
n_n4038.out[0] (.names)                                          0.235     2.725
[899].in[1] (.names)                                             0.478     3.203
[899].out[0] (.names)                                            0.235     3.438
n_n3786.in[2] (.names)                                           0.475     3.913
n_n3786.out[0] (.names)                                          0.235     4.148
[2060].in[0] (.names)                                            0.462     4.610
[2060].out[0] (.names)                                           0.235     4.845
[6290].in[1] (.names)                                            0.100     4.945
[6290].out[0] (.names)                                           0.235     5.180
[1492].in[3] (.names)                                            0.476     5.656
[1492].out[0] (.names)                                           0.235     5.891
n_n3199.in[1] (.names)                                           0.489     6.380
n_n3199.out[0] (.names)                                          0.235     6.615
n_n3709.D[0] (.latch)                                            0.000     6.615
data arrival time                                                          6.615

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.615
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.638


#Path 2
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n4116.in[2] (.names)                                           0.100     0.859
n_n4116.out[0] (.names)                                          0.235     1.094
n_n3595.in[1] (.names)                                           0.339     1.433
n_n3595.out[0] (.names)                                          0.235     1.668
n_n4039.in[3] (.names)                                           0.100     1.768
n_n4039.out[0] (.names)                                          0.235     2.003
n_n4038.in[2] (.names)                                           0.487     2.490
n_n4038.out[0] (.names)                                          0.235     2.725
[899].in[1] (.names)                                             0.478     3.203
[899].out[0] (.names)                                            0.235     3.438
n_n3786.in[2] (.names)                                           0.475     3.913
n_n3786.out[0] (.names)                                          0.235     4.148
[2060].in[0] (.names)                                            0.462     4.610
[2060].out[0] (.names)                                           0.235     4.845
[6290].in[1] (.names)                                            0.100     4.945
[6290].out[0] (.names)                                           0.235     5.180
[6386].in[3] (.names)                                            0.431     5.611
[6386].out[0] (.names)                                           0.235     5.846
n_n132.in[2] (.names)                                            0.488     6.334
n_n132.out[0] (.names)                                           0.235     6.569
n_n4093.D[0] (.latch)                                            0.000     6.569
data arrival time                                                          6.569

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.569
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.592


#Path 3
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[947].in[0] (.names)                                             0.443     5.299
[947].out[0] (.names)                                            0.235     5.534
[1280].in[1] (.names)                                            0.100     5.634
[1280].out[0] (.names)                                           0.235     5.869
n_n3184.in[1] (.names)                                           0.100     5.969
n_n3184.out[0] (.names)                                          0.235     6.204
n_n3766.D[0] (.latch)                                            0.000     6.204
data arrival time                                                          6.204

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.228


#Path 4
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[947].in[0] (.names)                                             0.443     5.299
[947].out[0] (.names)                                            0.235     5.534
[1042].in[0] (.names)                                            0.100     5.634
[1042].out[0] (.names)                                           0.235     5.869
n_n3009.in[1] (.names)                                           0.100     5.969
n_n3009.out[0] (.names)                                          0.235     6.204
n_n4275.D[0] (.latch)                                            0.000     6.204
data arrival time                                                          6.204

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.228


#Path 5
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[982].in[0] (.names)                                             0.443     5.299
[982].out[0] (.names)                                            0.235     5.534
[1538].in[1] (.names)                                            0.100     5.634
[1538].out[0] (.names)                                           0.235     5.869
n_n3466.in[3] (.names)                                           0.100     5.969
n_n3466.out[0] (.names)                                          0.235     6.204
n_n3483.D[0] (.latch)                                            0.000     6.204
data arrival time                                                          6.204

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.228


#Path 6
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n4116.in[2] (.names)                                           0.100     0.859
n_n4116.out[0] (.names)                                          0.235     1.094
n_n3595.in[1] (.names)                                           0.339     1.433
n_n3595.out[0] (.names)                                          0.235     1.668
n_n4039.in[3] (.names)                                           0.100     1.768
n_n4039.out[0] (.names)                                          0.235     2.003
n_n4038.in[2] (.names)                                           0.487     2.490
n_n4038.out[0] (.names)                                          0.235     2.725
[899].in[1] (.names)                                             0.478     3.203
[899].out[0] (.names)                                            0.235     3.438
n_n3786.in[2] (.names)                                           0.475     3.913
n_n3786.out[0] (.names)                                          0.235     4.148
[2060].in[0] (.names)                                            0.462     4.610
[2060].out[0] (.names)                                           0.235     4.845
[6290].in[1] (.names)                                            0.100     4.945
[6290].out[0] (.names)                                           0.235     5.180
[1063].in[3] (.names)                                            0.100     5.280
[1063].out[0] (.names)                                           0.235     5.515
[6376].in[2] (.names)                                            0.100     5.615
[6376].out[0] (.names)                                           0.235     5.850
n_n128.in[1] (.names)                                            0.100     5.950
n_n128.out[0] (.names)                                           0.235     6.185
n_n3831.D[0] (.latch)                                            0.000     6.185
data arrival time                                                          6.185

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.185
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.209


#Path 7
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n4116.in[2] (.names)                                           0.100     0.859
n_n4116.out[0] (.names)                                          0.235     1.094
n_n3595.in[1] (.names)                                           0.339     1.433
n_n3595.out[0] (.names)                                          0.235     1.668
n_n4039.in[3] (.names)                                           0.100     1.768
n_n4039.out[0] (.names)                                          0.235     2.003
n_n4038.in[2] (.names)                                           0.487     2.490
n_n4038.out[0] (.names)                                          0.235     2.725
[899].in[1] (.names)                                             0.478     3.203
[899].out[0] (.names)                                            0.235     3.438
n_n3786.in[2] (.names)                                           0.475     3.913
n_n3786.out[0] (.names)                                          0.235     4.148
[2060].in[0] (.names)                                            0.462     4.610
[2060].out[0] (.names)                                           0.235     4.845
[6290].in[1] (.names)                                            0.100     4.945
[6290].out[0] (.names)                                           0.235     5.180
[1971].in[3] (.names)                                            0.430     5.610
[1971].out[0] (.names)                                           0.235     5.845
n_n124.in[2] (.names)                                            0.100     5.945
n_n124.out[0] (.names)                                           0.235     6.180
n_n3707.D[0] (.latch)                                            0.000     6.180
data arrival time                                                          6.180

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.180
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.203


#Path 8
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[947].in[0] (.names)                                             0.443     5.299
[947].out[0] (.names)                                            0.235     5.534
n_n3217.in[3] (.names)                                           0.336     5.870
n_n3217.out[0] (.names)                                          0.235     6.105
n_n3724.D[0] (.latch)                                            0.000     6.105
data arrival time                                                          6.105

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.105
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.128


#Path 9
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[947].in[0] (.names)                                             0.443     5.299
[947].out[0] (.names)                                            0.235     5.534
n_n3026.in[1] (.names)                                           0.336     5.870
n_n3026.out[0] (.names)                                          0.235     6.105
n_n4227.D[0] (.latch)                                            0.000     6.105
data arrival time                                                          6.105

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.105
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.128


#Path 10
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[1015].in[3] (.names)                                            0.605     4.335
[1015].out[0] (.names)                                           0.235     4.570
[6255].in[0] (.names)                                            0.100     4.670
[6255].out[0] (.names)                                           0.235     4.905
[1925].in[3] (.names)                                            0.625     5.529
[1925].out[0] (.names)                                           0.235     5.764
n_n3913.in[0] (.names)                                           0.100     5.864
n_n3913.out[0] (.names)                                          0.235     6.099
n_n4040.D[0] (.latch)                                            0.000     6.099
data arrival time                                                          6.099

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.099
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.123


#Path 11
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[1171].in[2] (.names)                                            0.619     5.475
[1171].out[0] (.names)                                           0.235     5.710
n_n3592.in[2] (.names)                                           0.100     5.810
n_n3592.out[0] (.names)                                          0.235     6.045
n_n3959.D[0] (.latch)                                            0.000     6.045
data arrival time                                                          6.045

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.045
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.069


#Path 12
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[1015].in[3] (.names)                                            0.605     4.335
[1015].out[0] (.names)                                           0.235     4.570
[6255].in[0] (.names)                                            0.100     4.670
[6255].out[0] (.names)                                           0.235     4.905
[946].in[2] (.names)                                             0.479     5.384
[946].out[0] (.names)                                            0.235     5.619
n_n3813.in[2] (.names)                                           0.100     5.719
n_n3813.out[0] (.names)                                          0.235     5.954
n_n3814.D[0] (.latch)                                            0.000     5.954
data arrival time                                                          5.954

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.977


#Path 13
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[1015].in[3] (.names)                                            0.605     4.335
[1015].out[0] (.names)                                           0.235     4.570
[6255].in[0] (.names)                                            0.100     4.670
[6255].out[0] (.names)                                           0.235     4.905
[2261].in[3] (.names)                                            0.479     5.384
[2261].out[0] (.names)                                           0.235     5.619
n_n3444.in[0] (.names)                                           0.100     5.719
n_n3444.out[0] (.names)                                          0.235     5.954
n_n3574.D[0] (.latch)                                            0.000     5.954
data arrival time                                                          5.954

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.977


#Path 14
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[1015].in[3] (.names)                                            0.605     4.335
[1015].out[0] (.names)                                           0.235     4.570
[6255].in[0] (.names)                                            0.100     4.670
[6255].out[0] (.names)                                           0.235     4.905
[1771].in[3] (.names)                                            0.479     5.384
[1771].out[0] (.names)                                           0.235     5.619
n_n3235.in[0] (.names)                                           0.100     5.719
n_n3235.out[0] (.names)                                          0.235     5.954
n_n3995.D[0] (.latch)                                            0.000     5.954
data arrival time                                                          5.954

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.977


#Path 15
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[1015].in[3] (.names)                                            0.605     4.335
[1015].out[0] (.names)                                           0.235     4.570
[6255].in[0] (.names)                                            0.100     4.670
[6255].out[0] (.names)                                           0.235     4.905
[2240].in[3] (.names)                                            0.479     5.384
[2240].out[0] (.names)                                           0.235     5.619
n_n3725.in[0] (.names)                                           0.100     5.719
n_n3725.out[0] (.names)                                          0.235     5.954
n_n3726.D[0] (.latch)                                            0.000     5.954
data arrival time                                                          5.954

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.977


#Path 16
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[1015].in[3] (.names)                                            0.605     4.335
[1015].out[0] (.names)                                           0.235     4.570
[6255].in[0] (.names)                                            0.100     4.670
[6255].out[0] (.names)                                           0.235     4.905
[1752].in[3] (.names)                                            0.478     5.383
[1752].out[0] (.names)                                           0.235     5.618
n_n3987.in[0] (.names)                                           0.100     5.718
n_n3987.out[0] (.names)                                          0.235     5.953
n_n3988.D[0] (.latch)                                            0.000     5.953
data arrival time                                                          5.953

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.953
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.976


#Path 17
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n4116.in[2] (.names)                                           0.100     0.859
n_n4116.out[0] (.names)                                          0.235     1.094
n_n3595.in[1] (.names)                                           0.339     1.433
n_n3595.out[0] (.names)                                          0.235     1.668
n_n4039.in[3] (.names)                                           0.100     1.768
n_n4039.out[0] (.names)                                          0.235     2.003
n_n4038.in[2] (.names)                                           0.487     2.490
n_n4038.out[0] (.names)                                          0.235     2.725
[899].in[1] (.names)                                             0.478     3.203
[899].out[0] (.names)                                            0.235     3.438
n_n3786.in[2] (.names)                                           0.475     3.913
n_n3786.out[0] (.names)                                          0.235     4.148
[2060].in[0] (.names)                                            0.462     4.610
[2060].out[0] (.names)                                           0.235     4.845
[6290].in[1] (.names)                                            0.100     4.945
[6290].out[0] (.names)                                           0.235     5.180
n_n3377.in[3] (.names)                                           0.477     5.657
n_n3377.out[0] (.names)                                          0.235     5.892
n_n3198.D[0] (.latch)                                            0.000     5.892
data arrival time                                                          5.892

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.916


#Path 18
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[1165].in[2] (.names)                                            0.443     5.299
[1165].out[0] (.names)                                           0.235     5.534
n_n3292.in[0] (.names)                                           0.100     5.634
n_n3292.out[0] (.names)                                          0.235     5.869
n_n4080.D[0] (.latch)                                            0.000     5.869
data arrival time                                                          5.869

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.869
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.893


#Path 19
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[982].in[0] (.names)                                             0.443     5.299
[982].out[0] (.names)                                            0.235     5.534
n_n3907.in[2] (.names)                                           0.100     5.634
n_n3907.out[0] (.names)                                          0.235     5.869
n_n4334.D[0] (.latch)                                            0.000     5.869
data arrival time                                                          5.869

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.869
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.893


#Path 20
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[982].in[0] (.names)                                             0.443     5.299
[982].out[0] (.names)                                            0.235     5.534
n_n4011.in[1] (.names)                                           0.100     5.634
n_n4011.out[0] (.names)                                          0.235     5.869
n_n4012.D[0] (.latch)                                            0.000     5.869
data arrival time                                                          5.869

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.869
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.893


#Path 21
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[1391].in[2] (.names)                                            0.443     5.299
[1391].out[0] (.names)                                           0.235     5.534
n_n3817.in[0] (.names)                                           0.100     5.634
n_n3817.out[0] (.names)                                          0.235     5.869
n_n3818.D[0] (.latch)                                            0.000     5.869
data arrival time                                                          5.869

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.869
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.893


#Path 22
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[1015].in[3] (.names)                                            0.605     4.335
[1015].out[0] (.names)                                           0.235     4.570
[1208].in[0] (.names)                                            0.291     4.861
[1208].out[0] (.names)                                           0.235     5.096
n_n3140.in[3] (.names)                                           0.100     5.196
n_n3140.out[0] (.names)                                          0.235     5.431
n_n4026.D[0] (.latch)                                            0.000     5.431
data arrival time                                                          5.431

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.431
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.454


#Path 23
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
[936].in[1] (.names)                                             0.487     4.767
[936].out[0] (.names)                                            0.235     5.002
n_n3070.in[3] (.names)                                           0.100     5.102
n_n3070.out[0] (.names)                                          0.235     5.337
n_n3851.D[0] (.latch)                                            0.000     5.337
data arrival time                                                          5.337

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.337
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.360


#Path 24
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3563.in[1] (.names)                                           0.337     3.495
n_n3563.out[0] (.names)                                          0.235     3.730
n_n3788.in[2] (.names)                                           0.100     3.830
n_n3788.out[0] (.names)                                          0.235     4.065
nak3_17.in[1] (.names)                                           0.316     4.381
nak3_17.out[0] (.names)                                          0.235     4.616
n_n127.in[2] (.names)                                            0.337     4.953
n_n127.out[0] (.names)                                           0.235     5.188
nsr3_17.D[0] (.latch)                                            0.000     5.188
data arrival time                                                          5.188

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.211


#Path 25
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3563.in[1] (.names)                                           0.337     3.495
n_n3563.out[0] (.names)                                          0.235     3.730
n_n3788.in[2] (.names)                                           0.100     3.830
n_n3788.out[0] (.names)                                          0.235     4.065
[1022].in[1] (.names)                                            0.316     4.381
[1022].out[0] (.names)                                           0.235     4.616
n_n129.in[3] (.names)                                            0.330     4.946
n_n129.out[0] (.names)                                           0.235     5.181
n_n3833.D[0] (.latch)                                            0.000     5.181
data arrival time                                                          5.181

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.205


#Path 26
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
n_n3830.in[2] (.names)                                           0.315     4.045
n_n3830.out[0] (.names)                                          0.235     4.280
n_n3375.in[1] (.names)                                           0.490     4.770
n_n3375.out[0] (.names)                                          0.235     5.005
n_n3376.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#Path 27
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
n_n3830.in[2] (.names)                                           0.315     4.045
n_n3830.out[0] (.names)                                          0.235     4.280
n_n3206.in[1] (.names)                                           0.490     4.770
n_n3206.out[0] (.names)                                          0.235     5.005
n_n3207.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#Path 28
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
n_n3830.in[2] (.names)                                           0.315     4.045
n_n3830.out[0] (.names)                                          0.235     4.280
n_n3582.in[1] (.names)                                           0.490     4.770
n_n3582.out[0] (.names)                                          0.235     5.005
n_n3583.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#Path 29
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
n_n3830.in[2] (.names)                                           0.315     4.045
n_n3830.out[0] (.names)                                          0.235     4.280
n_n3821.in[1] (.names)                                           0.490     4.770
n_n3821.out[0] (.names)                                          0.235     5.005
n_n3823.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#Path 30
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
n_n3830.in[2] (.names)                                           0.315     4.045
n_n3830.out[0] (.names)                                          0.235     4.280
n_n3964.in[1] (.names)                                           0.490     4.770
n_n3964.out[0] (.names)                                          0.235     5.005
n_n3966.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#Path 31
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
n_n3830.in[2] (.names)                                           0.315     4.045
n_n3830.out[0] (.names)                                          0.235     4.280
n_n3512.in[1] (.names)                                           0.490     4.770
n_n3512.out[0] (.names)                                          0.235     5.005
n_n3514.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#Path 32
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
n_n3830.in[2] (.names)                                           0.315     4.045
n_n3830.out[0] (.names)                                          0.235     4.280
n_n4276.in[1] (.names)                                           0.487     4.767
n_n4276.out[0] (.names)                                          0.235     5.002
n_n4279.D[0] (.latch)                                            0.000     5.002
data arrival time                                                          5.002

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.002
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.025


#Path 33
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3563.in[1] (.names)                                           0.337     3.495
n_n3563.out[0] (.names)                                          0.235     3.730
[6252].in[3] (.names)                                            0.315     4.045
[6252].out[0] (.names)                                           0.235     4.280
n_n4140.in[3] (.names)                                           0.454     4.734
n_n4140.out[0] (.names)                                          0.235     4.969
n_n4142.D[0] (.latch)                                            0.000     4.969
data arrival time                                                          4.969

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.969
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.992


#Path 34
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
[1898].in[0] (.names)                                            0.342     3.720
[1898].out[0] (.names)                                           0.235     3.955
[914].in[2] (.names)                                             0.100     4.055
[914].out[0] (.names)                                            0.235     4.290
[1885].in[3] (.names)                                            0.100     4.390
[1885].out[0] (.names)                                           0.235     4.625
n_n3241.in[1] (.names)                                           0.100     4.725
n_n3241.out[0] (.names)                                          0.235     4.960
n_n3242.D[0] (.latch)                                            0.000     4.960
data arrival time                                                          4.960

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.960
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.983


#Path 35
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
[1898].in[0] (.names)                                            0.342     3.720
[1898].out[0] (.names)                                           0.235     3.955
[914].in[2] (.names)                                             0.100     4.055
[914].out[0] (.names)                                            0.235     4.290
[1708].in[3] (.names)                                            0.100     4.390
[1708].out[0] (.names)                                           0.235     4.625
n_n3271.in[1] (.names)                                           0.100     4.725
n_n3271.out[0] (.names)                                          0.235     4.960
n_n4233.D[0] (.latch)                                            0.000     4.960
data arrival time                                                          4.960

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.960
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.983


#Path 36
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
[1898].in[0] (.names)                                            0.342     3.720
[1898].out[0] (.names)                                           0.235     3.955
[914].in[2] (.names)                                             0.100     4.055
[914].out[0] (.names)                                            0.235     4.290
[1213].in[3] (.names)                                            0.100     4.390
[1213].out[0] (.names)                                           0.235     4.625
n_n3526.in[1] (.names)                                           0.100     4.725
n_n3526.out[0] (.names)                                          0.235     4.960
n_n3841.D[0] (.latch)                                            0.000     4.960
data arrival time                                                          4.960

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.960
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.983


#Path 37
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3563.in[1] (.names)                                           0.337     3.495
n_n3563.out[0] (.names)                                          0.235     3.730
n_n3788.in[2] (.names)                                           0.100     3.830
n_n3788.out[0] (.names)                                          0.235     4.065
nak3_17.in[1] (.names)                                           0.316     4.381
nak3_17.out[0] (.names)                                          0.235     4.616
n_n3866.in[1] (.names)                                           0.100     4.716
n_n3866.out[0] (.names)                                          0.235     4.951
n_n4067.D[0] (.latch)                                            0.000     4.951
data arrival time                                                          4.951

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.951
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.975


#Path 38
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
[1898].in[0] (.names)                                            0.342     3.720
[1898].out[0] (.names)                                           0.235     3.955
[1613].in[2] (.names)                                            0.340     4.295
[1613].out[0] (.names)                                           0.235     4.530
n_n4121.in[1] (.names)                                           0.100     4.630
n_n4121.out[0] (.names)                                          0.235     4.865
n_n4122.D[0] (.latch)                                            0.000     4.865
data arrival time                                                          4.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.888


#Path 39
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
[1898].in[0] (.names)                                            0.342     3.720
[1898].out[0] (.names)                                           0.235     3.955
[1260].in[2] (.names)                                            0.340     4.295
[1260].out[0] (.names)                                           0.235     4.530
n_n4094.in[1] (.names)                                           0.100     4.630
n_n4094.out[0] (.names)                                          0.235     4.865
n_n4095.D[0] (.latch)                                            0.000     4.865
data arrival time                                                          4.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.888


#Path 40
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
[1898].in[0] (.names)                                            0.342     3.720
[1898].out[0] (.names)                                           0.235     3.955
[1648].in[2] (.names)                                            0.339     4.294
[1648].out[0] (.names)                                           0.235     4.529
n_n3972.in[1] (.names)                                           0.100     4.629
n_n3972.out[0] (.names)                                          0.235     4.864
n_n4145.D[0] (.latch)                                            0.000     4.864
data arrival time                                                          4.864

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.864
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.887


#Path 41
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
n_n4158.in[0] (.names)                                           0.340     3.717
n_n4158.out[0] (.names)                                          0.235     3.952
n_n3459.in[1] (.names)                                           0.489     4.441
n_n3459.out[0] (.names)                                          0.235     4.676
n_n3898.D[0] (.latch)                                            0.000     4.676
data arrival time                                                          4.676

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.676
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.700


#Path 42
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6296].in[1] (.names)                                            0.341     1.748
[6296].out[0] (.names)                                           0.235     1.983
n_n4019.in[3] (.names)                                           0.751     2.734
n_n4019.out[0] (.names)                                          0.235     2.969
[1122].in[0] (.names)                                            0.100     3.069
[1122].out[0] (.names)                                           0.235     3.304
n_n3226.in[2] (.names)                                           0.786     4.090
n_n3226.out[0] (.names)                                          0.235     4.325
n_n3916.D[0] (.latch)                                            0.000     4.325
data arrival time                                                          4.325

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.325
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.348


#Path 43
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
n_n4158.in[0] (.names)                                           0.340     3.717
n_n4158.out[0] (.names)                                          0.235     3.952
n_n4156.in[1] (.names)                                           0.100     4.052
n_n4156.out[0] (.names)                                          0.235     4.287
n_n4157.D[0] (.latch)                                            0.000     4.287
data arrival time                                                          4.287

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.287
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.311


#Path 44
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
n_n4158.in[0] (.names)                                           0.340     3.717
n_n4158.out[0] (.names)                                          0.235     3.952
n_n3302.in[1] (.names)                                           0.100     4.052
n_n3302.out[0] (.names)                                          0.235     4.287
n_n4288.D[0] (.latch)                                            0.000     4.287
data arrival time                                                          4.287

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.287
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.311


#Path 45
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
[1552].in[2] (.names)                                            0.338     3.380
[1552].out[0] (.names)                                           0.235     3.615
n_n4228.in[1] (.names)                                           0.339     3.954
n_n4228.out[0] (.names)                                          0.235     4.189
n_n4229.D[0] (.latch)                                            0.000     4.189
data arrival time                                                          4.189

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.189
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.213


#Path 46
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
n_n4015.in[1] (.names)                                           0.480     3.187
n_n4015.out[0] (.names)                                          0.235     3.422
n_n3518.in[0] (.names)                                           0.477     3.899
n_n3518.out[0] (.names)                                          0.235     4.134
n_n4316.D[0] (.latch)                                            0.000     4.134
data arrival time                                                          4.134

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.158


#Path 47
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
n_n3147.in[1] (.names)                                           0.342     3.720
n_n3147.out[0] (.names)                                          0.235     3.955
n_n3458.D[0] (.latch)                                            0.000     3.955
data arrival time                                                          3.955

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.978


#Path 48
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
[1487].in[2] (.names)                                            0.341     3.384
[1487].out[0] (.names)                                           0.235     3.619
n_n3058.in[1] (.names)                                           0.100     3.719
n_n3058.out[0] (.names)                                          0.235     3.954
n_n3085.D[0] (.latch)                                            0.000     3.954
data arrival time                                                          3.954

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.977


#Path 49
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
[1509].in[2] (.names)                                            0.338     3.380
[1509].out[0] (.names)                                           0.235     3.615
n_n3308.in[1] (.names)                                           0.100     3.715
n_n3308.out[0] (.names)                                          0.235     3.950
n_n4351.D[0] (.latch)                                            0.000     3.950
data arrival time                                                          3.950

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.950
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.974


#Path 50
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6296].in[1] (.names)                                            0.341     1.748
[6296].out[0] (.names)                                           0.235     1.983
n_n4019.in[3] (.names)                                           0.751     2.734
n_n4019.out[0] (.names)                                          0.235     2.969
[1122].in[0] (.names)                                            0.100     3.069
[1122].out[0] (.names)                                           0.235     3.304
n_n4073.in[2] (.names)                                           0.343     3.648
n_n4073.out[0] (.names)                                          0.235     3.883
n_n4074.D[0] (.latch)                                            0.000     3.883
data arrival time                                                          3.883

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.883
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.906


#Path 51
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
n_n4015.in[1] (.names)                                           0.480     3.187
n_n4015.out[0] (.names)                                          0.235     3.422
n_n3017.in[1] (.names)                                           0.100     3.522
n_n3017.out[0] (.names)                                          0.235     3.757
n_n3657.D[0] (.latch)                                            0.000     3.757
data arrival time                                                          3.757

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.757
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.781


#Path 52
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
n_n4015.in[1] (.names)                                           0.480     3.187
n_n4015.out[0] (.names)                                          0.235     3.422
n_n3148.in[0] (.names)                                           0.100     3.522
n_n3148.out[0] (.names)                                          0.235     3.757
n_n3495.D[0] (.latch)                                            0.000     3.757
data arrival time                                                          3.757

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.757
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.781


#Path 53
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[0] (.names)                                           0.507     0.673
n_n3900.out[0] (.names)                                          0.235     0.908
n_n3899.in[2] (.names)                                           0.100     1.008
n_n3899.out[0] (.names)                                          0.235     1.243
n_n3870.in[2] (.names)                                           0.100     1.343
n_n3870.out[0] (.names)                                          0.235     1.578
n_n3869.in[2] (.names)                                           0.490     2.068
n_n3869.out[0] (.names)                                          0.235     2.303
n_n3205.in[2] (.names)                                           0.100     2.403
n_n3205.out[0] (.names)                                          0.235     2.638
[1062].in[3] (.names)                                            0.100     2.738
[1062].out[0] (.names)                                           0.235     2.973
n_n3585.in[3] (.names)                                           0.483     3.457
n_n3585.out[0] (.names)                                          0.235     3.692
n_n4324.D[0] (.latch)                                            0.000     3.692
data arrival time                                                          3.692

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.715


#Path 54
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3110.in[2] (.names)                                           0.486     3.309
n_n3110.out[0] (.names)                                          0.235     3.544
n_n3111.D[0] (.latch)                                            0.000     3.544
data arrival time                                                          3.544

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.544
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.568


#Path 55
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3500.in[2] (.names)                                           0.483     1.890
n_n3500.out[0] (.names)                                          0.235     2.125
[1006].in[2] (.names)                                            0.452     2.577
[1006].out[0] (.names)                                           0.235     2.812
n_n3693.in[0] (.names)                                           0.487     3.299
n_n3693.out[0] (.names)                                          0.235     3.534
n_n4099.D[0] (.latch)                                            0.000     3.534
data arrival time                                                          3.534

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.534
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.557


#Path 56
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3500.in[2] (.names)                                           0.483     1.890
n_n3500.out[0] (.names)                                          0.235     2.125
[1006].in[2] (.names)                                            0.452     2.577
[1006].out[0] (.names)                                           0.235     2.812
n_n3579.in[0] (.names)                                           0.314     3.126
n_n3579.out[0] (.names)                                          0.235     3.361
n_n3955.D[0] (.latch)                                            0.000     3.361
data arrival time                                                          3.361

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.361
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.384


#Path 57
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3500.in[2] (.names)                                           0.483     1.890
n_n3500.out[0] (.names)                                          0.235     2.125
[1006].in[2] (.names)                                            0.452     2.577
[1006].out[0] (.names)                                           0.235     2.812
n_n121.in[0] (.names)                                            0.314     3.126
n_n121.out[0] (.names)                                           0.235     3.361
n_n3954.D[0] (.latch)                                            0.000     3.361
data arrival time                                                          3.361

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.361
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.384


#Path 58
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3500.in[2] (.names)                                           0.483     1.890
n_n3500.out[0] (.names)                                          0.235     2.125
[1006].in[2] (.names)                                            0.452     2.577
[1006].out[0] (.names)                                           0.235     2.812
n_n4028.in[0] (.names)                                           0.314     3.126
n_n4028.out[0] (.names)                                          0.235     3.361
n_n4029.D[0] (.latch)                                            0.000     3.361
data arrival time                                                          3.361

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.361
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.384


#Path 59
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3500.in[2] (.names)                                           0.483     1.890
n_n3500.out[0] (.names)                                          0.235     2.125
[1006].in[2] (.names)                                            0.452     2.577
[1006].out[0] (.names)                                           0.235     2.812
n_n3680.in[0] (.names)                                           0.314     3.126
n_n3680.out[0] (.names)                                          0.235     3.361
n_n3845.D[0] (.latch)                                            0.000     3.361
data arrival time                                                          3.361

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.361
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.384


#Path 60
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3500.in[2] (.names)                                           0.483     1.890
n_n3500.out[0] (.names)                                          0.235     2.125
[2007].in[3] (.names)                                            0.452     2.577
[2007].out[0] (.names)                                           0.235     2.812
n_n3296.in[1] (.names)                                           0.270     3.082
n_n3296.out[0] (.names)                                          0.235     3.317
n_n4381.D[0] (.latch)                                            0.000     3.317
data arrival time                                                          3.317

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.317
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.341


#Path 61
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3974.in[1] (.names)                                           0.338     1.745
n_n3974.out[0] (.names)                                          0.235     1.980
[1128].in[1] (.names)                                            0.481     2.461
[1128].out[0] (.names)                                           0.235     2.696
n_n3168.in[2] (.names)                                           0.338     3.034
n_n3168.out[0] (.names)                                          0.235     3.269
n_n4222.D[0] (.latch)                                            0.000     3.269
data arrival time                                                          3.269

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.293


#Path 62
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n4126.in[1] (.names)                                           0.483     1.890
n_n4126.out[0] (.names)                                          0.235     2.125
[1362].in[2] (.names)                                            0.100     2.225
[1362].out[0] (.names)                                           0.235     2.460
n_n3552.in[3] (.names)                                           0.485     2.945
n_n3552.out[0] (.names)                                          0.235     3.180
n_n3934.D[0] (.latch)                                            0.000     3.180
data arrival time                                                          3.180

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.180
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.204


#Path 63
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n4126.in[1] (.names)                                           0.483     1.890
n_n4126.out[0] (.names)                                          0.235     2.125
[934].in[1] (.names)                                             0.100     2.225
[934].out[0] (.names)                                            0.235     2.460
n_n3382.in[2] (.names)                                           0.477     2.937
n_n3382.out[0] (.names)                                          0.235     3.172
n_n4366.D[0] (.latch)                                            0.000     3.172
data arrival time                                                          3.172

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.196


#Path 64
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n4126.in[1] (.names)                                           0.483     1.890
n_n4126.out[0] (.names)                                          0.235     2.125
[934].in[1] (.names)                                             0.100     2.225
[934].out[0] (.names)                                            0.235     2.460
n_n3166.in[2] (.names)                                           0.477     2.937
n_n3166.out[0] (.names)                                          0.235     3.172
n_n3475.D[0] (.latch)                                            0.000     3.172
data arrival time                                                          3.172

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.196


#Path 65
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[2011].in[2] (.names)                                            0.483     1.890
[2011].out[0] (.names)                                           0.235     2.125
[1184].in[2] (.names)                                            0.458     2.584
[1184].out[0] (.names)                                           0.235     2.819
n_n3104.in[2] (.names)                                           0.100     2.919
n_n3104.out[0] (.names)                                          0.235     3.154
n_n3865.D[0] (.latch)                                            0.000     3.154
data arrival time                                                          3.154

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.154
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.177


#Path 66
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[2011].in[2] (.names)                                            0.483     1.890
[2011].out[0] (.names)                                           0.235     2.125
[1633].in[2] (.names)                                            0.458     2.584
[1633].out[0] (.names)                                           0.235     2.819
n_n3540.in[2] (.names)                                           0.100     2.919
n_n3540.out[0] (.names)                                          0.235     3.154
n_n4052.D[0] (.latch)                                            0.000     3.154
data arrival time                                                          3.154

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.154
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.177


#Path 67
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3974.in[1] (.names)                                           0.338     1.745
n_n3974.out[0] (.names)                                          0.235     1.980
[1128].in[1] (.names)                                            0.481     2.461
[1128].out[0] (.names)                                           0.235     2.696
n_n3059.in[2] (.names)                                           0.100     2.796
n_n3059.out[0] (.names)                                          0.235     3.031
n_n3099.D[0] (.latch)                                            0.000     3.031
data arrival time                                                          3.031

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.055


#Path 68
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3974.in[1] (.names)                                           0.338     1.745
n_n3974.out[0] (.names)                                          0.235     1.980
[1128].in[1] (.names)                                            0.481     2.461
[1128].out[0] (.names)                                           0.235     2.696
n_n3309.in[2] (.names)                                           0.100     2.796
n_n3309.out[0] (.names)                                          0.235     3.031
n_n4392.D[0] (.latch)                                            0.000     3.031
data arrival time                                                          3.031

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.055


#Path 69
Startpoint: n_n3954.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
n_n3954.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[1] (.names)                                             0.502     0.669
[984].out[0] (.names)                                            0.235     0.904
n_n4357.in[3] (.names)                                           0.458     1.362
n_n4357.out[0] (.names)                                          0.235     1.597
[6349].in[1] (.names)                                            0.453     2.050
[6349].out[0] (.names)                                           0.235     2.285
n_n3355.in[3] (.names)                                           0.482     2.767
n_n3355.out[0] (.names)                                          0.235     3.002
n_n3557.D[0] (.latch)                                            0.000     3.002
data arrival time                                                          3.002

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3557.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.002
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.026


#Path 70
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6357].in[2] (.names)                                            0.480     1.887
[6357].out[0] (.names)                                           0.235     2.122
n_n130.in[3] (.names)                                            0.620     2.742
n_n130.out[0] (.names)                                           0.235     2.977
n_n4045.D[0] (.latch)                                            0.000     2.977
data arrival time                                                          2.977

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.977
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.001


#Path 71
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.475     0.475
pready_0_0_.out[0] (.names)                                      0.235     0.710
[1155].in[0] (.names)                                            0.729     1.440
[1155].out[0] (.names)                                           0.235     1.675
[2023].in[2] (.names)                                            0.338     2.013
[2023].out[0] (.names)                                           0.235     2.248
n_n3181.in[2] (.names)                                           0.489     2.737
n_n3181.out[0] (.names)                                          0.235     2.972
n_n3858.D[0] (.latch)                                            0.000     2.972
data arrival time                                                          2.972

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3858.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.972
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.995


#Path 72
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.475     0.475
pready_0_0_.out[0] (.names)                                      0.235     0.710
[1155].in[0] (.names)                                            0.729     1.440
[1155].out[0] (.names)                                           0.235     1.675
[1776].in[2] (.names)                                            0.338     2.013
[1776].out[0] (.names)                                           0.235     2.248
n_n3508.in[2] (.names)                                           0.482     2.730
n_n3508.out[0] (.names)                                          0.235     2.965
n_n3919.D[0] (.latch)                                            0.000     2.965
data arrival time                                                          2.965

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3919.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.965
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.989


#Path 73
Startpoint: n_n3954.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
n_n3954.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[1] (.names)                                             0.502     0.669
[984].out[0] (.names)                                            0.235     0.904
n_n4357.in[3] (.names)                                           0.458     1.362
n_n4357.out[0] (.names)                                          0.235     1.597
[6349].in[1] (.names)                                            0.453     2.050
[6349].out[0] (.names)                                           0.235     2.285
[1565].in[3] (.names)                                            0.100     2.385
[1565].out[0] (.names)                                           0.235     2.620
n_n131.in[0] (.names)                                            0.100     2.720
n_n131.out[0] (.names)                                           0.235     2.955
n_n4057.D[0] (.latch)                                            0.000     2.955
data arrival time                                                          2.955

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.978


#Path 74
Startpoint: n_n3954.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
n_n3954.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[1] (.names)                                             0.502     0.669
[984].out[0] (.names)                                            0.235     0.904
n_n4357.in[3] (.names)                                           0.458     1.362
n_n4357.out[0] (.names)                                          0.235     1.597
[6349].in[1] (.names)                                            0.453     2.050
[6349].out[0] (.names)                                           0.235     2.285
[1068].in[3] (.names)                                            0.100     2.385
[1068].out[0] (.names)                                           0.235     2.620
n_n3473.in[2] (.names)                                           0.100     2.720
n_n3473.out[0] (.names)                                          0.235     2.955
n_n4056.D[0] (.latch)                                            0.000     2.955
data arrival time                                                          2.955

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.978


#Path 75
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.475     0.475
pready_0_0_.out[0] (.names)                                      0.235     0.710
[1155].in[0] (.names)                                            0.729     1.440
[1155].out[0] (.names)                                           0.235     1.675
[1329].in[2] (.names)                                            0.629     2.304
[1329].out[0] (.names)                                           0.235     2.539
n_n3045.in[2] (.names)                                           0.100     2.639
n_n3045.out[0] (.names)                                          0.235     2.874
n_n3208.D[0] (.latch)                                            0.000     2.874
data arrival time                                                          2.874

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3208.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.874
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.897


#Path 76
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6361].in[2] (.names)                                            0.480     1.887
[6361].out[0] (.names)                                           0.235     2.122
n_n3684.in[3] (.names)                                           0.489     2.611
n_n3684.out[0] (.names)                                          0.235     2.846
n_n3658.D[0] (.latch)                                            0.000     2.846
data arrival time                                                          2.846

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3658.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.846
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.870


#Path 77
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n4126.in[1] (.names)                                           0.483     1.890
n_n4126.out[0] (.names)                                          0.235     2.125
n_n3632.in[2] (.names)                                           0.481     2.607
n_n3632.out[0] (.names)                                          0.235     2.842
n_n3769.D[0] (.latch)                                            0.000     2.842
data arrival time                                                          2.842

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.842
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.865


#Path 78
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n4126.in[1] (.names)                                           0.483     1.890
n_n4126.out[0] (.names)                                          0.235     2.125
n_n3289.in[2] (.names)                                           0.481     2.607
n_n3289.out[0] (.names)                                          0.235     2.842
n_n3901.D[0] (.latch)                                            0.000     2.842
data arrival time                                                          2.842

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.842
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.865


#Path 79
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n4126.in[1] (.names)                                           0.483     1.890
n_n4126.out[0] (.names)                                          0.235     2.125
n_n4124.in[2] (.names)                                           0.481     2.607
n_n4124.out[0] (.names)                                          0.235     2.842
n_n4125.D[0] (.latch)                                            0.000     2.842
data arrival time                                                          2.842

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.842
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.865


#Path 80
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n4126.in[1] (.names)                                           0.483     1.890
n_n4126.out[0] (.names)                                          0.235     2.125
n_n4046.in[2] (.names)                                           0.481     2.607
n_n4046.out[0] (.names)                                          0.235     2.842
n_n4047.D[0] (.latch)                                            0.000     2.842
data arrival time                                                          2.842

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.842
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.865


#Path 81
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3511.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.475     0.475
pready_0_0_.out[0] (.names)                                      0.235     0.710
[1155].in[0] (.names)                                            0.729     1.440
[1155].out[0] (.names)                                           0.235     1.675
[2141].in[2] (.names)                                            0.485     2.159
[2141].out[0] (.names)                                           0.235     2.394
n_n3510.in[2] (.names)                                           0.100     2.494
n_n3510.out[0] (.names)                                          0.235     2.729
n_n3511.D[0] (.latch)                                            0.000     2.729
data arrival time                                                          2.729

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3511.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.729
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.753


#Path 82
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4108.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.501     0.501
nrq1_3.out[0] (.names)                                           0.235     0.736
[1020].in[3] (.names)                                            1.055     1.791
[1020].out[0] (.names)                                           0.235     2.026
n_n4106.in[1] (.names)                                           0.457     2.483
n_n4106.out[0] (.names)                                          0.235     2.718
n_n4108.D[0] (.latch)                                            0.000     2.718
data arrival time                                                          2.718

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.718
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.742


#Path 83
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3354.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.501     0.501
nrq1_3.out[0] (.names)                                           0.235     0.736
[1833].in[2] (.names)                                            1.055     1.791
[1833].out[0] (.names)                                           0.235     2.026
n_n3353.in[3] (.names)                                           0.456     2.482
n_n3353.out[0] (.names)                                          0.235     2.717
n_n3354.D[0] (.latch)                                            0.000     2.717
data arrival time                                                          2.717

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3354.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.741


#Path 84
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3974.in[1] (.names)                                           0.338     1.745
n_n3974.out[0] (.names)                                          0.235     1.980
n_n3607.in[2] (.names)                                           0.489     2.469
n_n3607.out[0] (.names)                                          0.235     2.704
n_n3608.D[0] (.latch)                                            0.000     2.704
data arrival time                                                          2.704

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3608.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.704
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.727


#Path 85
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3974.in[1] (.names)                                           0.338     1.745
n_n3974.out[0] (.names)                                          0.235     1.980
n_n3519.in[2] (.names)                                           0.480     2.460
n_n3519.out[0] (.names)                                          0.235     2.695
n_n3976.D[0] (.latch)                                            0.000     2.695
data arrival time                                                          2.695

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.695
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.719


#Path 86
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
[1075].in[3] (.names)                                            0.100     1.864
[1075].out[0] (.names)                                           0.235     2.099
n_n3236.in[2] (.names)                                           0.341     2.441
n_n3236.out[0] (.names)                                          0.235     2.676
n_n3237.D[0] (.latch)                                            0.000     2.676
data arrival time                                                          2.676

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.676
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.699


#Path 87
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3974.in[1] (.names)                                           0.338     1.745
n_n3974.out[0] (.names)                                          0.235     1.980
n_n3018.in[2] (.names)                                           0.338     2.318
n_n3018.out[0] (.names)                                          0.235     2.553
n_n3688.D[0] (.latch)                                            0.000     2.553
data arrival time                                                          2.553

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3688.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.553
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.576


#Path 88
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.475     0.475
pready_0_0_.out[0] (.names)                                      0.235     0.710
[1155].in[0] (.names)                                            0.729     1.440
[1155].out[0] (.names)                                           0.235     1.675
[1780].in[2] (.names)                                            0.291     1.966
[1780].out[0] (.names)                                           0.235     2.201
n_n3837.in[2] (.names)                                           0.100     2.301
n_n3837.out[0] (.names)                                          0.235     2.536
n_n3886.D[0] (.latch)                                            0.000     2.536
data arrival time                                                          2.536

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.536
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.559


#Path 89
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4294.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[6284].in[1] (.names)                                            1.082     1.082
[6284].out[0] (.names)                                           0.235     1.317
[994].in[3] (.names)                                             0.100     1.417
[994].out[0] (.names)                                            0.235     1.652
n_n4293.in[1] (.names)                                           0.610     2.262
n_n4293.out[0] (.names)                                          0.235     2.497
n_n4294.D[0] (.latch)                                            0.000     2.497
data arrival time                                                          2.497

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4294.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.497
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.520


#Path 90
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[6284].in[1] (.names)                                            1.082     1.082
[6284].out[0] (.names)                                           0.235     1.317
[994].in[3] (.names)                                             0.100     1.417
[994].out[0] (.names)                                            0.235     1.652
n_n3877.in[1] (.names)                                           0.610     2.262
n_n3877.out[0] (.names)                                          0.235     2.497
n_n3878.D[0] (.latch)                                            0.000     2.497
data arrival time                                                          2.497

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3878.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.497
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.520


#Path 91
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3259.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[6284].in[1] (.names)                                            1.082     1.082
[6284].out[0] (.names)                                           0.235     1.317
[994].in[3] (.names)                                             0.100     1.417
[994].out[0] (.names)                                            0.235     1.652
n_n3258.in[1] (.names)                                           0.610     2.262
n_n3258.out[0] (.names)                                          0.235     2.497
n_n3259.D[0] (.latch)                                            0.000     2.497
data arrival time                                                          2.497

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3259.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.497
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.520


#Path 92
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_14.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[1318].in[3] (.names)                                            0.479     1.886
[1318].out[0] (.names)                                           0.235     2.121
n_n133.in[2] (.names)                                            0.100     2.221
n_n133.out[0] (.names)                                           0.235     2.456
nsr3_14.D[0] (.latch)                                            0.000     2.456
data arrival time                                                          2.456

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_14.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.480


#Path 93
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.082     1.082
[894].out[0] (.names)                                            0.235     1.317
n_n3056.in[1] (.names)                                           0.889     2.206
n_n3056.out[0] (.names)                                          0.235     2.441
n_n3057.D[0] (.latch)                                            0.000     2.441
data arrival time                                                          2.441

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.441
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.464


#Path 94
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3091.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.082     1.082
[894].out[0] (.names)                                            0.235     1.317
n_n3090.in[1] (.names)                                           0.889     2.206
n_n3090.out[0] (.names)                                          0.235     2.441
n_n3091.D[0] (.latch)                                            0.000     2.441
data arrival time                                                          2.441

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3091.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.441
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.464


#Path 95
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3155.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.082     1.082
[894].out[0] (.names)                                            0.235     1.317
n_n3154.in[1] (.names)                                           0.889     2.206
n_n3154.out[0] (.names)                                          0.235     2.441
n_n3155.D[0] (.latch)                                            0.000     2.441
data arrival time                                                          2.441

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3155.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.441
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.464


#Path 96
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4136.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.082     1.082
[894].out[0] (.names)                                            0.235     1.317
n_n4134.in[1] (.names)                                           0.883     2.200
n_n4134.out[0] (.names)                                          0.235     2.435
n_n4136.D[0] (.latch)                                            0.000     2.435
data arrival time                                                          2.435

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4136.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.459


#Path 97
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3549.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.082     1.082
[894].out[0] (.names)                                            0.235     1.317
n_n3547.in[1] (.names)                                           0.883     2.200
n_n3547.out[0] (.names)                                          0.235     2.435
n_n3549.D[0] (.latch)                                            0.000     2.435
data arrival time                                                          2.435

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3549.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.459


#Path 98
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3225.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.082     1.082
[894].out[0] (.names)                                            0.235     1.317
n_n3224.in[1] (.names)                                           0.883     2.200
n_n3224.out[0] (.names)                                          0.235     2.435
n_n3225.D[0] (.latch)                                            0.000     2.435
data arrival time                                                          2.435

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3225.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.459


#Path 99
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3270.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.501     0.501
nrq1_3.out[0] (.names)                                           0.235     0.736
[2027].in[3] (.names)                                            1.079     1.814
[2027].out[0] (.names)                                           0.235     2.049
n_n3269.in[2] (.names)                                           0.100     2.149
n_n3269.out[0] (.names)                                          0.235     2.384
n_n3270.D[0] (.latch)                                            0.000     2.384
data arrival time                                                          2.384

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3270.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.408


#Path 100
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3213.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.501     0.501
nrq1_3.out[0] (.names)                                           0.235     0.736
[1447].in[3] (.names)                                            1.079     1.814
[1447].out[0] (.names)                                           0.235     2.049
n_n3212.in[2] (.names)                                           0.100     2.149
n_n3212.out[0] (.names)                                          0.235     2.384
n_n3213.D[0] (.latch)                                            0.000     2.384
data arrival time                                                          2.384

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3213.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.408


#End of timing report
