###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =        36016   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =        58105   # Number of read requests issued
num_writes_done                =            0   # Number of read requests issued
num_cycles                     =     37051436   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =           27   # Number of epochs
num_read_cmds                  =        58105   # Number of READ/READP commands
num_act_cmds                   =        22114   # Number of ACT commands
num_write_row_hits             =            0   # Number of write row buffer hits
num_pre_cmds                   =        22114   # Number of PRE commands
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_ondemand_pres              =         3577   # Number of ondemend PRE commands
num_ref_cmds                   =         7126   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =     20628859   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =     23115053   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =     16422577   # Cyles of rank active rank.0
rank_active_cycles.1           =     13936383   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         9925   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4439   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2857   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2064   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1689   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1453   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1291   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1115   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1371   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1171   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        30730   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        35437   # Read request latency (cycles)
read_latency[40-59]            =        16324   # Read request latency (cycles)
read_latency[60-79]            =         3583   # Read request latency (cycles)
read_latency[80-99]            =          302   # Read request latency (cycles)
read_latency[100-119]          =          322   # Read request latency (cycles)
read_latency[120-139]          =          231   # Read request latency (cycles)
read_latency[140-159]          =          220   # Read request latency (cycles)
read_latency[160-179]          =          263   # Read request latency (cycles)
read_latency[180-199]          =          174   # Read request latency (cycles)
read_latency[200-]             =         1249   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =   1.3354e+10   # Refresh energy
write_energy                   =            0   # Write energy
act_energy                     =  1.80026e+08   # Activation energy
read_energy                    =  3.56997e+08   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  1.29279e+10   # Active standby energy rank.0
act_stb_energy.1               =  1.09707e+10   # Active standby energy rank.1
pre_stb_energy.0               =  1.38626e+10   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.55333e+10   # Precharge standby energy rank.1
average_interarrival           =      637.462   # Average request interarrival latency (cycles)
average_read_latency           =      42.3181   # Average read request latency (cycles)
average_power                  =       1813.3   # Average power (mW)
average_bandwidth              =     0.133822   # Average bandwidth
total_energy                   =  6.71855e+10   # Total energy (pJ)
