Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Jul 18 22:45:54 2024
| Host         : asanka-Nitro-AN515-52 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file motor_controller_timing_summary_routed.rpt -pb motor_controller_timing_summary_routed.pb -rpx motor_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : motor_controller
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    22          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: din (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: module2/module1/rx_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: module2/module2/enable_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.830        0.000                      0                   80        0.275        0.000                      0                   80        3.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.830        0.000                      0                   80        0.275        0.000                      0                   80        3.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 module1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.525ns (44.441%)  route 1.907ns (55.559%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.755     5.389    module1/int_clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  module1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  module1/counter_reg[16]/Q
                         net (fo=2, routed)           0.667     6.512    module1/counter[16]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.636 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     7.070    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.194 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.194    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.015 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.806     8.821    module1/p_1_in
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.577    12.935    module1/int_clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[17]/C
                         clock pessimism              0.429    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.678    12.651    module1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 module1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.525ns (44.441%)  route 1.907ns (55.559%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.755     5.389    module1/int_clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  module1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  module1/counter_reg[16]/Q
                         net (fo=2, routed)           0.667     6.512    module1/counter[16]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.636 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     7.070    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.194 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.194    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.015 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.806     8.821    module1/p_1_in
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.577    12.935    module1/int_clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[18]/C
                         clock pessimism              0.429    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.678    12.651    module1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 module1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.525ns (44.441%)  route 1.907ns (55.559%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.755     5.389    module1/int_clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  module1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  module1/counter_reg[16]/Q
                         net (fo=2, routed)           0.667     6.512    module1/counter[16]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.636 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     7.070    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.194 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.194    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.015 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.806     8.821    module1/p_1_in
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.577    12.935    module1/int_clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[19]/C
                         clock pessimism              0.429    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.678    12.651    module1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 module1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.525ns (44.441%)  route 1.907ns (55.559%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.755     5.389    module1/int_clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  module1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  module1/counter_reg[16]/Q
                         net (fo=2, routed)           0.667     6.512    module1/counter[16]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.636 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     7.070    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.194 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.194    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.015 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.806     8.821    module1/p_1_in
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.577    12.935    module1/int_clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[20]/C
                         clock pessimism              0.429    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.678    12.651    module1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 module1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.525ns (45.330%)  route 1.839ns (54.670%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.755     5.389    module1/int_clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  module1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  module1/counter_reg[16]/Q
                         net (fo=2, routed)           0.667     6.512    module1/counter[16]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.636 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     7.070    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.194 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.194    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.015 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.738     8.753    module1/p_1_in
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.574    12.932    module1/int_clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[1]/C
                         clock pessimism              0.429    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.678    12.648    module1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 module1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.525ns (45.330%)  route 1.839ns (54.670%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.755     5.389    module1/int_clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  module1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  module1/counter_reg[16]/Q
                         net (fo=2, routed)           0.667     6.512    module1/counter[16]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.636 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     7.070    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.194 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.194    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.015 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.738     8.753    module1/p_1_in
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.574    12.932    module1/int_clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[2]/C
                         clock pessimism              0.429    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.678    12.648    module1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 module1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.525ns (45.330%)  route 1.839ns (54.670%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.755     5.389    module1/int_clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  module1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  module1/counter_reg[16]/Q
                         net (fo=2, routed)           0.667     6.512    module1/counter[16]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.636 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     7.070    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.194 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.194    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.015 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.738     8.753    module1/p_1_in
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.574    12.932    module1/int_clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[3]/C
                         clock pessimism              0.429    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.678    12.648    module1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 module1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.525ns (45.330%)  route 1.839ns (54.670%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.755     5.389    module1/int_clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  module1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  module1/counter_reg[16]/Q
                         net (fo=2, routed)           0.667     6.512    module1/counter[16]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.636 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     7.070    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.194 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.194    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.015 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.738     8.753    module1/p_1_in
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.574    12.932    module1/int_clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[4]/C
                         clock pessimism              0.429    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.678    12.648    module1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 module1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 1.525ns (45.897%)  route 1.798ns (54.103%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.755     5.389    module1/int_clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  module1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  module1/counter_reg[16]/Q
                         net (fo=2, routed)           0.667     6.512    module1/counter[16]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.636 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     7.070    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.194 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.194    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.015 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.697     8.712    module1/p_1_in
    SLICE_X40Y37         FDRE                                         r  module1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.575    12.933    module1/int_clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  module1/counter_reg[5]/C
                         clock pessimism              0.429    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X40Y37         FDRE (Setup_fdre_C_R)       -0.678    12.649    module1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 module1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 1.525ns (45.897%)  route 1.798ns (54.103%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.755     5.389    module1/int_clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  module1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.845 r  module1/counter_reg[16]/Q
                         net (fo=2, routed)           0.667     6.512    module1/counter[16]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.636 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     7.070    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.194 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.194    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.015 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.697     8.712    module1/p_1_in
    SLICE_X40Y37         FDRE                                         r  module1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  int_clk (IN)
                         net (fo=0)                   0.000     8.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.575    12.933    module1/int_clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  module1/counter_reg[6]/C
                         clock pessimism              0.429    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X40Y37         FDRE (Setup_fdre_C_R)       -0.678    12.649    module1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  3.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.591     1.469    module1/int_clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  module1/counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.790    module1/counter[0]
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  module1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    module1/counter0[0]
    SLICE_X41Y37         FDRE                                         r  module1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.859     1.984    module1/int_clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  module1/counter_reg[0]/C
                         clock pessimism             -0.515     1.469    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.091     1.560    module1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 module1/drive_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/drive_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.471    module1/int_clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  module1/drive_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  module1/drive_clk_reg/Q
                         net (fo=3, routed)           0.187     1.822    module1/drive_step_OBUF
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.867 r  module1/drive_clk_i_1/O
                         net (fo=1, routed)           0.000     1.867    module1/drive_clk_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  module1/drive_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     1.987    module1/int_clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  module1/drive_clk_reg/C
                         clock pessimism             -0.516     1.471    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.120     1.591    module1/drive_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 module2/module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module2/module1/rx_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.486%)  route 0.202ns (52.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.591     1.469    module2/module1/int_clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  module2/module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  module2/module1/counter_reg[0]/Q
                         net (fo=28, routed)          0.202     1.812    module2/module1/counter_reg_n_0_[0]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.042     1.854 r  module2/module1/rx_clk_i_1/O
                         net (fo=1, routed)           0.000     1.854    module2/module1/rx_clk_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  module2/module1/rx_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.860     1.985    module2/module1/int_clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  module2/module1/rx_clk_reg/C
                         clock pessimism             -0.516     1.469    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.107     1.576    module2/module1/rx_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 module1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     1.470    module1/int_clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  module1/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.744    module1/counter[11]
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  module1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    module1/counter0[11]
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.861     1.986    module1/int_clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  module1/counter_reg[11]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.105     1.575    module1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 module1/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.471    module1/int_clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  module1/counter_reg[19]/Q
                         net (fo=2, routed)           0.134     1.746    module1/counter[19]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  module1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    module1/counter0[19]
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     1.987    module1/int_clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[19]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.105     1.576    module1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 module1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.591     1.469    module1/int_clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  module1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  module1/counter_reg[7]/Q
                         net (fo=2, routed)           0.134     1.744    module1/counter[7]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  module1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    module1/counter0[7]
    SLICE_X40Y37         FDRE                                         r  module1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.859     1.984    module1/int_clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  module1/counter_reg[7]/C
                         clock pessimism             -0.515     1.469    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.105     1.574    module1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 module1/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.471    module1/int_clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  module1/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  module1/counter_reg[23]/Q
                         net (fo=2, routed)           0.134     1.746    module1/counter[23]
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  module1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    module1/counter0[23]
    SLICE_X40Y41         FDRE                                         r  module1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     1.987    module1/int_clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  module1/counter_reg[23]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.105     1.576    module1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 module1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.590     1.468    module1/int_clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  module1/counter_reg[3]/Q
                         net (fo=2, routed)           0.134     1.743    module1/counter[3]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  module1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    module1/counter0[3]
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.858     1.983    module1/int_clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[3]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.105     1.573    module1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 module2/module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module2/module1/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.184ns (47.377%)  route 0.204ns (52.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.591     1.469    module2/module1/int_clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  module2/module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  module2/module1/counter_reg[0]/Q
                         net (fo=28, routed)          0.204     1.814    module2/module1/counter_reg_n_0_[0]
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.043     1.857 r  module2/module1/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.857    module2/module1/counter[17]
    SLICE_X37Y40         FDRE                                         r  module2/module1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.860     1.985    module2/module1/int_clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  module2/module1/counter_reg[17]/C
                         clock pessimism             -0.516     1.469    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.107     1.576    module2/module1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 module2/module1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            module2/module1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.892%)  route 0.202ns (52.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.591     1.469    module2/module1/int_clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  module2/module1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  module2/module1/counter_reg[0]/Q
                         net (fo=28, routed)          0.202     1.812    module2/module1/counter_reg_n_0_[0]
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.857 r  module2/module1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.857    module2/module1/counter[0]
    SLICE_X37Y40         FDRE                                         r  module2/module1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.860     1.985    module2/module1/int_clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  module2/module1/counter_reg[0]/C
                         clock pessimism             -0.516     1.469    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.091     1.560    module2/module1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { int_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  int_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y37    module1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y38    module1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y38    module1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y38    module1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y39    module1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y39    module1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y39    module1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y39    module1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y40    module1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y37    module1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y37    module1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    module1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    module1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    module1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    module1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    module1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    module1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    module1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    module1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y37    module1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y37    module1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    module1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    module1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    module1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    module1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    module1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    module1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    module1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    module1/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 panic_btn
                            (input port)
  Destination:            motor_relay
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.958ns  (logic 5.132ns (46.831%)  route 5.826ns (53.169%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  panic_btn (IN)
                         net (fo=0)                   0.000     0.000    panic_btn
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  panic_btn_IBUF_inst/O
                         net (fo=10, routed)          3.377     4.854    panic_btn_IBUF
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.978 r  motor_relay_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.449     7.427    motor_relay_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.531    10.958 r  motor_relay_OBUF_inst/O
                         net (fo=0)                   0.000    10.958    motor_relay
    V17                                                               r  motor_relay (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 panic_btn
                            (input port)
  Destination:            motor_green_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.025ns  (logic 5.148ns (51.349%)  route 4.877ns (48.651%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  panic_btn (IN)
                         net (fo=0)                   0.000     0.000    panic_btn
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  panic_btn_IBUF_inst/O
                         net (fo=10, routed)          2.769     4.246    module2/module3/panic_btn_IBUF
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.124     4.370 r  module2/module3/motor_green_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.108     6.478    motor_green_LED_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.547    10.025 r  motor_green_LED_OBUF_inst/O
                         net (fo=0)                   0.000    10.025    motor_green_LED
    L14                                                               r  motor_green_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 panic_btn
                            (input port)
  Destination:            drive_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.947ns  (logic 5.371ns (53.997%)  route 4.576ns (46.003%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  panic_btn (IN)
                         net (fo=0)                   0.000     0.000    panic_btn
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  panic_btn_IBUF_inst/O
                         net (fo=10, routed)          2.769     4.246    module2/module3/panic_btn_IBUF
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.116     4.362 r  module2/module3/drive_en_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.807     6.169    drive_en_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.778     9.947 r  drive_en_OBUF_inst/O
                         net (fo=0)                   0.000     9.947    drive_en
    V13                                                               r  drive_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 panic_btn
                            (input port)
  Destination:            motor_red_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.839ns  (logic 5.140ns (52.245%)  route 4.699ns (47.755%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  panic_btn (IN)
                         net (fo=0)                   0.000     0.000    panic_btn
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  panic_btn_IBUF_inst/O
                         net (fo=10, routed)          2.780     4.257    module2/module3/panic_btn_IBUF
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124     4.381 r  module2/module3/motor_red_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.919     6.300    motor_red_LED_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539     9.839 r  motor_red_LED_OBUF_inst/O
                         net (fo=0)                   0.000     9.839    motor_red_LED
    M15                                                               r  motor_red_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module2/bit_ID_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.082ns  (logic 4.419ns (54.678%)  route 3.663ns (45.322%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE                         0.000     0.000 r  module2/module2/bit_ID_reg[3]/C
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.594     0.594 f  module2/module2/bit_ID_reg[3]/Q
                         net (fo=12, routed)          1.016     1.610    module2/module6/Q[3]
    SLICE_X39Y42         LUT4 (Prop_lut4_I1_O)        0.299     1.909 r  module2/module6/green_LED/O
                         net (fo=1, routed)           2.647     4.556    green_LED_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.526     8.082 r  green_LED_OBUF_inst/O
                         net (fo=0)                   0.000     8.082    green_LED
    G17                                                               r  green_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module2/bit_ID_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.756ns  (logic 4.425ns (57.050%)  route 3.331ns (42.950%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE                         0.000     0.000 r  module2/module2/bit_ID_reg[3]/C
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.594     0.594 r  module2/module2/bit_ID_reg[3]/Q
                         net (fo=12, routed)          1.072     1.666    module2/module2/Q[3]
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.299     1.965 r  module2/module2/red_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.259     4.224    red_LED_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532     7.756 r  red_LED_OBUF_inst/O
                         net (fo=0)                   0.000     7.756    red_LED
    N15                                                               r  red_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            module2/module3/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.143ns  (logic 1.662ns (27.056%)  route 4.481ns (72.944%))
  Logic Levels:           2  (BUFG=1 IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  din_IBUF_inst/O
                         net (fo=8, routed)           2.076     3.637    din_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  din_IBUF_BUFG_inst/O
                         net (fo=2, routed)           2.405     6.143    module2/module3/D[0]
    SLICE_X41Y40         FDRE                                         r  module2/module3/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive_dir
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 4.197ns (71.662%)  route 1.660ns (28.338%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE                         0.000     0.000 r  module2/module3/data_reg[7]/C
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.634     0.634 r  module2/module3/data_reg[7]/Q
                         net (fo=1, routed)           1.660     2.294    drive_dir_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.563     5.857 r  drive_dir_OBUF_inst/O
                         net (fo=0)                   0.000     5.857    drive_dir
    T14                                                               r  drive_dir (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            module2/module3/cache_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.785ns  (logic 1.685ns (44.520%)  route 2.100ns (55.480%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  din_IBUF_inst/O
                         net (fo=8, routed)           2.100     3.661    module2/module3/din_IBUF
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.785 r  module2/module3/cache_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.785    module2/module3/cache_data[7]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  module2/module3/cache_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            module2/module3/cache_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.573ns  (logic 1.685ns (47.165%)  route 1.888ns (52.835%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  din_IBUF_inst/O
                         net (fo=8, routed)           1.888     3.449    module2/module3/din_IBUF
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.573 r  module2/module3/cache_data[3]_i_1/O
                         net (fo=1, routed)           0.000     3.573    module2/module3/cache_data[3]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  module2/module3/cache_data_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module2/module3/cache_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.200ns (61.004%)  route 0.128ns (38.996%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[4]/C
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.200     0.200 r  module2/module3/cache_data_reg[4]/Q
                         net (fo=2, routed)           0.128     0.328    module2/module3/cache_data[4]
    SLICE_X41Y41         FDRE                                         r  module2/module3/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module2/bit_ID_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module2/bit_ID_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.240ns (64.478%)  route 0.132ns (35.522%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE                         0.000     0.000 r  module2/module2/bit_ID_reg[0]/C
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  module2/module2/bit_ID_reg[0]/Q
                         net (fo=16, routed)          0.132     0.327    module2/module2/Q[0]
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.372 r  module2/module2/bit_ID[2]_i_1/O
                         net (fo=1, routed)           0.000     0.372    module2/module2/bit_ID[2]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  module2/module2/bit_ID_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module2/bit_ID_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module2/bit_ID_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.243ns (64.762%)  route 0.132ns (35.238%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE                         0.000     0.000 r  module2/module2/bit_ID_reg[0]/C
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  module2/module2/bit_ID_reg[0]/Q
                         net (fo=16, routed)          0.132     0.327    module2/module2/Q[0]
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.048     0.375 r  module2/module2/bit_ID[3]_i_2/O
                         net (fo=1, routed)           0.000     0.375    module2/module2/bit_ID[3]_i_2_n_0
    SLICE_X37Y41         FDRE                                         r  module2/module2/bit_ID_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.200ns (52.121%)  route 0.184ns (47.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[6]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.200     0.200 r  module2/module3/cache_data_reg[6]/Q
                         net (fo=2, routed)           0.184     0.384    module2/module3/cache_data[6]
    SLICE_X41Y41         FDRE                                         r  module2/module3/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.200ns (51.985%)  route 0.185ns (48.015%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[8]/C
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.200     0.200 r  module2/module3/cache_data_reg[8]/Q
                         net (fo=2, routed)           0.185     0.385    module2/module3/cache_data[8]
    SLICE_X41Y41         FDRE                                         r  module2/module3/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.200ns (51.874%)  route 0.186ns (48.126%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[7]/C
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.200     0.200 r  module2/module3/cache_data_reg[7]/Q
                         net (fo=2, routed)           0.186     0.386    module2/module3/cache_data[7]
    SLICE_X41Y41         FDRE                                         r  module2/module3/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module2/bit_ID_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/cache_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.240ns (60.857%)  route 0.154ns (39.143%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE                         0.000     0.000 r  module2/module2/bit_ID_reg[2]/C
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  module2/module2/bit_ID_reg[2]/Q
                         net (fo=13, routed)          0.154     0.349    module2/module3/cache_data_reg[8]_0[2]
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.394 r  module2/module3/cache_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.394    module2/module3/cache_data[8]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  module2/module3/cache_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.200ns (50.343%)  route 0.197ns (49.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[3]/C
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.200     0.200 r  module2/module3/cache_data_reg[3]/Q
                         net (fo=2, routed)           0.197     0.397    module2/module3/cache_data[3]
    SLICE_X38Y42         FDRE                                         r  module2/module3/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module2/bit_ID_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/cache_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.240ns (60.397%)  route 0.157ns (39.603%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE                         0.000     0.000 r  module2/module2/bit_ID_reg[2]/C
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  module2/module2/bit_ID_reg[2]/Q
                         net (fo=13, routed)          0.157     0.352    module2/module3/cache_data_reg[8]_0[2]
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.397 r  module2/module3/cache_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.397    module2/module3/cache_data[2]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  module2/module3/cache_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module4/trigger_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            module2/state_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.167ns (41.403%)  route 0.236ns (58.597%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE                         0.000     0.000 r  module2/module4/trigger_reg/C
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  module2/module4/trigger_reg/Q
                         net (fo=1, routed)           0.236     0.403    module2/trigger
    SLICE_X38Y40         FDPE                                         f  module2/state_reg/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module2/module1/rx_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.588ns  (logic 4.250ns (56.004%)  route 3.338ns (43.996%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.753     5.387    module2/module1/int_clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  module2/module1/rx_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.419     5.806 r  module2/module1/rx_clk_reg/Q
                         net (fo=22, routed)          1.080     6.886    module2/module2/CLK
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.299     7.185 r  module2/module2/red_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.259     9.444    red_LED_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532    12.975 r  red_LED_OBUF_inst/O
                         net (fo=0)                   0.000    12.975    red_LED
    N15                                                               r  red_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module1/drive_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_red_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.784ns  (logic 4.181ns (61.631%)  route 2.603ns (38.369%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.755     5.389    module1/int_clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  module1/drive_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     5.907 r  module1/drive_clk_reg/Q
                         net (fo=3, routed)           0.684     6.592    module2/module3/drive_step_OBUF
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.716 r  module2/module3/motor_red_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.919     8.634    motor_red_LED_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539    12.173 r  motor_red_LED_OBUF_inst/O
                         net (fo=0)                   0.000    12.173    motor_red_LED
    M15                                                               r  motor_red_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module1/drive_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            drive_step
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.784ns  (logic 4.084ns (70.606%)  route 1.700ns (29.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.755     5.389    module1/int_clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  module1/drive_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     5.907 r  module1/drive_clk_reg/Q
                         net (fo=3, routed)           1.700     7.607    drive_step_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566    11.174 r  drive_step_OBUF_inst/O
                         net (fo=0)                   0.000    11.174    drive_step
    T15                                                               r  drive_step (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module1/drive_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            drive_step
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.431ns (80.287%)  route 0.351ns (19.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.471    module1/int_clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  module1/drive_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  module1/drive_clk_reg/Q
                         net (fo=3, routed)           0.351     1.986    drive_step_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.253 r  drive_step_OBUF_inst/O
                         net (fo=0)                   0.000     3.253    drive_step
    T15                                                               r  drive_step (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module1/drive_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            motor_red_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.449ns (67.740%)  route 0.690ns (32.260%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.471    module1/int_clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  module1/drive_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  module1/drive_clk_reg/Q
                         net (fo=3, routed)           0.242     1.877    module2/module3/drive_step_OBUF
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.922 r  module2/module3/motor_red_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.448     2.370    motor_red_LED_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.610 r  motor_red_LED_OBUF_inst/O
                         net (fo=0)                   0.000     3.610    motor_red_LED
    M15                                                               r  motor_red_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module1/rx_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.459ns (59.283%)  route 1.002ns (40.717%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.591     1.469    module2/module1/int_clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  module2/module1/rx_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  module2/module1/rx_clk_reg/Q
                         net (fo=22, routed)          0.430     2.027    module2/module2/CLK
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.099     2.126 r  module2/module2/red_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.573     2.698    red_LED_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.232     3.931 r  red_LED_OBUF_inst/O
                         net (fo=0)                   0.000     3.931    red_LED
    N15                                                               r  red_LED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 panic_btn
                            (input port)
  Destination:            module1/drive_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.148ns  (logic 2.919ns (40.837%)  route 4.229ns (59.163%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  panic_btn (IN)
                         net (fo=0)                   0.000     0.000    panic_btn
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  panic_btn_IBUF_inst/O
                         net (fo=10, routed)          3.164     4.641    module1/panic_btn_IBUF
    SLICE_X42Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.765 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     5.199    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     5.323 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.323    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.873 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.873    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.144 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.631     6.775    module1/p_1_in
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.373     7.148 r  module1/drive_clk_i_1/O
                         net (fo=1, routed)           0.000     7.148    module1/drive_clk_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  module1/drive_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.577     4.935    module1/int_clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  module1/drive_clk_reg/C

Slack:                    inf
  Source:                 panic_btn
                            (input port)
  Destination:            module1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.950ns  (logic 2.546ns (36.637%)  route 4.404ns (63.363%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  panic_btn (IN)
                         net (fo=0)                   0.000     0.000    panic_btn
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  panic_btn_IBUF_inst/O
                         net (fo=10, routed)          3.164     4.641    module1/panic_btn_IBUF
    SLICE_X42Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.765 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     5.199    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     5.323 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.323    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.873 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.873    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.144 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.806     6.950    module1/p_1_in
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.577     4.935    module1/int_clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[17]/C

Slack:                    inf
  Source:                 panic_btn
                            (input port)
  Destination:            module1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.950ns  (logic 2.546ns (36.637%)  route 4.404ns (63.363%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  panic_btn (IN)
                         net (fo=0)                   0.000     0.000    panic_btn
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  panic_btn_IBUF_inst/O
                         net (fo=10, routed)          3.164     4.641    module1/panic_btn_IBUF
    SLICE_X42Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.765 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     5.199    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     5.323 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.323    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.873 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.873    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.144 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.806     6.950    module1/p_1_in
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.577     4.935    module1/int_clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[18]/C

Slack:                    inf
  Source:                 panic_btn
                            (input port)
  Destination:            module1/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.950ns  (logic 2.546ns (36.637%)  route 4.404ns (63.363%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  panic_btn (IN)
                         net (fo=0)                   0.000     0.000    panic_btn
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  panic_btn_IBUF_inst/O
                         net (fo=10, routed)          3.164     4.641    module1/panic_btn_IBUF
    SLICE_X42Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.765 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     5.199    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     5.323 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.323    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.873 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.873    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.144 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.806     6.950    module1/p_1_in
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.577     4.935    module1/int_clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[19]/C

Slack:                    inf
  Source:                 panic_btn
                            (input port)
  Destination:            module1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.950ns  (logic 2.546ns (36.637%)  route 4.404ns (63.363%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  panic_btn (IN)
                         net (fo=0)                   0.000     0.000    panic_btn
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  panic_btn_IBUF_inst/O
                         net (fo=10, routed)          3.164     4.641    module1/panic_btn_IBUF
    SLICE_X42Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.765 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     5.199    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     5.323 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.323    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.873 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.873    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.144 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.806     6.950    module1/p_1_in
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.577     4.935    module1/int_clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  module1/counter_reg[20]/C

Slack:                    inf
  Source:                 panic_btn
                            (input port)
  Destination:            module1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.882ns  (logic 2.546ns (36.995%)  route 4.336ns (63.005%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  panic_btn (IN)
                         net (fo=0)                   0.000     0.000    panic_btn
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  panic_btn_IBUF_inst/O
                         net (fo=10, routed)          3.164     4.641    module1/panic_btn_IBUF
    SLICE_X42Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.765 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     5.199    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     5.323 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.323    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.873 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.873    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.144 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.738     6.882    module1/p_1_in
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.574     4.932    module1/int_clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[1]/C

Slack:                    inf
  Source:                 panic_btn
                            (input port)
  Destination:            module1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.882ns  (logic 2.546ns (36.995%)  route 4.336ns (63.005%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  panic_btn (IN)
                         net (fo=0)                   0.000     0.000    panic_btn
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  panic_btn_IBUF_inst/O
                         net (fo=10, routed)          3.164     4.641    module1/panic_btn_IBUF
    SLICE_X42Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.765 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     5.199    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     5.323 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.323    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.873 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.873    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.144 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.738     6.882    module1/p_1_in
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.574     4.932    module1/int_clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[2]/C

Slack:                    inf
  Source:                 panic_btn
                            (input port)
  Destination:            module1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.882ns  (logic 2.546ns (36.995%)  route 4.336ns (63.005%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  panic_btn (IN)
                         net (fo=0)                   0.000     0.000    panic_btn
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  panic_btn_IBUF_inst/O
                         net (fo=10, routed)          3.164     4.641    module1/panic_btn_IBUF
    SLICE_X42Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.765 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     5.199    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     5.323 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.323    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.873 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.873    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.144 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.738     6.882    module1/p_1_in
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.574     4.932    module1/int_clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[3]/C

Slack:                    inf
  Source:                 panic_btn
                            (input port)
  Destination:            module1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.882ns  (logic 2.546ns (36.995%)  route 4.336ns (63.005%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  panic_btn (IN)
                         net (fo=0)                   0.000     0.000    panic_btn
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  panic_btn_IBUF_inst/O
                         net (fo=10, routed)          3.164     4.641    module1/panic_btn_IBUF
    SLICE_X42Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.765 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     5.199    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     5.323 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.323    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.873 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.873    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.144 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.738     6.882    module1/p_1_in
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.574     4.932    module1/int_clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  module1/counter_reg[4]/C

Slack:                    inf
  Source:                 panic_btn
                            (input port)
  Destination:            module1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.841ns  (logic 2.546ns (37.220%)  route 4.295ns (62.780%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  panic_btn (IN)
                         net (fo=0)                   0.000     0.000    panic_btn
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  panic_btn_IBUF_inst/O
                         net (fo=10, routed)          3.164     4.641    module1/panic_btn_IBUF
    SLICE_X42Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.765 r  module1/i__carry__0_i_5/O
                         net (fo=1, routed)           0.434     5.199    module1/i__carry__0_i_5_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     5.323 r  module1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.323    module1/i__carry__0_i_3_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.873 r  module1/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.873    module1/counter0_inferred__0/i__carry__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.144 r  module1/counter0_inferred__0/i__carry__1/CO[0]
                         net (fo=27, routed)          0.697     6.841    module1/p_1_in
    SLICE_X40Y37         FDRE                                         r  module1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.575     4.933    module1/int_clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  module1/counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.212ns (36.329%)  route 0.372ns (63.671%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X38Y40         FDPE (Prop_fdpe_C_Q)         0.167     0.167 f  module2/state_reg/Q
                         net (fo=1, routed)           0.191     0.358    module2/module1/state
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.403 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.180     0.584    module2/module1/counter[25]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  module2/module1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.859     1.984    module2/module1/int_clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  module2/module1/counter_reg[15]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.212ns (36.329%)  route 0.372ns (63.671%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X38Y40         FDPE (Prop_fdpe_C_Q)         0.167     0.167 f  module2/state_reg/Q
                         net (fo=1, routed)           0.191     0.358    module2/module1/state
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.403 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.180     0.584    module2/module1/counter[25]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  module2/module1/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.859     1.984    module2/module1/int_clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  module2/module1/counter_reg[16]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.212ns (33.258%)  route 0.425ns (66.742%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X38Y40         FDPE (Prop_fdpe_C_Q)         0.167     0.167 f  module2/state_reg/Q
                         net (fo=1, routed)           0.191     0.358    module2/module1/state
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.403 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.234     0.637    module2/module1/counter[25]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  module2/module1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.859     1.984    module2/module1/int_clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  module2/module1/counter_reg[10]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.212ns (33.258%)  route 0.425ns (66.742%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X38Y40         FDPE (Prop_fdpe_C_Q)         0.167     0.167 f  module2/state_reg/Q
                         net (fo=1, routed)           0.191     0.358    module2/module1/state
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.403 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.234     0.637    module2/module1/counter[25]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  module2/module1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.859     1.984    module2/module1/int_clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  module2/module1/counter_reg[11]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.212ns (33.258%)  route 0.425ns (66.742%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X38Y40         FDPE (Prop_fdpe_C_Q)         0.167     0.167 f  module2/state_reg/Q
                         net (fo=1, routed)           0.191     0.358    module2/module1/state
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.403 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.234     0.637    module2/module1/counter[25]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  module2/module1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.859     1.984    module2/module1/int_clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  module2/module1/counter_reg[12]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.212ns (33.258%)  route 0.425ns (66.742%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X38Y40         FDPE (Prop_fdpe_C_Q)         0.167     0.167 f  module2/state_reg/Q
                         net (fo=1, routed)           0.191     0.358    module2/module1/state
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.403 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.234     0.637    module2/module1/counter[25]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  module2/module1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.859     1.984    module2/module1/int_clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  module2/module1/counter_reg[13]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.212ns (32.772%)  route 0.435ns (67.228%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X38Y40         FDPE (Prop_fdpe_C_Q)         0.167     0.167 f  module2/state_reg/Q
                         net (fo=1, routed)           0.191     0.358    module2/module1/state
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.403 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.244     0.647    module2/module1/counter[25]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  module2/module1/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.860     1.985    module2/module1/int_clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  module2/module1/counter_reg[19]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.212ns (32.772%)  route 0.435ns (67.228%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X38Y40         FDPE (Prop_fdpe_C_Q)         0.167     0.167 f  module2/state_reg/Q
                         net (fo=1, routed)           0.191     0.358    module2/module1/state
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.403 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.244     0.647    module2/module1/counter[25]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  module2/module1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.860     1.985    module2/module1/int_clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  module2/module1/counter_reg[20]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.212ns (32.772%)  route 0.435ns (67.228%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X38Y40         FDPE (Prop_fdpe_C_Q)         0.167     0.167 f  module2/state_reg/Q
                         net (fo=1, routed)           0.191     0.358    module2/module1/state
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.403 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.244     0.647    module2/module1/counter[25]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  module2/module1/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.860     1.985    module2/module1/int_clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  module2/module1/counter_reg[22]/C

Slack:                    inf
  Source:                 module2/state_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            module2/module1/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.212ns (32.772%)  route 0.435ns (67.228%))
  Logic Levels:           2  (FDPE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDPE                         0.000     0.000 r  module2/state_reg/C
    SLICE_X38Y40         FDPE (Prop_fdpe_C_Q)         0.167     0.167 f  module2/state_reg/Q
                         net (fo=1, routed)           0.191     0.358    module2/module1/state
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.403 r  module2/module1/counter[25]_i_1/O
                         net (fo=27, routed)          0.244     0.647    module2/module1/counter[25]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  module2/module1/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  int_clk (IN)
                         net (fo=0)                   0.000     0.000    int_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  int_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    int_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  int_clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.860     1.985    module2/module1/int_clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  module2/module1/counter_reg[23]/C





