Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Code\HDMI-FMC\tr5_fmcd_hdmi_rx_tx\TR5_QSYS.qsys --block-symbol-file --output-directory=E:\Code\HDMI-FMC\tr5_fmcd_hdmi_rx_tx\TR5_QSYS --family="Stratix V" --part=5SGXEA7N2F45C2
Progress: Loading tr5_fmcd_hdmi_rx_tx/TR5_QSYS.qsys
Progress: Reading input file
Progress: Adding I2C_SCL [altera_avalon_pio 16.1]
Progress: Parameterizing module I2C_SCL
Progress: Adding I2C_SDA [altera_avalon_pio 16.1]
Progress: Parameterizing module I2C_SDA
Progress: Adding RX0_EDID_I2C_SCL [altera_avalon_pio 16.1]
Progress: Parameterizing module RX0_EDID_I2C_SCL
Progress: Adding RX0_EDID_I2C_SDA [altera_avalon_pio 16.1]
Progress: Parameterizing module RX0_EDID_I2C_SDA
Progress: Adding RX1_EDID_I2C_SCL [altera_avalon_pio 16.1]
Progress: Parameterizing module RX1_EDID_I2C_SCL
Progress: Adding RX1_EDID_I2C_SDA [altera_avalon_pio 16.1]
Progress: Parameterizing module RX1_EDID_I2C_SDA
Progress: Adding adv7619_int [altera_avalon_pio 16.1]
Progress: Parameterizing module adv7619_int
Progress: Adding adv7619_rst [altera_avalon_pio 16.1]
Progress: Parameterizing module adv7619_rst
Progress: Adding button [altera_avalon_pio 16.1]
Progress: Parameterizing module button
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding hdmi_tx_fmc_i2c_scl [altera_avalon_pio 16.1]
Progress: Parameterizing module hdmi_tx_fmc_i2c_scl
Progress: Adding hdmi_tx_fmc_i2c_sda [altera_avalon_pio 16.1]
Progress: Parameterizing module hdmi_tx_fmc_i2c_sda
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 16.1]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding sii9136_int [altera_avalon_pio 16.1]
Progress: Parameterizing module sii9136_int
Progress: Adding sii9136_rst_n [altera_avalon_pio 16.1]
Progress: Parameterizing module sii9136_rst_n
Progress: Adding sii9678_int [altera_avalon_pio 16.1]
Progress: Parameterizing module sii9678_int
Progress: Adding sw [altera_avalon_pio 16.1]
Progress: Parameterizing module sw
Progress: Adding timer [altera_avalon_timer 16.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TR5_QSYS.I2C_SDA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.RX0_EDID_I2C_SDA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.RX1_EDID_I2C_SDA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.adv7619_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.hdmi_tx_fmc_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: TR5_QSYS.sii9136_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.sii9678_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Code\HDMI-FMC\tr5_fmcd_hdmi_rx_tx\TR5_QSYS.qsys --synthesis=VERILOG --output-directory=E:\Code\HDMI-FMC\tr5_fmcd_hdmi_rx_tx\TR5_QSYS\synthesis --family="Stratix V" --part=5SGXEA7N2F45C2
Progress: Loading tr5_fmcd_hdmi_rx_tx/TR5_QSYS.qsys
Progress: Reading input file
Progress: Adding I2C_SCL [altera_avalon_pio 16.1]
Progress: Parameterizing module I2C_SCL
Progress: Adding I2C_SDA [altera_avalon_pio 16.1]
Progress: Parameterizing module I2C_SDA
Progress: Adding RX0_EDID_I2C_SCL [altera_avalon_pio 16.1]
Progress: Parameterizing module RX0_EDID_I2C_SCL
Progress: Adding RX0_EDID_I2C_SDA [altera_avalon_pio 16.1]
Progress: Parameterizing module RX0_EDID_I2C_SDA
Progress: Adding RX1_EDID_I2C_SCL [altera_avalon_pio 16.1]
Progress: Parameterizing module RX1_EDID_I2C_SCL
Progress: Adding RX1_EDID_I2C_SDA [altera_avalon_pio 16.1]
Progress: Parameterizing module RX1_EDID_I2C_SDA
Progress: Adding adv7619_int [altera_avalon_pio 16.1]
Progress: Parameterizing module adv7619_int
Progress: Adding adv7619_rst [altera_avalon_pio 16.1]
Progress: Parameterizing module adv7619_rst
Progress: Adding button [altera_avalon_pio 16.1]
Progress: Parameterizing module button
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding hdmi_tx_fmc_i2c_scl [altera_avalon_pio 16.1]
Progress: Parameterizing module hdmi_tx_fmc_i2c_scl
Progress: Adding hdmi_tx_fmc_i2c_sda [altera_avalon_pio 16.1]
Progress: Parameterizing module hdmi_tx_fmc_i2c_sda
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 16.1]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding sii9136_int [altera_avalon_pio 16.1]
Progress: Parameterizing module sii9136_int
Progress: Adding sii9136_rst_n [altera_avalon_pio 16.1]
Progress: Parameterizing module sii9136_rst_n
Progress: Adding sii9678_int [altera_avalon_pio 16.1]
Progress: Parameterizing module sii9678_int
Progress: Adding sw [altera_avalon_pio 16.1]
Progress: Parameterizing module sw
Progress: Adding timer [altera_avalon_timer 16.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TR5_QSYS.I2C_SDA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.RX0_EDID_I2C_SDA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.RX1_EDID_I2C_SDA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.adv7619_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.hdmi_tx_fmc_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: TR5_QSYS.sii9136_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.sii9678_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TR5_QSYS: Generating TR5_QSYS "TR5_QSYS" for QUARTUS_SYNTH
Info: I2C_SCL: Starting RTL generation for module 'TR5_QSYS_I2C_SCL'
Info: I2C_SCL:   Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TR5_QSYS_I2C_SCL --dir=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0001_I2C_SCL_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0001_I2C_SCL_gen//TR5_QSYS_I2C_SCL_component_configuration.pl  --do_build_sim=0  ]
Info: I2C_SCL: Done RTL generation for module 'TR5_QSYS_I2C_SCL'
Info: I2C_SCL: "TR5_QSYS" instantiated altera_avalon_pio "I2C_SCL"
Info: I2C_SDA: Starting RTL generation for module 'TR5_QSYS_I2C_SDA'
Info: I2C_SDA:   Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TR5_QSYS_I2C_SDA --dir=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0002_I2C_SDA_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0002_I2C_SDA_gen//TR5_QSYS_I2C_SDA_component_configuration.pl  --do_build_sim=0  ]
Info: I2C_SDA: Done RTL generation for module 'TR5_QSYS_I2C_SDA'
Info: I2C_SDA: "TR5_QSYS" instantiated altera_avalon_pio "I2C_SDA"
Info: adv7619_int: Starting RTL generation for module 'TR5_QSYS_adv7619_int'
Info: adv7619_int:   Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TR5_QSYS_adv7619_int --dir=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0003_adv7619_int_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0003_adv7619_int_gen//TR5_QSYS_adv7619_int_component_configuration.pl  --do_build_sim=0  ]
Info: adv7619_int: Done RTL generation for module 'TR5_QSYS_adv7619_int'
Info: adv7619_int: "TR5_QSYS" instantiated altera_avalon_pio "adv7619_int"
Info: button: Starting RTL generation for module 'TR5_QSYS_button'
Info: button:   Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TR5_QSYS_button --dir=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0004_button_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0004_button_gen//TR5_QSYS_button_component_configuration.pl  --do_build_sim=0  ]
Info: button: Done RTL generation for module 'TR5_QSYS_button'
Info: button: "TR5_QSYS" instantiated altera_avalon_pio "button"
Info: jtag_uart: Starting RTL generation for module 'TR5_QSYS_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TR5_QSYS_jtag_uart --dir=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0005_jtag_uart_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0005_jtag_uart_gen//TR5_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'TR5_QSYS_jtag_uart'
Info: jtag_uart: "TR5_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'TR5_QSYS_led'
Info: led:   Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TR5_QSYS_led --dir=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0006_led_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0006_led_gen//TR5_QSYS_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'TR5_QSYS_led'
Info: led: "TR5_QSYS" instantiated altera_avalon_pio "led"
Info: nios2_gen2_0: "TR5_QSYS" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2: Starting RTL generation for module 'TR5_QSYS_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TR5_QSYS_onchip_memory2 --dir=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0007_onchip_memory2_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0007_onchip_memory2_gen//TR5_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'TR5_QSYS_onchip_memory2'
Info: onchip_memory2: "TR5_QSYS" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: sii9678_int: Starting RTL generation for module 'TR5_QSYS_sii9678_int'
Info: sii9678_int:   Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TR5_QSYS_sii9678_int --dir=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0008_sii9678_int_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0008_sii9678_int_gen//TR5_QSYS_sii9678_int_component_configuration.pl  --do_build_sim=0  ]
Info: sii9678_int: Done RTL generation for module 'TR5_QSYS_sii9678_int'
Info: sii9678_int: "TR5_QSYS" instantiated altera_avalon_pio "sii9678_int"
Info: sw: Starting RTL generation for module 'TR5_QSYS_sw'
Info: sw:   Generation command is [exec D:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/16.1/quartus/bin64/perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TR5_QSYS_sw --dir=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0009_sw_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0009_sw_gen//TR5_QSYS_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'TR5_QSYS_sw'
Info: sw: "TR5_QSYS" instantiated altera_avalon_pio "sw"
Info: timer: Starting RTL generation for module 'TR5_QSYS_timer'
Info: timer:   Generation command is [exec D:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA/16.1/quartus/bin64//perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=TR5_QSYS_timer --dir=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0010_timer_gen/ --quartus_dir=D:/intelfpga/16.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0010_timer_gen//TR5_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'TR5_QSYS_timer'
Info: timer: "TR5_QSYS" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "TR5_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "TR5_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "TR5_QSYS" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'TR5_QSYS_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/16.1/quartus/bin64//perl/lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/16.1/quartus/sopc_builder/bin -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=TR5_QSYS_nios2_gen2_0_cpu --dir=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0013_cpu_gen/ --quartus_bindir=D:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/User/AppData/Local/Temp/alt8108_2341460454794657487.dir/0013_cpu_gen//TR5_QSYS_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.07.31 14:19:19 (*) Starting Nios II generation
Info: cpu: # 2019.07.31 14:19:19 (*)   Checking for plaintext license.
Info: cpu: # 2019.07.31 14:19:20 (*)   Plaintext license not found.
Info: cpu: # 2019.07.31 14:19:20 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.07.31 14:19:21 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2019.07.31 14:19:21 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.07.31 14:19:21 (*)   Creating all objects for CPU
Info: cpu: # 2019.07.31 14:19:21 (*)     Testbench
Info: cpu: # 2019.07.31 14:19:21 (*)     Instruction decoding
Info: cpu: # 2019.07.31 14:19:21 (*)       Instruction fields
Info: cpu: # 2019.07.31 14:19:21 (*)       Instruction decodes
Info: cpu: # 2019.07.31 14:19:21 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.07.31 14:19:21 (*)       Instruction controls
Info: cpu: # 2019.07.31 14:19:21 (*)     Pipeline frontend
Info: cpu: # 2019.07.31 14:19:22 (*)     Pipeline backend
Info: cpu: # 2019.07.31 14:19:24 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.07.31 14:19:25 (*)   Creating encrypted RTL
Info: cpu: # 2019.07.31 14:19:26 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'TR5_QSYS_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file E:/Code/HDMI-FMC/tr5_fmcd_hdmi_rx_tx/TR5_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file E:/Code/HDMI-FMC/tr5_fmcd_hdmi_rx_tx/TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Code/HDMI-FMC/tr5_fmcd_hdmi_rx_tx/TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/Code/HDMI-FMC/tr5_fmcd_hdmi_rx_tx/TR5_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: TR5_QSYS: Done "TR5_QSYS" with 36 modules, 56 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
