| Summary | Proof Time (s) | Parallel Proof Time (s) |
|:---|---:|---:|
| Total |  468.30 |  468.30 |
| reth.prove.block_21345144 |  468.30 |  468.30 |


| reth.prove.block_21345144 |||||
|:---|---:|---:|---:|---:|
|metric|avg|sum|max|min|
| `total_proof_time_ms ` |  468,303 |  468,303 |  468,303 |  468,303 |
| `main_cells_used     ` |  1,290,064,123 |  1,290,064,123 |  1,290,064,123 |  1,290,064,123 |
| `total_cycles        ` |  20,816,645 |  20,816,645 |  20,816,645 |  20,816,645 |
| `execute_time_ms     ` |  432,664 |  432,664 |  432,664 |  432,664 |
| `trace_gen_time_ms   ` |  10,067 |  10,067 |  10,067 |  10,067 |
| `stark_prove_excluding_trace_time_ms` |  25,572 |  25,572 |  25,572 |  25,572 |
| `main_trace_commit_time_ms` |  4,640 |  4,640 |  4,640 |  4,640 |
| `generate_perm_trace_time_ms` |  1,141 |  1,141 |  1,141 |  1,141 |
| `perm_trace_commit_time_ms` |  5,521 |  5,521 |  5,521 |  5,521 |
| `quotient_poly_compute_time_ms` |  2,850 |  2,850 |  2,850 |  2,850 |
| `quotient_poly_commit_time_ms` |  4,105 |  4,105 |  4,105 |  4,105 |
| `pcs_opening_time_ms ` |  7,298 |  7,298 |  7,298 |  7,298 |



<details>
<summary>Detailed Metrics</summary>

| air_name | block_number | quotient_deg | interactions | constraints |
| --- | --- | --- | --- | --- |
| AccessAdapterAir<16> | 21345144 | 2 | 5 | 12 | 
| AccessAdapterAir<2> | 21345144 | 2 | 5 | 12 | 
| AccessAdapterAir<32> | 21345144 | 2 | 5 | 12 | 
| AccessAdapterAir<4> | 21345144 | 2 | 5 | 12 | 
| AccessAdapterAir<8> | 21345144 | 2 | 5 | 12 | 
| BitwiseOperationLookupAir<8> | 21345144 | 2 | 2 | 4 | 
| KeccakVmAir | 21345144 | 2 | 321 | 4,513 | 
| MemoryMerkleAir<8> | 21345144 | 2 | 4 | 39 | 
| PersistentBoundaryAir<8> | 21345144 | 2 | 3 | 7 | 
| PhantomAir | 21345144 | 2 | 3 | 5 | 
| Poseidon2PeripheryAir<BabyBearParameters>, 1> | 21345144 | 2 | 1 | 286 | 
| ProgramAir | 21345144 | 1 | 1 | 4 | 
| RangeTupleCheckerAir<2> | 21345144 | 1 | 1 | 4 | 
| Rv32HintStoreAir | 21345144 | 2 | 18 | 28 | 
| Sha256VmAir | 21345144 | 2 | 50 | 663 | 
| VariableRangeCheckerAir | 21345144 | 1 | 1 | 4 | 
| VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 21345144 | 2 | 20 | 37 | 
| VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 21345144 | 2 | 18 | 40 | 
| VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 21345144 | 2 | 24 | 91 | 
| VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 21345144 | 2 | 11 | 20 | 
| VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 21345144 | 2 | 13 | 35 | 
| VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 21345144 | 2 | 10 | 18 | 
| VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 21345144 | 2 | 61 | 126 | 
| VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, LessThanCoreAir<32, 8> | 21345144 | 2 | 31 | 129 | 
| VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, MultiplicationCoreAir<32, 8> | 21345144 | 2 | 61 | 57 | 
| VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, ShiftCoreAir<32, 8> | 21345144 | 2 | 79 | 2,161 | 
| VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 21345144 | 2 | 20 | 55 | 
| VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchLessThanCoreAir<32, 8> | 21345144 | 2 | 22 | 126 | 
| VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 21345144 | 2 | 25 | 225 | 
| VmAirWrapper<Rv32IsEqualModAdapterAir<2, 3, 16, 48>, ModularIsEqualCoreAir<48, 4, 8> | 21345144 | 2 | 41 | 333 | 
| VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 21345144 | 2 | 16 | 20 | 
| VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 21345144 | 2 | 18 | 33 | 
| VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 21345144 | 2 | 17 | 40 | 
| VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 21345144 | 2 | 25 | 84 | 
| VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 21345144 | 2 | 24 | 31 | 
| VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 21345144 | 2 | 19 | 19 | 
| VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 21345144 | 2 | 12 | 14 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21345144 | 2 | 415 | 480 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<1, 6, 6, 16, 16>, FieldExpressionCoreAir> | 21345144 | 2 | 832 | 921 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 21345144 | 2 | 158 | 190 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21345144 | 2 | 428 | 457 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<2, 3, 3, 16, 16>, FieldExpressionCoreAir> | 21345144 | 2 | 246 | 288 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<2, 6, 6, 16, 16>, FieldExpressionCoreAir> | 21345144 | 2 | 668 | 701 | 
| VmConnectorAir | 21345144 | 2 | 5 | 11 | 

| group | air_name | block_number | dsl_ir | opcode | segment | cells_used |
| --- | --- | --- | --- | --- | --- | --- |
| reth.prove.block_21345144 | <Rv32BaseAluAdapterAir,BaseAluCoreAir<4, 8>> | 21345144 |  | ADD | 0 | 171,812,268 | 
| reth.prove.block_21345144 | <Rv32BaseAluAdapterAir,BaseAluCoreAir<4, 8>> | 21345144 |  | AND | 0 | 36,647,136 | 
| reth.prove.block_21345144 | <Rv32BaseAluAdapterAir,BaseAluCoreAir<4, 8>> | 21345144 |  | OR | 0 | 25,690,968 | 
| reth.prove.block_21345144 | <Rv32BaseAluAdapterAir,BaseAluCoreAir<4, 8>> | 21345144 |  | SUB | 0 | 5,240,592 | 
| reth.prove.block_21345144 | <Rv32BaseAluAdapterAir,BaseAluCoreAir<4, 8>> | 21345144 |  | XOR | 0 | 4,155,228 | 
| reth.prove.block_21345144 | <Rv32BaseAluAdapterAir,LessThanCoreAir<4, 8>> | 21345144 |  | SLT | 0 | 44,178 | 
| reth.prove.block_21345144 | <Rv32BaseAluAdapterAir,LessThanCoreAir<4, 8>> | 21345144 |  | SLTU | 0 | 16,190,571 | 
| reth.prove.block_21345144 | <Rv32BaseAluAdapterAir,ShiftCoreAir<4, 8>> | 21345144 |  | SLL | 0 | 33,925,300 | 
| reth.prove.block_21345144 | <Rv32BaseAluAdapterAir,ShiftCoreAir<4, 8>> | 21345144 |  | SRA | 0 | 1,152,008 | 
| reth.prove.block_21345144 | <Rv32BaseAluAdapterAir,ShiftCoreAir<4, 8>> | 21345144 |  | SRL | 0 | 20,220,507 | 
| reth.prove.block_21345144 | <Rv32BranchAdapterAir,BranchEqualCoreAir<4>> | 21345144 |  | BEQ | 0 | 22,247,134 | 
| reth.prove.block_21345144 | <Rv32BranchAdapterAir,BranchEqualCoreAir<4>> | 21345144 |  | BNE | 0 | 18,401,578 | 
| reth.prove.block_21345144 | <Rv32BranchAdapterAir,BranchLessThanCoreAir<4, 8>> | 21345144 |  | BGE | 0 | 12,368,224 | 
| reth.prove.block_21345144 | <Rv32BranchAdapterAir,BranchLessThanCoreAir<4, 8>> | 21345144 |  | BGEU | 0 | 16,348,736 | 
| reth.prove.block_21345144 | <Rv32BranchAdapterAir,BranchLessThanCoreAir<4, 8>> | 21345144 |  | BLT | 0 | 788,512 | 
| reth.prove.block_21345144 | <Rv32BranchAdapterAir,BranchLessThanCoreAir<4, 8>> | 21345144 |  | BLTU | 0 | 13,195,008 | 
| reth.prove.block_21345144 | <Rv32CondRdWriteAdapterAir,Rv32JalLuiCoreAir> | 21345144 |  | JAL | 0 | 4,280,580 | 
| reth.prove.block_21345144 | <Rv32CondRdWriteAdapterAir,Rv32JalLuiCoreAir> | 21345144 |  | LUI | 0 | 3,642,894 | 
| reth.prove.block_21345144 | <Rv32HeapAdapterAir<2, 32, 32>,BaseAluCoreAir<32, 8>> | 21345144 |  | ADD | 0 | 377,496 | 
| reth.prove.block_21345144 | <Rv32HeapAdapterAir<2, 32, 32>,BaseAluCoreAir<32, 8>> | 21345144 |  | AND | 0 | 268,800 | 
| reth.prove.block_21345144 | <Rv32HeapAdapterAir<2, 32, 32>,BaseAluCoreAir<32, 8>> | 21345144 |  | OR | 0 | 58,800 | 
| reth.prove.block_21345144 | <Rv32HeapAdapterAir<2, 32, 32>,BaseAluCoreAir<32, 8>> | 21345144 |  | SUB | 0 | 244,944 | 
| reth.prove.block_21345144 | <Rv32HeapAdapterAir<2, 32, 32>,BaseAluCoreAir<32, 8>> | 21345144 |  | XOR | 0 | 168 | 
| reth.prove.block_21345144 | <Rv32HeapAdapterAir<2, 32, 32>,LessThanCoreAir<32, 8>> | 21345144 |  | SLTU | 0 | 268,203 | 
| reth.prove.block_21345144 | <Rv32HeapAdapterAir<2, 32, 32>,MultiplicationCoreAir<32, 8>> | 21345144 |  | MUL | 0 | 109,060 | 
| reth.prove.block_21345144 | <Rv32HeapAdapterAir<2, 32, 32>,ShiftCoreAir<32, 8>> | 21345144 |  | SLL | 0 | 217,382 | 
| reth.prove.block_21345144 | <Rv32HeapAdapterAir<2, 32, 32>,ShiftCoreAir<32, 8>> | 21345144 |  | SRA | 0 | 3,615 | 
| reth.prove.block_21345144 | <Rv32HeapAdapterAir<2, 32, 32>,ShiftCoreAir<32, 8>> | 21345144 |  | SRL | 0 | 167,736 | 
| reth.prove.block_21345144 | <Rv32HeapBranchAdapterAir<2, 32>,BranchEqualCoreAir<32>> | 21345144 |  | BEQ | 0 | 890,940 | 
| reth.prove.block_21345144 | <Rv32IsEqualModAdapterAir<2, 1, 32, 32>,ModularIsEqualCoreAir<32, 4, 8>> | 21345144 |  | IS_EQ | 0 | 851,414 | 
| reth.prove.block_21345144 | <Rv32IsEqualModAdapterAir<2, 1, 32, 32>,ModularIsEqualCoreAir<32, 4, 8>> | 21345144 |  | SETUP_ISEQ | 0 | 332 | 
| reth.prove.block_21345144 | <Rv32JalrAdapterAir,Rv32JalrCoreAir> | 21345144 |  | JALR | 0 | 10,148,740 | 
| reth.prove.block_21345144 | <Rv32LoadStoreAdapterAir,LoadSignExtendCoreAir<4, 8>> | 21345144 |  | LOADB | 0 | 30,712,320 | 
| reth.prove.block_21345144 | <Rv32LoadStoreAdapterAir,LoadSignExtendCoreAir<4, 8>> | 21345144 |  | LOADH | 0 | 2,060,676 | 
| reth.prove.block_21345144 | <Rv32LoadStoreAdapterAir,LoadStoreCoreAir<4>> | 21345144 |  | LOADBU | 0 | 34,966,030 | 
| reth.prove.block_21345144 | <Rv32LoadStoreAdapterAir,LoadStoreCoreAir<4>> | 21345144 |  | LOADHU | 0 | 307,582 | 
| reth.prove.block_21345144 | <Rv32LoadStoreAdapterAir,LoadStoreCoreAir<4>> | 21345144 |  | LOADW | 0 | 116,804,859 | 
| reth.prove.block_21345144 | <Rv32LoadStoreAdapterAir,LoadStoreCoreAir<4>> | 21345144 |  | STOREB | 0 | 35,444,582 | 
| reth.prove.block_21345144 | <Rv32LoadStoreAdapterAir,LoadStoreCoreAir<4>> | 21345144 |  | STOREH | 0 | 3,858,100 | 
| reth.prove.block_21345144 | <Rv32LoadStoreAdapterAir,LoadStoreCoreAir<4>> | 21345144 |  | STOREW | 0 | 119,573,917 | 
| reth.prove.block_21345144 | <Rv32MultAdapterAir,DivRemCoreAir<4, 8>> | 21345144 |  | DIVU | 0 | 16,638 | 
| reth.prove.block_21345144 | <Rv32MultAdapterAir,DivRemCoreAir<4, 8>> | 21345144 |  | REMU | 0 | 16,402 | 
| reth.prove.block_21345144 | <Rv32MultAdapterAir,MulHCoreAir<4, 8>> | 21345144 |  | MULH | 0 | 21,450 | 
| reth.prove.block_21345144 | <Rv32MultAdapterAir,MulHCoreAir<4, 8>> | 21345144 |  | MULHU | 0 | 1,454,388 | 
| reth.prove.block_21345144 | <Rv32MultAdapterAir,MultiplicationCoreAir<4, 8>> | 21345144 |  | MUL | 0 | 3,551,980 | 
| reth.prove.block_21345144 | <Rv32RdWriteAdapterAir,Rv32AuipcCoreAir> | 21345144 |  | AUIPC | 0 | 2,572,040 | 
| reth.prove.block_21345144 | <Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>,FieldExpressionCoreAir> | 21345144 |  | EcDouble | 0 | 1,109,863 | 
| reth.prove.block_21345144 | <Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>,FieldExpressionCoreAir> | 21345144 |  | ModularAddSub | 0 | 3,582 | 
| reth.prove.block_21345144 | <Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>,FieldExpressionCoreAir> | 21345144 |  | ModularMulDiv | 0 | 13,150 | 
| reth.prove.block_21345144 | <Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>,FieldExpressionCoreAir> | 21345144 |  | EcAddNe | 0 | 725,000 | 
| reth.prove.block_21345144 | KeccakVmAir | 21345144 |  | KECCAK256 | 0 | 320,880,024 | 
| reth.prove.block_21345144 | PhantomAir | 21345144 |  | PHANTOM | 0 | 216 | 
| reth.prove.block_21345144 | Rv32HintStoreAir | 21345144 |  | HINT_BUFFER | 0 | 7,679,584 | 
| reth.prove.block_21345144 | Rv32HintStoreAir | 21345144 |  | HINT_STOREW | 0 | 1,056 | 

| group | air_name | block_number | segment | rows | prep_cols | perm_cols | main_cols | cells |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| reth.prove.block_21345144 | AccessAdapterAir<16> | 21345144 | 0 | 131,072 |  | 16 | 25 | 5,373,952 | 
| reth.prove.block_21345144 | AccessAdapterAir<2> | 21345144 | 0 | 32,768 |  | 16 | 11 | 884,736 | 
| reth.prove.block_21345144 | AccessAdapterAir<32> | 21345144 | 0 | 65,536 |  | 16 | 41 | 3,735,552 | 
| reth.prove.block_21345144 | AccessAdapterAir<4> | 21345144 | 0 | 16,384 |  | 16 | 13 | 475,136 | 
| reth.prove.block_21345144 | AccessAdapterAir<8> | 21345144 | 0 | 1,048,576 |  | 16 | 17 | 34,603,008 | 
| reth.prove.block_21345144 | BitwiseOperationLookupAir<8> | 21345144 | 0 | 65,536 | 3 | 8 | 2 | 655,360 | 
| reth.prove.block_21345144 | KeccakVmAir | 21345144 | 0 | 131,072 |  | 1,056 | 3,163 | 552,992,768 | 
| reth.prove.block_21345144 | MemoryMerkleAir<8> | 21345144 | 0 | 1,048,576 |  | 16 | 32 | 50,331,648 | 
| reth.prove.block_21345144 | PersistentBoundaryAir<8> | 21345144 | 0 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_21345144 | PhantomAir | 21345144 | 0 | 64 |  | 12 | 6 | 1,152 | 
| reth.prove.block_21345144 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 21345144 | 0 | 524,288 |  | 8 | 300 | 161,480,704 | 
| reth.prove.block_21345144 | ProgramAir | 21345144 | 0 | 524,288 |  | 8 | 10 | 9,437,184 | 
| reth.prove.block_21345144 | RangeTupleCheckerAir<2> | 21345144 | 0 | 2,097,152 | 2 | 8 | 1 | 18,874,368 | 
| reth.prove.block_21345144 | Rv32HintStoreAir | 21345144 | 0 | 262,144 |  | 44 | 32 | 19,922,944 | 
| reth.prove.block_21345144 | VariableRangeCheckerAir | 21345144 | 0 | 262,144 | 2 | 8 | 1 | 2,359,296 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 21345144 | 0 | 8,388,608 |  | 52 | 36 | 738,197,504 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 21345144 | 0 | 524,288 |  | 40 | 37 | 40,370,176 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 21345144 | 0 | 1,048,576 |  | 52 | 53 | 110,100,480 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 21345144 | 0 | 2,097,152 |  | 28 | 26 | 113,246,208 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 21345144 | 0 | 2,097,152 |  | 32 | 32 | 134,217,728 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 21345144 | 0 | 524,288 |  | 28 | 18 | 24,117,248 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 21345144 | 0 | 8,192 |  | 192 | 168 | 2,949,120 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, LessThanCoreAir<32, 8> | 21345144 | 0 | 2,048 |  | 68 | 169 | 485,376 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, MultiplicationCoreAir<32, 8> | 21345144 | 0 | 1,024 |  | 192 | 164 | 364,544 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, ShiftCoreAir<32, 8> | 21345144 | 0 | 2,048 |  | 164 | 241 | 829,440 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 21345144 | 0 | 8,192 |  | 48 | 124 | 1,409,024 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 21345144 | 0 | 8,192 |  | 56 | 166 | 1,818,624 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 21345144 | 0 | 524,288 |  | 36 | 28 | 33,554,432 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 21345144 | 0 | 1,048,576 |  | 52 | 36 | 92,274,688 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 21345144 | 0 | 8,388,608 |  | 52 | 41 | 780,140,544 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 21345144 | 0 | 1,024 |  | 72 | 59 | 134,144 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 21345144 | 0 | 65,536 |  | 72 | 39 | 7,274,496 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 21345144 | 0 | 131,072 |  | 52 | 31 | 10,878,976 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 21345144 | 0 | 131,072 |  | 28 | 20 | 6,291,456 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21345144 | 0 | 2,048 |  | 836 | 547 | 2,832,384 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 21345144 | 0 | 64 |  | 320 | 263 | 37,312 | 
| reth.prove.block_21345144 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21345144 | 0 | 2,048 |  | 860 | 625 | 3,041,280 | 
| reth.prove.block_21345144 | VmConnectorAir | 21345144 | 0 | 2 | 1 | 16 | 5 | 42 | 

| group | block_number | num_segments |
| --- | --- | --- |
| reth.prove.block_21345144 | 21345144 | 1 | 

| group | block_number | chip_name | segment | rows_used |
| --- | --- | --- | --- | --- |
| reth.prove.block_21345144 | 21345144 | <Rv32BaseAluAdapterAir,BaseAluCoreAir<4, 8>> | 0 | 6,765,172 | 
| reth.prove.block_21345144 | 21345144 | <Rv32BaseAluAdapterAir,LessThanCoreAir<4, 8>> | 0 | 438,777 | 
| reth.prove.block_21345144 | 21345144 | <Rv32BaseAluAdapterAir,ShiftCoreAir<4, 8>> | 0 | 1,043,355 | 
| reth.prove.block_21345144 | 21345144 | <Rv32BranchAdapterAir,BranchEqualCoreAir<4>> | 0 | 1,563,412 | 
| reth.prove.block_21345144 | 21345144 | <Rv32BranchAdapterAir,BranchLessThanCoreAir<4, 8>> | 0 | 1,334,390 | 
| reth.prove.block_21345144 | 21345144 | <Rv32CondRdWriteAdapterAir,Rv32JalLuiCoreAir> | 0 | 440,193 | 
| reth.prove.block_21345144 | 21345144 | <Rv32HeapAdapterAir<2, 32, 32>,BaseAluCoreAir<32, 8>> | 0 | 5,656 | 
| reth.prove.block_21345144 | 21345144 | <Rv32HeapAdapterAir<2, 32, 32>,LessThanCoreAir<32, 8>> | 0 | 1,587 | 
| reth.prove.block_21345144 | 21345144 | <Rv32HeapAdapterAir<2, 32, 32>,MultiplicationCoreAir<32, 8>> | 0 | 665 | 
| reth.prove.block_21345144 | 21345144 | <Rv32HeapAdapterAir<2, 32, 32>,ShiftCoreAir<32, 8>> | 0 | 1,613 | 
| reth.prove.block_21345144 | 21345144 | <Rv32HeapBranchAdapterAir<2, 32>,BranchEqualCoreAir<32>> | 0 | 7,185 | 
| reth.prove.block_21345144 | 21345144 | <Rv32IsEqualModAdapterAir<2, 1, 32, 32>,ModularIsEqualCoreAir<32, 4, 8>> | 0 | 5,114 | 
| reth.prove.block_21345144 | 21345144 | <Rv32JalrAdapterAir,Rv32JalrCoreAir> | 0 | 362,455 | 
| reth.prove.block_21345144 | 21345144 | <Rv32LoadStoreAdapterAir,LoadSignExtendCoreAir<4, 8>> | 0 | 910,361 | 
| reth.prove.block_21345144 | 21345144 | <Rv32LoadStoreAdapterAir,LoadStoreCoreAir<4>> | 0 | 7,584,270 | 
| reth.prove.block_21345144 | 21345144 | <Rv32MultAdapterAir,DivRemCoreAir<4, 8>> | 0 | 560 | 
| reth.prove.block_21345144 | 21345144 | <Rv32MultAdapterAir,MulHCoreAir<4, 8>> | 0 | 37,842 | 
| reth.prove.block_21345144 | 21345144 | <Rv32MultAdapterAir,MultiplicationCoreAir<4, 8>> | 0 | 114,580 | 
| reth.prove.block_21345144 | 21345144 | <Rv32RdWriteAdapterAir,Rv32AuipcCoreAir> | 0 | 128,603 | 
| reth.prove.block_21345144 | 21345144 | <Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>,FieldExpressionCoreAir> | 0 | 2,029 | 
| reth.prove.block_21345144 | 21345144 | <Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>,FieldExpressionCoreAir> | 0 | 33 | 
| reth.prove.block_21345144 | 21345144 | <Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>,FieldExpressionCoreAir> | 0 | 1,160 | 
| reth.prove.block_21345144 | 21345144 | AccessAdapter<16> | 0 | 128,508 | 
| reth.prove.block_21345144 | 21345144 | AccessAdapter<2> | 0 | 26,008 | 
| reth.prove.block_21345144 | 21345144 | AccessAdapter<32> | 0 | 64,814 | 
| reth.prove.block_21345144 | 21345144 | AccessAdapter<4> | 0 | 13,430 | 
| reth.prove.block_21345144 | 21345144 | AccessAdapter<8> | 0 | 996,368 | 
| reth.prove.block_21345144 | 21345144 | Arc<BabyBearParameters>, 1> | 0 | 419,683 | 
| reth.prove.block_21345144 | 21345144 | BitwiseOperationLookupAir<8> | 0 | 65,536 | 
| reth.prove.block_21345144 | 21345144 | Boundary | 0 | 746,522 | 
| reth.prove.block_21345144 | 21345144 | KeccakVmAir | 0 | 101,448 | 
| reth.prove.block_21345144 | 21345144 | Merkle | 0 | 757,102 | 
| reth.prove.block_21345144 | 21345144 | PhantomAir | 0 | 36 | 
| reth.prove.block_21345144 | 21345144 | ProgramChip | 0 | 508,850 | 
| reth.prove.block_21345144 | 21345144 | RangeTupleCheckerAir<2> | 0 | 2,097,152 | 
| reth.prove.block_21345144 | 21345144 | Rv32HintStoreAir | 0 | 240,020 | 
| reth.prove.block_21345144 | 21345144 | VariableRangeCheckerAir | 0 | 262,144 | 
| reth.prove.block_21345144 | 21345144 | VmConnectorAir | 0 | 2 | 

| group | block_number | dsl_ir | opcode | segment | frequency |
| --- | --- | --- | --- | --- | --- |
| reth.prove.block_21345144 | 21345144 |  | ADD | 0 | 4,774,810 | 
| reth.prove.block_21345144 | 21345144 |  | AND | 0 | 1,019,576 | 
| reth.prove.block_21345144 | 21345144 |  | AUIPC | 0 | 128,603 | 
| reth.prove.block_21345144 | 21345144 |  | BEQ | 0 | 862,844 | 
| reth.prove.block_21345144 | 21345144 |  | BGE | 0 | 386,507 | 
| reth.prove.block_21345144 | 21345144 |  | BGEU | 0 | 510,898 | 
| reth.prove.block_21345144 | 21345144 |  | BLT | 0 | 24,641 | 
| reth.prove.block_21345144 | 21345144 |  | BLTU | 0 | 412,344 | 
| reth.prove.block_21345144 | 21345144 |  | BNE | 0 | 707,753 | 
| reth.prove.block_21345144 | 21345144 |  | DIVU | 0 | 282 | 
| reth.prove.block_21345144 | 21345144 |  | EcAddNe | 0 | 1,160 | 
| reth.prove.block_21345144 | 21345144 |  | EcDouble | 0 | 2,029 | 
| reth.prove.block_21345144 | 21345144 |  | HINT_BUFFER | 0 | 66,435 | 
| reth.prove.block_21345144 | 21345144 |  | HINT_STOREW | 0 | 33 | 
| reth.prove.block_21345144 | 21345144 |  | IS_EQ | 0 | 5,129 | 
| reth.prove.block_21345144 | 21345144 |  | JAL | 0 | 237,810 | 
| reth.prove.block_21345144 | 21345144 |  | JALR | 0 | 362,455 | 
| reth.prove.block_21345144 | 21345144 |  | KECCAK256 | 0 | 1,077 | 
| reth.prove.block_21345144 | 21345144 |  | LOADB | 0 | 853,120 | 
| reth.prove.block_21345144 | 21345144 |  | LOADBU | 0 | 852,830 | 
| reth.prove.block_21345144 | 21345144 |  | LOADH | 0 | 57,241 | 
| reth.prove.block_21345144 | 21345144 |  | LOADHU | 0 | 7,502 | 
| reth.prove.block_21345144 | 21345144 |  | LOADW | 0 | 2,848,899 | 
| reth.prove.block_21345144 | 21345144 |  | LUI | 0 | 202,383 | 
| reth.prove.block_21345144 | 21345144 |  | MUL | 0 | 115,245 | 
| reth.prove.block_21345144 | 21345144 |  | MULH | 0 | 550 | 
| reth.prove.block_21345144 | 21345144 |  | MULHU | 0 | 37,292 | 
| reth.prove.block_21345144 | 21345144 |  | ModularAddSub | 0 | 18 | 
| reth.prove.block_21345144 | 21345144 |  | ModularMulDiv | 0 | 50 | 
| reth.prove.block_21345144 | 21345144 |  | OR | 0 | 713,988 | 
| reth.prove.block_21345144 | 21345144 |  | PHANTOM | 0 | 36 | 
| reth.prove.block_21345144 | 21345144 |  | REMU | 0 | 278 | 
| reth.prove.block_21345144 | 21345144 |  | SETUP_ISEQ | 0 | 2 | 
| reth.prove.block_21345144 | 21345144 |  | SLL | 0 | 641,002 | 
| reth.prove.block_21345144 | 21345144 |  | SLT | 0 | 1,194 | 
| reth.prove.block_21345144 | 21345144 |  | SLTU | 0 | 439,170 | 
| reth.prove.block_21345144 | 21345144 |  | SRA | 0 | 21,751 | 
| reth.prove.block_21345144 | 21345144 |  | SRL | 0 | 382,215 | 
| reth.prove.block_21345144 | 21345144 |  | STOREB | 0 | 864,502 | 
| reth.prove.block_21345144 | 21345144 |  | STOREH | 0 | 94,100 | 
| reth.prove.block_21345144 | 21345144 |  | STOREW | 0 | 2,916,437 | 
| reth.prove.block_21345144 | 21345144 |  | SUB | 0 | 147,030 | 
| reth.prove.block_21345144 | 21345144 |  | XOR | 0 | 115,424 | 

| group | block_number | segment | trace_gen_time_ms | total_proof_time_ms | total_cycles | total_cells | stark_prove_excluding_trace_time_ms | quotient_poly_compute_time_ms | quotient_poly_commit_time_ms | perm_trace_commit_time_ms | pcs_opening_time_ms | main_trace_commit_time_ms | main_cells_used | generate_perm_trace_time_ms | execute_time_ms |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| reth.prove.block_21345144 | 21345144 | 0 | 10,067 | 468,303 | 20,816,645 | 2,999,286,129 | 25,572 | 2,850 | 4,105 | 5,521 | 7,298 | 4,640 | 1,290,064,123 | 1,141 | 432,664 | 

| group | block_number | segment | trace_height_constraint | weighted_sum | threshold |
| --- | --- | --- | --- | --- | --- |
| reth.prove.block_21345144 | 21345144 | 0 | 0 | 50,794,950 | 2,013,265,921 | 
| reth.prove.block_21345144 | 21345144 | 0 | 1 | 156,434,252 | 2,013,265,921 | 
| reth.prove.block_21345144 | 21345144 | 0 | 2 | 25,397,475 | 2,013,265,921 | 
| reth.prove.block_21345144 | 21345144 | 0 | 3 | 183,021,585 | 2,013,265,921 | 
| reth.prove.block_21345144 | 21345144 | 0 | 4 | 4,194,304 | 2,013,265,921 | 
| reth.prove.block_21345144 | 21345144 | 0 | 5 | 2,097,152 | 2,013,265,921 | 
| reth.prove.block_21345144 | 21345144 | 0 | 6 | 73,957,698 | 2,013,265,921 | 
| reth.prove.block_21345144 | 21345144 | 0 | 7 |  | 2,013,265,921 | 
| reth.prove.block_21345144 | 21345144 | 0 | 8 | 1,089,536 | 2,013,265,921 | 
| reth.prove.block_21345144 | 21345144 | 0 | 9 | 500,525,896 | 2,013,265,921 | 

</details>


<details>
<summary>Circuit Flamegraphs</summary>

[![](https://axiom-public-data-sandbox-us-east-1.s3.us-east-1.amazonaws.com/benchmark/github/flamegraphs/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07-reth.prove.block_21345144.dsl_ir.opcode.air_name.cells_used.reverse.svg)](https://axiom-public-data-sandbox-us-east-1.s3.us-east-1.amazonaws.com/benchmark/github/flamegraphs/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07-reth.prove.block_21345144.dsl_ir.opcode.air_name.cells_used.reverse.svg)
[![](https://axiom-public-data-sandbox-us-east-1.s3.us-east-1.amazonaws.com/benchmark/github/flamegraphs/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07-reth.prove.block_21345144.dsl_ir.opcode.air_name.cells_used.svg)](https://axiom-public-data-sandbox-us-east-1.s3.us-east-1.amazonaws.com/benchmark/github/flamegraphs/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07-reth.prove.block_21345144.dsl_ir.opcode.air_name.cells_used.svg)
[![](https://axiom-public-data-sandbox-us-east-1.s3.us-east-1.amazonaws.com/benchmark/github/flamegraphs/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07-reth.prove.block_21345144.dsl_ir.opcode.frequency.reverse.svg)](https://axiom-public-data-sandbox-us-east-1.s3.us-east-1.amazonaws.com/benchmark/github/flamegraphs/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07-reth.prove.block_21345144.dsl_ir.opcode.frequency.reverse.svg)
[![](https://axiom-public-data-sandbox-us-east-1.s3.us-east-1.amazonaws.com/benchmark/github/flamegraphs/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07-reth.prove.block_21345144.dsl_ir.opcode.frequency.svg)](https://axiom-public-data-sandbox-us-east-1.s3.us-east-1.amazonaws.com/benchmark/github/flamegraphs/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07/reth-bfe49f5cfb72e2a3894a155fff6264679afadd71-9785d690b18aeeb04e02fd04f0a5420d3cd9472c5022ca012faaa24ebb563e07-reth.prove.block_21345144.dsl_ir.opcode.frequency.svg)

</details>


Commit: https://github.com/axiom-crypto/openvm-reth-benchmark/actions/runs/14543783249

Max Segment Length: 8388508

Instance Type: m8g.48xlarge

Memory Allocator: https://github.com/axiom-crypto/openvm-reth-benchmark/commit/bfe49f5cfb72e2a3894a155fff6264679afadd71

[Benchmark Workflow]()
