\contentsline {table}{\numberline {1}{\ignorespaces Components of the ALU Circuit\relax }}{7}{table.caption.5}%
\contentsline {table}{\numberline {2}{\ignorespaces Full Adder Truth Table\relax }}{9}{table.caption.10}%
\contentsline {table}{\numberline {3}{\ignorespaces 2-to-1 Multiplexer Truth Table\relax }}{11}{table.caption.14}%
\contentsline {table}{\numberline {4}{\ignorespaces Code Table of Radix-4 Booth Algorithm\relax }}{17}{table.caption.36}%
\contentsline {table}{\numberline {5}{\ignorespaces A Visual Representation Table of the Pipelined Processe with Negation Overflow Handler\relax }}{31}{table.caption.83}%
\contentsline {table}{\numberline {6}{\ignorespaces A Visual Representation Table of the Pipelined Processing with Output Separation Overflow Handler\relax }}{33}{table.caption.87}%
\contentsline {table}{\numberline {7}{\ignorespaces Power Information for 8-bit Non-pipelined Version\relax }}{36}{table.caption.104}%
\contentsline {table}{\numberline {8}{\ignorespaces Power Information for 8-bit Pipelined Version with Negation Output\relax }}{36}{table.caption.109}%
\contentsline {table}{\numberline {9}{\ignorespaces Power Information for 8-bit Pipelined Version with Separation Output\relax }}{37}{table.caption.112}%
