{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700764974215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700764974216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 15:42:54 2023 " "Processing started: Thu Nov 23 15:42:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700764974216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764974216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_07 -c lab_07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_07 -c lab_07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764974216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700764974309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700764974309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIPOreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SIPOreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIPOreg-SIPOreg_arch " "Found design unit 1: SIPOreg-SIPOreg_arch" {  } { { "SIPOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/SIPOreg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979445 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIPOreg " "Found entity 1: SIPOreg" {  } { { "SIPOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/SIPOreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_4bit-compare_4bit_arch " "Found design unit 1: compare_4bit-compare_4bit_arch" {  } { { "compare_4bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/compare_4bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979445 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_4bit " "Found entity 1: compare_4bit" {  } { { "compare_4bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/compare_4bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PIPO8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PIPO8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPO8bit-reg8bit_arch " "Found design unit 1: PIPO8bit-reg8bit_arch" {  } { { "PIPO8bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/PIPO8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979445 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPO8bit " "Found entity 1: PIPO8bit" {  } { { "PIPO8bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/PIPO8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_HEX_7SEG_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_HEX_7SEG_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch " "Found design unit 1: conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/conv_HEX_7SEG_v.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979446 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_HEX_7SEG_v " "Found entity 1: conv_HEX_7SEG_v" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/conv_HEX_7SEG_v.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_07.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_07.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_07-SYN " "Found design unit 1: lab_07-SYN" {  } { { "lab_07.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979446 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_07 " "Found entity 1: lab_07" {  } { { "lab_07.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countMOD256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countMOD256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD256-countMOD256_arch " "Found design unit 1: countMOD256-countMOD256_arch" {  } { { "countMOD256.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD256.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979446 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD256 " "Found entity 1: countMOD256" {  } { { "countMOD256.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD256.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979446 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_detector_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_detector_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_detector_3bit-seq_detector_3bit_arch " "Found design unit 1: seq_detector_3bit-seq_detector_3bit_arch" {  } { { "seq_detector_3bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/seq_detector_3bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979446 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq_detector_3bit " "Found entity 1: seq_detector_3bit" {  } { { "seq_detector_3bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/seq_detector_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countMOD8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countMOD8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD8-countMOD8_arch " "Found design unit 1: countMOD8-countMOD8_arch" {  } { { "countMOD8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979447 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD8 " "Found entity 1: countMOD8" {  } { { "countMOD8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom00_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom00_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom00_test-SYN " "Found design unit 1: rom00_test-SYN" {  } { { "rom00_test.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom00_test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979447 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom00_test " "Found entity 1: rom00_test" {  } { { "rom00_test.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom00_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PISOreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PISOreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PISOreg-PISOreg_arch " "Found design unit 1: PISOreg-PISOreg_arch" {  } { { "PISOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/PISOreg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979447 ""} { "Info" "ISGN_ENTITY_NAME" "1 PISOreg " "Found entity 1: PISOreg" {  } { { "PISOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/PISOreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom00.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom00.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom00-SYN " "Found design unit 1: rom00-SYN" {  } { { "rom00.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom00.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979447 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom00 " "Found entity 1: rom00" {  } { { "rom00.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom00.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countMOD16sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countMOD16sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD16sync-countMOD16sync_arch " "Found design unit 1: countMOD16sync-countMOD16sync_arch" {  } { { "countMOD16sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979447 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD16sync " "Found entity 1: countMOD16sync" {  } { { "countMOD16sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countMOD4096sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countMOD4096sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD4096sync-countMOD4096sync_Arch " "Found design unit 1: countMOD4096sync-countMOD4096sync_Arch" {  } { { "countMOD4096sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD4096sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979448 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD4096sync " "Found entity 1: countMOD4096sync" {  } { { "countMOD4096sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD4096sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countMOD2048sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countMOD2048sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD2048sync-countMOD2048sync_Arch " "Found design unit 1: countMOD2048sync-countMOD2048sync_Arch" {  } { { "countMOD2048sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD2048sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979448 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD2048sync " "Found entity 1: countMOD2048sync" {  } { { "countMOD2048sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD2048sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom01-SYN " "Found design unit 1: rom01-SYN" {  } { { "rom01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979448 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom01 " "Found entity 1: rom01" {  } { { "rom01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom02-SYN " "Found design unit 1: rom02-SYN" {  } { { "rom02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom02.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979448 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom02 " "Found entity 1: rom02" {  } { { "rom02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom02.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countMOD16async.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countMOD16async.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD16async-countMOD16async_arch " "Found design unit 1: countMOD16async-countMOD16async_arch" {  } { { "countMOD16async.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16async.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979449 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD16async " "Found entity 1: countMOD16async" {  } { { "countMOD16async.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16async.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_07_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_07_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_07_dec-lab_07_dec_arch " "Found design unit 1: lab_07_dec-lab_07_dec_arch" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979449 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_07_dec " "Found entity 1: lab_07_dec" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_07var.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_07var.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_07var-SYN " "Found design unit 1: lab_07var-SYN" {  } { { "lab_07var.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07var.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979449 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_07var " "Found entity 1: lab_07var" {  } { { "lab_07var.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07var.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference80-freq_div " "Found design unit 1: Timing_Reference80-freq_div" {  } { { "Timing_Reference80.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference80.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979449 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference80 " "Found entity 1: Timing_Reference80" {  } { { "Timing_Reference80.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference80.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/countMOD256sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/countMOD256sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD256sync-countMOD256sync_arch " "Found design unit 1: countMOD256sync-countMOD256sync_arch" {  } { { "output_files/countMOD256sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979449 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD256sync " "Found entity 1: countMOD256sync" {  } { { "output_files/countMOD256sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lab_07varmod9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lab_07varmod9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_07varmod9-SYN " "Found design unit 1: lab_07varmod9-SYN" {  } { { "output_files/lab_07varmod9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979450 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_07varmod9 " "Found entity 1: lab_07varmod9" {  } { { "output_files/lab_07varmod9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_07_dec " "Elaborating entity \"lab_07_dec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700764979482 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED0 lab_07_dec.vhd(9) " "VHDL Signal Declaration warning at lab_07_dec.vhd(9): used implicit default value for signal \"LED0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700764979482 "|lab_07_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Timing_Reference:clkref8Hz " "Elaborating entity \"Timing_Reference\" for hierarchy \"Timing_Reference:clkref8Hz\"" {  } { { "lab_07_dec.vhd" "clkref8Hz" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979483 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference.vhd(27) " "VHDL Process Statement warning at Timing_Reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700764979483 "|lab_07_dec|Timing_Reference:clkref8Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference80 Timing_Reference80:clkref80Hz " "Elaborating entity \"Timing_Reference80\" for hierarchy \"Timing_Reference80:clkref80Hz\"" {  } { { "lab_07_dec.vhd" "clkref80Hz" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979483 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference80.vhd(27) " "VHDL Process Statement warning at Timing_Reference80.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference80.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference80.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700764979483 "|lab_07_dec|Timing_Reference80:clkref80Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_07varmod9 lab_07varmod9:cmpLab07 " "Elaborating entity \"lab_07varmod9\" for hierarchy \"lab_07varmod9:cmpLab07\"" {  } { { "lab_07_dec.vhd" "cmpLab07" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979484 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "D 4 8 lab_07varmod9.vhd(213) " "VHDL Incomplete Partial Association warning at lab_07varmod9.vhd(213): port or argument \"D\" has 4/8 unassociated elements" {  } { { "output_files/lab_07varmod9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 213 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1700764979485 "|lab_07_dec|lab_07varmod9:cmpLab07"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Q 4 8 lab_07varmod9.vhd(213) " "VHDL Incomplete Partial Association warning at lab_07varmod9.vhd(213): port or argument \"Q\" has 4/8 unassociated elements" {  } { { "output_files/lab_07varmod9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 213 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1700764979485 "|lab_07_dec|lab_07varmod9:cmpLab07"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "stt_n\[3\] lab_07varmod9.vhd(109) " "Using initial value X (don't care) for net \"stt_n\[3\]\" at lab_07varmod9.vhd(109)" {  } { { "output_files/lab_07varmod9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 109 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979485 "|lab_07_dec|lab_07varmod9:cmpLab07"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countMOD16sync lab_07varmod9:cmpLab07\|countMOD16sync:clock9 " "Elaborating entity \"countMOD16sync\" for hierarchy \"lab_07varmod9:cmpLab07\|countMOD16sync:clock9\"" {  } { { "output_files/lab_07varmod9.vhd" "clock9" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979488 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "countMOD16sync.vhd(47) " "VHDL Subtype or Type Declaration warning at countMOD16sync.vhd(47): subtype or type has null range" {  } { { "countMOD16sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd" 47 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1700764979488 "|lab_07_dec|lab_07varmod9:cmpLab07|countMOD16sync:clock9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qs countMOD16sync.vhd(50) " "VHDL Process Statement warning at countMOD16sync.vhd(50): signal \"Qs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countMOD16sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700764979488 "|lab_07_dec|lab_07varmod9:cmpLab07|countMOD16sync:clock9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qs countMOD16sync.vhd(48) " "VHDL Process Statement warning at countMOD16sync.vhd(48): signal \"Qs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countMOD16sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700764979488 "|lab_07_dec|lab_07varmod9:cmpLab07|countMOD16sync:clock9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countMOD256sync lab_07varmod9:cmpLab07\|countMOD256sync:countAdd0 " "Elaborating entity \"countMOD256sync\" for hierarchy \"lab_07varmod9:cmpLab07\|countMOD256sync:countAdd0\"" {  } { { "output_files/lab_07varmod9.vhd" "countAdd0" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979489 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "countMOD256sync.vhd(47) " "VHDL Subtype or Type Declaration warning at countMOD256sync.vhd(47): subtype or type has null range" {  } { { "output_files/countMOD256sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd" 47 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1700764979489 "|lab_07_dec|lab_07varmod9:cmpLab07|countMOD256sync:countAdd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qs countMOD256sync.vhd(50) " "VHDL Process Statement warning at countMOD256sync.vhd(50): signal \"Qs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/countMOD256sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700764979489 "|lab_07_dec|lab_07varmod9:cmpLab07|countMOD256sync:countAdd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qs countMOD256sync.vhd(48) " "VHDL Process Statement warning at countMOD256sync.vhd(48): signal \"Qs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/countMOD256sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700764979489 "|lab_07_dec|lab_07varmod9:cmpLab07|countMOD256sync:countAdd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom01 lab_07varmod9:cmpLab07\|rom01:romcomp " "Elaborating entity \"rom01\" for hierarchy \"lab_07varmod9:cmpLab07\|rom01:romcomp\"" {  } { { "output_files/lab_07varmod9.vhd" "romcomp" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component\"" {  } { { "rom01.vhd" "altsyncram_component" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component\"" {  } { { "rom01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component " "Instantiated megafunction \"lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_256_8.hex " "Parameter \"init_file\" = \"ROM_256_8.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764979515 ""}  } { { "rom01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700764979515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sp3 " "Found entity 1: altsyncram_1sp3" {  } { { "db/altsyncram_1sp3.tdf" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/db/altsyncram_1sp3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764979533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764979533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sp3 lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component\|altsyncram_1sp3:auto_generated " "Elaborating entity \"altsyncram_1sp3\" for hierarchy \"lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component\|altsyncram_1sp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISOreg lab_07varmod9:cmpLab07\|PISOreg:PISO00 " "Elaborating entity \"PISOreg\" for hierarchy \"lab_07varmod9:cmpLab07\|PISOreg:PISO00\"" {  } { { "output_files/lab_07varmod9.vhd" "PISO00" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO8bit lab_07varmod9:cmpLab07\|PIPO8bit:PIPOAdd " "Elaborating entity \"PIPO8bit\" for hierarchy \"lab_07varmod9:cmpLab07\|PIPO8bit:PIPOAdd\"" {  } { { "output_files/lab_07varmod9.vhd" "PIPOAdd" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_detector_3bit lab_07varmod9:cmpLab07\|seq_detector_3bit:seqdet " "Elaborating entity \"seq_detector_3bit\" for hierarchy \"lab_07varmod9:cmpLab07\|seq_detector_3bit:seqdet\"" {  } { { "output_files/lab_07varmod9.vhd" "seqdet" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_4bit lab_07varmod9:cmpLab07\|compare_4bit:comp00 " "Elaborating entity \"compare_4bit\" for hierarchy \"lab_07varmod9:cmpLab07\|compare_4bit:comp00\"" {  } { { "output_files/lab_07varmod9.vhd" "comp00" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPOreg lab_07varmod9:cmpLab07\|SIPOreg:SIPO00 " "Elaborating entity \"SIPOreg\" for hierarchy \"lab_07varmod9:cmpLab07\|SIPOreg:SIPO00\"" {  } { { "output_files/lab_07varmod9.vhd" "SIPO00" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countMOD16async lab_07varmod9:cmpLab07\|countMOD16async:nOfSeqDetec " "Elaborating entity \"countMOD16async\" for hierarchy \"lab_07varmod9:cmpLab07\|countMOD16async:nOfSeqDetec\"" {  } { { "output_files/lab_07varmod9.vhd" "nOfSeqDetec" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_HEX_7SEG_v conv_HEX_7SEG_v:A0 " "Elaborating entity \"conv_HEX_7SEG_v\" for hierarchy \"conv_HEX_7SEG_v:A0\"" {  } { { "lab_07_dec.vhd" "A0" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764979537 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_t~0 " "Found clock multiplexer clk_t~0" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 46 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1700764979641 "|lab_07_dec|clk_t~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1700764979641 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED0 GND " "Pin \"LED0\" is stuck at GND" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700764979846 "|lab_07_dec|LED0"} { "Warning" "WMLS_MLS_STUCK_PIN" "A0dec\[7\] GND " "Pin \"A0dec\[7\]\" is stuck at GND" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700764979846 "|lab_07_dec|A0dec[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1dec\[7\] GND " "Pin \"A1dec\[7\]\" is stuck at GND" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700764979846 "|lab_07_dec|A1dec[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0dec\[7\] GND " "Pin \"B0dec\[7\]\" is stuck at GND" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700764979846 "|lab_07_dec|B0dec[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1dec\[7\] GND " "Pin \"B1dec\[7\]\" is stuck at GND" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700764979846 "|lab_07_dec|B1dec[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C0dec\[7\] GND " "Pin \"C0dec\[7\]\" is stuck at GND" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700764979846 "|lab_07_dec|C0dec[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q0dec\[7\] GND " "Pin \"Q0dec\[7\]\" is stuck at GND" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700764979846 "|lab_07_dec|Q0dec[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700764979846 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700764979886 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700764980165 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764980165 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "267 " "Implemented 267 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700764980186 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700764980186 ""} { "Info" "ICUT_CUT_TM_LCELLS" "206 " "Implemented 206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700764980186 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700764980186 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700764980186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1078 " "Peak virtual memory: 1078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700764980190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 15:43:00 2023 " "Processing ended: Thu Nov 23 15:43:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700764980190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700764980190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700764980190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764980190 ""}
