#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 13 17:31:14 2025
# Process ID: 15320
# Current directory: E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/accelerator_soc_hardware_acceletor_w_0_0_synth_1
# Command line: vivado.exe -log accelerator_soc_hardware_acceletor_w_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source accelerator_soc_hardware_acceletor_w_0_0.tcl
# Log file: E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/accelerator_soc_hardware_acceletor_w_0_0_synth_1/accelerator_soc_hardware_acceletor_w_0_0.vds
# Journal file: E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/accelerator_soc_hardware_acceletor_w_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source accelerator_soc_hardware_acceletor_w_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado files/axi master and slave implementation/matrix_convolution_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 350.441 ; gain = 31.625
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.cache/ip 
Command: synth_design -top accelerator_soc_hardware_acceletor_w_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 471.184 ; gain = 97.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'accelerator_soc_hardware_acceletor_w_0_0' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_hardware_acceletor_w_0_0/synth/accelerator_soc_hardware_acceletor_w_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_wrapper' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor.v:13]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_axi_master_0_0' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_axi_master_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_master' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/axi-master.v:29]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_master' (1#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/axi-master.v:29]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_axi_master_0_0' (2#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_axi_master_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_axi_slave_0_0' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_axi_slave_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_slave' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/axi_slave.v:31]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_slave' (3#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/axi_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_axi_slave_0_0' (4#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_axi_slave_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_controller_0_0' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_controller_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'controller' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/controller.v:25]
	Parameter IDLE bound to: 3'b000 
	Parameter RD_IN_DATA bound to: 3'b001 
	Parameter IN_PRCSS bound to: 3'b010 
	Parameter WT_IN_OUT_MEM bound to: 3'b011 
	Parameter START_WR bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/controller.v:383]
INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/controller.v:25]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_controller_0_0' (6#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_controller_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_input_mem_0_0' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_input_mem_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'input_mem' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/input_mem.v:24]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter LENGTH bound to: 9 - type: integer 
WARNING: [Synth 8-5856] 3D RAM input_memory_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'input_mem' (7#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/input_mem.v:24]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_input_mem_0_0' (8#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_input_mem_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_output_mem_0_0' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_output_mem_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'output_mem' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/output_mem.v:25]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter LENGTH bound to: 9 - type: integer 
WARNING: [Synth 8-5856] 3D RAM output_memory_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'output_mem' (9#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/output_mem.v:25]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_output_mem_0_0' (10#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_output_mem_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_systolic_array_0_0' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_systolic_array_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'systolic_array' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/systolic_array.v:29]
INFO: [Synth 8-6157] synthesizing module 'processing_element' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:183]
INFO: [Synth 8-6157] synthesizing module 'fpu_adder' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:23]
INFO: [Synth 8-6157] synthesizing module 'rightshifted' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:145]
INFO: [Synth 8-6155] done synthesizing module 'rightshifted' (11#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:145]
INFO: [Synth 8-6157] synthesizing module 'priorityencoder' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:78]
INFO: [Synth 8-6155] done synthesizing module 'priorityencoder' (12#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:78]
INFO: [Synth 8-6157] synthesizing module 'leftshifted' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:200]
INFO: [Synth 8-6155] done synthesizing module 'leftshifted' (13#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:200]
INFO: [Synth 8-6155] done synthesizing module 'fpu_adder' (14#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpu_multiplier' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:120]
INFO: [Synth 8-6155] done synthesizing module 'fpu_multiplier' (15#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:120]
INFO: [Synth 8-6155] done synthesizing module 'processing_element' (16#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:183]
INFO: [Synth 8-6155] done synthesizing module 'systolic_array' (17#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/systolic_array.v:29]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_systolic_array_0_0' (18#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_systolic_array_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_vir_input_mem_0_0' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_vir_input_mem_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'vir_input_mem' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/vir_input_mem.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter LENGTH bound to: 9 - type: integer 
WARNING: [Synth 8-5856] 3D RAM vir_input_memory_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'vir_input_mem' (19#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/vir_input_mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_vir_input_mem_0_0' (20#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_vir_input_mem_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_weight_mem_0_0' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_weight_mem_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'weight_mem' [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/weight_mem.v:24]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter LENGTH bound to: 9 - type: integer 
WARNING: [Synth 8-5856] 3D RAM weight_memory_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'weight_mem' (21#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/weight_mem.v:24]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_weight_mem_0_0' (22#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_weight_mem_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor' (23#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor.v:13]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_wrapper' (24#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/hardware_acceletor_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_soc_hardware_acceletor_w_0_0' (25#1) [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_hardware_acceletor_w_0_0/synth/accelerator_soc_hardware_acceletor_w_0_0.v:58]
WARNING: [Synth 8-3331] design axi_slave has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RRESP[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 562.422 ; gain = 189.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 562.422 ; gain = 189.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 562.422 ; gain = 189.023
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_hardware_acceletor_w_0_0/src/hardware_acceletor_ooc.xdc] for cell 'inst/hardware_acceletor_i'
Finished Parsing XDC File [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ip/accelerator_soc_hardware_acceletor_w_0_0/src/hardware_acceletor_ooc.xdc] for cell 'inst/hardware_acceletor_i'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1621.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1621.312 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.580 . Memory (MB): peak = 1621.312 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1621.312 ; gain = 1247.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1621.312 ; gain = 1247.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1621.312 ; gain = 1247.914
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_master'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'axi_master'
INFO: [Synth 8-5544] ROM "start_read" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ended_reading" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/controller.v:210]
INFO: [Synth 8-5544] ROM "wt_row" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_memory_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_memory_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_memory_reg[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_memory_reg[0][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_memory_reg[0][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_memory_reg[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_memory_reg[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_memory_reg[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_memory_reg[0][8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_memory_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_memory_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_memory_reg[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_memory_reg[0][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_memory_reg[0][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_memory_reg[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_memory_reg[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_memory_reg[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_memory_reg[0][8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:30]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:48]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:48]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [e:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/ipshared/9640/src/processing_element.v:126]
INFO: [Synth 8-5544] ROM "vir_input_memory_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vir_input_memory_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vir_input_memory_reg[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vir_input_memory_reg[0][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vir_input_memory_reg[0][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vir_input_memory_reg[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vir_input_memory_reg[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vir_input_memory_reg[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vir_input_memory_reg[0][8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weight_memory_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weight_memory_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weight_memory_reg[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weight_memory_reg[0][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weight_memory_reg[0][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weight_memory_reg[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weight_memory_reg[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weight_memory_reg[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weight_memory_reg[0][8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                         00000001 |                              000
                 iSTATE2 |                         00000010 |                              001
                 iSTATE0 |                         00000100 |                              010
                 iSTATE1 |                         00001000 |                              011
                 iSTATE5 |                         00010000 |                              100
                 iSTATE3 |                         00100000 |                              101
                 iSTATE4 |                         01000000 |                              110
                 iSTATE6 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'axi_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1621.312 ; gain = 1247.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |systolic_array__GB0     |           1|     29744|
|2     |systolic_array__GB1     |           1|     10000|
|3     |systolic_array__GB2     |           1|     14872|
|4     |systolic_array__GB3     |           1|     14616|
|5     |systolic_array__GB4     |           1|     27052|
|6     |systolic_array__GB5     |           1|     14872|
|7     |systolic_array__GB6     |           1|     34616|
|8     |systolic_array__GB7     |           1|     10256|
|9     |systolic_array__GB8     |           1|     29232|
|10    |systolic_array__GB9     |           1|     14616|
|11    |hardware_acceletor__GC0 |           1|     28169|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 81    
	   2 Input      8 Bit       Adders := 162   
	   3 Input      8 Bit       Adders := 81    
	   4 Input      8 Bit       Adders := 81    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 26    
	   3 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 162   
+---Registers : 
	               32 Bit    Registers := 576   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 89    
	   6 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 567   
	   2 Input     23 Bit        Muxes := 324   
	   2 Input      8 Bit        Muxes := 329   
	   8 Input      8 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 81    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 86    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 475   
	   8 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rightshifted__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__2 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__3 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__4 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__5 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__6 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__7 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__8 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__9 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__10 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__11 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__12 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__13 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__14 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__14 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__15 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__15 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__16 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__16 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__17 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__17 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__18 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__18 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__19 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__19 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__20 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__20 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__21 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__21 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__22 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__22 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__23 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__23 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__24 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__24 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__25 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__25 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__26 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__26 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__27 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__27 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__28 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__28 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__29 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__29 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__30 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__30 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__31 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__31 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__32 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__32 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__33 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__33 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__34 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__34 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__35 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__35 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__36 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__36 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__37 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__37 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__38 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__38 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__39 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__39 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__40 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__40 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__41 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__41 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__42 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__42 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__43 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__43 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__44 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__44 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__45 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__45 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__46 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__46 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__47 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__47 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__48 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__48 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__49 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__49 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__49 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__50 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__50 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__50 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__51 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__51 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__51 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__52 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__52 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__52 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__53 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__53 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__53 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__54 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__54 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__54 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__55 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__55 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__55 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__56 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__56 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__56 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__57 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__57 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__57 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__58 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__58 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__58 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__59 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__59 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__59 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__60 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__60 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__60 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__61 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__61 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__61 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__62 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__62 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__62 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__63 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__63 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__63 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__64 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__64 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__64 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__65 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__65 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__65 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__66 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__66 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__66 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__67 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__67 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__67 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__68 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__68 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__68 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__69 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__69 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__69 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__70 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__70 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__70 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__71 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__71 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__71 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__72 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__72 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__72 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__73 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__73 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__73 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__74 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__74 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__74 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__75 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__75 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__75 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__76 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__76 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__76 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__77 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__77 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__77 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__78 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__78 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__78 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__79 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__79 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__79 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder__80 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder__80 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier__80 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module rightshifted 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module priorityencoder 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      5 Bit        Muxes := 1     
Module leftshifted 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fpu_adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpu_multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module processing_element 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module axi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 10    
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module axi_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 16    
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 15    
Module input_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 81    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 91    
Module output_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 81    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 91    
Module vir_input_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 81    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 91    
Module weight_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 81    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[0]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[1]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[1]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[2]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[3]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[3]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[4]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[5]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[6]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[6]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[7]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[7]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[8]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[8]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[9]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[9]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[10]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[10]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[11]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[11]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[12]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[12]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[13]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[13]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[14]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[14]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[15]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[15]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[16]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[16]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[17]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[17]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[18]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[18]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[19]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[19]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[20]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[20]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[21]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[21]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[22]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[22]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[23]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[31]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[23]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[23]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[24]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[24]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[25]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[25]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[26]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[26]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[27]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[27]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[28]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[28]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[29]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].pe/east_reg[30]' (FDR) to 'genblk1[1].genblk1[0].pe/east_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[0].pe /\east_reg[29] )
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[0]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[1]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[1]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[2]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[3]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[3]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[4]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[5]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[6]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[6]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[7]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[7]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[8]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[8]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[9]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[9]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[10]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[10]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[11]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[11]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[12]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[12]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[13]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[13]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[14]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[14]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[15]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[15]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[16]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[16]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[17]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[17]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[18]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[18]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[19]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[19]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[20]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[20]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[21]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[21]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[22]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[22]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[23]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[23]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[24]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[24]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[25]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[25]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[26]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[26]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[27]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[27]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[28]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[28]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[29]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[29]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[30]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].genblk1[0].pe/east_reg[30]' (FDR) to 'genblk1[6].genblk1[0].pe/east_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].genblk1[0].pe /\east_reg[31] )
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[0]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[1]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[1]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[2]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[3]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[3]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[4]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[5]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[6]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[6]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[7]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[7]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[8]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[8]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[9]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[9]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[10]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[10]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[11]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[11]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[12]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[12]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[13]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[13]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[14]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[14]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[15]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[15]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[16]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[16]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[17]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[17]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[18]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[18]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[19]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[19]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[20]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[20]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[21]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[21]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[22]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[22]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[23]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[23]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[24]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[24]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[25]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[25]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[26]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[26]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[27]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[27]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[28]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[28]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[29]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[29]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[30]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].genblk1[0].pe/east_reg[30]' (FDR) to 'genblk1[4].genblk1[0].pe/east_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].genblk1[0].pe /\east_reg[31] )
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[0].pe/east_reg[0]' (FDR) to 'genblk1[3].genblk1[0].pe/east_reg[1]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[0].pe/east_reg[1]' (FDR) to 'genblk1[3].genblk1[0].pe/east_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[0].pe/east_reg[2]' (FDR) to 'genblk1[3].genblk1[0].pe/east_reg[3]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[0].pe/east_reg[3]' (FDR) to 'genblk1[3].genblk1[0].pe/east_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[0].pe/east_reg[4]' (FDR) to 'genblk1[3].genblk1[0].pe/east_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[0].pe/east_reg[5]' (FDR) to 'genblk1[3].genblk1[0].pe/east_reg[6]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[0].pe/east_reg[6]' (FDR) to 'genblk1[3].genblk1[0].pe/east_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[0].pe /\east_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].genblk1[0].pe /\east_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[0].pe /\east_reg[31] )
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: Generating DSP m2/multiplied, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
DSP Report: operator m2/multiplied is absorbed into DSP m2/multiplied.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].genblk1[0].pe /\east_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[8].genblk1[0].pe /\east_reg[29] )
INFO: [Synth 8-5544] ROM "controller_0/inst/wt_row" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design hardware_acceletor__GC0 has port M_AXI_0_awprot[2] driven by constant 0
WARNING: [Synth 8-3917] design hardware_acceletor__GC0 has port M_AXI_0_awprot[1] driven by constant 0
WARNING: [Synth 8-3917] design hardware_acceletor__GC0 has port M_AXI_0_awprot[0] driven by constant 0
WARNING: [Synth 8-3917] design hardware_acceletor__GC0 has port M_AXI_0_wstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design hardware_acceletor__GC0 has port M_AXI_0_wstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design hardware_acceletor__GC0 has port M_AXI_0_wstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design hardware_acceletor__GC0 has port M_AXI_0_wstrb[0] driven by constant 1
WARNING: [Synth 8-3917] design hardware_acceletor__GC0 has port M_AXI_0_arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design hardware_acceletor__GC0 has port M_AXI_0_arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design hardware_acceletor__GC0 has port M_AXI_0_arprot[0] driven by constant 1
WARNING: [Synth 8-3917] design hardware_acceletor__GC0 has port ou_mem_rd_addr[7] driven by constant 0
WARNING: [Synth 8-3917] design hardware_acceletor__GC0 has port ou_mem_rd_addr[6] driven by constant 0
WARNING: [Synth 8-3917] design hardware_acceletor__GC0 has port ou_mem_rd_addr[5] driven by constant 0
WARNING: [Synth 8-3917] design hardware_acceletor__GC0 has port ou_mem_rd_addr[4] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_slave_0/inst/slv_reg5_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_slave_0/inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_slave_0/inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:03:22 . Memory (MB): peak = 1621.312 ; gain = 1247.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |systolic_array__GB0     |           1|     16508|
|2     |systolic_array__GB1     |           1|      5588|
|3     |systolic_array__GB2     |           1|      8254|
|4     |systolic_array__GB3     |           1|      7934|
|5     |systolic_array__GB4     |           1|     12676|
|6     |systolic_array__GB5     |           1|      6009|
|7     |systolic_array__GB6     |           1|     19142|
|8     |systolic_array__GB7     |           1|      5716|
|9     |systolic_array__GB8     |           1|     15740|
|10    |systolic_array__GB9     |           1|      4440|
|11    |hardware_acceletor__GC0 |           1|     24067|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:39 ; elapsed = 00:03:36 . Memory (MB): peak = 2088.191 ; gain = 1714.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_4/\genblk1[2].genblk1[1].pe /\east_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_4/\genblk1[5].genblk1[1].pe /\east_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_4/\genblk1[4].genblk1[1].pe /\east_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_4/\genblk1[3].genblk1[1].pe /\east_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\genblk1[6].genblk1[2].pe /\east_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_8/\genblk1[8].genblk1[3].pe /\east_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_8/\genblk1[7].genblk1[3].pe /\east_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_8/\genblk1[7].genblk1[5].pe /\east_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_8/\genblk1[8].genblk1[5].pe /\east_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_8/\genblk1[8].genblk1[7].pe /\east_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/\genblk1[1].genblk1[2].pe /\east_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\genblk1[4].genblk1[2].pe /\east_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\genblk1[5].genblk1[2].pe /\east_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/\genblk1[3].genblk1[2].pe /\east_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/\genblk1[2].genblk1[2].pe /\east_reg[31] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:02 ; elapsed = 00:05:01 . Memory (MB): peak = 2940.602 ; gain = 2567.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |systolic_array__GB0                          |           1|      1315|
|2     |systolic_array__GB2                          |           1|      1315|
|3     |systolic_array__GB6                          |           1|      5260|
|4     |systolic_array__GB7                          |           1|      1539|
|5     |accelerator_soc_hardware_acceletor_w_0_0_GT0 |           1|     26646|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:05 ; elapsed = 00:05:06 . Memory (MB): peak = 2940.602 ; gain = 2567.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |systolic_array__GB0                          |           1|       563|
|2     |systolic_array__GB2                          |           1|       563|
|3     |systolic_array__GB6                          |           1|      2249|
|4     |systolic_array__GB7                          |           1|       627|
|5     |accelerator_soc_hardware_acceletor_w_0_0_GT0 |           1|     17110|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:10 ; elapsed = 00:05:11 . Memory (MB): peak = 2940.602 ; gain = 2567.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:10 ; elapsed = 00:05:11 . Memory (MB): peak = 2940.602 ; gain = 2567.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:13 ; elapsed = 00:05:13 . Memory (MB): peak = 2940.602 ; gain = 2567.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:13 ; elapsed = 00:05:14 . Memory (MB): peak = 2940.602 ; gain = 2567.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:13 ; elapsed = 00:05:14 . Memory (MB): peak = 2940.602 ; gain = 2567.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:13 ; elapsed = 00:05:14 . Memory (MB): peak = 2940.602 ; gain = 2567.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    71|
|2     |DSP_ALU         |    18|
|3     |DSP_A_B_DATA    |    18|
|4     |DSP_C_DATA      |    18|
|5     |DSP_MULTIPLIER  |    18|
|6     |DSP_M_DATA      |    18|
|7     |DSP_OUTPUT      |    18|
|8     |DSP_PREADD      |    18|
|9     |DSP_PREADD_DATA |    18|
|10    |LUT1            |    27|
|11    |LUT2            |   314|
|12    |LUT3            |  1105|
|13    |LUT4            |   853|
|14    |LUT5            |  1026|
|15    |LUT6            |  5183|
|16    |MUXF7           |  1056|
|17    |MUXF8           |    64|
|18    |FDRE            | 11327|
|19    |FDSE            |     2|
+------+----------------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------------------+------+
|      |Instance                             |Module                                |Cells |
+------+-------------------------------------+--------------------------------------+------+
|1     |top                                  |                                      | 21172|
|2     |  inst                               |hardware_acceletor_wrapper            | 21172|
|3     |    hardware_acceletor_i             |hardware_acceletor                    | 21172|
|4     |      axi_master_0                   |hardware_acceletor_axi_master_0_0     |   432|
|5     |        inst                         |axi_master                            |   432|
|6     |      axi_slave_0                    |hardware_acceletor_axi_slave_0_0      |   423|
|7     |        inst                         |axi_slave                             |   423|
|8     |      controller_0                   |hardware_acceletor_controller_0_0     |   812|
|9     |        inst                         |controller                            |   812|
|10    |      input_mem_0                    |hardware_acceletor_input_mem_0_0      |  3712|
|11    |        inst                         |input_mem                             |  3712|
|12    |      output_mem_0                   |hardware_acceletor_output_mem_0_0     |  3712|
|13    |        inst                         |output_mem                            |  3712|
|14    |      systolic_array_0               |hardware_acceletor_systolic_array_0_0 |  4913|
|15    |        inst                         |systolic_array                        |  4913|
|16    |          \genblk1[0].genblk1[0].pe  |processing_element                    |   511|
|17    |            m1                       |fpu_adder_22                          |   159|
|18    |            m2                       |fpu_multiplier_23                     |   172|
|19    |              multiplied             |\m2/multiplied_funnel__56             |     8|
|20    |              multiplied__0          |\m2/multiplied_funnel__57             |     8|
|21    |          \genblk1[0].genblk1[1].pe  |processing_element_0                  |   537|
|22    |            m1                       |fpu_adder_20                          |   108|
|23    |            m2                       |fpu_multiplier_21                     |   234|
|24    |              multiplied             |\m2/multiplied_funnel__60             |     8|
|25    |              multiplied__0          |\m2/multiplied_funnel__61             |     8|
|26    |          \genblk1[0].genblk1[2].pe  |processing_element_1                  |   550|
|27    |            m1                       |fpu_adder_18                          |   102|
|28    |            m2                       |fpu_multiplier_19                     |   252|
|29    |              multiplied             |\m2/multiplied_funnel__80             |     8|
|30    |              multiplied__0          |\m2/multiplied_funnel__81             |     8|
|31    |          \genblk1[0].genblk1[3].pe  |processing_element_2                  |   582|
|32    |            m1                       |fpu_adder_16                          |   102|
|33    |            m2                       |fpu_multiplier_17                     |   252|
|34    |              multiplied             |\m2/multiplied_funnel__86             |     8|
|35    |              multiplied__0          |\m2/multiplied_funnel__87             |     8|
|36    |          \genblk1[0].genblk1[4].pe  |processing_element_3                  |   550|
|37    |            m1                       |fpu_adder_14                          |   102|
|38    |            m2                       |fpu_multiplier_15                     |   252|
|39    |              multiplied             |\m2/multiplied_funnel__8              |     8|
|40    |              multiplied__0          |\m2/multiplied_funnel__9              |     8|
|41    |          \genblk1[0].genblk1[5].pe  |processing_element_4                  |   550|
|42    |            m1                       |fpu_adder_12                          |   102|
|43    |            m2                       |fpu_multiplier_13                     |   252|
|44    |              multiplied             |\m2/multiplied_funnel__32             |     8|
|45    |              multiplied__0          |\m2/multiplied_funnel__33             |     8|
|46    |          \genblk1[0].genblk1[6].pe  |processing_element_5                  |   550|
|47    |            m1                       |fpu_adder_10                          |   102|
|48    |            m2                       |fpu_multiplier_11                     |   252|
|49    |              multiplied             |\m2/multiplied_funnel__92             |     8|
|50    |              multiplied__0          |\m2/multiplied_funnel__93             |     8|
|51    |          \genblk1[0].genblk1[7].pe  |processing_element_6                  |   582|
|52    |            m1                       |fpu_adder_8                           |   102|
|53    |            m2                       |fpu_multiplier_9                      |   252|
|54    |              multiplied             |\m2/multiplied_funnel__98             |     8|
|55    |              multiplied__0          |\m2/multiplied_funnel__99             |     8|
|56    |          \genblk1[0].genblk1[8].pe  |processing_element_7                  |   501|
|57    |            m1                       |fpu_adder                             |    57|
|58    |            m2                       |fpu_multiplier                        |   252|
|59    |              multiplied             |\m2/multiplied_funnel__102            |     8|
|60    |              multiplied__0          |\m2/multiplied_funnel__103            |     8|
|61    |      vir_input_mem_0                |hardware_acceletor_vir_input_mem_0_0  |  3434|
|62    |        inst                         |vir_input_mem                         |  3434|
|63    |      weight_mem_0                   |hardware_acceletor_weight_mem_0_0     |  3734|
|64    |        inst                         |weight_mem                            |  3734|
+------+-------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:13 ; elapsed = 00:05:14 . Memory (MB): peak = 2940.602 ; gain = 2567.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:44 ; elapsed = 00:04:52 . Memory (MB): peak = 2940.602 ; gain = 1508.312
Synthesis Optimization Complete : Time (s): cpu = 00:04:13 ; elapsed = 00:05:15 . Memory (MB): peak = 2940.602 ; gain = 2567.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1209 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2940.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
250 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:19 ; elapsed = 00:05:22 . Memory (MB): peak = 2940.602 ; gain = 2567.203
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2940.602 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/accelerator_soc_hardware_acceletor_w_0_0_synth_1/accelerator_soc_hardware_acceletor_w_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP accelerator_soc_hardware_acceletor_w_0_0, cache-ID = de86303e5cce1d1f
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2940.602 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/microblaze_accelerator_interface/microblaze_accelerator_interface.runs/accelerator_soc_hardware_acceletor_w_0_0_synth_1/accelerator_soc_hardware_acceletor_w_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file accelerator_soc_hardware_acceletor_w_0_0_utilization_synth.rpt -pb accelerator_soc_hardware_acceletor_w_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 13 17:36:59 2025...
