<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4926" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4926{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4926{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4926{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4926{left:82px;bottom:998px;letter-spacing:-0.16px;}
#t5_4926{left:142px;bottom:998px;letter-spacing:-0.18px;}
#t6_4926{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_4926{left:395px;bottom:998px;letter-spacing:-0.13px;}
#t8_4926{left:482px;bottom:998px;letter-spacing:-0.13px;}
#t9_4926{left:482px;bottom:976px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#ta_4926{left:482px;bottom:955px;letter-spacing:-0.13px;}
#tb_4926{left:81px;bottom:930px;letter-spacing:-0.16px;}
#tc_4926{left:138px;bottom:930px;letter-spacing:-0.16px;}
#td_4926{left:189px;bottom:930px;letter-spacing:-0.14px;}
#te_4926{left:395px;bottom:930px;letter-spacing:-0.13px;}
#tf_4926{left:482px;bottom:930px;letter-spacing:-0.12px;}
#tg_4926{left:664px;bottom:930px;}
#th_4926{left:667px;bottom:930px;letter-spacing:-0.13px;}
#ti_4926{left:81px;bottom:906px;letter-spacing:-0.16px;}
#tj_4926{left:138px;bottom:906px;letter-spacing:-0.16px;}
#tk_4926{left:189px;bottom:906px;letter-spacing:-0.14px;}
#tl_4926{left:395px;bottom:906px;letter-spacing:-0.14px;}
#tm_4926{left:482px;bottom:906px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tn_4926{left:81px;bottom:881px;letter-spacing:-0.16px;}
#to_4926{left:138px;bottom:881px;letter-spacing:-0.16px;}
#tp_4926{left:189px;bottom:881px;letter-spacing:-0.14px;}
#tq_4926{left:395px;bottom:881px;letter-spacing:-0.14px;}
#tr_4926{left:482px;bottom:881px;letter-spacing:-0.12px;}
#ts_4926{left:482px;bottom:860px;letter-spacing:-0.12px;}
#tt_4926{left:482px;bottom:843px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tu_4926{left:482px;bottom:826px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#tv_4926{left:482px;bottom:810px;letter-spacing:-0.11px;}
#tw_4926{left:482px;bottom:793px;letter-spacing:-0.11px;}
#tx_4926{left:81px;bottom:768px;letter-spacing:-0.16px;}
#ty_4926{left:138px;bottom:768px;letter-spacing:-0.16px;}
#tz_4926{left:189px;bottom:768px;letter-spacing:-0.14px;}
#t10_4926{left:395px;bottom:768px;letter-spacing:-0.13px;}
#t11_4926{left:482px;bottom:768px;letter-spacing:-0.11px;}
#t12_4926{left:664px;bottom:768px;}
#t13_4926{left:667px;bottom:768px;letter-spacing:-0.13px;}
#t14_4926{left:81px;bottom:744px;letter-spacing:-0.16px;}
#t15_4926{left:138px;bottom:744px;letter-spacing:-0.16px;}
#t16_4926{left:189px;bottom:744px;letter-spacing:-0.14px;}
#t17_4926{left:395px;bottom:744px;letter-spacing:-0.14px;}
#t18_4926{left:482px;bottom:744px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t19_4926{left:81px;bottom:719px;letter-spacing:-0.16px;}
#t1a_4926{left:138px;bottom:719px;letter-spacing:-0.16px;}
#t1b_4926{left:189px;bottom:719px;letter-spacing:-0.14px;}
#t1c_4926{left:395px;bottom:719px;letter-spacing:-0.14px;}
#t1d_4926{left:482px;bottom:719px;letter-spacing:-0.12px;}
#t1e_4926{left:482px;bottom:698px;letter-spacing:-0.12px;}
#t1f_4926{left:482px;bottom:681px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1g_4926{left:482px;bottom:664px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t1h_4926{left:482px;bottom:648px;letter-spacing:-0.11px;}
#t1i_4926{left:482px;bottom:631px;letter-spacing:-0.11px;}
#t1j_4926{left:81px;bottom:606px;letter-spacing:-0.16px;}
#t1k_4926{left:138px;bottom:606px;letter-spacing:-0.16px;}
#t1l_4926{left:189px;bottom:606px;letter-spacing:-0.14px;}
#t1m_4926{left:395px;bottom:606px;letter-spacing:-0.13px;}
#t1n_4926{left:482px;bottom:606px;letter-spacing:-0.11px;}
#t1o_4926{left:664px;bottom:606px;}
#t1p_4926{left:667px;bottom:606px;letter-spacing:-0.13px;}
#t1q_4926{left:81px;bottom:582px;letter-spacing:-0.16px;}
#t1r_4926{left:138px;bottom:582px;letter-spacing:-0.16px;}
#t1s_4926{left:189px;bottom:582px;letter-spacing:-0.14px;}
#t1t_4926{left:395px;bottom:582px;letter-spacing:-0.14px;}
#t1u_4926{left:482px;bottom:582px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_4926{left:81px;bottom:558px;letter-spacing:-0.14px;}
#t1w_4926{left:138px;bottom:558px;letter-spacing:-0.16px;}
#t1x_4926{left:189px;bottom:558px;letter-spacing:-0.14px;}
#t1y_4926{left:395px;bottom:558px;letter-spacing:-0.14px;}
#t1z_4926{left:482px;bottom:558px;letter-spacing:-0.12px;}
#t20_4926{left:482px;bottom:536px;letter-spacing:-0.12px;}
#t21_4926{left:482px;bottom:519px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t22_4926{left:482px;bottom:503px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t23_4926{left:482px;bottom:486px;letter-spacing:-0.11px;}
#t24_4926{left:482px;bottom:469px;letter-spacing:-0.11px;}
#t25_4926{left:81px;bottom:444px;letter-spacing:-0.16px;}
#t26_4926{left:138px;bottom:444px;letter-spacing:-0.16px;}
#t27_4926{left:189px;bottom:444px;letter-spacing:-0.15px;}
#t28_4926{left:395px;bottom:444px;letter-spacing:-0.13px;}
#t29_4926{left:482px;bottom:444px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2a_4926{left:664px;bottom:444px;}
#t2b_4926{left:667px;bottom:444px;letter-spacing:-0.13px;}
#t2c_4926{left:81px;bottom:420px;letter-spacing:-0.17px;}
#t2d_4926{left:138px;bottom:420px;letter-spacing:-0.16px;}
#t2e_4926{left:189px;bottom:420px;letter-spacing:-0.15px;}
#t2f_4926{left:395px;bottom:420px;letter-spacing:-0.13px;}
#t2g_4926{left:482px;bottom:420px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2h_4926{left:81px;bottom:396px;letter-spacing:-0.15px;}
#t2i_4926{left:138px;bottom:396px;letter-spacing:-0.16px;}
#t2j_4926{left:189px;bottom:396px;letter-spacing:-0.15px;}
#t2k_4926{left:395px;bottom:396px;letter-spacing:-0.13px;}
#t2l_4926{left:482px;bottom:396px;letter-spacing:-0.12px;}
#t2m_4926{left:482px;bottom:374px;letter-spacing:-0.12px;}
#t2n_4926{left:482px;bottom:357px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2o_4926{left:482px;bottom:341px;letter-spacing:-0.12px;word-spacing:-0.24px;}
#t2p_4926{left:482px;bottom:324px;letter-spacing:-0.11px;}
#t2q_4926{left:482px;bottom:307px;letter-spacing:-0.11px;}
#t2r_4926{left:81px;bottom:283px;letter-spacing:-0.16px;}
#t2s_4926{left:138px;bottom:283px;letter-spacing:-0.16px;}
#t2t_4926{left:189px;bottom:283px;letter-spacing:-0.14px;}
#t2u_4926{left:482px;bottom:283px;letter-spacing:-0.11px;}
#t2v_4926{left:664px;bottom:283px;}
#t2w_4926{left:667px;bottom:283px;letter-spacing:-0.13px;}
#t2x_4926{left:81px;bottom:258px;letter-spacing:-0.16px;}
#t2y_4926{left:138px;bottom:258px;letter-spacing:-0.16px;}
#t2z_4926{left:189px;bottom:258px;letter-spacing:-0.14px;}
#t30_4926{left:482px;bottom:258px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t31_4926{left:81px;bottom:234px;letter-spacing:-0.16px;}
#t32_4926{left:138px;bottom:234px;letter-spacing:-0.16px;}
#t33_4926{left:189px;bottom:234px;letter-spacing:-0.15px;}
#t34_4926{left:395px;bottom:234px;letter-spacing:-0.14px;}
#t35_4926{left:482px;bottom:234px;letter-spacing:-0.12px;}
#t36_4926{left:482px;bottom:212px;letter-spacing:-0.12px;}
#t37_4926{left:482px;bottom:195px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t38_4926{left:482px;bottom:179px;letter-spacing:-0.12px;word-spacing:-0.24px;}
#t39_4926{left:482px;bottom:162px;letter-spacing:-0.11px;}
#t3a_4926{left:482px;bottom:145px;letter-spacing:-0.11px;}
#t3b_4926{left:91px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t3c_4926{left:177px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t3d_4926{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t3e_4926{left:101px;bottom:1046px;letter-spacing:-0.12px;}
#t3f_4926{left:240px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t3g_4926{left:408px;bottom:1063px;letter-spacing:-0.13px;}
#t3h_4926{left:410px;bottom:1046px;letter-spacing:-0.13px;}
#t3i_4926{left:617px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t3j_4926{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t3k_4926{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4926{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4926{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4926{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4926{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4926{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4926{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4926" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4926Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4926" style="-webkit-user-select: none;"><object width="935" height="1210" data="4926/4926.svg" type="image/svg+xml" id="pdf4926" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4926" class="t s1_4926">2-404 </span><span id="t2_4926" class="t s1_4926">Vol. 4 </span>
<span id="t3_4926" class="t s2_4926">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4926" class="t s3_4926">2FFH </span><span id="t5_4926" class="t s3_4926">767 </span><span id="t6_4926" class="t s3_4926">IA32_MTRR_DEF_TYPE </span><span id="t7_4926" class="t s3_4926">Unique </span><span id="t8_4926" class="t s3_4926">Default Memory Types (R/W) </span>
<span id="t9_4926" class="t s3_4926">See Table 2-2. </span>
<span id="ta_4926" class="t s3_4926">See Section 12.11.2.1, “IA32_MTRR_DEF_TYPE MSR.” </span>
<span id="tb_4926" class="t s3_4926">400H </span><span id="tc_4926" class="t s3_4926">1024 </span><span id="td_4926" class="t s3_4926">IA32_MC0_CTL </span><span id="te_4926" class="t s3_4926">Unique </span><span id="tf_4926" class="t s3_4926">See Section 16.3.2.1, “IA32_MC</span><span id="tg_4926" class="t s4_4926">i</span><span id="th_4926" class="t s3_4926">_CTL MSRs.” </span>
<span id="ti_4926" class="t s3_4926">401H </span><span id="tj_4926" class="t s3_4926">1025 </span><span id="tk_4926" class="t s3_4926">IA32_MC0_STATUS </span><span id="tl_4926" class="t s3_4926">Unique </span><span id="tm_4926" class="t s3_4926">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="tn_4926" class="t s3_4926">402H </span><span id="to_4926" class="t s3_4926">1026 </span><span id="tp_4926" class="t s3_4926">IA32_MC0_ADDR </span><span id="tq_4926" class="t s3_4926">Unique </span><span id="tr_4926" class="t s3_4926">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="ts_4926" class="t s3_4926">The IA32_MC0_ADDR register is either not implemented or </span>
<span id="tt_4926" class="t s3_4926">contains no address if the ADDRV flag in the </span>
<span id="tu_4926" class="t s3_4926">IA32_MC0_STATUS register is clear. When not implemented in </span>
<span id="tv_4926" class="t s3_4926">the processor, all reads and writes to this MSR will cause a </span>
<span id="tw_4926" class="t s3_4926">general-protection exception. </span>
<span id="tx_4926" class="t s3_4926">404H </span><span id="ty_4926" class="t s3_4926">1028 </span><span id="tz_4926" class="t s3_4926">IA32_MC1_CTL </span><span id="t10_4926" class="t s3_4926">Unique </span><span id="t11_4926" class="t s3_4926">See Section 16.3.2.1, “IA32_MC</span><span id="t12_4926" class="t s4_4926">i</span><span id="t13_4926" class="t s3_4926">_CTL MSRs.” </span>
<span id="t14_4926" class="t s3_4926">405H </span><span id="t15_4926" class="t s3_4926">1029 </span><span id="t16_4926" class="t s3_4926">IA32_MC1_STATUS </span><span id="t17_4926" class="t s3_4926">Unique </span><span id="t18_4926" class="t s3_4926">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t19_4926" class="t s3_4926">406H </span><span id="t1a_4926" class="t s3_4926">1030 </span><span id="t1b_4926" class="t s3_4926">IA32_MC1_ADDR </span><span id="t1c_4926" class="t s3_4926">Unique </span><span id="t1d_4926" class="t s3_4926">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t1e_4926" class="t s3_4926">The IA32_MC1_ADDR register is either not implemented or </span>
<span id="t1f_4926" class="t s3_4926">contains no address if the ADDRV flag in the </span>
<span id="t1g_4926" class="t s3_4926">IA32_MC1_STATUS register is clear. When not implemented in </span>
<span id="t1h_4926" class="t s3_4926">the processor, all reads and writes to this MSR will cause a </span>
<span id="t1i_4926" class="t s3_4926">general-protection exception. </span>
<span id="t1j_4926" class="t s3_4926">408H </span><span id="t1k_4926" class="t s3_4926">1032 </span><span id="t1l_4926" class="t s3_4926">IA32_MC2_CTL </span><span id="t1m_4926" class="t s3_4926">Unique </span><span id="t1n_4926" class="t s3_4926">See Section 16.3.2.1, “IA32_MC</span><span id="t1o_4926" class="t s4_4926">i</span><span id="t1p_4926" class="t s3_4926">_CTL MSRs.” </span>
<span id="t1q_4926" class="t s3_4926">409H </span><span id="t1r_4926" class="t s3_4926">1033 </span><span id="t1s_4926" class="t s3_4926">IA32_MC2_STATUS </span><span id="t1t_4926" class="t s3_4926">Unique </span><span id="t1u_4926" class="t s3_4926">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1v_4926" class="t s3_4926">40AH </span><span id="t1w_4926" class="t s3_4926">1034 </span><span id="t1x_4926" class="t s3_4926">IA32_MC2_ADDR </span><span id="t1y_4926" class="t s3_4926">Unique </span><span id="t1z_4926" class="t s3_4926">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t20_4926" class="t s3_4926">The IA32_MC2_ADDR register is either not implemented or </span>
<span id="t21_4926" class="t s3_4926">contains no address if the ADDRV flag in the </span>
<span id="t22_4926" class="t s3_4926">IA32_MC2_STATUS register is clear. When not implemented in </span>
<span id="t23_4926" class="t s3_4926">the processor, all reads and writes to this MSR will cause a </span>
<span id="t24_4926" class="t s3_4926">general-protection exception. </span>
<span id="t25_4926" class="t s3_4926">40CH </span><span id="t26_4926" class="t s3_4926">1036 </span><span id="t27_4926" class="t s3_4926">MSR_MC4_CTL </span><span id="t28_4926" class="t s3_4926">Unique </span><span id="t29_4926" class="t s3_4926">See Section 16.3.2.1, “IA32_MC</span><span id="t2a_4926" class="t s4_4926">i</span><span id="t2b_4926" class="t s3_4926">_CTL MSRs.” </span>
<span id="t2c_4926" class="t s3_4926">40DH </span><span id="t2d_4926" class="t s3_4926">1037 </span><span id="t2e_4926" class="t s3_4926">MSR_MC4_STATUS </span><span id="t2f_4926" class="t s3_4926">Unique </span><span id="t2g_4926" class="t s3_4926">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t2h_4926" class="t s3_4926">40EH </span><span id="t2i_4926" class="t s3_4926">1038 </span><span id="t2j_4926" class="t s3_4926">MSR_MC4_ADDR </span><span id="t2k_4926" class="t s3_4926">Unique </span><span id="t2l_4926" class="t s3_4926">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2m_4926" class="t s3_4926">The MSR_MC4_ADDR register is either not implemented or </span>
<span id="t2n_4926" class="t s3_4926">contains no address if the ADDRV flag in the </span>
<span id="t2o_4926" class="t s3_4926">MSR_MC4_STATUS register is clear. When not implemented in </span>
<span id="t2p_4926" class="t s3_4926">the processor, all reads and writes to this MSR will cause a </span>
<span id="t2q_4926" class="t s3_4926">general-protection exception. </span>
<span id="t2r_4926" class="t s3_4926">410H </span><span id="t2s_4926" class="t s3_4926">1040 </span><span id="t2t_4926" class="t s3_4926">IA32_MC3_CTL </span><span id="t2u_4926" class="t s3_4926">See Section 16.3.2.1, “IA32_MC</span><span id="t2v_4926" class="t s4_4926">i</span><span id="t2w_4926" class="t s3_4926">_CTL MSRs.” </span>
<span id="t2x_4926" class="t s3_4926">411H </span><span id="t2y_4926" class="t s3_4926">1041 </span><span id="t2z_4926" class="t s3_4926">IA32_MC3_STATUS </span><span id="t30_4926" class="t s3_4926">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t31_4926" class="t s3_4926">412H </span><span id="t32_4926" class="t s3_4926">1042 </span><span id="t33_4926" class="t s3_4926">MSR_MC3_ADDR </span><span id="t34_4926" class="t s3_4926">Unique </span><span id="t35_4926" class="t s3_4926">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t36_4926" class="t s3_4926">The MSR_MC3_ADDR register is either not implemented or </span>
<span id="t37_4926" class="t s3_4926">contains no address if the ADDRV flag in the </span>
<span id="t38_4926" class="t s3_4926">MSR_MC3_STATUS register is clear. When not implemented in </span>
<span id="t39_4926" class="t s3_4926">the processor, all reads and writes to this MSR will cause a </span>
<span id="t3a_4926" class="t s3_4926">general-protection exception. </span>
<span id="t3b_4926" class="t s5_4926">Table 2-58. </span><span id="t3c_4926" class="t s5_4926">MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV </span>
<span id="t3d_4926" class="t s6_4926">Register </span>
<span id="t3e_4926" class="t s6_4926">Address </span><span id="t3f_4926" class="t s6_4926">Register Name </span>
<span id="t3g_4926" class="t s6_4926">Shared/ </span>
<span id="t3h_4926" class="t s6_4926">Unique </span><span id="t3i_4926" class="t s6_4926">Bit Description </span>
<span id="t3j_4926" class="t s6_4926">Hex </span><span id="t3k_4926" class="t s6_4926">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
