# Reading pref.tcl
# do IITBRISC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/CODE/outcode/RISC-2022-CS232/qfiles/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:09:40 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work C:/CODE/outcode/RISC-2022-CS232/qfiles/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# End time: 20:09:41 on Apr 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/CODE/outcode/RISC-2022-CS232/qfiles/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:09:41 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work C:/CODE/outcode/RISC-2022-CS232/qfiles/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Memory
# -- Compiling architecture Behavioral of Memory
# End time: 20:09:42 on Apr 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/CODE/outcode/RISC-2022-CS232/qfiles/MultiCycleProcessorTest.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:09:42 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work C:/CODE/outcode/RISC-2022-CS232/qfiles/MultiCycleProcessorTest.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity MultiCycleProcessorTest
# -- Compiling architecture arc of MultiCycleProcessorTest
# End time: 20:09:42 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/CODE/outcode/RISC-2022-CS232/qfiles/simulation/modelsim/TesterWave.vwf.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:09:42 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work C:/CODE/outcode/RISC-2022-CS232/qfiles/simulation/modelsim/TesterWave.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MultiCycleProcessorTest_vhd_vec_tst
# -- Compiling architecture MultiCycleProcessorTest_arch of MultiCycleProcessorTest_vhd_vec_tst
# End time: 20:09:42 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  MultiCycleProcessorTest_vhd_vec_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" MultiCycleProcessorTest_vhd_vec_tst 
# Start time: 20:09:42 on Apr 16,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.multicycleprocessortest_vhd_vec_tst(multicycleprocessortest_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.multicycleprocessortest(arc)
# Loading work.memory(behavioral)
# Loading work.alu(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /multicycleprocessortest_vhd_vec_tst/i1/ALU_instance/cout has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HARDIK RAJPAL  Hostname: DESKTOP-LPRHNB6  ProcessID: 10468
#           Attempting to use alternate WLF file "./wlft0rnf73".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0rnf73
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: Ir branch
#    Time: 0 ps  Iteration: 0  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 0
#    Time: 0 ps  Iteration: 0  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: read instruction0
#    Time: 0 ps  Iteration: 0  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multicycleprocessortest_vhd_vec_tst/i1/ALU_instance
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multicycleprocessortest_vhd_vec_tst/i1/ALU_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /multicycleprocessortest_vhd_vec_tst/i1/mem_instance
# ** Note: read instruction32835
#    Time: 0 ps  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 3
#    Time: 500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 0
#    Time: 500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 3
#    Time: 1500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 1500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 1500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 1500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 1500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 1500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 1500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 0
#    Time: 1500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 1
#    Time: 1500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 3
#    Time: 2500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 2500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 2500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 2500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 2500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 2500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 2500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 1
#    Time: 2500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 3
#    Time: 3500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 3500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 3500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 3500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 3500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 3500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 3500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 1
#    Time: 3500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 4
#    Time: 3500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 4500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 4500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 4500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 4500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 4500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 4500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 4500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 4500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 1
#    Time: 4500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: temp3 4
#    Time: 4500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: Ir branch
#    Time: 4500 ns  Iteration: 2  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: opcode=beq
#    Time: 4500 ns  Iteration: 2  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 5500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 5500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 5500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 5500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 5500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 5500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 5500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 4
#    Time: 5500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 5
#    Time: 5500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 6500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 6500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 6500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 6500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 6500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 6500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 6500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 5
#    Time: 6500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 7500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 7500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 7500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 7500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 7500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 7500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 7500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 7500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 5
#    Time: 7500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 8
#    Time: 7500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 8500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 8500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 8500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 8500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 8500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 8500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 8500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 8500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 5
#    Time: 8500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 8500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 9500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 9500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 9500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 9500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 9500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 9500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 9500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 9500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 5
#    Time: 9500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 6
#    Time: 9500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 10500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 10500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 10500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 10500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 10500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 10500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 10500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 6
#    Time: 10500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 11500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 11500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 11500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 11500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 11500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 11500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 11500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 11500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 6
#    Time: 11500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 9
#    Time: 11500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 12500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 12500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 12500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 12500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 12500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 12500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 12500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 12500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 6
#    Time: 12500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 12500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 13500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 13500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 13500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 13500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 13500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 13500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 13500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 13500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 6
#    Time: 13500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 7
#    Time: 13500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 14500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 14500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 14500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 14500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 14500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 14500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 14500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 14500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 7
#    Time: 14500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 15500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 15500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 15500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 15500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 15500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 15500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 15500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 15500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 7
#    Time: 15500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 10
#    Time: 15500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 16500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 16500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 16500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 16500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 16500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 16500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 16500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 16500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 7
#    Time: 16500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 17500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 17500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 17500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 17500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 17500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 17500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 17500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 17500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 7
#    Time: 17500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 8
#    Time: 17500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 18500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 18500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 18500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 18500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 18500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 18500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 18500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 18500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 8
#    Time: 18500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 19500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 19500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 19500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 19500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 19500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 19500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 19500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 8
#    Time: 19500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 11
#    Time: 19500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 20500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 20500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 20500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 20500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 20500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 20500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 20500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 8
#    Time: 20500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 21500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 21500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 21500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 21500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 21500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 21500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 21500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 21500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 8
#    Time: 21500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 9
#    Time: 21500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 22500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 22500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 22500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 22500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 22500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 22500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 22500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 22500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 9
#    Time: 22500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 23500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 23500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 23500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 23500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 23500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 23500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 23500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 23500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 9
#    Time: 23500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 12
#    Time: 23500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 24500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 24500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 24500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 24500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 24500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 24500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 24500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 24500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 9
#    Time: 24500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 24500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 25500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 25500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 25500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 25500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 25500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 25500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 25500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 25500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 9
#    Time: 25500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 10
#    Time: 25500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 26500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 26500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 26500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 26500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 26500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 26500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 26500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 26500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 10
#    Time: 26500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 27500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 27500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 27500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 27500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 27500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 27500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 27500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 27500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 10
#    Time: 27500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 13
#    Time: 27500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 28500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 28500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 28500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 28500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 28500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 28500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 28500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 28500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 10
#    Time: 28500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 28500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 29500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 29500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 29500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 29500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 29500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 29500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 29500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 29500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 10
#    Time: 29500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 11
#    Time: 29500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 30500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 30500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 30500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 30500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 30500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 30500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 30500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 11
#    Time: 30500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 31500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 31500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 31500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 31500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 31500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 31500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 31500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 31500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 11
#    Time: 31500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 14
#    Time: 31500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 32500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 32500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 32500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 32500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 32500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 32500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 32500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 32500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 11
#    Time: 32500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 32500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 33500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 33500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 33500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 33500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 33500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 33500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 33500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 33500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 11
#    Time: 33500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 12
#    Time: 33500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 34500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 34500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 34500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 34500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 34500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 34500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 34500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 34500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 12
#    Time: 34500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 35500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 35500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 35500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 35500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 35500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 35500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 35500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 12
#    Time: 35500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 15
#    Time: 35500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 36500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 36500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 36500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 36500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 36500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 36500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 36500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 36500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 12
#    Time: 36500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 36500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 37500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 37500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 37500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 37500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 37500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 37500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 37500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 37500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 12
#    Time: 37500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 13
#    Time: 37500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 38500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 38500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 38500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 38500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 38500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 38500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 38500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 38500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 13
#    Time: 38500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 39500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg0 = 0
#    Time: 39500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg1 = 3
#    Time: 39500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg2 = 0
#    Time: 39500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg3 = 0
#    Time: 39500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg4 = 0
#    Time: 39500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg5 = 0
#    Time: 39500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg6 = 0
#    Time: 39500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: reg7 = 13
#    Time: 39500 ns  Iteration: 1  Instance: /multicycleprocessortest_vhd_vec_tst/i1
# ** Note: aluC: 16
#    Time: 39500 ns  Iteration: 3  Instance: /multicycleprocessortest_vhd_vec_tst/i1
