
RegulatorTemperatury.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000974c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  080098f0  080098f0  000198f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d4c  08009d4c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  08009d4c  08009d4c  00019d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d54  08009d54  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d54  08009d54  00019d54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009d58  08009d58  00019d58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08009d5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  200001f4  08009f50  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000044c  08009f50  0002044c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016ac3  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002eb0  00000000  00000000  00036ce7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001128  00000000  00000000  00039b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001018  00000000  00000000  0003acc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000192c1  00000000  00000000  0003bcd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015bde  00000000  00000000  00054f99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000945aa  00000000  00000000  0006ab77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ff121  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059f8  00000000  00000000  000ff174  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080098d4 	.word	0x080098d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	080098d4 	.word	0x080098d4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b088      	sub	sp, #32
 8000f54:	af04      	add	r7, sp, #16
 8000f56:	4603      	mov	r3, r0
 8000f58:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	; (8000f88 <BMP280_Read8+0x38>)
 8000f60:	6818      	ldr	r0, [r3, #0]
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	230a      	movs	r3, #10
 8000f68:	9302      	str	r3, [sp, #8]
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	9301      	str	r3, [sp, #4]
 8000f6e:	f107 030f 	add.w	r3, r7, #15
 8000f72:	9300      	str	r3, [sp, #0]
 8000f74:	2301      	movs	r3, #1
 8000f76:	21ec      	movs	r1, #236	; 0xec
 8000f78:	f002 fb90 	bl	800369c <HAL_I2C_Mem_Read>
  return tmp;
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	2000023c 	.word	0x2000023c

08000f8c <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af04      	add	r7, sp, #16
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 8000f96:	4b0d      	ldr	r3, [pc, #52]	; (8000fcc <BMP280_Read16+0x40>)
 8000f98:	6818      	ldr	r0, [r3, #0]
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	230a      	movs	r3, #10
 8000fa0:	9302      	str	r3, [sp, #8]
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	9301      	str	r3, [sp, #4]
 8000fa6:	f107 030c 	add.w	r3, r7, #12
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2301      	movs	r3, #1
 8000fae:	21ec      	movs	r1, #236	; 0xec
 8000fb0:	f002 fb74 	bl	800369c <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 8000fb4:	7b3b      	ldrb	r3, [r7, #12]
 8000fb6:	021b      	lsls	r3, r3, #8
 8000fb8:	b21a      	sxth	r2, r3
 8000fba:	7b7b      	ldrb	r3, [r7, #13]
 8000fbc:	b21b      	sxth	r3, r3
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	b21b      	sxth	r3, r3
 8000fc2:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3710      	adds	r7, #16
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	2000023c 	.word	0x2000023c

08000fd0 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff ffd5 	bl	8000f8c <BMP280_Read16>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 8000fe6:	89fb      	ldrh	r3, [r7, #14]
 8000fe8:	0a1b      	lsrs	r3, r3, #8
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	b21a      	sxth	r2, r3
 8000fee:	89fb      	ldrh	r3, [r7, #14]
 8000ff0:	021b      	lsls	r3, r3, #8
 8000ff2:	b21b      	sxth	r3, r3
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	b21b      	sxth	r3, r3
 8000ff8:	b29b      	uxth	r3, r3
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
	...

08001004 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b086      	sub	sp, #24
 8001008:	af04      	add	r7, sp, #16
 800100a:	4603      	mov	r3, r0
 800100c:	460a      	mov	r2, r1
 800100e:	71fb      	strb	r3, [r7, #7]
 8001010:	4613      	mov	r3, r2
 8001012:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 8001014:	4b08      	ldr	r3, [pc, #32]	; (8001038 <BMP280_Write8+0x34>)
 8001016:	6818      	ldr	r0, [r3, #0]
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	b29a      	uxth	r2, r3
 800101c:	230a      	movs	r3, #10
 800101e:	9302      	str	r3, [sp, #8]
 8001020:	2301      	movs	r3, #1
 8001022:	9301      	str	r3, [sp, #4]
 8001024:	1dbb      	adds	r3, r7, #6
 8001026:	9300      	str	r3, [sp, #0]
 8001028:	2301      	movs	r3, #1
 800102a:	21ec      	movs	r1, #236	; 0xec
 800102c:	f002 fa3c 	bl	80034a8 <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 8001030:	bf00      	nop
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	2000023c 	.word	0x2000023c

0800103c <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b088      	sub	sp, #32
 8001040:	af04      	add	r7, sp, #16
 8001042:	4603      	mov	r3, r0
 8001044:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
 8001046:	4b0d      	ldr	r3, [pc, #52]	; (800107c <BMP280_Read24+0x40>)
 8001048:	6818      	ldr	r0, [r3, #0]
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	b29a      	uxth	r2, r3
 800104e:	230a      	movs	r3, #10
 8001050:	9302      	str	r3, [sp, #8]
 8001052:	2303      	movs	r3, #3
 8001054:	9301      	str	r3, [sp, #4]
 8001056:	f107 030c 	add.w	r3, r7, #12
 800105a:	9300      	str	r3, [sp, #0]
 800105c:	2301      	movs	r3, #1
 800105e:	21ec      	movs	r1, #236	; 0xec
 8001060:	f002 fb1c 	bl	800369c <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 8001064:	7b3b      	ldrb	r3, [r7, #12]
 8001066:	041a      	lsls	r2, r3, #16
 8001068:	7b7b      	ldrb	r3, [r7, #13]
 800106a:	021b      	lsls	r3, r3, #8
 800106c:	4313      	orrs	r3, r2
 800106e:	7bba      	ldrb	r2, [r7, #14]
 8001070:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 8001072:	4618      	mov	r0, r3
 8001074:	3710      	adds	r7, #16
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	2000023c 	.word	0x2000023c

08001080 <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	4608      	mov	r0, r1
 800108a:	4611      	mov	r1, r2
 800108c:	461a      	mov	r2, r3
 800108e:	4603      	mov	r3, r0
 8001090:	70fb      	strb	r3, [r7, #3]
 8001092:	460b      	mov	r3, r1
 8001094:	70bb      	strb	r3, [r7, #2]
 8001096:	4613      	mov	r3, r2
 8001098:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 800109a:	4a48      	ldr	r2, [pc, #288]	; (80011bc <BMP280_Init+0x13c>)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 80010a0:	787b      	ldrb	r3, [r7, #1]
 80010a2:	2b03      	cmp	r3, #3
 80010a4:	d901      	bls.n	80010aa <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 80010a6:	2303      	movs	r3, #3
 80010a8:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 80010aa:	4a45      	ldr	r2, [pc, #276]	; (80011c0 <BMP280_Init+0x140>)
 80010ac:	787b      	ldrb	r3, [r7, #1]
 80010ae:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 80010b0:	787b      	ldrb	r3, [r7, #1]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d101      	bne.n	80010ba <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 80010b6:	2300      	movs	r3, #0
 80010b8:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 80010ba:	78fb      	ldrb	r3, [r7, #3]
 80010bc:	2b05      	cmp	r3, #5
 80010be:	d901      	bls.n	80010c4 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 80010c0:	2305      	movs	r3, #5
 80010c2:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 80010c4:	4a3f      	ldr	r2, [pc, #252]	; (80011c4 <BMP280_Init+0x144>)
 80010c6:	78fb      	ldrb	r3, [r7, #3]
 80010c8:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 80010ca:	78bb      	ldrb	r3, [r7, #2]
 80010cc:	2b05      	cmp	r3, #5
 80010ce:	d901      	bls.n	80010d4 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 80010d0:	2305      	movs	r3, #5
 80010d2:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 80010d4:	4a3c      	ldr	r2, [pc, #240]	; (80011c8 <BMP280_Init+0x148>)
 80010d6:	78bb      	ldrb	r3, [r7, #2]
 80010d8:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 80010da:	bf00      	nop
 80010dc:	20d0      	movs	r0, #208	; 0xd0
 80010de:	f7ff ff37 	bl	8000f50 <BMP280_Read8>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b58      	cmp	r3, #88	; 0x58
 80010e6:	d1f9      	bne.n	80010dc <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 80010e8:	2088      	movs	r0, #136	; 0x88
 80010ea:	f7ff ff71 	bl	8000fd0 <BMP280_Read16LE>
 80010ee:	4603      	mov	r3, r0
 80010f0:	461a      	mov	r2, r3
 80010f2:	4b36      	ldr	r3, [pc, #216]	; (80011cc <BMP280_Init+0x14c>)
 80010f4:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 80010f6:	208a      	movs	r0, #138	; 0x8a
 80010f8:	f7ff ff6a 	bl	8000fd0 <BMP280_Read16LE>
 80010fc:	4603      	mov	r3, r0
 80010fe:	b21a      	sxth	r2, r3
 8001100:	4b33      	ldr	r3, [pc, #204]	; (80011d0 <BMP280_Init+0x150>)
 8001102:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 8001104:	208c      	movs	r0, #140	; 0x8c
 8001106:	f7ff ff63 	bl	8000fd0 <BMP280_Read16LE>
 800110a:	4603      	mov	r3, r0
 800110c:	b21a      	sxth	r2, r3
 800110e:	4b31      	ldr	r3, [pc, #196]	; (80011d4 <BMP280_Init+0x154>)
 8001110:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 8001112:	208e      	movs	r0, #142	; 0x8e
 8001114:	f7ff ff5c 	bl	8000fd0 <BMP280_Read16LE>
 8001118:	4603      	mov	r3, r0
 800111a:	461a      	mov	r2, r3
 800111c:	4b2e      	ldr	r3, [pc, #184]	; (80011d8 <BMP280_Init+0x158>)
 800111e:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 8001120:	2090      	movs	r0, #144	; 0x90
 8001122:	f7ff ff55 	bl	8000fd0 <BMP280_Read16LE>
 8001126:	4603      	mov	r3, r0
 8001128:	b21a      	sxth	r2, r3
 800112a:	4b2c      	ldr	r3, [pc, #176]	; (80011dc <BMP280_Init+0x15c>)
 800112c:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 800112e:	2092      	movs	r0, #146	; 0x92
 8001130:	f7ff ff4e 	bl	8000fd0 <BMP280_Read16LE>
 8001134:	4603      	mov	r3, r0
 8001136:	b21a      	sxth	r2, r3
 8001138:	4b29      	ldr	r3, [pc, #164]	; (80011e0 <BMP280_Init+0x160>)
 800113a:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 800113c:	2094      	movs	r0, #148	; 0x94
 800113e:	f7ff ff47 	bl	8000fd0 <BMP280_Read16LE>
 8001142:	4603      	mov	r3, r0
 8001144:	b21a      	sxth	r2, r3
 8001146:	4b27      	ldr	r3, [pc, #156]	; (80011e4 <BMP280_Init+0x164>)
 8001148:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 800114a:	2096      	movs	r0, #150	; 0x96
 800114c:	f7ff ff40 	bl	8000fd0 <BMP280_Read16LE>
 8001150:	4603      	mov	r3, r0
 8001152:	b21a      	sxth	r2, r3
 8001154:	4b24      	ldr	r3, [pc, #144]	; (80011e8 <BMP280_Init+0x168>)
 8001156:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 8001158:	2098      	movs	r0, #152	; 0x98
 800115a:	f7ff ff39 	bl	8000fd0 <BMP280_Read16LE>
 800115e:	4603      	mov	r3, r0
 8001160:	b21a      	sxth	r2, r3
 8001162:	4b22      	ldr	r3, [pc, #136]	; (80011ec <BMP280_Init+0x16c>)
 8001164:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 8001166:	209a      	movs	r0, #154	; 0x9a
 8001168:	f7ff ff32 	bl	8000fd0 <BMP280_Read16LE>
 800116c:	4603      	mov	r3, r0
 800116e:	b21a      	sxth	r2, r3
 8001170:	4b1f      	ldr	r3, [pc, #124]	; (80011f0 <BMP280_Init+0x170>)
 8001172:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 8001174:	209c      	movs	r0, #156	; 0x9c
 8001176:	f7ff ff2b 	bl	8000fd0 <BMP280_Read16LE>
 800117a:	4603      	mov	r3, r0
 800117c:	b21a      	sxth	r2, r3
 800117e:	4b1d      	ldr	r3, [pc, #116]	; (80011f4 <BMP280_Init+0x174>)
 8001180:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 8001182:	209e      	movs	r0, #158	; 0x9e
 8001184:	f7ff ff24 	bl	8000fd0 <BMP280_Read16LE>
 8001188:	4603      	mov	r3, r0
 800118a:	b21a      	sxth	r2, r3
 800118c:	4b1a      	ldr	r3, [pc, #104]	; (80011f8 <BMP280_Init+0x178>)
 800118e:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8001190:	78fb      	ldrb	r3, [r7, #3]
 8001192:	015b      	lsls	r3, r3, #5
 8001194:	b25a      	sxtb	r2, r3
 8001196:	78bb      	ldrb	r3, [r7, #2]
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	b25b      	sxtb	r3, r3
 800119c:	4313      	orrs	r3, r2
 800119e:	b25a      	sxtb	r2, r3
 80011a0:	f997 3001 	ldrsb.w	r3, [r7, #1]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	b25b      	sxtb	r3, r3
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	4619      	mov	r1, r3
 80011ac:	20f4      	movs	r0, #244	; 0xf4
 80011ae:	f7ff ff29 	bl	8001004 <BMP280_Write8>
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	2000023c 	.word	0x2000023c
 80011c0:	20000240 	.word	0x20000240
 80011c4:	20000238 	.word	0x20000238
 80011c8:	2000022a 	.word	0x2000022a
 80011cc:	20000236 	.word	0x20000236
 80011d0:	2000022c 	.word	0x2000022c
 80011d4:	20000224 	.word	0x20000224
 80011d8:	20000230 	.word	0x20000230
 80011dc:	20000226 	.word	0x20000226
 80011e0:	20000242 	.word	0x20000242
 80011e4:	20000246 	.word	0x20000246
 80011e8:	2000022e 	.word	0x2000022e
 80011ec:	20000234 	.word	0x20000234
 80011f0:	20000228 	.word	0x20000228
 80011f4:	20000232 	.word	0x20000232
 80011f8:	20000244 	.word	0x20000244

080011fc <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 8001202:	4b3d      	ldr	r3, [pc, #244]	; (80012f8 <BMP280_ReadTemperature+0xfc>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	2b01      	cmp	r3, #1
 8001208:	d16d      	bne.n	80012e6 <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 800120a:	20f4      	movs	r0, #244	; 0xf4
 800120c:	f7ff fea0 	bl	8000f50 <BMP280_Read8>
 8001210:	4603      	mov	r3, r0
 8001212:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 8001214:	7dfb      	ldrb	r3, [r7, #23]
 8001216:	f023 0303 	bic.w	r3, r3, #3
 800121a:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 800121c:	7dfb      	ldrb	r3, [r7, #23]
 800121e:	f043 0301 	orr.w	r3, r3, #1
 8001222:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 8001224:	7dfb      	ldrb	r3, [r7, #23]
 8001226:	4619      	mov	r1, r3
 8001228:	20f4      	movs	r0, #244	; 0xf4
 800122a:	f7ff feeb 	bl	8001004 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 800122e:	20f4      	movs	r0, #244	; 0xf4
 8001230:	f7ff fe8e 	bl	8000f50 <BMP280_Read8>
 8001234:	4603      	mov	r3, r0
 8001236:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 8001238:	7dbb      	ldrb	r3, [r7, #22]
 800123a:	f003 0303 	and.w	r3, r3, #3
 800123e:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 8001240:	7dbb      	ldrb	r3, [r7, #22]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d14f      	bne.n	80012e6 <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 8001246:	20f4      	movs	r0, #244	; 0xf4
 8001248:	f7ff fe82 	bl	8000f50 <BMP280_Read8>
 800124c:	4603      	mov	r3, r0
 800124e:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 8001250:	7dbb      	ldrb	r3, [r7, #22]
 8001252:	f003 0303 	and.w	r3, r3, #3
 8001256:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 8001258:	7dbb      	ldrb	r3, [r7, #22]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d000      	beq.n	8001260 <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 800125e:	e7f2      	b.n	8001246 <BMP280_ReadTemperature+0x4a>
				  break;
 8001260:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 8001262:	20fa      	movs	r0, #250	; 0xfa
 8001264:	f7ff feea 	bl	800103c <BMP280_Read24>
 8001268:	4603      	mov	r3, r0
 800126a:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	111b      	asrs	r3, r3, #4
 8001270:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	10da      	asrs	r2, r3, #3
 8001276:	4b21      	ldr	r3, [pc, #132]	; (80012fc <BMP280_ReadTemperature+0x100>)
 8001278:	881b      	ldrh	r3, [r3, #0]
 800127a:	005b      	lsls	r3, r3, #1
 800127c:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 800127e:	4a20      	ldr	r2, [pc, #128]	; (8001300 <BMP280_ReadTemperature+0x104>)
 8001280:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001284:	fb02 f303 	mul.w	r3, r2, r3
 8001288:	12db      	asrs	r3, r3, #11
 800128a:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	111b      	asrs	r3, r3, #4
 8001290:	4a1a      	ldr	r2, [pc, #104]	; (80012fc <BMP280_ReadTemperature+0x100>)
 8001292:	8812      	ldrh	r2, [r2, #0]
 8001294:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001296:	693a      	ldr	r2, [r7, #16]
 8001298:	1112      	asrs	r2, r2, #4
 800129a:	4918      	ldr	r1, [pc, #96]	; (80012fc <BMP280_ReadTemperature+0x100>)
 800129c:	8809      	ldrh	r1, [r1, #0]
 800129e:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 80012a0:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 80012a4:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 80012a6:	4a17      	ldr	r2, [pc, #92]	; (8001304 <BMP280_ReadTemperature+0x108>)
 80012a8:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 80012ac:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 80012b0:	139b      	asrs	r3, r3, #14
 80012b2:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 80012b4:	68fa      	ldr	r2, [r7, #12]
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	4413      	add	r3, r2
 80012ba:	4a13      	ldr	r2, [pc, #76]	; (8001308 <BMP280_ReadTemperature+0x10c>)
 80012bc:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 80012be:	4b12      	ldr	r3, [pc, #72]	; (8001308 <BMP280_ReadTemperature+0x10c>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	4613      	mov	r3, r2
 80012c4:	009b      	lsls	r3, r3, #2
 80012c6:	4413      	add	r3, r2
 80012c8:	3380      	adds	r3, #128	; 0x80
 80012ca:	121b      	asrs	r3, r3, #8
 80012cc:	ee07 3a90 	vmov	s15, r3
 80012d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012d4:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 80012d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80012dc:	eddf 6a0b 	vldr	s13, [pc, #44]	; 800130c <BMP280_ReadTemperature+0x110>
 80012e0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80012e4:	e001      	b.n	80012ea <BMP280_ReadTemperature+0xee>
	  }
  }

  return -1;
 80012e6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80012ea:	eef0 7a47 	vmov.f32	s15, s14
}
 80012ee:	eeb0 0a67 	vmov.f32	s0, s15
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000240 	.word	0x20000240
 80012fc:	20000236 	.word	0x20000236
 8001300:	2000022c 	.word	0x2000022c
 8001304:	20000224 	.word	0x20000224
 8001308:	20000248 	.word	0x20000248
 800130c:	42c80000 	.word	0x42c80000

08001310 <software_delay>:
/**
* Software busy delay
* @param[in] tick Number of ticks to wait
*/
static void software_delay(uint32_t tick)
{
 8001310:	b480      	push	{r7}
 8001312:	b085      	sub	sp, #20
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
	uint32_t delay;
	while(tick-->0)
 8001318:	e00c      	b.n	8001334 <software_delay+0x24>
	{
		for(delay=5; delay>0; delay--){
 800131a:	2305      	movs	r3, #5
 800131c:	60fb      	str	r3, [r7, #12]
 800131e:	e006      	b.n	800132e <software_delay+0x1e>
			asm("nop");
 8001320:	bf00      	nop
			asm("nop");
 8001322:	bf00      	nop
			asm("nop");
 8001324:	bf00      	nop
			asm("nop");
 8001326:	bf00      	nop
		for(delay=5; delay>0; delay--){
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	3b01      	subs	r3, #1
 800132c:	60fb      	str	r3, [r7, #12]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d1f5      	bne.n	8001320 <software_delay+0x10>
	while(tick-->0)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	1e5a      	subs	r2, r3, #1
 8001338:	607a      	str	r2, [r7, #4]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1ed      	bne.n	800131a <software_delay+0xa>
		}
	}
}
 800133e:	bf00      	nop
 8001340:	bf00      	nop
 8001342:	3714      	adds	r7, #20
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <LCD_init>:
/**
* Initialization of LCD display in 4 bits mode
* @details Before use initialize GPIOs
*/
void LCD_init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08c      	sub	sp, #48	; 0x30
 8001350:	af00      	add	r7, sp, #0
	software_delay(1000000);
 8001352:	4849      	ldr	r0, [pc, #292]	; (8001478 <LCD_init+0x12c>)
 8001354:	f7ff ffdc 	bl	8001310 <software_delay>
	LCD_send_4bits(0x03,0,0);	software_delay(1000000);
 8001358:	2200      	movs	r2, #0
 800135a:	2100      	movs	r1, #0
 800135c:	2003      	movs	r0, #3
 800135e:	f000 f89d 	bl	800149c <LCD_send_4bits>
 8001362:	4845      	ldr	r0, [pc, #276]	; (8001478 <LCD_init+0x12c>)
 8001364:	f7ff ffd4 	bl	8001310 <software_delay>
	LCD_send_4bits(0x03,0,0);	software_delay(1000000);
 8001368:	2200      	movs	r2, #0
 800136a:	2100      	movs	r1, #0
 800136c:	2003      	movs	r0, #3
 800136e:	f000 f895 	bl	800149c <LCD_send_4bits>
 8001372:	4841      	ldr	r0, [pc, #260]	; (8001478 <LCD_init+0x12c>)
 8001374:	f7ff ffcc 	bl	8001310 <software_delay>
	LCD_send_4bits(0x03,0,0);	software_delay(400000);
 8001378:	2200      	movs	r2, #0
 800137a:	2100      	movs	r1, #0
 800137c:	2003      	movs	r0, #3
 800137e:	f000 f88d 	bl	800149c <LCD_send_4bits>
 8001382:	483e      	ldr	r0, [pc, #248]	; (800147c <LCD_init+0x130>)
 8001384:	f7ff ffc4 	bl	8001310 <software_delay>
	//Set 4-bit
	LCD_send_4bits(0x02,0,0);	software_delay(400000);
 8001388:	2200      	movs	r2, #0
 800138a:	2100      	movs	r1, #0
 800138c:	2002      	movs	r0, #2
 800138e:	f000 f885 	bl	800149c <LCD_send_4bits>
 8001392:	483a      	ldr	r0, [pc, #232]	; (800147c <LCD_init+0x130>)
 8001394:	f7ff ffbc 	bl	8001310 <software_delay>

	//Function SET
	LCD_write_command(LCD_FUNCTION_INSTRUCTION | LCD_FUNCTION_DL_4BIT | LCD_FUNCTION_LINE_NUMBER_2 | LCD_FUNCTION_FONT_5x8); software_delay(50000);
 8001398:	2028      	movs	r0, #40	; 0x28
 800139a:	f000 f91a 	bl	80015d2 <LCD_write_command>
 800139e:	f24c 3050 	movw	r0, #50000	; 0xc350
 80013a2:	f7ff ffb5 	bl	8001310 <software_delay>
	//Display on
	LCD_write_command(LCD_DISPLAY_INSTRUCTION | LCD_DISPLAY_ON | LCD_DISPLAY_CURSOR_OFF | LCD_DISPLAY_BLINK_OFF);software_delay(100000);
 80013a6:	200c      	movs	r0, #12
 80013a8:	f000 f913 	bl	80015d2 <LCD_write_command>
 80013ac:	4834      	ldr	r0, [pc, #208]	; (8001480 <LCD_init+0x134>)
 80013ae:	f7ff ffaf 	bl	8001310 <software_delay>
	//Display clear
	LCD_write_command(LCD_CLEAR_INSTRUCTION);software_delay(100000);
 80013b2:	2001      	movs	r0, #1
 80013b4:	f000 f90d 	bl	80015d2 <LCD_write_command>
 80013b8:	4831      	ldr	r0, [pc, #196]	; (8001480 <LCD_init+0x134>)
 80013ba:	f7ff ffa9 	bl	8001310 <software_delay>
	//Entry mode
	LCD_write_command(LCD_ENTRY_MODE_INSTRUCTION | LCD_ENTRY_MODE_INCREMENT | LCD_ENTRY_MODE_SHIFT_DISPLAY_OFF);software_delay(100000);
 80013be:	2006      	movs	r0, #6
 80013c0:	f000 f907 	bl	80015d2 <LCD_write_command>
 80013c4:	482e      	ldr	r0, [pc, #184]	; (8001480 <LCD_init+0x134>)
 80013c6:	f7ff ffa3 	bl	8001310 <software_delay>
	//Init end

	//Return home
	LCD_write_command(LCD_HOME_INSTRUCTION);	software_delay(100000);
 80013ca:	2002      	movs	r0, #2
 80013cc:	f000 f901 	bl	80015d2 <LCD_write_command>
 80013d0:	482b      	ldr	r0, [pc, #172]	; (8001480 <LCD_init+0x134>)
 80013d2:	f7ff ff9d 	bl	8001310 <software_delay>
	

	uint8_t custom_char1[] = LCD_CUSTOM_CHAR_ARROW_UP_PATERN;
 80013d6:	4a2b      	ldr	r2, [pc, #172]	; (8001484 <LCD_init+0x138>)
 80013d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013e0:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char1, 0);
 80013e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013e8:	2100      	movs	r1, #0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f000 f968 	bl	80016c0 <LCD_create_custom_character>
	uint8_t custom_char2[] = LCD_CUSTOM_CHAR_ARROW_DOWN_PATERN;
 80013f0:	4a25      	ldr	r2, [pc, #148]	; (8001488 <LCD_init+0x13c>)
 80013f2:	f107 0320 	add.w	r3, r7, #32
 80013f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013fa:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char2, 1);
 80013fe:	f107 0320 	add.w	r3, r7, #32
 8001402:	2101      	movs	r1, #1
 8001404:	4618      	mov	r0, r3
 8001406:	f000 f95b 	bl	80016c0 <LCD_create_custom_character>
	uint8_t custom_char3[] = LCD_CUSTOM_CHAR_ARROW_OUT_PATERN;
 800140a:	4a20      	ldr	r2, [pc, #128]	; (800148c <LCD_init+0x140>)
 800140c:	f107 0318 	add.w	r3, r7, #24
 8001410:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001414:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char3, 2);
 8001418:	f107 0318 	add.w	r3, r7, #24
 800141c:	2102      	movs	r1, #2
 800141e:	4618      	mov	r0, r3
 8001420:	f000 f94e 	bl	80016c0 <LCD_create_custom_character>
	uint8_t custom_char4[] = LCD_CUSTOM_CHAR_ARROW_INTO_PATERN;
 8001424:	4a1a      	ldr	r2, [pc, #104]	; (8001490 <LCD_init+0x144>)
 8001426:	f107 0310 	add.w	r3, r7, #16
 800142a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800142e:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char4, 3);
 8001432:	f107 0310 	add.w	r3, r7, #16
 8001436:	2103      	movs	r1, #3
 8001438:	4618      	mov	r0, r3
 800143a:	f000 f941 	bl	80016c0 <LCD_create_custom_character>
	uint8_t custom_char5[] = LCD_CUSTOM_CHAR_ARROW_ENTER_PATERN;
 800143e:	4a15      	ldr	r2, [pc, #84]	; (8001494 <LCD_init+0x148>)
 8001440:	f107 0308 	add.w	r3, r7, #8
 8001444:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001448:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char5, 4);
 800144c:	f107 0308 	add.w	r3, r7, #8
 8001450:	2104      	movs	r1, #4
 8001452:	4618      	mov	r0, r3
 8001454:	f000 f934 	bl	80016c0 <LCD_create_custom_character>
	uint8_t custom_char6[] = LCD_CUSTOM_CHAR_ARROW_PLUS_MINUS_PATERN;
 8001458:	4a0f      	ldr	r2, [pc, #60]	; (8001498 <LCD_init+0x14c>)
 800145a:	463b      	mov	r3, r7
 800145c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001460:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_create_custom_character(custom_char6, 5);
 8001464:	463b      	mov	r3, r7
 8001466:	2105      	movs	r1, #5
 8001468:	4618      	mov	r0, r3
 800146a:	f000 f929 	bl	80016c0 <LCD_create_custom_character>


}
 800146e:	bf00      	nop
 8001470:	3730      	adds	r7, #48	; 0x30
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	000f4240 	.word	0x000f4240
 800147c:	00061a80 	.word	0x00061a80
 8001480:	000186a0 	.word	0x000186a0
 8001484:	080098f0 	.word	0x080098f0
 8001488:	080098f8 	.word	0x080098f8
 800148c:	08009900 	.word	0x08009900
 8001490:	08009908 	.word	0x08009908
 8001494:	08009910 	.word	0x08009910
 8001498:	08009918 	.word	0x08009918

0800149c <LCD_send_4bits>:


void LCD_send_4bits(uint8_t data_to_send, char RS, char RW)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
 80014a6:	460b      	mov	r3, r1
 80014a8:	71bb      	strb	r3, [r7, #6]
 80014aa:	4613      	mov	r3, r2
 80014ac:	717b      	strb	r3, [r7, #5]
	LCD_GPIO_SET_VALUE(LCD_GPIO_RS_Pin, RS, LCD_GPIO_RS_Port);
 80014ae:	79bb      	ldrb	r3, [r7, #6]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d105      	bne.n	80014c0 <LCD_send_4bits+0x24>
 80014b4:	2200      	movs	r2, #0
 80014b6:	2102      	movs	r1, #2
 80014b8:	4836      	ldr	r0, [pc, #216]	; (8001594 <LCD_send_4bits+0xf8>)
 80014ba:	f001 fe97 	bl	80031ec <HAL_GPIO_WritePin>
 80014be:	e004      	b.n	80014ca <LCD_send_4bits+0x2e>
 80014c0:	2201      	movs	r2, #1
 80014c2:	2102      	movs	r1, #2
 80014c4:	4833      	ldr	r0, [pc, #204]	; (8001594 <LCD_send_4bits+0xf8>)
 80014c6:	f001 fe91 	bl	80031ec <HAL_GPIO_WritePin>
	//set RW to LOW (GND) by hardware

	if(data_to_send&(0x01<<0)){LCD_DATABIT_ON(4);}else{LCD_DATABIT_OFF(4);}
 80014ca:	79fb      	ldrb	r3, [r7, #7]
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d006      	beq.n	80014e2 <LCD_send_4bits+0x46>
 80014d4:	2201      	movs	r2, #1
 80014d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014da:	482f      	ldr	r0, [pc, #188]	; (8001598 <LCD_send_4bits+0xfc>)
 80014dc:	f001 fe86 	bl	80031ec <HAL_GPIO_WritePin>
 80014e0:	e005      	b.n	80014ee <LCD_send_4bits+0x52>
 80014e2:	2200      	movs	r2, #0
 80014e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014e8:	482b      	ldr	r0, [pc, #172]	; (8001598 <LCD_send_4bits+0xfc>)
 80014ea:	f001 fe7f 	bl	80031ec <HAL_GPIO_WritePin>
	if(data_to_send&(0x01<<1)){LCD_DATABIT_ON(5);}else{LCD_DATABIT_OFF(5);}
 80014ee:	79fb      	ldrb	r3, [r7, #7]
 80014f0:	f003 0302 	and.w	r3, r3, #2
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d005      	beq.n	8001504 <LCD_send_4bits+0x68>
 80014f8:	2201      	movs	r2, #1
 80014fa:	2110      	movs	r1, #16
 80014fc:	4826      	ldr	r0, [pc, #152]	; (8001598 <LCD_send_4bits+0xfc>)
 80014fe:	f001 fe75 	bl	80031ec <HAL_GPIO_WritePin>
 8001502:	e004      	b.n	800150e <LCD_send_4bits+0x72>
 8001504:	2200      	movs	r2, #0
 8001506:	2110      	movs	r1, #16
 8001508:	4823      	ldr	r0, [pc, #140]	; (8001598 <LCD_send_4bits+0xfc>)
 800150a:	f001 fe6f 	bl	80031ec <HAL_GPIO_WritePin>
	if(data_to_send&(0x01<<2)){LCD_DATABIT_ON(6);}else{LCD_DATABIT_OFF(6);}
 800150e:	79fb      	ldrb	r3, [r7, #7]
 8001510:	f003 0304 	and.w	r3, r3, #4
 8001514:	2b00      	cmp	r3, #0
 8001516:	d005      	beq.n	8001524 <LCD_send_4bits+0x88>
 8001518:	2201      	movs	r2, #1
 800151a:	2180      	movs	r1, #128	; 0x80
 800151c:	481d      	ldr	r0, [pc, #116]	; (8001594 <LCD_send_4bits+0xf8>)
 800151e:	f001 fe65 	bl	80031ec <HAL_GPIO_WritePin>
 8001522:	e004      	b.n	800152e <LCD_send_4bits+0x92>
 8001524:	2200      	movs	r2, #0
 8001526:	2180      	movs	r1, #128	; 0x80
 8001528:	481a      	ldr	r0, [pc, #104]	; (8001594 <LCD_send_4bits+0xf8>)
 800152a:	f001 fe5f 	bl	80031ec <HAL_GPIO_WritePin>
	if(data_to_send&(0x01<<3)){LCD_DATABIT_ON(7);}else{LCD_DATABIT_OFF(7);}
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	f003 0308 	and.w	r3, r3, #8
 8001534:	2b00      	cmp	r3, #0
 8001536:	d006      	beq.n	8001546 <LCD_send_4bits+0xaa>
 8001538:	2201      	movs	r2, #1
 800153a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800153e:	4815      	ldr	r0, [pc, #84]	; (8001594 <LCD_send_4bits+0xf8>)
 8001540:	f001 fe54 	bl	80031ec <HAL_GPIO_WritePin>
 8001544:	e005      	b.n	8001552 <LCD_send_4bits+0xb6>
 8001546:	2200      	movs	r2, #0
 8001548:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800154c:	4811      	ldr	r0, [pc, #68]	; (8001594 <LCD_send_4bits+0xf8>)
 800154e:	f001 fe4d 	bl	80031ec <HAL_GPIO_WritePin>
	software_delay(100);
 8001552:	2064      	movs	r0, #100	; 0x64
 8001554:	f7ff fedc 	bl	8001310 <software_delay>
	
	LCD_GPIO_ON(LCD_GPIO_E_Pin, LCD_GPIO_E_Port);	software_delay(100);
 8001558:	2201      	movs	r2, #1
 800155a:	2110      	movs	r1, #16
 800155c:	480d      	ldr	r0, [pc, #52]	; (8001594 <LCD_send_4bits+0xf8>)
 800155e:	f001 fe45 	bl	80031ec <HAL_GPIO_WritePin>
 8001562:	2064      	movs	r0, #100	; 0x64
 8001564:	f7ff fed4 	bl	8001310 <software_delay>
	LCD_GPIO_OFF(LCD_GPIO_E_Pin, LCD_GPIO_E_Port);	software_delay(100);
 8001568:	2200      	movs	r2, #0
 800156a:	2110      	movs	r1, #16
 800156c:	4809      	ldr	r0, [pc, #36]	; (8001594 <LCD_send_4bits+0xf8>)
 800156e:	f001 fe3d 	bl	80031ec <HAL_GPIO_WritePin>
 8001572:	2064      	movs	r0, #100	; 0x64
 8001574:	f7ff fecc 	bl	8001310 <software_delay>
	LCD_GPIO_ON(LCD_GPIO_E_Pin, LCD_GPIO_E_Port);	software_delay(1000);
 8001578:	2201      	movs	r2, #1
 800157a:	2110      	movs	r1, #16
 800157c:	4805      	ldr	r0, [pc, #20]	; (8001594 <LCD_send_4bits+0xf8>)
 800157e:	f001 fe35 	bl	80031ec <HAL_GPIO_WritePin>
 8001582:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001586:	f7ff fec3 	bl	8001310 <software_delay>
}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40020000 	.word	0x40020000
 8001598:	40020400 	.word	0x40020400

0800159c <LCD_send_8bits_twice_4bits>:

void LCD_send_8bits_twice_4bits(uint8_t data, char RS, char RW)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	71fb      	strb	r3, [r7, #7]
 80015a6:	460b      	mov	r3, r1
 80015a8:	71bb      	strb	r3, [r7, #6]
 80015aa:	4613      	mov	r3, r2
 80015ac:	717b      	strb	r3, [r7, #5]
	LCD_send_4bits((data>>4), RS, RW);	//high part
 80015ae:	79fb      	ldrb	r3, [r7, #7]
 80015b0:	091b      	lsrs	r3, r3, #4
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	797a      	ldrb	r2, [r7, #5]
 80015b6:	79b9      	ldrb	r1, [r7, #6]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff ff6f 	bl	800149c <LCD_send_4bits>
	LCD_send_4bits(data, RS, RW);		//low part
 80015be:	797a      	ldrb	r2, [r7, #5]
 80015c0:	79b9      	ldrb	r1, [r7, #6]
 80015c2:	79fb      	ldrb	r3, [r7, #7]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff ff69 	bl	800149c <LCD_send_4bits>
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <LCD_write_command>:

void LCD_write_command(uint8_t command)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b082      	sub	sp, #8
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	4603      	mov	r3, r0
 80015da:	71fb      	strb	r3, [r7, #7]
	LCD_send_8bits_twice_4bits(command, 0, 0);
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	2200      	movs	r2, #0
 80015e0:	2100      	movs	r1, #0
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7ff ffda 	bl	800159c <LCD_send_8bits_twice_4bits>
	software_delay(10000);
 80015e8:	f242 7010 	movw	r0, #10000	; 0x2710
 80015ec:	f7ff fe90 	bl	8001310 <software_delay>
}
 80015f0:	bf00      	nop
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <LCD_write_data>:

void LCD_write_data(char byte_data)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	71fb      	strb	r3, [r7, #7]
	LCD_send_8bits_twice_4bits(byte_data, 1, 0);
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	2200      	movs	r2, #0
 8001606:	2101      	movs	r1, #1
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff ffc7 	bl	800159c <LCD_send_8bits_twice_4bits>
}
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
	...

08001618 <LCD_write_char>:

void LCD_write_char(char character)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	71fb      	strb	r3, [r7, #7]
	if(isprint(character))	LCD_write_data(character);
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	3301      	adds	r3, #1
 8001626:	4a07      	ldr	r2, [pc, #28]	; (8001644 <LCD_write_char+0x2c>)
 8001628:	4413      	add	r3, r2
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	f003 0397 	and.w	r3, r3, #151	; 0x97
 8001630:	2b00      	cmp	r3, #0
 8001632:	d003      	beq.n	800163c <LCD_write_char+0x24>
 8001634:	79fb      	ldrb	r3, [r7, #7]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ffde 	bl	80015f8 <LCD_write_data>
}
 800163c:	bf00      	nop
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	08009968 	.word	0x08009968

08001648 <LCD_write_text>:



void LCD_write_text(char* pText){
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
	while(*pText!='\0')
 8001650:	e007      	b.n	8001662 <LCD_write_text+0x1a>
	{
		LCD_write_char(*pText);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	4618      	mov	r0, r3
 8001658:	f7ff ffde 	bl	8001618 <LCD_write_char>
		pText++;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3301      	adds	r3, #1
 8001660:	607b      	str	r3, [r7, #4]
	while(*pText!='\0')
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d1f3      	bne.n	8001652 <LCD_write_text+0xa>
	}
}
 800166a:	bf00      	nop
 800166c:	bf00      	nop
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}

08001674 <LCD_goto_xy>:

void LCD_goto_xy(uint8_t line, uint8_t y)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	4603      	mov	r3, r0
 800167c:	460a      	mov	r2, r1
 800167e:	71fb      	strb	r3, [r7, #7]
 8001680:	4613      	mov	r3, r2
 8001682:	71bb      	strb	r3, [r7, #6]
	switch(line){
 8001684:	79fb      	ldrb	r3, [r7, #7]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d002      	beq.n	8001690 <LCD_goto_xy+0x1c>
 800168a:	2b01      	cmp	r3, #1
 800168c:	d003      	beq.n	8001696 <LCD_goto_xy+0x22>
 800168e:	e005      	b.n	800169c <LCD_goto_xy+0x28>
		case 0: line=0x00; break;
 8001690:	2300      	movs	r3, #0
 8001692:	71fb      	strb	r3, [r7, #7]
 8001694:	e004      	b.n	80016a0 <LCD_goto_xy+0x2c>
		case 1: line=0x40; break;
 8001696:	2340      	movs	r3, #64	; 0x40
 8001698:	71fb      	strb	r3, [r7, #7]
 800169a:	e001      	b.n	80016a0 <LCD_goto_xy+0x2c>
		default: line=0;
 800169c:	2300      	movs	r3, #0
 800169e:	71fb      	strb	r3, [r7, #7]
	}
	LCD_write_command(LCD_DDRAM_ADDRESS | (line+y));
 80016a0:	79fa      	ldrb	r2, [r7, #7]
 80016a2:	79bb      	ldrb	r3, [r7, #6]
 80016a4:	4413      	add	r3, r2
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	b25b      	sxtb	r3, r3
 80016aa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80016ae:	b25b      	sxtb	r3, r3
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff ff8d 	bl	80015d2 <LCD_write_command>
}
 80016b8:	bf00      	nop
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <LCD_create_custom_character>:
	return length;
}


void LCD_create_custom_character(uint8_t* pPattern, uint8_t position)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	460b      	mov	r3, r1
 80016ca:	70fb      	strb	r3, [r7, #3]
	LCD_write_command(LCD_CGRAM_ADDRESS | (position*8));
 80016cc:	78fb      	ldrb	r3, [r7, #3]
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	b25b      	sxtb	r3, r3
 80016d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016d8:	b25b      	sxtb	r3, r3
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff ff78 	bl	80015d2 <LCD_write_command>
	for (uint8_t i=0; i<8; i++)
 80016e2:	2300      	movs	r3, #0
 80016e4:	73fb      	strb	r3, [r7, #15]
 80016e6:	e009      	b.n	80016fc <LCD_create_custom_character+0x3c>
		LCD_write_data(pPattern[i]);
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	4413      	add	r3, r2
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff ff81 	bl	80015f8 <LCD_write_data>
	for (uint8_t i=0; i<8; i++)
 80016f6:	7bfb      	ldrb	r3, [r7, #15]
 80016f8:	3301      	adds	r3, #1
 80016fa:	73fb      	strb	r3, [r7, #15]
 80016fc:	7bfb      	ldrb	r3, [r7, #15]
 80016fe:	2b07      	cmp	r3, #7
 8001700:	d9f2      	bls.n	80016e8 <LCD_create_custom_character+0x28>
}
 8001702:	bf00      	nop
 8001704:	bf00      	nop
 8001706:	3710      	adds	r7, #16
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}

0800170c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	607b      	str	r3, [r7, #4]
 8001716:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <MX_DMA_Init+0x3c>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	4a0b      	ldr	r2, [pc, #44]	; (8001748 <MX_DMA_Init+0x3c>)
 800171c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001720:	6313      	str	r3, [r2, #48]	; 0x30
 8001722:	4b09      	ldr	r3, [pc, #36]	; (8001748 <MX_DMA_Init+0x3c>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800172a:	607b      	str	r3, [r7, #4]
 800172c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800172e:	2200      	movs	r2, #0
 8001730:	2100      	movs	r1, #0
 8001732:	2010      	movs	r0, #16
 8001734:	f001 f823 	bl	800277e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001738:	2010      	movs	r0, #16
 800173a:	f001 f83c 	bl	80027b6 <HAL_NVIC_EnableIRQ>

}
 800173e:	bf00      	nop
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	40023800 	.word	0x40023800

0800174c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b08a      	sub	sp, #40	; 0x28
 8001750:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001752:	f107 0314 	add.w	r3, r7, #20
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	605a      	str	r2, [r3, #4]
 800175c:	609a      	str	r2, [r3, #8]
 800175e:	60da      	str	r2, [r3, #12]
 8001760:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	613b      	str	r3, [r7, #16]
 8001766:	4b39      	ldr	r3, [pc, #228]	; (800184c <MX_GPIO_Init+0x100>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	4a38      	ldr	r2, [pc, #224]	; (800184c <MX_GPIO_Init+0x100>)
 800176c:	f043 0304 	orr.w	r3, r3, #4
 8001770:	6313      	str	r3, [r2, #48]	; 0x30
 8001772:	4b36      	ldr	r3, [pc, #216]	; (800184c <MX_GPIO_Init+0x100>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	f003 0304 	and.w	r3, r3, #4
 800177a:	613b      	str	r3, [r7, #16]
 800177c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	60fb      	str	r3, [r7, #12]
 8001782:	4b32      	ldr	r3, [pc, #200]	; (800184c <MX_GPIO_Init+0x100>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	4a31      	ldr	r2, [pc, #196]	; (800184c <MX_GPIO_Init+0x100>)
 8001788:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800178c:	6313      	str	r3, [r2, #48]	; 0x30
 800178e:	4b2f      	ldr	r3, [pc, #188]	; (800184c <MX_GPIO_Init+0x100>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001796:	60fb      	str	r3, [r7, #12]
 8001798:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	60bb      	str	r3, [r7, #8]
 800179e:	4b2b      	ldr	r3, [pc, #172]	; (800184c <MX_GPIO_Init+0x100>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	4a2a      	ldr	r2, [pc, #168]	; (800184c <MX_GPIO_Init+0x100>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	6313      	str	r3, [r2, #48]	; 0x30
 80017aa:	4b28      	ldr	r3, [pc, #160]	; (800184c <MX_GPIO_Init+0x100>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	60bb      	str	r3, [r7, #8]
 80017b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	607b      	str	r3, [r7, #4]
 80017ba:	4b24      	ldr	r3, [pc, #144]	; (800184c <MX_GPIO_Init+0x100>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	4a23      	ldr	r2, [pc, #140]	; (800184c <MX_GPIO_Init+0x100>)
 80017c0:	f043 0302 	orr.w	r3, r3, #2
 80017c4:	6313      	str	r3, [r2, #48]	; 0x30
 80017c6:	4b21      	ldr	r3, [pc, #132]	; (800184c <MX_GPIO_Init+0x100>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	f003 0302 	and.w	r3, r3, #2
 80017ce:	607b      	str	r3, [r7, #4]
 80017d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RS_Pin|LCD_E_Pin|LD2_Pin|LCD_D6_Pin
 80017d2:	2200      	movs	r2, #0
 80017d4:	f240 41b2 	movw	r1, #1202	; 0x4b2
 80017d8:	481d      	ldr	r0, [pc, #116]	; (8001850 <MX_GPIO_Init+0x104>)
 80017da:	f001 fd07 	bl	80031ec <HAL_GPIO_WritePin>
                          |LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_D4_Pin|LCD_D5_Pin, GPIO_PIN_RESET);
 80017de:	2200      	movs	r2, #0
 80017e0:	f44f 6182 	mov.w	r1, #1040	; 0x410
 80017e4:	481b      	ldr	r0, [pc, #108]	; (8001854 <MX_GPIO_Init+0x108>)
 80017e6:	f001 fd01 	bl	80031ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80017ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017f0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80017f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f6:	2300      	movs	r3, #0
 80017f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80017fa:	f107 0314 	add.w	r3, r7, #20
 80017fe:	4619      	mov	r1, r3
 8001800:	4815      	ldr	r0, [pc, #84]	; (8001858 <MX_GPIO_Init+0x10c>)
 8001802:	f001 fb6f 	bl	8002ee4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_E_Pin|LD2_Pin|LCD_D6_Pin
 8001806:	f240 43b2 	movw	r3, #1202	; 0x4b2
 800180a:	617b      	str	r3, [r7, #20]
                          |LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800180c:	2301      	movs	r3, #1
 800180e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001810:	2300      	movs	r3, #0
 8001812:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001814:	2300      	movs	r3, #0
 8001816:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001818:	f107 0314 	add.w	r3, r7, #20
 800181c:	4619      	mov	r1, r3
 800181e:	480c      	ldr	r0, [pc, #48]	; (8001850 <MX_GPIO_Init+0x104>)
 8001820:	f001 fb60 	bl	8002ee4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_D4_Pin|LCD_D5_Pin;
 8001824:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8001828:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800182a:	2301      	movs	r3, #1
 800182c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182e:	2300      	movs	r3, #0
 8001830:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001832:	2300      	movs	r3, #0
 8001834:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001836:	f107 0314 	add.w	r3, r7, #20
 800183a:	4619      	mov	r1, r3
 800183c:	4805      	ldr	r0, [pc, #20]	; (8001854 <MX_GPIO_Init+0x108>)
 800183e:	f001 fb51 	bl	8002ee4 <HAL_GPIO_Init>

}
 8001842:	bf00      	nop
 8001844:	3728      	adds	r7, #40	; 0x28
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40023800 	.word	0x40023800
 8001850:	40020000 	.word	0x40020000
 8001854:	40020400 	.word	0x40020400
 8001858:	40020800 	.word	0x40020800

0800185c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001860:	4b12      	ldr	r3, [pc, #72]	; (80018ac <MX_I2C1_Init+0x50>)
 8001862:	4a13      	ldr	r2, [pc, #76]	; (80018b0 <MX_I2C1_Init+0x54>)
 8001864:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001866:	4b11      	ldr	r3, [pc, #68]	; (80018ac <MX_I2C1_Init+0x50>)
 8001868:	4a12      	ldr	r2, [pc, #72]	; (80018b4 <MX_I2C1_Init+0x58>)
 800186a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800186c:	4b0f      	ldr	r3, [pc, #60]	; (80018ac <MX_I2C1_Init+0x50>)
 800186e:	2200      	movs	r2, #0
 8001870:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001872:	4b0e      	ldr	r3, [pc, #56]	; (80018ac <MX_I2C1_Init+0x50>)
 8001874:	2200      	movs	r2, #0
 8001876:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001878:	4b0c      	ldr	r3, [pc, #48]	; (80018ac <MX_I2C1_Init+0x50>)
 800187a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800187e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001880:	4b0a      	ldr	r3, [pc, #40]	; (80018ac <MX_I2C1_Init+0x50>)
 8001882:	2200      	movs	r2, #0
 8001884:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001886:	4b09      	ldr	r3, [pc, #36]	; (80018ac <MX_I2C1_Init+0x50>)
 8001888:	2200      	movs	r2, #0
 800188a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800188c:	4b07      	ldr	r3, [pc, #28]	; (80018ac <MX_I2C1_Init+0x50>)
 800188e:	2200      	movs	r2, #0
 8001890:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001892:	4b06      	ldr	r3, [pc, #24]	; (80018ac <MX_I2C1_Init+0x50>)
 8001894:	2200      	movs	r2, #0
 8001896:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001898:	4804      	ldr	r0, [pc, #16]	; (80018ac <MX_I2C1_Init+0x50>)
 800189a:	f001 fcc1 	bl	8003220 <HAL_I2C_Init>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018a4:	f000 fa52 	bl	8001d4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018a8:	bf00      	nop
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	2000024c 	.word	0x2000024c
 80018b0:	40005400 	.word	0x40005400
 80018b4:	000186a0 	.word	0x000186a0

080018b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08a      	sub	sp, #40	; 0x28
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 0314 	add.w	r3, r7, #20
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a19      	ldr	r2, [pc, #100]	; (800193c <HAL_I2C_MspInit+0x84>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d12b      	bne.n	8001932 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
 80018de:	4b18      	ldr	r3, [pc, #96]	; (8001940 <HAL_I2C_MspInit+0x88>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	4a17      	ldr	r2, [pc, #92]	; (8001940 <HAL_I2C_MspInit+0x88>)
 80018e4:	f043 0302 	orr.w	r3, r3, #2
 80018e8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ea:	4b15      	ldr	r3, [pc, #84]	; (8001940 <HAL_I2C_MspInit+0x88>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	613b      	str	r3, [r7, #16]
 80018f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018f6:	23c0      	movs	r3, #192	; 0xc0
 80018f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018fa:	2312      	movs	r3, #18
 80018fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001902:	2303      	movs	r3, #3
 8001904:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001906:	2304      	movs	r3, #4
 8001908:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800190a:	f107 0314 	add.w	r3, r7, #20
 800190e:	4619      	mov	r1, r3
 8001910:	480c      	ldr	r0, [pc, #48]	; (8001944 <HAL_I2C_MspInit+0x8c>)
 8001912:	f001 fae7 	bl	8002ee4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	4b09      	ldr	r3, [pc, #36]	; (8001940 <HAL_I2C_MspInit+0x88>)
 800191c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191e:	4a08      	ldr	r2, [pc, #32]	; (8001940 <HAL_I2C_MspInit+0x88>)
 8001920:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001924:	6413      	str	r3, [r2, #64]	; 0x40
 8001926:	4b06      	ldr	r3, [pc, #24]	; (8001940 <HAL_I2C_MspInit+0x88>)
 8001928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800192e:	60fb      	str	r3, [r7, #12]
 8001930:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001932:	bf00      	nop
 8001934:	3728      	adds	r7, #40	; 0x28
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40005400 	.word	0x40005400
 8001940:	40023800 	.word	0x40023800
 8001944:	40020400 	.word	0x40020400

08001948 <calculate_discrete_pid>:
/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
float32_t calculate_discrete_pid(pid_t* pid, int setPoint, float32_t temperature){
 8001948:	b5b0      	push	{r4, r5, r7, lr}
 800194a:	b08c      	sub	sp, #48	; 0x30
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	ed87 0a01 	vstr	s0, [r7, #4]
	float32_t u=0, P, I, D, error, integral, derivative;
 8001956:	f04f 0300 	mov.w	r3, #0
 800195a:	62fb      	str	r3, [r7, #44]	; 0x2c

	error = setPoint-temperature;
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	ee07 3a90 	vmov	s15, r3
 8001962:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001966:	edd7 7a01 	vldr	s15, [r7, #4]
 800196a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800196e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	//proportional part
	P = pidR.Kp * error;
 8001972:	4b37      	ldr	r3, [pc, #220]	; (8001a50 <calculate_discrete_pid+0x108>)
 8001974:	edd3 7a00 	vldr	s15, [r3]
 8001978:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800197c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001980:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	//integral part
	integral = pidR.previous_integral + (error+pidR.previous_error) ;
 8001984:	4b32      	ldr	r3, [pc, #200]	; (8001a50 <calculate_discrete_pid+0x108>)
 8001986:	ed93 7a05 	vldr	s14, [r3, #20]
 800198a:	4b31      	ldr	r3, [pc, #196]	; (8001a50 <calculate_discrete_pid+0x108>)
 800198c:	edd3 6a04 	vldr	s13, [r3, #16]
 8001990:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001994:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001998:	ee77 7a27 	vadd.f32	s15, s14, s15
 800199c:	edc7 7a08 	vstr	s15, [r7, #32]
	pidR.previous_integral = integral;
 80019a0:	4a2b      	ldr	r2, [pc, #172]	; (8001a50 <calculate_discrete_pid+0x108>)
 80019a2:	6a3b      	ldr	r3, [r7, #32]
 80019a4:	6153      	str	r3, [r2, #20]
	I = pidR.Ki*integral*(pidR.dt/2.0);
 80019a6:	4b2a      	ldr	r3, [pc, #168]	; (8001a50 <calculate_discrete_pid+0x108>)
 80019a8:	ed93 7a01 	vldr	s14, [r3, #4]
 80019ac:	edd7 7a08 	vldr	s15, [r7, #32]
 80019b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019b4:	ee17 0a90 	vmov	r0, s15
 80019b8:	f7fe fdce 	bl	8000558 <__aeabi_f2d>
 80019bc:	4604      	mov	r4, r0
 80019be:	460d      	mov	r5, r1
 80019c0:	4b23      	ldr	r3, [pc, #140]	; (8001a50 <calculate_discrete_pid+0x108>)
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fdc7 	bl	8000558 <__aeabi_f2d>
 80019ca:	f04f 0200 	mov.w	r2, #0
 80019ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019d2:	f7fe ff43 	bl	800085c <__aeabi_ddiv>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	4620      	mov	r0, r4
 80019dc:	4629      	mov	r1, r5
 80019de:	f7fe fe13 	bl	8000608 <__aeabi_dmul>
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	4610      	mov	r0, r2
 80019e8:	4619      	mov	r1, r3
 80019ea:	f7ff f8e5 	bl	8000bb8 <__aeabi_d2f>
 80019ee:	4603      	mov	r3, r0
 80019f0:	61fb      	str	r3, [r7, #28]

	//derivative part
	derivative = (error - pidR.previous_error)/pidR.dt;
 80019f2:	4b17      	ldr	r3, [pc, #92]	; (8001a50 <calculate_discrete_pid+0x108>)
 80019f4:	edd3 7a04 	vldr	s15, [r3, #16]
 80019f8:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80019fc:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001a00:	4b13      	ldr	r3, [pc, #76]	; (8001a50 <calculate_discrete_pid+0x108>)
 8001a02:	ed93 7a03 	vldr	s14, [r3, #12]
 8001a06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a0a:	edc7 7a06 	vstr	s15, [r7, #24]
	pidR.previous_error = error;
 8001a0e:	4a10      	ldr	r2, [pc, #64]	; (8001a50 <calculate_discrete_pid+0x108>)
 8001a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a12:	6113      	str	r3, [r2, #16]
	D = pidR.Kd*derivative;
 8001a14:	4b0e      	ldr	r3, [pc, #56]	; (8001a50 <calculate_discrete_pid+0x108>)
 8001a16:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a1a:	ed97 7a06 	vldr	s14, [r7, #24]
 8001a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a22:	edc7 7a05 	vstr	s15, [r7, #20]

	u = P  + I + D;
 8001a26:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001a2a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a32:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a3a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	return u;
 8001a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a40:	ee07 3a90 	vmov	s15, r3
}
 8001a44:	eeb0 0a67 	vmov.f32	s0, s15
 8001a48:	3730      	adds	r7, #48	; 0x30
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bdb0      	pop	{r4, r5, r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000000 	.word	0x20000000

08001a54 <HAL_UART_RxCpltCallback>:

//Uart handling
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2){
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a15      	ldr	r2, [pc, #84]	; (8001ab8 <HAL_UART_RxCpltCallback+0x64>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d123      	bne.n	8001aae <HAL_UART_RxCpltCallback+0x5a>

		char *ptr = singleMessageRecived; //ptr to first char in message
 8001a66:	4b15      	ldr	r3, [pc, #84]	; (8001abc <HAL_UART_RxCpltCallback+0x68>)
 8001a68:	60fb      	str	r3, [r7, #12]

		//if message == ?? then return current setPoint
		if(*ptr == '?'){
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b3f      	cmp	r3, #63	; 0x3f
 8001a70:	d112      	bne.n	8001a98 <HAL_UART_RxCpltCallback+0x44>
			messageSize = sprintf(singleMessageTransmit, "%d", setPoint);
 8001a72:	4b13      	ldr	r3, [pc, #76]	; (8001ac0 <HAL_UART_RxCpltCallback+0x6c>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	461a      	mov	r2, r3
 8001a78:	4912      	ldr	r1, [pc, #72]	; (8001ac4 <HAL_UART_RxCpltCallback+0x70>)
 8001a7a:	4813      	ldr	r0, [pc, #76]	; (8001ac8 <HAL_UART_RxCpltCallback+0x74>)
 8001a7c:	f005 fc70 	bl	8007360 <siprintf>
 8001a80:	4603      	mov	r3, r0
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	4b11      	ldr	r3, [pc, #68]	; (8001acc <HAL_UART_RxCpltCallback+0x78>)
 8001a86:	801a      	strh	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, singleMessageTransmit, messageSize);
 8001a88:	4b10      	ldr	r3, [pc, #64]	; (8001acc <HAL_UART_RxCpltCallback+0x78>)
 8001a8a:	881b      	ldrh	r3, [r3, #0]
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	490e      	ldr	r1, [pc, #56]	; (8001ac8 <HAL_UART_RxCpltCallback+0x74>)
 8001a90:	480f      	ldr	r0, [pc, #60]	; (8001ad0 <HAL_UART_RxCpltCallback+0x7c>)
 8001a92:	f004 f906 	bl	8005ca2 <HAL_UART_Transmit_IT>
 8001a96:	e005      	b.n	8001aa4 <HAL_UART_RxCpltCallback+0x50>
		} else { //else set new setPoint
			setPoint = atoi(ptr);
 8001a98:	68f8      	ldr	r0, [r7, #12]
 8001a9a:	f004 ffc1 	bl	8006a20 <atoi>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	4a07      	ldr	r2, [pc, #28]	; (8001ac0 <HAL_UART_RxCpltCallback+0x6c>)
 8001aa2:	6013      	str	r3, [r2, #0]
		}

		HAL_UART_Receive_IT(&huart2, singleMessageRecived, 2);
 8001aa4:	2202      	movs	r2, #2
 8001aa6:	4905      	ldr	r1, [pc, #20]	; (8001abc <HAL_UART_RxCpltCallback+0x68>)
 8001aa8:	4809      	ldr	r0, [pc, #36]	; (8001ad0 <HAL_UART_RxCpltCallback+0x7c>)
 8001aaa:	f004 f93f 	bl	8005d2c <HAL_UART_Receive_IT>
	}
}
 8001aae:	bf00      	nop
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40004400 	.word	0x40004400
 8001abc:	20000388 	.word	0x20000388
 8001ac0:	20000214 	.word	0x20000214
 8001ac4:	08009924 	.word	0x08009924
 8001ac8:	20000304 	.word	0x20000304
 8001acc:	20000210 	.word	0x20000210
 8001ad0:	20000344 	.word	0x20000344

08001ad4 <HAL_TIM_PeriodElapsedCallback>:
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, singleMessageRecived, maxMessageSize);
		__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
	}
}*/

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a37      	ldr	r2, [pc, #220]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d167      	bne.n	8001bb6 <HAL_TIM_PeriodElapsedCallback+0xe2>
		temperature = BMP280_ReadTemperature();                                       //reading temp from sensor
 8001ae6:	f7ff fb89 	bl	80011fc <BMP280_ReadTemperature>
 8001aea:	eef0 7a40 	vmov.f32	s15, s0
 8001aee:	4b35      	ldr	r3, [pc, #212]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001af0:	edc3 7a00 	vstr	s15, [r3]

		sprintf(singleMessageTransmit, "%f", temperature);                            //temp to list of uint8_t conversion
 8001af4:	4b33      	ldr	r3, [pc, #204]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7fe fd2d 	bl	8000558 <__aeabi_f2d>
 8001afe:	4602      	mov	r2, r0
 8001b00:	460b      	mov	r3, r1
 8001b02:	4931      	ldr	r1, [pc, #196]	; (8001bc8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001b04:	4831      	ldr	r0, [pc, #196]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001b06:	f005 fc2b 	bl	8007360 <siprintf>
		sprintf(stringForLCD, "%s\0", singleMessageTransmit);                         //list of uint8_t to string conversion
 8001b0a:	4a30      	ldr	r2, [pc, #192]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001b0c:	4930      	ldr	r1, [pc, #192]	; (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001b0e:	4831      	ldr	r0, [pc, #196]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001b10:	f005 fc26 	bl	8007360 <siprintf>
		LCD_goto_xy(0,11);                                                            //display curr temp on LCD
 8001b14:	210b      	movs	r1, #11
 8001b16:	2000      	movs	r0, #0
 8001b18:	f7ff fdac 	bl	8001674 <LCD_goto_xy>
		LCD_write_text(stringForLCD);
 8001b1c:	482d      	ldr	r0, [pc, #180]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001b1e:	f7ff fd93 	bl	8001648 <LCD_write_text>

		sprintf(singleMessageTransmit, "%d", setPoint);                               //setPoint to list of uint8_t conversion
 8001b22:	4b2d      	ldr	r3, [pc, #180]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	461a      	mov	r2, r3
 8001b28:	492c      	ldr	r1, [pc, #176]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001b2a:	4828      	ldr	r0, [pc, #160]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001b2c:	f005 fc18 	bl	8007360 <siprintf>
		sprintf(stringForLCD, "%s\0", singleMessageTransmit);                         //list of uint8_t to string conversion
 8001b30:	4a26      	ldr	r2, [pc, #152]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001b32:	4927      	ldr	r1, [pc, #156]	; (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001b34:	4827      	ldr	r0, [pc, #156]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001b36:	f005 fc13 	bl	8007360 <siprintf>
		LCD_goto_xy(1,11);                                                            //display setPoint on LCD
 8001b3a:	210b      	movs	r1, #11
 8001b3c:	2001      	movs	r0, #1
 8001b3e:	f7ff fd99 	bl	8001674 <LCD_goto_xy>
		LCD_write_text(stringForLCD);
 8001b42:	4824      	ldr	r0, [pc, #144]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001b44:	f7ff fd80 	bl	8001648 <LCD_write_text>

		//calculating duty for PWM signal with PID regulator
		float dutyF = (999.0 * calculate_discrete_pid(&pidR, setPoint, temperature));
 8001b48:	4b23      	ldr	r3, [pc, #140]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a1d      	ldr	r2, [pc, #116]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001b4e:	edd2 7a00 	vldr	s15, [r2]
 8001b52:	eeb0 0a67 	vmov.f32	s0, s15
 8001b56:	4619      	mov	r1, r3
 8001b58:	4821      	ldr	r0, [pc, #132]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001b5a:	f7ff fef5 	bl	8001948 <calculate_discrete_pid>
 8001b5e:	eef0 7a40 	vmov.f32	s15, s0
 8001b62:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001be4 <HAL_TIM_PeriodElapsedCallback+0x110>
 8001b66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b6a:	edc7 7a02 	vstr	s15, [r7, #8]
		uint16_t duty = 0;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	81fb      	strh	r3, [r7, #14]
		//saturation implementation
		if(dutyF < 0 ) duty = 0; else
 8001b72:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b7e:	d502      	bpl.n	8001b86 <HAL_TIM_PeriodElapsedCallback+0xb2>
 8001b80:	2300      	movs	r3, #0
 8001b82:	81fb      	strh	r3, [r7, #14]
 8001b84:	e013      	b.n	8001bae <HAL_TIM_PeriodElapsedCallback+0xda>
		if(dutyF > 999.0) duty = 999; else
 8001b86:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b8a:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001be4 <HAL_TIM_PeriodElapsedCallback+0x110>
 8001b8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b96:	dd03      	ble.n	8001ba0 <HAL_TIM_PeriodElapsedCallback+0xcc>
 8001b98:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001b9c:	81fb      	strh	r3, [r7, #14]
 8001b9e:	e006      	b.n	8001bae <HAL_TIM_PeriodElapsedCallback+0xda>
			duty = (uint16_t)dutyF;
 8001ba0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ba4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ba8:	ee17 3a90 	vmov	r3, s15
 8001bac:	81fb      	strh	r3, [r7, #14]
		//set curr duty
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,duty);
 8001bae:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	89fa      	ldrh	r2, [r7, #14]
 8001bb4:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 8001bb6:	bf00      	nop
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40000400 	.word	0x40000400
 8001bc4:	20000300 	.word	0x20000300
 8001bc8:	08009928 	.word	0x08009928
 8001bcc:	20000304 	.word	0x20000304
 8001bd0:	0800992c 	.word	0x0800992c
 8001bd4:	20000324 	.word	0x20000324
 8001bd8:	20000214 	.word	0x20000214
 8001bdc:	08009924 	.word	0x08009924
 8001be0:	20000000 	.word	0x20000000
 8001be4:	4479c000 	.word	0x4479c000
 8001be8:	200003f0 	.word	0x200003f0

08001bec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bf0:	f000 fc78 	bl	80024e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bf4:	f000 f842 	bl	8001c7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bf8:	f7ff fda8 	bl	800174c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001bfc:	f000 fb9c 	bl	8002338 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001c00:	f7ff fe2c 	bl	800185c <MX_I2C1_Init>
  MX_TIM3_Init();
 8001c04:	f000 fa74 	bl	80020f0 <MX_TIM3_Init>
  MX_DMA_Init();
 8001c08:	f7ff fd80 	bl	800170c <MX_DMA_Init>
  MX_TIM1_Init();
 8001c0c:	f000 f9ec 	bl	8001fe8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  //HAL_UARTEx_ReceiveToIdle_DMA(&huart2, singleMessageRecived, maxMessageSize);
  //__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
  HAL_UART_Receive_IT(&huart2, singleMessageRecived, 2); //uart interrupt init
 8001c10:	2202      	movs	r2, #2
 8001c12:	4913      	ldr	r1, [pc, #76]	; (8001c60 <main+0x74>)
 8001c14:	4813      	ldr	r0, [pc, #76]	; (8001c64 <main+0x78>)
 8001c16:	f004 f889 	bl	8005d2c <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim3);                         //dt tim interrupt init
 8001c1a:	4813      	ldr	r0, [pc, #76]	; (8001c68 <main+0x7c>)
 8001c1c:	f002 ff84 	bl	8004b28 <HAL_TIM_Base_Start_IT>
  LCD_init();                                            //LCD init + setting initial layout
 8001c20:	f7ff fb94 	bl	800134c <LCD_init>
  LCD_goto_xy(0,0);
 8001c24:	2100      	movs	r1, #0
 8001c26:	2000      	movs	r0, #0
 8001c28:	f7ff fd24 	bl	8001674 <LCD_goto_xy>
  LCD_write_text("CurTemp : ");
 8001c2c:	480f      	ldr	r0, [pc, #60]	; (8001c6c <main+0x80>)
 8001c2e:	f7ff fd0b 	bl	8001648 <LCD_write_text>
  LCD_goto_xy(1,0);
 8001c32:	2100      	movs	r1, #0
 8001c34:	2001      	movs	r0, #1
 8001c36:	f7ff fd1d 	bl	8001674 <LCD_goto_xy>
  LCD_write_text("RefTemp : ");
 8001c3a:	480d      	ldr	r0, [pc, #52]	; (8001c70 <main+0x84>)
 8001c3c:	f7ff fd04 	bl	8001648 <LCD_write_text>
  BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE); //temp sensor init
 8001c40:	2301      	movs	r3, #1
 8001c42:	2203      	movs	r2, #3
 8001c44:	2101      	movs	r1, #1
 8001c46:	480b      	ldr	r0, [pc, #44]	; (8001c74 <main+0x88>)
 8001c48:	f7ff fa1a 	bl	8001080 <BMP280_Init>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);                                          //PWM init
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	480a      	ldr	r0, [pc, #40]	; (8001c78 <main+0x8c>)
 8001c50:	f003 f874 	bl	8004d3c <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);                                     //init duty = 0
 8001c54:	4b08      	ldr	r3, [pc, #32]	; (8001c78 <main+0x8c>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	635a      	str	r2, [r3, #52]	; 0x34
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c5c:	e7fe      	b.n	8001c5c <main+0x70>
 8001c5e:	bf00      	nop
 8001c60:	20000388 	.word	0x20000388
 8001c64:	20000344 	.word	0x20000344
 8001c68:	200003a8 	.word	0x200003a8
 8001c6c:	08009930 	.word	0x08009930
 8001c70:	0800993c 	.word	0x0800993c
 8001c74:	2000024c 	.word	0x2000024c
 8001c78:	200003f0 	.word	0x200003f0

08001c7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b094      	sub	sp, #80	; 0x50
 8001c80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c82:	f107 0320 	add.w	r3, r7, #32
 8001c86:	2230      	movs	r2, #48	; 0x30
 8001c88:	2100      	movs	r1, #0
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f004 fef6 	bl	8006a7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c90:	f107 030c 	add.w	r3, r7, #12
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	605a      	str	r2, [r3, #4]
 8001c9a:	609a      	str	r2, [r3, #8]
 8001c9c:	60da      	str	r2, [r3, #12]
 8001c9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	60bb      	str	r3, [r7, #8]
 8001ca4:	4b27      	ldr	r3, [pc, #156]	; (8001d44 <SystemClock_Config+0xc8>)
 8001ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca8:	4a26      	ldr	r2, [pc, #152]	; (8001d44 <SystemClock_Config+0xc8>)
 8001caa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cae:	6413      	str	r3, [r2, #64]	; 0x40
 8001cb0:	4b24      	ldr	r3, [pc, #144]	; (8001d44 <SystemClock_Config+0xc8>)
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cb8:	60bb      	str	r3, [r7, #8]
 8001cba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	607b      	str	r3, [r7, #4]
 8001cc0:	4b21      	ldr	r3, [pc, #132]	; (8001d48 <SystemClock_Config+0xcc>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a20      	ldr	r2, [pc, #128]	; (8001d48 <SystemClock_Config+0xcc>)
 8001cc6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001cca:	6013      	str	r3, [r2, #0]
 8001ccc:	4b1e      	ldr	r3, [pc, #120]	; (8001d48 <SystemClock_Config+0xcc>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001cd4:	607b      	str	r3, [r7, #4]
 8001cd6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cd8:	2302      	movs	r3, #2
 8001cda:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ce0:	2310      	movs	r3, #16
 8001ce2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001cec:	2308      	movs	r3, #8
 8001cee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001cf0:	2348      	movs	r3, #72	; 0x48
 8001cf2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001cf8:	2304      	movs	r3, #4
 8001cfa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cfc:	f107 0320 	add.w	r3, r7, #32
 8001d00:	4618      	mov	r0, r3
 8001d02:	f002 fa4d 	bl	80041a0 <HAL_RCC_OscConfig>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001d0c:	f000 f81e 	bl	8001d4c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d10:	230f      	movs	r3, #15
 8001d12:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d14:	2302      	movs	r3, #2
 8001d16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d22:	2300      	movs	r3, #0
 8001d24:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d26:	f107 030c 	add.w	r3, r7, #12
 8001d2a:	2102      	movs	r1, #2
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f002 fcaf 	bl	8004690 <HAL_RCC_ClockConfig>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001d38:	f000 f808 	bl	8001d4c <Error_Handler>
  }
}
 8001d3c:	bf00      	nop
 8001d3e:	3750      	adds	r7, #80	; 0x50
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	40023800 	.word	0x40023800
 8001d48:	40007000 	.word	0x40007000

08001d4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d50:	b672      	cpsid	i
}
 8001d52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d54:	e7fe      	b.n	8001d54 <Error_Handler+0x8>
	...

08001d58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	607b      	str	r3, [r7, #4]
 8001d62:	4b10      	ldr	r3, [pc, #64]	; (8001da4 <HAL_MspInit+0x4c>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d66:	4a0f      	ldr	r2, [pc, #60]	; (8001da4 <HAL_MspInit+0x4c>)
 8001d68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d6e:	4b0d      	ldr	r3, [pc, #52]	; (8001da4 <HAL_MspInit+0x4c>)
 8001d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d76:	607b      	str	r3, [r7, #4]
 8001d78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	603b      	str	r3, [r7, #0]
 8001d7e:	4b09      	ldr	r3, [pc, #36]	; (8001da4 <HAL_MspInit+0x4c>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d82:	4a08      	ldr	r2, [pc, #32]	; (8001da4 <HAL_MspInit+0x4c>)
 8001d84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d88:	6413      	str	r3, [r2, #64]	; 0x40
 8001d8a:	4b06      	ldr	r3, [pc, #24]	; (8001da4 <HAL_MspInit+0x4c>)
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d92:	603b      	str	r3, [r7, #0]
 8001d94:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d96:	2007      	movs	r0, #7
 8001d98:	f000 fce6 	bl	8002768 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d9c:	bf00      	nop
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	40023800 	.word	0x40023800

08001da8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001dac:	e7fe      	b.n	8001dac <NMI_Handler+0x4>

08001dae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dae:	b480      	push	{r7}
 8001db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001db2:	e7fe      	b.n	8001db2 <HardFault_Handler+0x4>

08001db4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001db8:	e7fe      	b.n	8001db8 <MemManage_Handler+0x4>

08001dba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dbe:	e7fe      	b.n	8001dbe <BusFault_Handler+0x4>

08001dc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dc4:	e7fe      	b.n	8001dc4 <UsageFault_Handler+0x4>

08001dc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dd8:	bf00      	nop
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr

08001de2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001de2:	b480      	push	{r7}
 8001de4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001de6:	bf00      	nop
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001df4:	f000 fbc8 	bl	8002588 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001df8:	bf00      	nop
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001e00:	4802      	ldr	r0, [pc, #8]	; (8001e0c <DMA1_Stream5_IRQHandler+0x10>)
 8001e02:	f000 fe33 	bl	8002a6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	200002a0 	.word	0x200002a0

08001e10 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e14:	4802      	ldr	r0, [pc, #8]	; (8001e20 <TIM3_IRQHandler+0x10>)
 8001e16:	f003 f841 	bl	8004e9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	200003a8 	.word	0x200003a8

08001e24 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001e28:	4802      	ldr	r0, [pc, #8]	; (8001e34 <USART2_IRQHandler+0x10>)
 8001e2a:	f003 ffaf 	bl	8005d8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20000344 	.word	0x20000344

08001e38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
	return 1;
 8001e3c:	2301      	movs	r3, #1
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <_kill>:

int _kill(int pid, int sig)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e52:	f004 fde9 	bl	8006a28 <__errno>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2216      	movs	r2, #22
 8001e5a:	601a      	str	r2, [r3, #0]
	return -1;
 8001e5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <_exit>:

void _exit (int status)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e70:	f04f 31ff 	mov.w	r1, #4294967295
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f7ff ffe7 	bl	8001e48 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e7a:	e7fe      	b.n	8001e7a <_exit+0x12>

08001e7c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e88:	2300      	movs	r3, #0
 8001e8a:	617b      	str	r3, [r7, #20]
 8001e8c:	e00a      	b.n	8001ea4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e8e:	f3af 8000 	nop.w
 8001e92:	4601      	mov	r1, r0
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	1c5a      	adds	r2, r3, #1
 8001e98:	60ba      	str	r2, [r7, #8]
 8001e9a:	b2ca      	uxtb	r2, r1
 8001e9c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	617b      	str	r3, [r7, #20]
 8001ea4:	697a      	ldr	r2, [r7, #20]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	dbf0      	blt.n	8001e8e <_read+0x12>
	}

return len;
 8001eac:	687b      	ldr	r3, [r7, #4]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3718      	adds	r7, #24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b086      	sub	sp, #24
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	60f8      	str	r0, [r7, #12]
 8001ebe:	60b9      	str	r1, [r7, #8]
 8001ec0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	617b      	str	r3, [r7, #20]
 8001ec6:	e009      	b.n	8001edc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	1c5a      	adds	r2, r3, #1
 8001ecc:	60ba      	str	r2, [r7, #8]
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	617b      	str	r3, [r7, #20]
 8001edc:	697a      	ldr	r2, [r7, #20]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	dbf1      	blt.n	8001ec8 <_write+0x12>
	}
	return len;
 8001ee4:	687b      	ldr	r3, [r7, #4]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3718      	adds	r7, #24
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <_close>:

int _close(int file)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
	return -1;
 8001ef6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr

08001f06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f06:	b480      	push	{r7}
 8001f08:	b083      	sub	sp, #12
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	6078      	str	r0, [r7, #4]
 8001f0e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f16:	605a      	str	r2, [r3, #4]
	return 0;
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr

08001f26 <_isatty>:

int _isatty(int file)
{
 8001f26:	b480      	push	{r7}
 8001f28:	b083      	sub	sp, #12
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	6078      	str	r0, [r7, #4]
	return 1;
 8001f2e:	2301      	movs	r3, #1
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
	return 0;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3714      	adds	r7, #20
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
	...

08001f58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f60:	4a14      	ldr	r2, [pc, #80]	; (8001fb4 <_sbrk+0x5c>)
 8001f62:	4b15      	ldr	r3, [pc, #84]	; (8001fb8 <_sbrk+0x60>)
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f6c:	4b13      	ldr	r3, [pc, #76]	; (8001fbc <_sbrk+0x64>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d102      	bne.n	8001f7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f74:	4b11      	ldr	r3, [pc, #68]	; (8001fbc <_sbrk+0x64>)
 8001f76:	4a12      	ldr	r2, [pc, #72]	; (8001fc0 <_sbrk+0x68>)
 8001f78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f7a:	4b10      	ldr	r3, [pc, #64]	; (8001fbc <_sbrk+0x64>)
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4413      	add	r3, r2
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d207      	bcs.n	8001f98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f88:	f004 fd4e 	bl	8006a28 <__errno>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	220c      	movs	r2, #12
 8001f90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f92:	f04f 33ff 	mov.w	r3, #4294967295
 8001f96:	e009      	b.n	8001fac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f98:	4b08      	ldr	r3, [pc, #32]	; (8001fbc <_sbrk+0x64>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f9e:	4b07      	ldr	r3, [pc, #28]	; (8001fbc <_sbrk+0x64>)
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	4a05      	ldr	r2, [pc, #20]	; (8001fbc <_sbrk+0x64>)
 8001fa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001faa:	68fb      	ldr	r3, [r7, #12]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3718      	adds	r7, #24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20020000 	.word	0x20020000
 8001fb8:	00000400 	.word	0x00000400
 8001fbc:	20000218 	.word	0x20000218
 8001fc0:	20000450 	.word	0x20000450

08001fc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fc8:	4b06      	ldr	r3, [pc, #24]	; (8001fe4 <SystemInit+0x20>)
 8001fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fce:	4a05      	ldr	r2, [pc, #20]	; (8001fe4 <SystemInit+0x20>)
 8001fd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	e000ed00 	.word	0xe000ed00

08001fe8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b092      	sub	sp, #72	; 0x48
 8001fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]
 8001ff6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ff8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
 8002006:	611a      	str	r2, [r3, #16]
 8002008:	615a      	str	r2, [r3, #20]
 800200a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800200c:	1d3b      	adds	r3, r7, #4
 800200e:	2220      	movs	r2, #32
 8002010:	2100      	movs	r1, #0
 8002012:	4618      	mov	r0, r3
 8002014:	f004 fd32 	bl	8006a7c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002018:	4b33      	ldr	r3, [pc, #204]	; (80020e8 <MX_TIM1_Init+0x100>)
 800201a:	4a34      	ldr	r2, [pc, #208]	; (80020ec <MX_TIM1_Init+0x104>)
 800201c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 719;
 800201e:	4b32      	ldr	r3, [pc, #200]	; (80020e8 <MX_TIM1_Init+0x100>)
 8002020:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002024:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002026:	4b30      	ldr	r3, [pc, #192]	; (80020e8 <MX_TIM1_Init+0x100>)
 8002028:	2200      	movs	r2, #0
 800202a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800202c:	4b2e      	ldr	r3, [pc, #184]	; (80020e8 <MX_TIM1_Init+0x100>)
 800202e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002032:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002034:	4b2c      	ldr	r3, [pc, #176]	; (80020e8 <MX_TIM1_Init+0x100>)
 8002036:	2200      	movs	r2, #0
 8002038:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800203a:	4b2b      	ldr	r3, [pc, #172]	; (80020e8 <MX_TIM1_Init+0x100>)
 800203c:	2200      	movs	r2, #0
 800203e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002040:	4b29      	ldr	r3, [pc, #164]	; (80020e8 <MX_TIM1_Init+0x100>)
 8002042:	2200      	movs	r2, #0
 8002044:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002046:	4828      	ldr	r0, [pc, #160]	; (80020e8 <MX_TIM1_Init+0x100>)
 8002048:	f002 fe29 	bl	8004c9e <HAL_TIM_PWM_Init>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8002052:	f7ff fe7b 	bl	8001d4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002056:	2300      	movs	r3, #0
 8002058:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800205a:	2300      	movs	r3, #0
 800205c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800205e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002062:	4619      	mov	r1, r3
 8002064:	4820      	ldr	r0, [pc, #128]	; (80020e8 <MX_TIM1_Init+0x100>)
 8002066:	f003 fcfb 	bl	8005a60 <HAL_TIMEx_MasterConfigSynchronization>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8002070:	f7ff fe6c 	bl	8001d4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002074:	2360      	movs	r3, #96	; 0x60
 8002076:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002078:	2300      	movs	r3, #0
 800207a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800207c:	2300      	movs	r3, #0
 800207e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002080:	2300      	movs	r3, #0
 8002082:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002084:	2300      	movs	r3, #0
 8002086:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002088:	2300      	movs	r3, #0
 800208a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800208c:	2300      	movs	r3, #0
 800208e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002090:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002094:	2200      	movs	r2, #0
 8002096:	4619      	mov	r1, r3
 8002098:	4813      	ldr	r0, [pc, #76]	; (80020e8 <MX_TIM1_Init+0x100>)
 800209a:	f003 f863 	bl	8005164 <HAL_TIM_PWM_ConfigChannel>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 80020a4:	f7ff fe52 	bl	8001d4c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020a8:	2300      	movs	r3, #0
 80020aa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020ac:	2300      	movs	r3, #0
 80020ae:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020b4:	2300      	movs	r3, #0
 80020b6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020b8:	2300      	movs	r3, #0
 80020ba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020c0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020c2:	2300      	movs	r3, #0
 80020c4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80020c6:	1d3b      	adds	r3, r7, #4
 80020c8:	4619      	mov	r1, r3
 80020ca:	4807      	ldr	r0, [pc, #28]	; (80020e8 <MX_TIM1_Init+0x100>)
 80020cc:	f003 fd36 	bl	8005b3c <HAL_TIMEx_ConfigBreakDeadTime>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 80020d6:	f7ff fe39 	bl	8001d4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80020da:	4803      	ldr	r0, [pc, #12]	; (80020e8 <MX_TIM1_Init+0x100>)
 80020dc:	f000 f8ca 	bl	8002274 <HAL_TIM_MspPostInit>

}
 80020e0:	bf00      	nop
 80020e2:	3748      	adds	r7, #72	; 0x48
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	200003f0 	.word	0x200003f0
 80020ec:	40010000 	.word	0x40010000

080020f0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b08e      	sub	sp, #56	; 0x38
 80020f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]
 80020fe:	605a      	str	r2, [r3, #4]
 8002100:	609a      	str	r2, [r3, #8]
 8002102:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002104:	f107 0320 	add.w	r3, r7, #32
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800210e:	1d3b      	adds	r3, r7, #4
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	605a      	str	r2, [r3, #4]
 8002116:	609a      	str	r2, [r3, #8]
 8002118:	60da      	str	r2, [r3, #12]
 800211a:	611a      	str	r2, [r3, #16]
 800211c:	615a      	str	r2, [r3, #20]
 800211e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002120:	4b2d      	ldr	r3, [pc, #180]	; (80021d8 <MX_TIM3_Init+0xe8>)
 8002122:	4a2e      	ldr	r2, [pc, #184]	; (80021dc <MX_TIM3_Init+0xec>)
 8002124:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8002126:	4b2c      	ldr	r3, [pc, #176]	; (80021d8 <MX_TIM3_Init+0xe8>)
 8002128:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800212c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800212e:	4b2a      	ldr	r3, [pc, #168]	; (80021d8 <MX_TIM3_Init+0xe8>)
 8002130:	2200      	movs	r2, #0
 8002132:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8002134:	4b28      	ldr	r3, [pc, #160]	; (80021d8 <MX_TIM3_Init+0xe8>)
 8002136:	f242 720f 	movw	r2, #9999	; 0x270f
 800213a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800213c:	4b26      	ldr	r3, [pc, #152]	; (80021d8 <MX_TIM3_Init+0xe8>)
 800213e:	2200      	movs	r2, #0
 8002140:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002142:	4b25      	ldr	r3, [pc, #148]	; (80021d8 <MX_TIM3_Init+0xe8>)
 8002144:	2200      	movs	r2, #0
 8002146:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002148:	4823      	ldr	r0, [pc, #140]	; (80021d8 <MX_TIM3_Init+0xe8>)
 800214a:	f002 fc9d 	bl	8004a88 <HAL_TIM_Base_Init>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002154:	f7ff fdfa 	bl	8001d4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002158:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800215c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800215e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002162:	4619      	mov	r1, r3
 8002164:	481c      	ldr	r0, [pc, #112]	; (80021d8 <MX_TIM3_Init+0xe8>)
 8002166:	f003 f8bf 	bl	80052e8 <HAL_TIM_ConfigClockSource>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d001      	beq.n	8002174 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002170:	f7ff fdec 	bl	8001d4c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8002174:	4818      	ldr	r0, [pc, #96]	; (80021d8 <MX_TIM3_Init+0xe8>)
 8002176:	f002 fd39 	bl	8004bec <HAL_TIM_OC_Init>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002180:	f7ff fde4 	bl	8001d4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002184:	2300      	movs	r3, #0
 8002186:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002188:	2300      	movs	r3, #0
 800218a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800218c:	f107 0320 	add.w	r3, r7, #32
 8002190:	4619      	mov	r1, r3
 8002192:	4811      	ldr	r0, [pc, #68]	; (80021d8 <MX_TIM3_Init+0xe8>)
 8002194:	f003 fc64 	bl	8005a60 <HAL_TIMEx_MasterConfigSynchronization>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800219e:	f7ff fdd5 	bl	8001d4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80021a2:	2300      	movs	r3, #0
 80021a4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021a6:	2300      	movs	r3, #0
 80021a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021ae:	2300      	movs	r3, #0
 80021b0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021b2:	1d3b      	adds	r3, r7, #4
 80021b4:	2208      	movs	r2, #8
 80021b6:	4619      	mov	r1, r3
 80021b8:	4807      	ldr	r0, [pc, #28]	; (80021d8 <MX_TIM3_Init+0xe8>)
 80021ba:	f002 ff77 	bl	80050ac <HAL_TIM_OC_ConfigChannel>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80021c4:	f7ff fdc2 	bl	8001d4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80021c8:	4803      	ldr	r0, [pc, #12]	; (80021d8 <MX_TIM3_Init+0xe8>)
 80021ca:	f000 f853 	bl	8002274 <HAL_TIM_MspPostInit>

}
 80021ce:	bf00      	nop
 80021d0:	3738      	adds	r7, #56	; 0x38
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	200003a8 	.word	0x200003a8
 80021dc:	40000400 	.word	0x40000400

080021e0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a0b      	ldr	r2, [pc, #44]	; (800221c <HAL_TIM_PWM_MspInit+0x3c>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d10d      	bne.n	800220e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021f2:	2300      	movs	r3, #0
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	4b0a      	ldr	r3, [pc, #40]	; (8002220 <HAL_TIM_PWM_MspInit+0x40>)
 80021f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021fa:	4a09      	ldr	r2, [pc, #36]	; (8002220 <HAL_TIM_PWM_MspInit+0x40>)
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	6453      	str	r3, [r2, #68]	; 0x44
 8002202:	4b07      	ldr	r3, [pc, #28]	; (8002220 <HAL_TIM_PWM_MspInit+0x40>)
 8002204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800220e:	bf00      	nop
 8002210:	3714      	adds	r7, #20
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	40010000 	.word	0x40010000
 8002220:	40023800 	.word	0x40023800

08002224 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a0e      	ldr	r2, [pc, #56]	; (800226c <HAL_TIM_Base_MspInit+0x48>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d115      	bne.n	8002262 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002236:	2300      	movs	r3, #0
 8002238:	60fb      	str	r3, [r7, #12]
 800223a:	4b0d      	ldr	r3, [pc, #52]	; (8002270 <HAL_TIM_Base_MspInit+0x4c>)
 800223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223e:	4a0c      	ldr	r2, [pc, #48]	; (8002270 <HAL_TIM_Base_MspInit+0x4c>)
 8002240:	f043 0302 	orr.w	r3, r3, #2
 8002244:	6413      	str	r3, [r2, #64]	; 0x40
 8002246:	4b0a      	ldr	r3, [pc, #40]	; (8002270 <HAL_TIM_Base_MspInit+0x4c>)
 8002248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224a:	f003 0302 	and.w	r3, r3, #2
 800224e:	60fb      	str	r3, [r7, #12]
 8002250:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002252:	2200      	movs	r2, #0
 8002254:	2100      	movs	r1, #0
 8002256:	201d      	movs	r0, #29
 8002258:	f000 fa91 	bl	800277e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800225c:	201d      	movs	r0, #29
 800225e:	f000 faaa 	bl	80027b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002262:	bf00      	nop
 8002264:	3710      	adds	r7, #16
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	40000400 	.word	0x40000400
 8002270:	40023800 	.word	0x40023800

08002274 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b08a      	sub	sp, #40	; 0x28
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800227c:	f107 0314 	add.w	r3, r7, #20
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	605a      	str	r2, [r3, #4]
 8002286:	609a      	str	r2, [r3, #8]
 8002288:	60da      	str	r2, [r3, #12]
 800228a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a24      	ldr	r2, [pc, #144]	; (8002324 <HAL_TIM_MspPostInit+0xb0>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d11f      	bne.n	80022d6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	613b      	str	r3, [r7, #16]
 800229a:	4b23      	ldr	r3, [pc, #140]	; (8002328 <HAL_TIM_MspPostInit+0xb4>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229e:	4a22      	ldr	r2, [pc, #136]	; (8002328 <HAL_TIM_MspPostInit+0xb4>)
 80022a0:	f043 0301 	orr.w	r3, r3, #1
 80022a4:	6313      	str	r3, [r2, #48]	; 0x30
 80022a6:	4b20      	ldr	r3, [pc, #128]	; (8002328 <HAL_TIM_MspPostInit+0xb4>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	613b      	str	r3, [r7, #16]
 80022b0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80022b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b8:	2302      	movs	r3, #2
 80022ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022bc:	2300      	movs	r3, #0
 80022be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c0:	2300      	movs	r3, #0
 80022c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80022c4:	2301      	movs	r3, #1
 80022c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c8:	f107 0314 	add.w	r3, r7, #20
 80022cc:	4619      	mov	r1, r3
 80022ce:	4817      	ldr	r0, [pc, #92]	; (800232c <HAL_TIM_MspPostInit+0xb8>)
 80022d0:	f000 fe08 	bl	8002ee4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80022d4:	e022      	b.n	800231c <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM3)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a15      	ldr	r2, [pc, #84]	; (8002330 <HAL_TIM_MspPostInit+0xbc>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d11d      	bne.n	800231c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022e0:	2300      	movs	r3, #0
 80022e2:	60fb      	str	r3, [r7, #12]
 80022e4:	4b10      	ldr	r3, [pc, #64]	; (8002328 <HAL_TIM_MspPostInit+0xb4>)
 80022e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e8:	4a0f      	ldr	r2, [pc, #60]	; (8002328 <HAL_TIM_MspPostInit+0xb4>)
 80022ea:	f043 0302 	orr.w	r3, r3, #2
 80022ee:	6313      	str	r3, [r2, #48]	; 0x30
 80022f0:	4b0d      	ldr	r3, [pc, #52]	; (8002328 <HAL_TIM_MspPostInit+0xb4>)
 80022f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f4:	f003 0302 	and.w	r3, r3, #2
 80022f8:	60fb      	str	r3, [r7, #12]
 80022fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022fc:	2301      	movs	r3, #1
 80022fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002300:	2302      	movs	r3, #2
 8002302:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	2300      	movs	r3, #0
 8002306:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002308:	2300      	movs	r3, #0
 800230a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800230c:	2302      	movs	r3, #2
 800230e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002310:	f107 0314 	add.w	r3, r7, #20
 8002314:	4619      	mov	r1, r3
 8002316:	4807      	ldr	r0, [pc, #28]	; (8002334 <HAL_TIM_MspPostInit+0xc0>)
 8002318:	f000 fde4 	bl	8002ee4 <HAL_GPIO_Init>
}
 800231c:	bf00      	nop
 800231e:	3728      	adds	r7, #40	; 0x28
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40010000 	.word	0x40010000
 8002328:	40023800 	.word	0x40023800
 800232c:	40020000 	.word	0x40020000
 8002330:	40000400 	.word	0x40000400
 8002334:	40020400 	.word	0x40020400

08002338 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800233c:	4b11      	ldr	r3, [pc, #68]	; (8002384 <MX_USART2_UART_Init+0x4c>)
 800233e:	4a12      	ldr	r2, [pc, #72]	; (8002388 <MX_USART2_UART_Init+0x50>)
 8002340:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002342:	4b10      	ldr	r3, [pc, #64]	; (8002384 <MX_USART2_UART_Init+0x4c>)
 8002344:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002348:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800234a:	4b0e      	ldr	r3, [pc, #56]	; (8002384 <MX_USART2_UART_Init+0x4c>)
 800234c:	2200      	movs	r2, #0
 800234e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002350:	4b0c      	ldr	r3, [pc, #48]	; (8002384 <MX_USART2_UART_Init+0x4c>)
 8002352:	2200      	movs	r2, #0
 8002354:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002356:	4b0b      	ldr	r3, [pc, #44]	; (8002384 <MX_USART2_UART_Init+0x4c>)
 8002358:	2200      	movs	r2, #0
 800235a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800235c:	4b09      	ldr	r3, [pc, #36]	; (8002384 <MX_USART2_UART_Init+0x4c>)
 800235e:	220c      	movs	r2, #12
 8002360:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002362:	4b08      	ldr	r3, [pc, #32]	; (8002384 <MX_USART2_UART_Init+0x4c>)
 8002364:	2200      	movs	r2, #0
 8002366:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002368:	4b06      	ldr	r3, [pc, #24]	; (8002384 <MX_USART2_UART_Init+0x4c>)
 800236a:	2200      	movs	r2, #0
 800236c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800236e:	4805      	ldr	r0, [pc, #20]	; (8002384 <MX_USART2_UART_Init+0x4c>)
 8002370:	f003 fc4a 	bl	8005c08 <HAL_UART_Init>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800237a:	f7ff fce7 	bl	8001d4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800237e:	bf00      	nop
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	20000344 	.word	0x20000344
 8002388:	40004400 	.word	0x40004400

0800238c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b08a      	sub	sp, #40	; 0x28
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002394:	f107 0314 	add.w	r3, r7, #20
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]
 800239c:	605a      	str	r2, [r3, #4]
 800239e:	609a      	str	r2, [r3, #8]
 80023a0:	60da      	str	r2, [r3, #12]
 80023a2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a34      	ldr	r2, [pc, #208]	; (800247c <HAL_UART_MspInit+0xf0>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d161      	bne.n	8002472 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80023ae:	2300      	movs	r3, #0
 80023b0:	613b      	str	r3, [r7, #16]
 80023b2:	4b33      	ldr	r3, [pc, #204]	; (8002480 <HAL_UART_MspInit+0xf4>)
 80023b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b6:	4a32      	ldr	r2, [pc, #200]	; (8002480 <HAL_UART_MspInit+0xf4>)
 80023b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023bc:	6413      	str	r3, [r2, #64]	; 0x40
 80023be:	4b30      	ldr	r3, [pc, #192]	; (8002480 <HAL_UART_MspInit+0xf4>)
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c6:	613b      	str	r3, [r7, #16]
 80023c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ca:	2300      	movs	r3, #0
 80023cc:	60fb      	str	r3, [r7, #12]
 80023ce:	4b2c      	ldr	r3, [pc, #176]	; (8002480 <HAL_UART_MspInit+0xf4>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d2:	4a2b      	ldr	r2, [pc, #172]	; (8002480 <HAL_UART_MspInit+0xf4>)
 80023d4:	f043 0301 	orr.w	r3, r3, #1
 80023d8:	6313      	str	r3, [r2, #48]	; 0x30
 80023da:	4b29      	ldr	r3, [pc, #164]	; (8002480 <HAL_UART_MspInit+0xf4>)
 80023dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023de:	f003 0301 	and.w	r3, r3, #1
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80023e6:	230c      	movs	r3, #12
 80023e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ea:	2302      	movs	r3, #2
 80023ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ee:	2300      	movs	r3, #0
 80023f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f2:	2303      	movs	r3, #3
 80023f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023f6:	2307      	movs	r3, #7
 80023f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023fa:	f107 0314 	add.w	r3, r7, #20
 80023fe:	4619      	mov	r1, r3
 8002400:	4820      	ldr	r0, [pc, #128]	; (8002484 <HAL_UART_MspInit+0xf8>)
 8002402:	f000 fd6f 	bl	8002ee4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002406:	4b20      	ldr	r3, [pc, #128]	; (8002488 <HAL_UART_MspInit+0xfc>)
 8002408:	4a20      	ldr	r2, [pc, #128]	; (800248c <HAL_UART_MspInit+0x100>)
 800240a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800240c:	4b1e      	ldr	r3, [pc, #120]	; (8002488 <HAL_UART_MspInit+0xfc>)
 800240e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002412:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002414:	4b1c      	ldr	r3, [pc, #112]	; (8002488 <HAL_UART_MspInit+0xfc>)
 8002416:	2200      	movs	r2, #0
 8002418:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800241a:	4b1b      	ldr	r3, [pc, #108]	; (8002488 <HAL_UART_MspInit+0xfc>)
 800241c:	2200      	movs	r2, #0
 800241e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002420:	4b19      	ldr	r3, [pc, #100]	; (8002488 <HAL_UART_MspInit+0xfc>)
 8002422:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002426:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002428:	4b17      	ldr	r3, [pc, #92]	; (8002488 <HAL_UART_MspInit+0xfc>)
 800242a:	2200      	movs	r2, #0
 800242c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800242e:	4b16      	ldr	r3, [pc, #88]	; (8002488 <HAL_UART_MspInit+0xfc>)
 8002430:	2200      	movs	r2, #0
 8002432:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002434:	4b14      	ldr	r3, [pc, #80]	; (8002488 <HAL_UART_MspInit+0xfc>)
 8002436:	2200      	movs	r2, #0
 8002438:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800243a:	4b13      	ldr	r3, [pc, #76]	; (8002488 <HAL_UART_MspInit+0xfc>)
 800243c:	2200      	movs	r2, #0
 800243e:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002440:	4b11      	ldr	r3, [pc, #68]	; (8002488 <HAL_UART_MspInit+0xfc>)
 8002442:	2200      	movs	r2, #0
 8002444:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002446:	4810      	ldr	r0, [pc, #64]	; (8002488 <HAL_UART_MspInit+0xfc>)
 8002448:	f000 f9d0 	bl	80027ec <HAL_DMA_Init>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8002452:	f7ff fc7b 	bl	8001d4c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a0b      	ldr	r2, [pc, #44]	; (8002488 <HAL_UART_MspInit+0xfc>)
 800245a:	639a      	str	r2, [r3, #56]	; 0x38
 800245c:	4a0a      	ldr	r2, [pc, #40]	; (8002488 <HAL_UART_MspInit+0xfc>)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002462:	2200      	movs	r2, #0
 8002464:	2100      	movs	r1, #0
 8002466:	2026      	movs	r0, #38	; 0x26
 8002468:	f000 f989 	bl	800277e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800246c:	2026      	movs	r0, #38	; 0x26
 800246e:	f000 f9a2 	bl	80027b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002472:	bf00      	nop
 8002474:	3728      	adds	r7, #40	; 0x28
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40004400 	.word	0x40004400
 8002480:	40023800 	.word	0x40023800
 8002484:	40020000 	.word	0x40020000
 8002488:	200002a0 	.word	0x200002a0
 800248c:	40026088 	.word	0x40026088

08002490 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002490:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002494:	480d      	ldr	r0, [pc, #52]	; (80024cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002496:	490e      	ldr	r1, [pc, #56]	; (80024d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002498:	4a0e      	ldr	r2, [pc, #56]	; (80024d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800249a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800249c:	e002      	b.n	80024a4 <LoopCopyDataInit>

0800249e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800249e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024a2:	3304      	adds	r3, #4

080024a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024a8:	d3f9      	bcc.n	800249e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024aa:	4a0b      	ldr	r2, [pc, #44]	; (80024d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024ac:	4c0b      	ldr	r4, [pc, #44]	; (80024dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80024ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024b0:	e001      	b.n	80024b6 <LoopFillZerobss>

080024b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024b4:	3204      	adds	r2, #4

080024b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024b8:	d3fb      	bcc.n	80024b2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80024ba:	f7ff fd83 	bl	8001fc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024be:	f004 fab9 	bl	8006a34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024c2:	f7ff fb93 	bl	8001bec <main>
  bx  lr    
 80024c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80024c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024d0:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80024d4:	08009d5c 	.word	0x08009d5c
  ldr r2, =_sbss
 80024d8:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80024dc:	2000044c 	.word	0x2000044c

080024e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024e0:	e7fe      	b.n	80024e0 <ADC_IRQHandler>
	...

080024e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024e8:	4b0e      	ldr	r3, [pc, #56]	; (8002524 <HAL_Init+0x40>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a0d      	ldr	r2, [pc, #52]	; (8002524 <HAL_Init+0x40>)
 80024ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024f4:	4b0b      	ldr	r3, [pc, #44]	; (8002524 <HAL_Init+0x40>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a0a      	ldr	r2, [pc, #40]	; (8002524 <HAL_Init+0x40>)
 80024fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002500:	4b08      	ldr	r3, [pc, #32]	; (8002524 <HAL_Init+0x40>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a07      	ldr	r2, [pc, #28]	; (8002524 <HAL_Init+0x40>)
 8002506:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800250a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800250c:	2003      	movs	r0, #3
 800250e:	f000 f92b 	bl	8002768 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002512:	2000      	movs	r0, #0
 8002514:	f000 f808 	bl	8002528 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002518:	f7ff fc1e 	bl	8001d58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	40023c00 	.word	0x40023c00

08002528 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002530:	4b12      	ldr	r3, [pc, #72]	; (800257c <HAL_InitTick+0x54>)
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	4b12      	ldr	r3, [pc, #72]	; (8002580 <HAL_InitTick+0x58>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	4619      	mov	r1, r3
 800253a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800253e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002542:	fbb2 f3f3 	udiv	r3, r2, r3
 8002546:	4618      	mov	r0, r3
 8002548:	f000 f943 	bl	80027d2 <HAL_SYSTICK_Config>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e00e      	b.n	8002574 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2b0f      	cmp	r3, #15
 800255a:	d80a      	bhi.n	8002572 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800255c:	2200      	movs	r2, #0
 800255e:	6879      	ldr	r1, [r7, #4]
 8002560:	f04f 30ff 	mov.w	r0, #4294967295
 8002564:	f000 f90b 	bl	800277e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002568:	4a06      	ldr	r2, [pc, #24]	; (8002584 <HAL_InitTick+0x5c>)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800256e:	2300      	movs	r3, #0
 8002570:	e000      	b.n	8002574 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
}
 8002574:	4618      	mov	r0, r3
 8002576:	3708      	adds	r7, #8
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	20000018 	.word	0x20000018
 8002580:	20000020 	.word	0x20000020
 8002584:	2000001c 	.word	0x2000001c

08002588 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800258c:	4b06      	ldr	r3, [pc, #24]	; (80025a8 <HAL_IncTick+0x20>)
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	461a      	mov	r2, r3
 8002592:	4b06      	ldr	r3, [pc, #24]	; (80025ac <HAL_IncTick+0x24>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4413      	add	r3, r2
 8002598:	4a04      	ldr	r2, [pc, #16]	; (80025ac <HAL_IncTick+0x24>)
 800259a:	6013      	str	r3, [r2, #0]
}
 800259c:	bf00      	nop
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	20000020 	.word	0x20000020
 80025ac:	20000438 	.word	0x20000438

080025b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  return uwTick;
 80025b4:	4b03      	ldr	r3, [pc, #12]	; (80025c4 <HAL_GetTick+0x14>)
 80025b6:	681b      	ldr	r3, [r3, #0]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	20000438 	.word	0x20000438

080025c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f003 0307 	and.w	r3, r3, #7
 80025d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025d8:	4b0c      	ldr	r3, [pc, #48]	; (800260c <__NVIC_SetPriorityGrouping+0x44>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025de:	68ba      	ldr	r2, [r7, #8]
 80025e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025e4:	4013      	ands	r3, r2
 80025e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025fa:	4a04      	ldr	r2, [pc, #16]	; (800260c <__NVIC_SetPriorityGrouping+0x44>)
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	60d3      	str	r3, [r2, #12]
}
 8002600:	bf00      	nop
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	e000ed00 	.word	0xe000ed00

08002610 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002614:	4b04      	ldr	r3, [pc, #16]	; (8002628 <__NVIC_GetPriorityGrouping+0x18>)
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	0a1b      	lsrs	r3, r3, #8
 800261a:	f003 0307 	and.w	r3, r3, #7
}
 800261e:	4618      	mov	r0, r3
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr
 8002628:	e000ed00 	.word	0xe000ed00

0800262c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	4603      	mov	r3, r0
 8002634:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263a:	2b00      	cmp	r3, #0
 800263c:	db0b      	blt.n	8002656 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800263e:	79fb      	ldrb	r3, [r7, #7]
 8002640:	f003 021f 	and.w	r2, r3, #31
 8002644:	4907      	ldr	r1, [pc, #28]	; (8002664 <__NVIC_EnableIRQ+0x38>)
 8002646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264a:	095b      	lsrs	r3, r3, #5
 800264c:	2001      	movs	r0, #1
 800264e:	fa00 f202 	lsl.w	r2, r0, r2
 8002652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002656:	bf00      	nop
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	e000e100 	.word	0xe000e100

08002668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	6039      	str	r1, [r7, #0]
 8002672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002678:	2b00      	cmp	r3, #0
 800267a:	db0a      	blt.n	8002692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	b2da      	uxtb	r2, r3
 8002680:	490c      	ldr	r1, [pc, #48]	; (80026b4 <__NVIC_SetPriority+0x4c>)
 8002682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002686:	0112      	lsls	r2, r2, #4
 8002688:	b2d2      	uxtb	r2, r2
 800268a:	440b      	add	r3, r1
 800268c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002690:	e00a      	b.n	80026a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	b2da      	uxtb	r2, r3
 8002696:	4908      	ldr	r1, [pc, #32]	; (80026b8 <__NVIC_SetPriority+0x50>)
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	f003 030f 	and.w	r3, r3, #15
 800269e:	3b04      	subs	r3, #4
 80026a0:	0112      	lsls	r2, r2, #4
 80026a2:	b2d2      	uxtb	r2, r2
 80026a4:	440b      	add	r3, r1
 80026a6:	761a      	strb	r2, [r3, #24]
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	e000e100 	.word	0xe000e100
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026bc:	b480      	push	{r7}
 80026be:	b089      	sub	sp, #36	; 0x24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	f1c3 0307 	rsb	r3, r3, #7
 80026d6:	2b04      	cmp	r3, #4
 80026d8:	bf28      	it	cs
 80026da:	2304      	movcs	r3, #4
 80026dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	3304      	adds	r3, #4
 80026e2:	2b06      	cmp	r3, #6
 80026e4:	d902      	bls.n	80026ec <NVIC_EncodePriority+0x30>
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	3b03      	subs	r3, #3
 80026ea:	e000      	b.n	80026ee <NVIC_EncodePriority+0x32>
 80026ec:	2300      	movs	r3, #0
 80026ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f0:	f04f 32ff 	mov.w	r2, #4294967295
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	43da      	mvns	r2, r3
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	401a      	ands	r2, r3
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002704:	f04f 31ff 	mov.w	r1, #4294967295
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	fa01 f303 	lsl.w	r3, r1, r3
 800270e:	43d9      	mvns	r1, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002714:	4313      	orrs	r3, r2
         );
}
 8002716:	4618      	mov	r0, r3
 8002718:	3724      	adds	r7, #36	; 0x24
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
	...

08002724 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	3b01      	subs	r3, #1
 8002730:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002734:	d301      	bcc.n	800273a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002736:	2301      	movs	r3, #1
 8002738:	e00f      	b.n	800275a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800273a:	4a0a      	ldr	r2, [pc, #40]	; (8002764 <SysTick_Config+0x40>)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3b01      	subs	r3, #1
 8002740:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002742:	210f      	movs	r1, #15
 8002744:	f04f 30ff 	mov.w	r0, #4294967295
 8002748:	f7ff ff8e 	bl	8002668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800274c:	4b05      	ldr	r3, [pc, #20]	; (8002764 <SysTick_Config+0x40>)
 800274e:	2200      	movs	r2, #0
 8002750:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002752:	4b04      	ldr	r3, [pc, #16]	; (8002764 <SysTick_Config+0x40>)
 8002754:	2207      	movs	r2, #7
 8002756:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3708      	adds	r7, #8
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	e000e010 	.word	0xe000e010

08002768 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f7ff ff29 	bl	80025c8 <__NVIC_SetPriorityGrouping>
}
 8002776:	bf00      	nop
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}

0800277e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800277e:	b580      	push	{r7, lr}
 8002780:	b086      	sub	sp, #24
 8002782:	af00      	add	r7, sp, #0
 8002784:	4603      	mov	r3, r0
 8002786:	60b9      	str	r1, [r7, #8]
 8002788:	607a      	str	r2, [r7, #4]
 800278a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800278c:	2300      	movs	r3, #0
 800278e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002790:	f7ff ff3e 	bl	8002610 <__NVIC_GetPriorityGrouping>
 8002794:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	68b9      	ldr	r1, [r7, #8]
 800279a:	6978      	ldr	r0, [r7, #20]
 800279c:	f7ff ff8e 	bl	80026bc <NVIC_EncodePriority>
 80027a0:	4602      	mov	r2, r0
 80027a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027a6:	4611      	mov	r1, r2
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7ff ff5d 	bl	8002668 <__NVIC_SetPriority>
}
 80027ae:	bf00      	nop
 80027b0:	3718      	adds	r7, #24
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b082      	sub	sp, #8
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	4603      	mov	r3, r0
 80027be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff ff31 	bl	800262c <__NVIC_EnableIRQ>
}
 80027ca:	bf00      	nop
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027d2:	b580      	push	{r7, lr}
 80027d4:	b082      	sub	sp, #8
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f7ff ffa2 	bl	8002724 <SysTick_Config>
 80027e0:	4603      	mov	r3, r0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
	...

080027ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80027f8:	f7ff feda 	bl	80025b0 <HAL_GetTick>
 80027fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d101      	bne.n	8002808 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e099      	b.n	800293c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2202      	movs	r2, #2
 800280c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 0201 	bic.w	r2, r2, #1
 8002826:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002828:	e00f      	b.n	800284a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800282a:	f7ff fec1 	bl	80025b0 <HAL_GetTick>
 800282e:	4602      	mov	r2, r0
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	2b05      	cmp	r3, #5
 8002836:	d908      	bls.n	800284a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2220      	movs	r2, #32
 800283c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2203      	movs	r2, #3
 8002842:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e078      	b.n	800293c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0301 	and.w	r3, r3, #1
 8002854:	2b00      	cmp	r3, #0
 8002856:	d1e8      	bne.n	800282a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002860:	697a      	ldr	r2, [r7, #20]
 8002862:	4b38      	ldr	r3, [pc, #224]	; (8002944 <HAL_DMA_Init+0x158>)
 8002864:	4013      	ands	r3, r2
 8002866:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685a      	ldr	r2, [r3, #4]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002876:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002882:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800288e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6a1b      	ldr	r3, [r3, #32]
 8002894:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002896:	697a      	ldr	r2, [r7, #20]
 8002898:	4313      	orrs	r3, r2
 800289a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a0:	2b04      	cmp	r3, #4
 80028a2:	d107      	bne.n	80028b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ac:	4313      	orrs	r3, r2
 80028ae:	697a      	ldr	r2, [r7, #20]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	697a      	ldr	r2, [r7, #20]
 80028ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	695b      	ldr	r3, [r3, #20]
 80028c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	f023 0307 	bic.w	r3, r3, #7
 80028ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d0:	697a      	ldr	r2, [r7, #20]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028da:	2b04      	cmp	r3, #4
 80028dc:	d117      	bne.n	800290e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e2:	697a      	ldr	r2, [r7, #20]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d00e      	beq.n	800290e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f000 fa7b 	bl	8002dec <DMA_CheckFifoParam>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d008      	beq.n	800290e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2240      	movs	r2, #64	; 0x40
 8002900:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2201      	movs	r2, #1
 8002906:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800290a:	2301      	movs	r3, #1
 800290c:	e016      	b.n	800293c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	697a      	ldr	r2, [r7, #20]
 8002914:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 fa32 	bl	8002d80 <DMA_CalcBaseAndBitshift>
 800291c:	4603      	mov	r3, r0
 800291e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002924:	223f      	movs	r2, #63	; 0x3f
 8002926:	409a      	lsls	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2201      	movs	r2, #1
 8002936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3718      	adds	r7, #24
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	f010803f 	.word	0xf010803f

08002948 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002954:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002956:	f7ff fe2b 	bl	80025b0 <HAL_GetTick>
 800295a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002962:	b2db      	uxtb	r3, r3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d008      	beq.n	800297a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2280      	movs	r2, #128	; 0x80
 800296c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e052      	b.n	8002a20 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f022 0216 	bic.w	r2, r2, #22
 8002988:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	695a      	ldr	r2, [r3, #20]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002998:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d103      	bne.n	80029aa <HAL_DMA_Abort+0x62>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d007      	beq.n	80029ba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f022 0208 	bic.w	r2, r2, #8
 80029b8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f022 0201 	bic.w	r2, r2, #1
 80029c8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029ca:	e013      	b.n	80029f4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029cc:	f7ff fdf0 	bl	80025b0 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	2b05      	cmp	r3, #5
 80029d8:	d90c      	bls.n	80029f4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2220      	movs	r2, #32
 80029de:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2203      	movs	r2, #3
 80029e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e015      	b.n	8002a20 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d1e4      	bne.n	80029cc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a06:	223f      	movs	r2, #63	; 0x3f
 8002a08:	409a      	lsls	r2, r3
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2201      	movs	r2, #1
 8002a12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002a1e:	2300      	movs	r3, #0
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	3710      	adds	r7, #16
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d004      	beq.n	8002a46 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2280      	movs	r2, #128	; 0x80
 8002a40:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e00c      	b.n	8002a60 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2205      	movs	r2, #5
 8002a4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f022 0201 	bic.w	r2, r2, #1
 8002a5c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a5e:	2300      	movs	r3, #0
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b086      	sub	sp, #24
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a74:	2300      	movs	r3, #0
 8002a76:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a78:	4b92      	ldr	r3, [pc, #584]	; (8002cc4 <HAL_DMA_IRQHandler+0x258>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a92      	ldr	r2, [pc, #584]	; (8002cc8 <HAL_DMA_IRQHandler+0x25c>)
 8002a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a82:	0a9b      	lsrs	r3, r3, #10
 8002a84:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a8a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a96:	2208      	movs	r2, #8
 8002a98:	409a      	lsls	r2, r3
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d01a      	beq.n	8002ad8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0304 	and.w	r3, r3, #4
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d013      	beq.n	8002ad8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f022 0204 	bic.w	r2, r2, #4
 8002abe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ac4:	2208      	movs	r2, #8
 8002ac6:	409a      	lsls	r2, r3
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ad0:	f043 0201 	orr.w	r2, r3, #1
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002adc:	2201      	movs	r2, #1
 8002ade:	409a      	lsls	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d012      	beq.n	8002b0e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	695b      	ldr	r3, [r3, #20]
 8002aee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d00b      	beq.n	8002b0e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002afa:	2201      	movs	r2, #1
 8002afc:	409a      	lsls	r2, r3
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b06:	f043 0202 	orr.w	r2, r3, #2
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b12:	2204      	movs	r2, #4
 8002b14:	409a      	lsls	r2, r3
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d012      	beq.n	8002b44 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 0302 	and.w	r3, r3, #2
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d00b      	beq.n	8002b44 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b30:	2204      	movs	r2, #4
 8002b32:	409a      	lsls	r2, r3
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b3c:	f043 0204 	orr.w	r2, r3, #4
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b48:	2210      	movs	r2, #16
 8002b4a:	409a      	lsls	r2, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	4013      	ands	r3, r2
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d043      	beq.n	8002bdc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0308 	and.w	r3, r3, #8
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d03c      	beq.n	8002bdc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b66:	2210      	movs	r2, #16
 8002b68:	409a      	lsls	r2, r3
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d018      	beq.n	8002bae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d108      	bne.n	8002b9c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d024      	beq.n	8002bdc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	4798      	blx	r3
 8002b9a:	e01f      	b.n	8002bdc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d01b      	beq.n	8002bdc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	4798      	blx	r3
 8002bac:	e016      	b.n	8002bdc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d107      	bne.n	8002bcc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f022 0208 	bic.w	r2, r2, #8
 8002bca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d003      	beq.n	8002bdc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002be0:	2220      	movs	r2, #32
 8002be2:	409a      	lsls	r2, r3
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	4013      	ands	r3, r2
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	f000 808e 	beq.w	8002d0a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0310 	and.w	r3, r3, #16
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	f000 8086 	beq.w	8002d0a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c02:	2220      	movs	r2, #32
 8002c04:	409a      	lsls	r2, r3
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b05      	cmp	r3, #5
 8002c14:	d136      	bne.n	8002c84 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f022 0216 	bic.w	r2, r2, #22
 8002c24:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	695a      	ldr	r2, [r3, #20]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c34:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d103      	bne.n	8002c46 <HAL_DMA_IRQHandler+0x1da>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d007      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f022 0208 	bic.w	r2, r2, #8
 8002c54:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c5a:	223f      	movs	r2, #63	; 0x3f
 8002c5c:	409a      	lsls	r2, r3
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d07d      	beq.n	8002d76 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	4798      	blx	r3
        }
        return;
 8002c82:	e078      	b.n	8002d76 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d01c      	beq.n	8002ccc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d108      	bne.n	8002cb2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d030      	beq.n	8002d0a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	4798      	blx	r3
 8002cb0:	e02b      	b.n	8002d0a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d027      	beq.n	8002d0a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	4798      	blx	r3
 8002cc2:	e022      	b.n	8002d0a <HAL_DMA_IRQHandler+0x29e>
 8002cc4:	20000018 	.word	0x20000018
 8002cc8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d10f      	bne.n	8002cfa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f022 0210 	bic.w	r2, r2, #16
 8002ce8:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2201      	movs	r2, #1
 8002cee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d003      	beq.n	8002d0a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d032      	beq.n	8002d78 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d022      	beq.n	8002d64 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2205      	movs	r2, #5
 8002d22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f022 0201 	bic.w	r2, r2, #1
 8002d34:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	60bb      	str	r3, [r7, #8]
 8002d3c:	697a      	ldr	r2, [r7, #20]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d307      	bcc.n	8002d52 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d1f2      	bne.n	8002d36 <HAL_DMA_IRQHandler+0x2ca>
 8002d50:	e000      	b.n	8002d54 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002d52:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d005      	beq.n	8002d78 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	4798      	blx	r3
 8002d74:	e000      	b.n	8002d78 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002d76:	bf00      	nop
    }
  }
}
 8002d78:	3718      	adds	r7, #24
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop

08002d80 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b085      	sub	sp, #20
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	3b10      	subs	r3, #16
 8002d90:	4a14      	ldr	r2, [pc, #80]	; (8002de4 <DMA_CalcBaseAndBitshift+0x64>)
 8002d92:	fba2 2303 	umull	r2, r3, r2, r3
 8002d96:	091b      	lsrs	r3, r3, #4
 8002d98:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d9a:	4a13      	ldr	r2, [pc, #76]	; (8002de8 <DMA_CalcBaseAndBitshift+0x68>)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	4413      	add	r3, r2
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	461a      	mov	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2b03      	cmp	r3, #3
 8002dac:	d909      	bls.n	8002dc2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002db6:	f023 0303 	bic.w	r3, r3, #3
 8002dba:	1d1a      	adds	r2, r3, #4
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	659a      	str	r2, [r3, #88]	; 0x58
 8002dc0:	e007      	b.n	8002dd2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002dca:	f023 0303 	bic.w	r3, r3, #3
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3714      	adds	r7, #20
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	aaaaaaab 	.word	0xaaaaaaab
 8002de8:	08009960 	.word	0x08009960

08002dec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002df4:	2300      	movs	r3, #0
 8002df6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dfc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d11f      	bne.n	8002e46 <DMA_CheckFifoParam+0x5a>
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	2b03      	cmp	r3, #3
 8002e0a:	d856      	bhi.n	8002eba <DMA_CheckFifoParam+0xce>
 8002e0c:	a201      	add	r2, pc, #4	; (adr r2, 8002e14 <DMA_CheckFifoParam+0x28>)
 8002e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e12:	bf00      	nop
 8002e14:	08002e25 	.word	0x08002e25
 8002e18:	08002e37 	.word	0x08002e37
 8002e1c:	08002e25 	.word	0x08002e25
 8002e20:	08002ebb 	.word	0x08002ebb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d046      	beq.n	8002ebe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e34:	e043      	b.n	8002ebe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e3a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e3e:	d140      	bne.n	8002ec2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e44:	e03d      	b.n	8002ec2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e4e:	d121      	bne.n	8002e94 <DMA_CheckFifoParam+0xa8>
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	2b03      	cmp	r3, #3
 8002e54:	d837      	bhi.n	8002ec6 <DMA_CheckFifoParam+0xda>
 8002e56:	a201      	add	r2, pc, #4	; (adr r2, 8002e5c <DMA_CheckFifoParam+0x70>)
 8002e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e5c:	08002e6d 	.word	0x08002e6d
 8002e60:	08002e73 	.word	0x08002e73
 8002e64:	08002e6d 	.word	0x08002e6d
 8002e68:	08002e85 	.word	0x08002e85
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e70:	e030      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e76:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d025      	beq.n	8002eca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e82:	e022      	b.n	8002eca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e88:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e8c:	d11f      	bne.n	8002ece <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e92:	e01c      	b.n	8002ece <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d903      	bls.n	8002ea2 <DMA_CheckFifoParam+0xb6>
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	2b03      	cmp	r3, #3
 8002e9e:	d003      	beq.n	8002ea8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ea0:	e018      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	73fb      	strb	r3, [r7, #15]
      break;
 8002ea6:	e015      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00e      	beq.n	8002ed2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	73fb      	strb	r3, [r7, #15]
      break;
 8002eb8:	e00b      	b.n	8002ed2 <DMA_CheckFifoParam+0xe6>
      break;
 8002eba:	bf00      	nop
 8002ebc:	e00a      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ebe:	bf00      	nop
 8002ec0:	e008      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ec2:	bf00      	nop
 8002ec4:	e006      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ec6:	bf00      	nop
 8002ec8:	e004      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
      break;
 8002eca:	bf00      	nop
 8002ecc:	e002      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
      break;   
 8002ece:	bf00      	nop
 8002ed0:	e000      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ed2:	bf00      	nop
    }
  } 
  
  return status; 
 8002ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3714      	adds	r7, #20
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop

08002ee4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b089      	sub	sp, #36	; 0x24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002efa:	2300      	movs	r3, #0
 8002efc:	61fb      	str	r3, [r7, #28]
 8002efe:	e159      	b.n	80031b4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f00:	2201      	movs	r2, #1
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	4013      	ands	r3, r2
 8002f12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f14:	693a      	ldr	r2, [r7, #16]
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	f040 8148 	bne.w	80031ae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f003 0303 	and.w	r3, r3, #3
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d005      	beq.n	8002f36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d130      	bne.n	8002f98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	2203      	movs	r2, #3
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	43db      	mvns	r3, r3
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	68da      	ldr	r2, [r3, #12]
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5a:	69ba      	ldr	r2, [r7, #24]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	69ba      	ldr	r2, [r7, #24]
 8002f64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	43db      	mvns	r3, r3
 8002f76:	69ba      	ldr	r2, [r7, #24]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	091b      	lsrs	r3, r3, #4
 8002f82:	f003 0201 	and.w	r2, r3, #1
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8c:	69ba      	ldr	r2, [r7, #24]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f003 0303 	and.w	r3, r3, #3
 8002fa0:	2b03      	cmp	r3, #3
 8002fa2:	d017      	beq.n	8002fd4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	2203      	movs	r2, #3
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	69ba      	ldr	r2, [r7, #24]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	689a      	ldr	r2, [r3, #8]
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f003 0303 	and.w	r3, r3, #3
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	d123      	bne.n	8003028 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	08da      	lsrs	r2, r3, #3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	3208      	adds	r2, #8
 8002fe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	f003 0307 	and.w	r3, r3, #7
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	220f      	movs	r2, #15
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	43db      	mvns	r3, r3
 8002ffe:	69ba      	ldr	r2, [r7, #24]
 8003000:	4013      	ands	r3, r2
 8003002:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	691a      	ldr	r2, [r3, #16]
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	f003 0307 	and.w	r3, r3, #7
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	fa02 f303 	lsl.w	r3, r2, r3
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	4313      	orrs	r3, r2
 8003018:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	08da      	lsrs	r2, r3, #3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	3208      	adds	r2, #8
 8003022:	69b9      	ldr	r1, [r7, #24]
 8003024:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	2203      	movs	r2, #3
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	43db      	mvns	r3, r3
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	4013      	ands	r3, r2
 800303e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f003 0203 	and.w	r2, r3, #3
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	005b      	lsls	r3, r3, #1
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	4313      	orrs	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003064:	2b00      	cmp	r3, #0
 8003066:	f000 80a2 	beq.w	80031ae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800306a:	2300      	movs	r3, #0
 800306c:	60fb      	str	r3, [r7, #12]
 800306e:	4b57      	ldr	r3, [pc, #348]	; (80031cc <HAL_GPIO_Init+0x2e8>)
 8003070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003072:	4a56      	ldr	r2, [pc, #344]	; (80031cc <HAL_GPIO_Init+0x2e8>)
 8003074:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003078:	6453      	str	r3, [r2, #68]	; 0x44
 800307a:	4b54      	ldr	r3, [pc, #336]	; (80031cc <HAL_GPIO_Init+0x2e8>)
 800307c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003082:	60fb      	str	r3, [r7, #12]
 8003084:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003086:	4a52      	ldr	r2, [pc, #328]	; (80031d0 <HAL_GPIO_Init+0x2ec>)
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	089b      	lsrs	r3, r3, #2
 800308c:	3302      	adds	r3, #2
 800308e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003092:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	f003 0303 	and.w	r3, r3, #3
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	220f      	movs	r2, #15
 800309e:	fa02 f303 	lsl.w	r3, r2, r3
 80030a2:	43db      	mvns	r3, r3
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	4013      	ands	r3, r2
 80030a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a49      	ldr	r2, [pc, #292]	; (80031d4 <HAL_GPIO_Init+0x2f0>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d019      	beq.n	80030e6 <HAL_GPIO_Init+0x202>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a48      	ldr	r2, [pc, #288]	; (80031d8 <HAL_GPIO_Init+0x2f4>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d013      	beq.n	80030e2 <HAL_GPIO_Init+0x1fe>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a47      	ldr	r2, [pc, #284]	; (80031dc <HAL_GPIO_Init+0x2f8>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d00d      	beq.n	80030de <HAL_GPIO_Init+0x1fa>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a46      	ldr	r2, [pc, #280]	; (80031e0 <HAL_GPIO_Init+0x2fc>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d007      	beq.n	80030da <HAL_GPIO_Init+0x1f6>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a45      	ldr	r2, [pc, #276]	; (80031e4 <HAL_GPIO_Init+0x300>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d101      	bne.n	80030d6 <HAL_GPIO_Init+0x1f2>
 80030d2:	2304      	movs	r3, #4
 80030d4:	e008      	b.n	80030e8 <HAL_GPIO_Init+0x204>
 80030d6:	2307      	movs	r3, #7
 80030d8:	e006      	b.n	80030e8 <HAL_GPIO_Init+0x204>
 80030da:	2303      	movs	r3, #3
 80030dc:	e004      	b.n	80030e8 <HAL_GPIO_Init+0x204>
 80030de:	2302      	movs	r3, #2
 80030e0:	e002      	b.n	80030e8 <HAL_GPIO_Init+0x204>
 80030e2:	2301      	movs	r3, #1
 80030e4:	e000      	b.n	80030e8 <HAL_GPIO_Init+0x204>
 80030e6:	2300      	movs	r3, #0
 80030e8:	69fa      	ldr	r2, [r7, #28]
 80030ea:	f002 0203 	and.w	r2, r2, #3
 80030ee:	0092      	lsls	r2, r2, #2
 80030f0:	4093      	lsls	r3, r2
 80030f2:	69ba      	ldr	r2, [r7, #24]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030f8:	4935      	ldr	r1, [pc, #212]	; (80031d0 <HAL_GPIO_Init+0x2ec>)
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	089b      	lsrs	r3, r3, #2
 80030fe:	3302      	adds	r3, #2
 8003100:	69ba      	ldr	r2, [r7, #24]
 8003102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003106:	4b38      	ldr	r3, [pc, #224]	; (80031e8 <HAL_GPIO_Init+0x304>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	43db      	mvns	r3, r3
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	4013      	ands	r3, r2
 8003114:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d003      	beq.n	800312a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003122:	69ba      	ldr	r2, [r7, #24]
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	4313      	orrs	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800312a:	4a2f      	ldr	r2, [pc, #188]	; (80031e8 <HAL_GPIO_Init+0x304>)
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003130:	4b2d      	ldr	r3, [pc, #180]	; (80031e8 <HAL_GPIO_Init+0x304>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	43db      	mvns	r3, r3
 800313a:	69ba      	ldr	r2, [r7, #24]
 800313c:	4013      	ands	r3, r2
 800313e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d003      	beq.n	8003154 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	4313      	orrs	r3, r2
 8003152:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003154:	4a24      	ldr	r2, [pc, #144]	; (80031e8 <HAL_GPIO_Init+0x304>)
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800315a:	4b23      	ldr	r3, [pc, #140]	; (80031e8 <HAL_GPIO_Init+0x304>)
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	43db      	mvns	r3, r3
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	4013      	ands	r3, r2
 8003168:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d003      	beq.n	800317e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003176:	69ba      	ldr	r2, [r7, #24]
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	4313      	orrs	r3, r2
 800317c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800317e:	4a1a      	ldr	r2, [pc, #104]	; (80031e8 <HAL_GPIO_Init+0x304>)
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003184:	4b18      	ldr	r3, [pc, #96]	; (80031e8 <HAL_GPIO_Init+0x304>)
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	43db      	mvns	r3, r3
 800318e:	69ba      	ldr	r2, [r7, #24]
 8003190:	4013      	ands	r3, r2
 8003192:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d003      	beq.n	80031a8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031a8:	4a0f      	ldr	r2, [pc, #60]	; (80031e8 <HAL_GPIO_Init+0x304>)
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	3301      	adds	r3, #1
 80031b2:	61fb      	str	r3, [r7, #28]
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	2b0f      	cmp	r3, #15
 80031b8:	f67f aea2 	bls.w	8002f00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031bc:	bf00      	nop
 80031be:	bf00      	nop
 80031c0:	3724      	adds	r7, #36	; 0x24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	40023800 	.word	0x40023800
 80031d0:	40013800 	.word	0x40013800
 80031d4:	40020000 	.word	0x40020000
 80031d8:	40020400 	.word	0x40020400
 80031dc:	40020800 	.word	0x40020800
 80031e0:	40020c00 	.word	0x40020c00
 80031e4:	40021000 	.word	0x40021000
 80031e8:	40013c00 	.word	0x40013c00

080031ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	460b      	mov	r3, r1
 80031f6:	807b      	strh	r3, [r7, #2]
 80031f8:	4613      	mov	r3, r2
 80031fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031fc:	787b      	ldrb	r3, [r7, #1]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d003      	beq.n	800320a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003202:	887a      	ldrh	r2, [r7, #2]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003208:	e003      	b.n	8003212 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800320a:	887b      	ldrh	r3, [r7, #2]
 800320c:	041a      	lsls	r2, r3, #16
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	619a      	str	r2, [r3, #24]
}
 8003212:	bf00      	nop
 8003214:	370c      	adds	r7, #12
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
	...

08003220 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d101      	bne.n	8003232 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e12b      	b.n	800348a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b00      	cmp	r3, #0
 800323c:	d106      	bne.n	800324c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f7fe fb36 	bl	80018b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2224      	movs	r2, #36	; 0x24
 8003250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0201 	bic.w	r2, r2, #1
 8003262:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003272:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003282:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003284:	f001 fbd8 	bl	8004a38 <HAL_RCC_GetPCLK1Freq>
 8003288:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	4a81      	ldr	r2, [pc, #516]	; (8003494 <HAL_I2C_Init+0x274>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d807      	bhi.n	80032a4 <HAL_I2C_Init+0x84>
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4a80      	ldr	r2, [pc, #512]	; (8003498 <HAL_I2C_Init+0x278>)
 8003298:	4293      	cmp	r3, r2
 800329a:	bf94      	ite	ls
 800329c:	2301      	movls	r3, #1
 800329e:	2300      	movhi	r3, #0
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	e006      	b.n	80032b2 <HAL_I2C_Init+0x92>
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	4a7d      	ldr	r2, [pc, #500]	; (800349c <HAL_I2C_Init+0x27c>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	bf94      	ite	ls
 80032ac:	2301      	movls	r3, #1
 80032ae:	2300      	movhi	r3, #0
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e0e7      	b.n	800348a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	4a78      	ldr	r2, [pc, #480]	; (80034a0 <HAL_I2C_Init+0x280>)
 80032be:	fba2 2303 	umull	r2, r3, r2, r3
 80032c2:	0c9b      	lsrs	r3, r3, #18
 80032c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68ba      	ldr	r2, [r7, #8]
 80032d6:	430a      	orrs	r2, r1
 80032d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	6a1b      	ldr	r3, [r3, #32]
 80032e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	4a6a      	ldr	r2, [pc, #424]	; (8003494 <HAL_I2C_Init+0x274>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d802      	bhi.n	80032f4 <HAL_I2C_Init+0xd4>
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	3301      	adds	r3, #1
 80032f2:	e009      	b.n	8003308 <HAL_I2C_Init+0xe8>
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80032fa:	fb02 f303 	mul.w	r3, r2, r3
 80032fe:	4a69      	ldr	r2, [pc, #420]	; (80034a4 <HAL_I2C_Init+0x284>)
 8003300:	fba2 2303 	umull	r2, r3, r2, r3
 8003304:	099b      	lsrs	r3, r3, #6
 8003306:	3301      	adds	r3, #1
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	6812      	ldr	r2, [r2, #0]
 800330c:	430b      	orrs	r3, r1
 800330e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	69db      	ldr	r3, [r3, #28]
 8003316:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800331a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	495c      	ldr	r1, [pc, #368]	; (8003494 <HAL_I2C_Init+0x274>)
 8003324:	428b      	cmp	r3, r1
 8003326:	d819      	bhi.n	800335c <HAL_I2C_Init+0x13c>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	1e59      	subs	r1, r3, #1
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	fbb1 f3f3 	udiv	r3, r1, r3
 8003336:	1c59      	adds	r1, r3, #1
 8003338:	f640 73fc 	movw	r3, #4092	; 0xffc
 800333c:	400b      	ands	r3, r1
 800333e:	2b00      	cmp	r3, #0
 8003340:	d00a      	beq.n	8003358 <HAL_I2C_Init+0x138>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	1e59      	subs	r1, r3, #1
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	005b      	lsls	r3, r3, #1
 800334c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003350:	3301      	adds	r3, #1
 8003352:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003356:	e051      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 8003358:	2304      	movs	r3, #4
 800335a:	e04f      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d111      	bne.n	8003388 <HAL_I2C_Init+0x168>
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	1e58      	subs	r0, r3, #1
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6859      	ldr	r1, [r3, #4]
 800336c:	460b      	mov	r3, r1
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	440b      	add	r3, r1
 8003372:	fbb0 f3f3 	udiv	r3, r0, r3
 8003376:	3301      	adds	r3, #1
 8003378:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800337c:	2b00      	cmp	r3, #0
 800337e:	bf0c      	ite	eq
 8003380:	2301      	moveq	r3, #1
 8003382:	2300      	movne	r3, #0
 8003384:	b2db      	uxtb	r3, r3
 8003386:	e012      	b.n	80033ae <HAL_I2C_Init+0x18e>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	1e58      	subs	r0, r3, #1
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6859      	ldr	r1, [r3, #4]
 8003390:	460b      	mov	r3, r1
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	0099      	lsls	r1, r3, #2
 8003398:	440b      	add	r3, r1
 800339a:	fbb0 f3f3 	udiv	r3, r0, r3
 800339e:	3301      	adds	r3, #1
 80033a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	bf0c      	ite	eq
 80033a8:	2301      	moveq	r3, #1
 80033aa:	2300      	movne	r3, #0
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <HAL_I2C_Init+0x196>
 80033b2:	2301      	movs	r3, #1
 80033b4:	e022      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d10e      	bne.n	80033dc <HAL_I2C_Init+0x1bc>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	1e58      	subs	r0, r3, #1
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6859      	ldr	r1, [r3, #4]
 80033c6:	460b      	mov	r3, r1
 80033c8:	005b      	lsls	r3, r3, #1
 80033ca:	440b      	add	r3, r1
 80033cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80033d0:	3301      	adds	r3, #1
 80033d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033da:	e00f      	b.n	80033fc <HAL_I2C_Init+0x1dc>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	1e58      	subs	r0, r3, #1
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6859      	ldr	r1, [r3, #4]
 80033e4:	460b      	mov	r3, r1
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	440b      	add	r3, r1
 80033ea:	0099      	lsls	r1, r3, #2
 80033ec:	440b      	add	r3, r1
 80033ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80033f2:	3301      	adds	r3, #1
 80033f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80033fc:	6879      	ldr	r1, [r7, #4]
 80033fe:	6809      	ldr	r1, [r1, #0]
 8003400:	4313      	orrs	r3, r2
 8003402:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	69da      	ldr	r2, [r3, #28]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	431a      	orrs	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800342a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	6911      	ldr	r1, [r2, #16]
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	68d2      	ldr	r2, [r2, #12]
 8003436:	4311      	orrs	r1, r2
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6812      	ldr	r2, [r2, #0]
 800343c:	430b      	orrs	r3, r1
 800343e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	695a      	ldr	r2, [r3, #20]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	699b      	ldr	r3, [r3, #24]
 8003452:	431a      	orrs	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	430a      	orrs	r2, r1
 800345a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f042 0201 	orr.w	r2, r2, #1
 800346a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2220      	movs	r2, #32
 8003476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	000186a0 	.word	0x000186a0
 8003498:	001e847f 	.word	0x001e847f
 800349c:	003d08ff 	.word	0x003d08ff
 80034a0:	431bde83 	.word	0x431bde83
 80034a4:	10624dd3 	.word	0x10624dd3

080034a8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b088      	sub	sp, #32
 80034ac:	af02      	add	r7, sp, #8
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	4608      	mov	r0, r1
 80034b2:	4611      	mov	r1, r2
 80034b4:	461a      	mov	r2, r3
 80034b6:	4603      	mov	r3, r0
 80034b8:	817b      	strh	r3, [r7, #10]
 80034ba:	460b      	mov	r3, r1
 80034bc:	813b      	strh	r3, [r7, #8]
 80034be:	4613      	mov	r3, r2
 80034c0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034c2:	f7ff f875 	bl	80025b0 <HAL_GetTick>
 80034c6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b20      	cmp	r3, #32
 80034d2:	f040 80d9 	bne.w	8003688 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	9300      	str	r3, [sp, #0]
 80034da:	2319      	movs	r3, #25
 80034dc:	2201      	movs	r2, #1
 80034de:	496d      	ldr	r1, [pc, #436]	; (8003694 <HAL_I2C_Mem_Write+0x1ec>)
 80034e0:	68f8      	ldr	r0, [r7, #12]
 80034e2:	f000 fc7f 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80034ec:	2302      	movs	r3, #2
 80034ee:	e0cc      	b.n	800368a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d101      	bne.n	80034fe <HAL_I2C_Mem_Write+0x56>
 80034fa:	2302      	movs	r3, #2
 80034fc:	e0c5      	b.n	800368a <HAL_I2C_Mem_Write+0x1e2>
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2201      	movs	r2, #1
 8003502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b01      	cmp	r3, #1
 8003512:	d007      	beq.n	8003524 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f042 0201 	orr.w	r2, r2, #1
 8003522:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003532:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2221      	movs	r2, #33	; 0x21
 8003538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2240      	movs	r2, #64	; 0x40
 8003540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2200      	movs	r2, #0
 8003548:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6a3a      	ldr	r2, [r7, #32]
 800354e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003554:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800355a:	b29a      	uxth	r2, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	4a4d      	ldr	r2, [pc, #308]	; (8003698 <HAL_I2C_Mem_Write+0x1f0>)
 8003564:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003566:	88f8      	ldrh	r0, [r7, #6]
 8003568:	893a      	ldrh	r2, [r7, #8]
 800356a:	8979      	ldrh	r1, [r7, #10]
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	9301      	str	r3, [sp, #4]
 8003570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	4603      	mov	r3, r0
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f000 fab6 	bl	8003ae8 <I2C_RequestMemoryWrite>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d052      	beq.n	8003628 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e081      	b.n	800368a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f000 fd00 	bl	8003f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d00d      	beq.n	80035b2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359a:	2b04      	cmp	r3, #4
 800359c:	d107      	bne.n	80035ae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e06b      	b.n	800368a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b6:	781a      	ldrb	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c2:	1c5a      	adds	r2, r3, #1
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035cc:	3b01      	subs	r3, #1
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035d8:	b29b      	uxth	r3, r3
 80035da:	3b01      	subs	r3, #1
 80035dc:	b29a      	uxth	r2, r3
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	695b      	ldr	r3, [r3, #20]
 80035e8:	f003 0304 	and.w	r3, r3, #4
 80035ec:	2b04      	cmp	r3, #4
 80035ee:	d11b      	bne.n	8003628 <HAL_I2C_Mem_Write+0x180>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d017      	beq.n	8003628 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fc:	781a      	ldrb	r2, [r3, #0]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003608:	1c5a      	adds	r2, r3, #1
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003612:	3b01      	subs	r3, #1
 8003614:	b29a      	uxth	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800361e:	b29b      	uxth	r3, r3
 8003620:	3b01      	subs	r3, #1
 8003622:	b29a      	uxth	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800362c:	2b00      	cmp	r3, #0
 800362e:	d1aa      	bne.n	8003586 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003630:	697a      	ldr	r2, [r7, #20]
 8003632:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f000 fcec 	bl	8004012 <I2C_WaitOnBTFFlagUntilTimeout>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00d      	beq.n	800365c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003644:	2b04      	cmp	r3, #4
 8003646:	d107      	bne.n	8003658 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003656:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e016      	b.n	800368a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800366a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2220      	movs	r2, #32
 8003670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003684:	2300      	movs	r3, #0
 8003686:	e000      	b.n	800368a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003688:	2302      	movs	r3, #2
  }
}
 800368a:	4618      	mov	r0, r3
 800368c:	3718      	adds	r7, #24
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	00100002 	.word	0x00100002
 8003698:	ffff0000 	.word	0xffff0000

0800369c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b08c      	sub	sp, #48	; 0x30
 80036a0:	af02      	add	r7, sp, #8
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	4608      	mov	r0, r1
 80036a6:	4611      	mov	r1, r2
 80036a8:	461a      	mov	r2, r3
 80036aa:	4603      	mov	r3, r0
 80036ac:	817b      	strh	r3, [r7, #10]
 80036ae:	460b      	mov	r3, r1
 80036b0:	813b      	strh	r3, [r7, #8]
 80036b2:	4613      	mov	r3, r2
 80036b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80036b6:	f7fe ff7b 	bl	80025b0 <HAL_GetTick>
 80036ba:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	2b20      	cmp	r3, #32
 80036c6:	f040 8208 	bne.w	8003ada <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036cc:	9300      	str	r3, [sp, #0]
 80036ce:	2319      	movs	r3, #25
 80036d0:	2201      	movs	r2, #1
 80036d2:	497b      	ldr	r1, [pc, #492]	; (80038c0 <HAL_I2C_Mem_Read+0x224>)
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f000 fb85 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d001      	beq.n	80036e4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80036e0:	2302      	movs	r3, #2
 80036e2:	e1fb      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d101      	bne.n	80036f2 <HAL_I2C_Mem_Read+0x56>
 80036ee:	2302      	movs	r3, #2
 80036f0:	e1f4      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	2b01      	cmp	r3, #1
 8003706:	d007      	beq.n	8003718 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f042 0201 	orr.w	r2, r2, #1
 8003716:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003726:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2222      	movs	r2, #34	; 0x22
 800372c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2240      	movs	r2, #64	; 0x40
 8003734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2200      	movs	r2, #0
 800373c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003742:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003748:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800374e:	b29a      	uxth	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	4a5b      	ldr	r2, [pc, #364]	; (80038c4 <HAL_I2C_Mem_Read+0x228>)
 8003758:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800375a:	88f8      	ldrh	r0, [r7, #6]
 800375c:	893a      	ldrh	r2, [r7, #8]
 800375e:	8979      	ldrh	r1, [r7, #10]
 8003760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003762:	9301      	str	r3, [sp, #4]
 8003764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	4603      	mov	r3, r0
 800376a:	68f8      	ldr	r0, [r7, #12]
 800376c:	f000 fa52 	bl	8003c14 <I2C_RequestMemoryRead>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e1b0      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800377e:	2b00      	cmp	r3, #0
 8003780:	d113      	bne.n	80037aa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003782:	2300      	movs	r3, #0
 8003784:	623b      	str	r3, [r7, #32]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	695b      	ldr	r3, [r3, #20]
 800378c:	623b      	str	r3, [r7, #32]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	699b      	ldr	r3, [r3, #24]
 8003794:	623b      	str	r3, [r7, #32]
 8003796:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037a6:	601a      	str	r2, [r3, #0]
 80037a8:	e184      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d11b      	bne.n	80037ea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037c2:	2300      	movs	r3, #0
 80037c4:	61fb      	str	r3, [r7, #28]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	695b      	ldr	r3, [r3, #20]
 80037cc:	61fb      	str	r3, [r7, #28]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	699b      	ldr	r3, [r3, #24]
 80037d4:	61fb      	str	r3, [r7, #28]
 80037d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	e164      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d11b      	bne.n	800382a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003800:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003810:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003812:	2300      	movs	r3, #0
 8003814:	61bb      	str	r3, [r7, #24]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	695b      	ldr	r3, [r3, #20]
 800381c:	61bb      	str	r3, [r7, #24]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	61bb      	str	r3, [r7, #24]
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	e144      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800382a:	2300      	movs	r3, #0
 800382c:	617b      	str	r3, [r7, #20]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	695b      	ldr	r3, [r3, #20]
 8003834:	617b      	str	r3, [r7, #20]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	617b      	str	r3, [r7, #20]
 800383e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003840:	e138      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003846:	2b03      	cmp	r3, #3
 8003848:	f200 80f1 	bhi.w	8003a2e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003850:	2b01      	cmp	r3, #1
 8003852:	d123      	bne.n	800389c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003854:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003856:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003858:	68f8      	ldr	r0, [r7, #12]
 800385a:	f000 fc1b 	bl	8004094 <I2C_WaitOnRXNEFlagUntilTimeout>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d001      	beq.n	8003868 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e139      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	691a      	ldr	r2, [r3, #16]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003872:	b2d2      	uxtb	r2, r2
 8003874:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387a:	1c5a      	adds	r2, r3, #1
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003884:	3b01      	subs	r3, #1
 8003886:	b29a      	uxth	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003890:	b29b      	uxth	r3, r3
 8003892:	3b01      	subs	r3, #1
 8003894:	b29a      	uxth	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	855a      	strh	r2, [r3, #42]	; 0x2a
 800389a:	e10b      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d14e      	bne.n	8003942 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a6:	9300      	str	r3, [sp, #0]
 80038a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038aa:	2200      	movs	r2, #0
 80038ac:	4906      	ldr	r1, [pc, #24]	; (80038c8 <HAL_I2C_Mem_Read+0x22c>)
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f000 fa98 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d008      	beq.n	80038cc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e10e      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
 80038be:	bf00      	nop
 80038c0:	00100002 	.word	0x00100002
 80038c4:	ffff0000 	.word	0xffff0000
 80038c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	691a      	ldr	r2, [r3, #16]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e6:	b2d2      	uxtb	r2, r2
 80038e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ee:	1c5a      	adds	r2, r3, #1
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f8:	3b01      	subs	r3, #1
 80038fa:	b29a      	uxth	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003904:	b29b      	uxth	r3, r3
 8003906:	3b01      	subs	r3, #1
 8003908:	b29a      	uxth	r2, r3
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	691a      	ldr	r2, [r3, #16]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003918:	b2d2      	uxtb	r2, r2
 800391a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003920:	1c5a      	adds	r2, r3, #1
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800392a:	3b01      	subs	r3, #1
 800392c:	b29a      	uxth	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003936:	b29b      	uxth	r3, r3
 8003938:	3b01      	subs	r3, #1
 800393a:	b29a      	uxth	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003940:	e0b8      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003944:	9300      	str	r3, [sp, #0]
 8003946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003948:	2200      	movs	r2, #0
 800394a:	4966      	ldr	r1, [pc, #408]	; (8003ae4 <HAL_I2C_Mem_Read+0x448>)
 800394c:	68f8      	ldr	r0, [r7, #12]
 800394e:	f000 fa49 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d001      	beq.n	800395c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e0bf      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800396a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	691a      	ldr	r2, [r3, #16]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003976:	b2d2      	uxtb	r2, r2
 8003978:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397e:	1c5a      	adds	r2, r3, #1
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003988:	3b01      	subs	r3, #1
 800398a:	b29a      	uxth	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003994:	b29b      	uxth	r3, r3
 8003996:	3b01      	subs	r3, #1
 8003998:	b29a      	uxth	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800399e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a0:	9300      	str	r3, [sp, #0]
 80039a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039a4:	2200      	movs	r2, #0
 80039a6:	494f      	ldr	r1, [pc, #316]	; (8003ae4 <HAL_I2C_Mem_Read+0x448>)
 80039a8:	68f8      	ldr	r0, [r7, #12]
 80039aa:	f000 fa1b 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d001      	beq.n	80039b8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e091      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	691a      	ldr	r2, [r3, #16]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d2:	b2d2      	uxtb	r2, r2
 80039d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039da:	1c5a      	adds	r2, r3, #1
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039e4:	3b01      	subs	r3, #1
 80039e6:	b29a      	uxth	r2, r3
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039f0:	b29b      	uxth	r3, r3
 80039f2:	3b01      	subs	r3, #1
 80039f4:	b29a      	uxth	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	691a      	ldr	r2, [r3, #16]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a04:	b2d2      	uxtb	r2, r2
 8003a06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0c:	1c5a      	adds	r2, r3, #1
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a16:	3b01      	subs	r3, #1
 8003a18:	b29a      	uxth	r2, r3
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	3b01      	subs	r3, #1
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a2c:	e042      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a30:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 fb2e 	bl	8004094 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e04c      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	691a      	ldr	r2, [r3, #16]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4c:	b2d2      	uxtb	r2, r2
 8003a4e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a54:	1c5a      	adds	r2, r3, #1
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	b29a      	uxth	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	f003 0304 	and.w	r3, r3, #4
 8003a7e:	2b04      	cmp	r3, #4
 8003a80:	d118      	bne.n	8003ab4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	691a      	ldr	r2, [r3, #16]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8c:	b2d2      	uxtb	r2, r2
 8003a8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a94:	1c5a      	adds	r2, r3, #1
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a9e:	3b01      	subs	r3, #1
 8003aa0:	b29a      	uxth	r2, r3
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	3b01      	subs	r3, #1
 8003aae:	b29a      	uxth	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f47f aec2 	bne.w	8003842 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2220      	movs	r2, #32
 8003ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	e000      	b.n	8003adc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003ada:	2302      	movs	r3, #2
  }
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3728      	adds	r7, #40	; 0x28
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	00010004 	.word	0x00010004

08003ae8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b088      	sub	sp, #32
 8003aec:	af02      	add	r7, sp, #8
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	4608      	mov	r0, r1
 8003af2:	4611      	mov	r1, r2
 8003af4:	461a      	mov	r2, r3
 8003af6:	4603      	mov	r3, r0
 8003af8:	817b      	strh	r3, [r7, #10]
 8003afa:	460b      	mov	r3, r1
 8003afc:	813b      	strh	r3, [r7, #8]
 8003afe:	4613      	mov	r3, r2
 8003b00:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b10:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b14:	9300      	str	r3, [sp, #0]
 8003b16:	6a3b      	ldr	r3, [r7, #32]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b1e:	68f8      	ldr	r0, [r7, #12]
 8003b20:	f000 f960 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00d      	beq.n	8003b46 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b38:	d103      	bne.n	8003b42 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b40:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e05f      	b.n	8003c06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b46:	897b      	ldrh	r3, [r7, #10]
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b54:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b58:	6a3a      	ldr	r2, [r7, #32]
 8003b5a:	492d      	ldr	r1, [pc, #180]	; (8003c10 <I2C_RequestMemoryWrite+0x128>)
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f000 f998 	bl	8003e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d001      	beq.n	8003b6c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e04c      	b.n	8003c06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	617b      	str	r3, [r7, #20]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	617b      	str	r3, [r7, #20]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	617b      	str	r3, [r7, #20]
 8003b80:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b84:	6a39      	ldr	r1, [r7, #32]
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	f000 fa02 	bl	8003f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00d      	beq.n	8003bae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b96:	2b04      	cmp	r3, #4
 8003b98:	d107      	bne.n	8003baa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ba8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e02b      	b.n	8003c06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003bae:	88fb      	ldrh	r3, [r7, #6]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d105      	bne.n	8003bc0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bb4:	893b      	ldrh	r3, [r7, #8]
 8003bb6:	b2da      	uxtb	r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	611a      	str	r2, [r3, #16]
 8003bbe:	e021      	b.n	8003c04 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003bc0:	893b      	ldrh	r3, [r7, #8]
 8003bc2:	0a1b      	lsrs	r3, r3, #8
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	b2da      	uxtb	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bd0:	6a39      	ldr	r1, [r7, #32]
 8003bd2:	68f8      	ldr	r0, [r7, #12]
 8003bd4:	f000 f9dc 	bl	8003f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00d      	beq.n	8003bfa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be2:	2b04      	cmp	r3, #4
 8003be4:	d107      	bne.n	8003bf6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bf4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e005      	b.n	8003c06 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bfa:	893b      	ldrh	r3, [r7, #8]
 8003bfc:	b2da      	uxtb	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3718      	adds	r7, #24
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	00010002 	.word	0x00010002

08003c14 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b088      	sub	sp, #32
 8003c18:	af02      	add	r7, sp, #8
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	4608      	mov	r0, r1
 8003c1e:	4611      	mov	r1, r2
 8003c20:	461a      	mov	r2, r3
 8003c22:	4603      	mov	r3, r0
 8003c24:	817b      	strh	r3, [r7, #10]
 8003c26:	460b      	mov	r3, r1
 8003c28:	813b      	strh	r3, [r7, #8]
 8003c2a:	4613      	mov	r3, r2
 8003c2c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c3c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c4c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c50:	9300      	str	r3, [sp, #0]
 8003c52:	6a3b      	ldr	r3, [r7, #32]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c5a:	68f8      	ldr	r0, [r7, #12]
 8003c5c:	f000 f8c2 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d00d      	beq.n	8003c82 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c74:	d103      	bne.n	8003c7e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c7c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e0aa      	b.n	8003dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c82:	897b      	ldrh	r3, [r7, #10]
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	461a      	mov	r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003c90:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c94:	6a3a      	ldr	r2, [r7, #32]
 8003c96:	4952      	ldr	r1, [pc, #328]	; (8003de0 <I2C_RequestMemoryRead+0x1cc>)
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f000 f8fa 	bl	8003e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d001      	beq.n	8003ca8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e097      	b.n	8003dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ca8:	2300      	movs	r3, #0
 8003caa:	617b      	str	r3, [r7, #20]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	617b      	str	r3, [r7, #20]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	617b      	str	r3, [r7, #20]
 8003cbc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cc0:	6a39      	ldr	r1, [r7, #32]
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 f964 	bl	8003f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d00d      	beq.n	8003cea <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd2:	2b04      	cmp	r3, #4
 8003cd4:	d107      	bne.n	8003ce6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ce4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e076      	b.n	8003dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003cea:	88fb      	ldrh	r3, [r7, #6]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d105      	bne.n	8003cfc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003cf0:	893b      	ldrh	r3, [r7, #8]
 8003cf2:	b2da      	uxtb	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	611a      	str	r2, [r3, #16]
 8003cfa:	e021      	b.n	8003d40 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003cfc:	893b      	ldrh	r3, [r7, #8]
 8003cfe:	0a1b      	lsrs	r3, r3, #8
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	b2da      	uxtb	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d0c:	6a39      	ldr	r1, [r7, #32]
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f000 f93e 	bl	8003f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d00d      	beq.n	8003d36 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1e:	2b04      	cmp	r3, #4
 8003d20:	d107      	bne.n	8003d32 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d30:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e050      	b.n	8003dd8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d36:	893b      	ldrh	r3, [r7, #8]
 8003d38:	b2da      	uxtb	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d42:	6a39      	ldr	r1, [r7, #32]
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 f923 	bl	8003f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d00d      	beq.n	8003d6c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d54:	2b04      	cmp	r3, #4
 8003d56:	d107      	bne.n	8003d68 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d66:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e035      	b.n	8003dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d7a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7e:	9300      	str	r3, [sp, #0]
 8003d80:	6a3b      	ldr	r3, [r7, #32]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f000 f82b 	bl	8003de4 <I2C_WaitOnFlagUntilTimeout>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d00d      	beq.n	8003db0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003da2:	d103      	bne.n	8003dac <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003daa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e013      	b.n	8003dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003db0:	897b      	ldrh	r3, [r7, #10]
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	f043 0301 	orr.w	r3, r3, #1
 8003db8:	b2da      	uxtb	r2, r3
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	6a3a      	ldr	r2, [r7, #32]
 8003dc4:	4906      	ldr	r1, [pc, #24]	; (8003de0 <I2C_RequestMemoryRead+0x1cc>)
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	f000 f863 	bl	8003e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e000      	b.n	8003dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3718      	adds	r7, #24
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	00010002 	.word	0x00010002

08003de4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	603b      	str	r3, [r7, #0]
 8003df0:	4613      	mov	r3, r2
 8003df2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003df4:	e025      	b.n	8003e42 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dfc:	d021      	beq.n	8003e42 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dfe:	f7fe fbd7 	bl	80025b0 <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	683a      	ldr	r2, [r7, #0]
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d302      	bcc.n	8003e14 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d116      	bne.n	8003e42 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2220      	movs	r2, #32
 8003e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2e:	f043 0220 	orr.w	r2, r3, #32
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e023      	b.n	8003e8a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	0c1b      	lsrs	r3, r3, #16
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d10d      	bne.n	8003e68 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	43da      	mvns	r2, r3
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	4013      	ands	r3, r2
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	bf0c      	ite	eq
 8003e5e:	2301      	moveq	r3, #1
 8003e60:	2300      	movne	r3, #0
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	461a      	mov	r2, r3
 8003e66:	e00c      	b.n	8003e82 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	699b      	ldr	r3, [r3, #24]
 8003e6e:	43da      	mvns	r2, r3
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	4013      	ands	r3, r2
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	bf0c      	ite	eq
 8003e7a:	2301      	moveq	r3, #1
 8003e7c:	2300      	movne	r3, #0
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	461a      	mov	r2, r3
 8003e82:	79fb      	ldrb	r3, [r7, #7]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d0b6      	beq.n	8003df6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e88:	2300      	movs	r3, #0
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3710      	adds	r7, #16
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b084      	sub	sp, #16
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	60f8      	str	r0, [r7, #12]
 8003e9a:	60b9      	str	r1, [r7, #8]
 8003e9c:	607a      	str	r2, [r7, #4]
 8003e9e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ea0:	e051      	b.n	8003f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	695b      	ldr	r3, [r3, #20]
 8003ea8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eb0:	d123      	bne.n	8003efa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ec0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003eca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2220      	movs	r2, #32
 8003ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee6:	f043 0204 	orr.w	r2, r3, #4
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e046      	b.n	8003f88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f00:	d021      	beq.n	8003f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f02:	f7fe fb55 	bl	80025b0 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d302      	bcc.n	8003f18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d116      	bne.n	8003f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2220      	movs	r2, #32
 8003f22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f32:	f043 0220 	orr.w	r2, r3, #32
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e020      	b.n	8003f88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	0c1b      	lsrs	r3, r3, #16
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d10c      	bne.n	8003f6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	695b      	ldr	r3, [r3, #20]
 8003f56:	43da      	mvns	r2, r3
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	bf14      	ite	ne
 8003f62:	2301      	movne	r3, #1
 8003f64:	2300      	moveq	r3, #0
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	e00b      	b.n	8003f82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	699b      	ldr	r3, [r3, #24]
 8003f70:	43da      	mvns	r2, r3
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	4013      	ands	r3, r2
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	bf14      	ite	ne
 8003f7c:	2301      	movne	r3, #1
 8003f7e:	2300      	moveq	r3, #0
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d18d      	bne.n	8003ea2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3710      	adds	r7, #16
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f9c:	e02d      	b.n	8003ffa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f9e:	68f8      	ldr	r0, [r7, #12]
 8003fa0:	f000 f8ce 	bl	8004140 <I2C_IsAcknowledgeFailed>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d001      	beq.n	8003fae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e02d      	b.n	800400a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fb4:	d021      	beq.n	8003ffa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fb6:	f7fe fafb 	bl	80025b0 <HAL_GetTick>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	68ba      	ldr	r2, [r7, #8]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d302      	bcc.n	8003fcc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d116      	bne.n	8003ffa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2220      	movs	r2, #32
 8003fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe6:	f043 0220 	orr.w	r2, r3, #32
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e007      	b.n	800400a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004004:	2b80      	cmp	r3, #128	; 0x80
 8004006:	d1ca      	bne.n	8003f9e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3710      	adds	r7, #16
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004012:	b580      	push	{r7, lr}
 8004014:	b084      	sub	sp, #16
 8004016:	af00      	add	r7, sp, #0
 8004018:	60f8      	str	r0, [r7, #12]
 800401a:	60b9      	str	r1, [r7, #8]
 800401c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800401e:	e02d      	b.n	800407c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004020:	68f8      	ldr	r0, [r7, #12]
 8004022:	f000 f88d 	bl	8004140 <I2C_IsAcknowledgeFailed>
 8004026:	4603      	mov	r3, r0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d001      	beq.n	8004030 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e02d      	b.n	800408c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004036:	d021      	beq.n	800407c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004038:	f7fe faba 	bl	80025b0 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	68ba      	ldr	r2, [r7, #8]
 8004044:	429a      	cmp	r2, r3
 8004046:	d302      	bcc.n	800404e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d116      	bne.n	800407c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2220      	movs	r2, #32
 8004058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004068:	f043 0220 	orr.w	r2, r3, #32
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2200      	movs	r2, #0
 8004074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e007      	b.n	800408c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	f003 0304 	and.w	r3, r3, #4
 8004086:	2b04      	cmp	r3, #4
 8004088:	d1ca      	bne.n	8004020 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	3710      	adds	r7, #16
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80040a0:	e042      	b.n	8004128 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	695b      	ldr	r3, [r3, #20]
 80040a8:	f003 0310 	and.w	r3, r3, #16
 80040ac:	2b10      	cmp	r3, #16
 80040ae:	d119      	bne.n	80040e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f06f 0210 	mvn.w	r2, #16
 80040b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2220      	movs	r2, #32
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2200      	movs	r2, #0
 80040dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e029      	b.n	8004138 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040e4:	f7fe fa64 	bl	80025b0 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	68ba      	ldr	r2, [r7, #8]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d302      	bcc.n	80040fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d116      	bne.n	8004128 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2220      	movs	r2, #32
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004114:	f043 0220 	orr.w	r2, r3, #32
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e007      	b.n	8004138 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004132:	2b40      	cmp	r3, #64	; 0x40
 8004134:	d1b5      	bne.n	80040a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	695b      	ldr	r3, [r3, #20]
 800414e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004152:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004156:	d11b      	bne.n	8004190 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004160:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2220      	movs	r2, #32
 800416c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417c:	f043 0204 	orr.w	r2, r3, #4
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e000      	b.n	8004192 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	370c      	adds	r7, #12
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
	...

080041a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d101      	bne.n	80041b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e264      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0301 	and.w	r3, r3, #1
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d075      	beq.n	80042aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041be:	4ba3      	ldr	r3, [pc, #652]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f003 030c 	and.w	r3, r3, #12
 80041c6:	2b04      	cmp	r3, #4
 80041c8:	d00c      	beq.n	80041e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041ca:	4ba0      	ldr	r3, [pc, #640]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041d2:	2b08      	cmp	r3, #8
 80041d4:	d112      	bne.n	80041fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041d6:	4b9d      	ldr	r3, [pc, #628]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041e2:	d10b      	bne.n	80041fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041e4:	4b99      	ldr	r3, [pc, #612]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d05b      	beq.n	80042a8 <HAL_RCC_OscConfig+0x108>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d157      	bne.n	80042a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e23f      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004204:	d106      	bne.n	8004214 <HAL_RCC_OscConfig+0x74>
 8004206:	4b91      	ldr	r3, [pc, #580]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a90      	ldr	r2, [pc, #576]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 800420c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004210:	6013      	str	r3, [r2, #0]
 8004212:	e01d      	b.n	8004250 <HAL_RCC_OscConfig+0xb0>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800421c:	d10c      	bne.n	8004238 <HAL_RCC_OscConfig+0x98>
 800421e:	4b8b      	ldr	r3, [pc, #556]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a8a      	ldr	r2, [pc, #552]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 8004224:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004228:	6013      	str	r3, [r2, #0]
 800422a:	4b88      	ldr	r3, [pc, #544]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a87      	ldr	r2, [pc, #540]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 8004230:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004234:	6013      	str	r3, [r2, #0]
 8004236:	e00b      	b.n	8004250 <HAL_RCC_OscConfig+0xb0>
 8004238:	4b84      	ldr	r3, [pc, #528]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a83      	ldr	r2, [pc, #524]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 800423e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004242:	6013      	str	r3, [r2, #0]
 8004244:	4b81      	ldr	r3, [pc, #516]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a80      	ldr	r2, [pc, #512]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 800424a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800424e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d013      	beq.n	8004280 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004258:	f7fe f9aa 	bl	80025b0 <HAL_GetTick>
 800425c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800425e:	e008      	b.n	8004272 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004260:	f7fe f9a6 	bl	80025b0 <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	2b64      	cmp	r3, #100	; 0x64
 800426c:	d901      	bls.n	8004272 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e204      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004272:	4b76      	ldr	r3, [pc, #472]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d0f0      	beq.n	8004260 <HAL_RCC_OscConfig+0xc0>
 800427e:	e014      	b.n	80042aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004280:	f7fe f996 	bl	80025b0 <HAL_GetTick>
 8004284:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004286:	e008      	b.n	800429a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004288:	f7fe f992 	bl	80025b0 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	2b64      	cmp	r3, #100	; 0x64
 8004294:	d901      	bls.n	800429a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e1f0      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800429a:	4b6c      	ldr	r3, [pc, #432]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d1f0      	bne.n	8004288 <HAL_RCC_OscConfig+0xe8>
 80042a6:	e000      	b.n	80042aa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0302 	and.w	r3, r3, #2
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d063      	beq.n	800437e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042b6:	4b65      	ldr	r3, [pc, #404]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f003 030c 	and.w	r3, r3, #12
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00b      	beq.n	80042da <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042c2:	4b62      	ldr	r3, [pc, #392]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042ca:	2b08      	cmp	r3, #8
 80042cc:	d11c      	bne.n	8004308 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042ce:	4b5f      	ldr	r3, [pc, #380]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d116      	bne.n	8004308 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042da:	4b5c      	ldr	r3, [pc, #368]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0302 	and.w	r3, r3, #2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d005      	beq.n	80042f2 <HAL_RCC_OscConfig+0x152>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d001      	beq.n	80042f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e1c4      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042f2:	4b56      	ldr	r3, [pc, #344]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	4952      	ldr	r1, [pc, #328]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 8004302:	4313      	orrs	r3, r2
 8004304:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004306:	e03a      	b.n	800437e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d020      	beq.n	8004352 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004310:	4b4f      	ldr	r3, [pc, #316]	; (8004450 <HAL_RCC_OscConfig+0x2b0>)
 8004312:	2201      	movs	r2, #1
 8004314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004316:	f7fe f94b 	bl	80025b0 <HAL_GetTick>
 800431a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800431c:	e008      	b.n	8004330 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800431e:	f7fe f947 	bl	80025b0 <HAL_GetTick>
 8004322:	4602      	mov	r2, r0
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	2b02      	cmp	r3, #2
 800432a:	d901      	bls.n	8004330 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800432c:	2303      	movs	r3, #3
 800432e:	e1a5      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004330:	4b46      	ldr	r3, [pc, #280]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0302 	and.w	r3, r3, #2
 8004338:	2b00      	cmp	r3, #0
 800433a:	d0f0      	beq.n	800431e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800433c:	4b43      	ldr	r3, [pc, #268]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	00db      	lsls	r3, r3, #3
 800434a:	4940      	ldr	r1, [pc, #256]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 800434c:	4313      	orrs	r3, r2
 800434e:	600b      	str	r3, [r1, #0]
 8004350:	e015      	b.n	800437e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004352:	4b3f      	ldr	r3, [pc, #252]	; (8004450 <HAL_RCC_OscConfig+0x2b0>)
 8004354:	2200      	movs	r2, #0
 8004356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004358:	f7fe f92a 	bl	80025b0 <HAL_GetTick>
 800435c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800435e:	e008      	b.n	8004372 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004360:	f7fe f926 	bl	80025b0 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b02      	cmp	r3, #2
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e184      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004372:	4b36      	ldr	r3, [pc, #216]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0302 	and.w	r3, r3, #2
 800437a:	2b00      	cmp	r3, #0
 800437c:	d1f0      	bne.n	8004360 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0308 	and.w	r3, r3, #8
 8004386:	2b00      	cmp	r3, #0
 8004388:	d030      	beq.n	80043ec <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d016      	beq.n	80043c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004392:	4b30      	ldr	r3, [pc, #192]	; (8004454 <HAL_RCC_OscConfig+0x2b4>)
 8004394:	2201      	movs	r2, #1
 8004396:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004398:	f7fe f90a 	bl	80025b0 <HAL_GetTick>
 800439c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800439e:	e008      	b.n	80043b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043a0:	f7fe f906 	bl	80025b0 <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d901      	bls.n	80043b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80043ae:	2303      	movs	r3, #3
 80043b0:	e164      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043b2:	4b26      	ldr	r3, [pc, #152]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 80043b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d0f0      	beq.n	80043a0 <HAL_RCC_OscConfig+0x200>
 80043be:	e015      	b.n	80043ec <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043c0:	4b24      	ldr	r3, [pc, #144]	; (8004454 <HAL_RCC_OscConfig+0x2b4>)
 80043c2:	2200      	movs	r2, #0
 80043c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043c6:	f7fe f8f3 	bl	80025b0 <HAL_GetTick>
 80043ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043cc:	e008      	b.n	80043e0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043ce:	f7fe f8ef 	bl	80025b0 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d901      	bls.n	80043e0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e14d      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043e0:	4b1a      	ldr	r3, [pc, #104]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 80043e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043e4:	f003 0302 	and.w	r3, r3, #2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1f0      	bne.n	80043ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0304 	and.w	r3, r3, #4
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 80a0 	beq.w	800453a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043fa:	2300      	movs	r3, #0
 80043fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043fe:	4b13      	ldr	r3, [pc, #76]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 8004400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10f      	bne.n	800442a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800440a:	2300      	movs	r3, #0
 800440c:	60bb      	str	r3, [r7, #8]
 800440e:	4b0f      	ldr	r3, [pc, #60]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 8004410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004412:	4a0e      	ldr	r2, [pc, #56]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 8004414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004418:	6413      	str	r3, [r2, #64]	; 0x40
 800441a:	4b0c      	ldr	r3, [pc, #48]	; (800444c <HAL_RCC_OscConfig+0x2ac>)
 800441c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004422:	60bb      	str	r3, [r7, #8]
 8004424:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004426:	2301      	movs	r3, #1
 8004428:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800442a:	4b0b      	ldr	r3, [pc, #44]	; (8004458 <HAL_RCC_OscConfig+0x2b8>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004432:	2b00      	cmp	r3, #0
 8004434:	d121      	bne.n	800447a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004436:	4b08      	ldr	r3, [pc, #32]	; (8004458 <HAL_RCC_OscConfig+0x2b8>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a07      	ldr	r2, [pc, #28]	; (8004458 <HAL_RCC_OscConfig+0x2b8>)
 800443c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004440:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004442:	f7fe f8b5 	bl	80025b0 <HAL_GetTick>
 8004446:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004448:	e011      	b.n	800446e <HAL_RCC_OscConfig+0x2ce>
 800444a:	bf00      	nop
 800444c:	40023800 	.word	0x40023800
 8004450:	42470000 	.word	0x42470000
 8004454:	42470e80 	.word	0x42470e80
 8004458:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800445c:	f7fe f8a8 	bl	80025b0 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b02      	cmp	r3, #2
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e106      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800446e:	4b85      	ldr	r3, [pc, #532]	; (8004684 <HAL_RCC_OscConfig+0x4e4>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004476:	2b00      	cmp	r3, #0
 8004478:	d0f0      	beq.n	800445c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	2b01      	cmp	r3, #1
 8004480:	d106      	bne.n	8004490 <HAL_RCC_OscConfig+0x2f0>
 8004482:	4b81      	ldr	r3, [pc, #516]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 8004484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004486:	4a80      	ldr	r2, [pc, #512]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 8004488:	f043 0301 	orr.w	r3, r3, #1
 800448c:	6713      	str	r3, [r2, #112]	; 0x70
 800448e:	e01c      	b.n	80044ca <HAL_RCC_OscConfig+0x32a>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	2b05      	cmp	r3, #5
 8004496:	d10c      	bne.n	80044b2 <HAL_RCC_OscConfig+0x312>
 8004498:	4b7b      	ldr	r3, [pc, #492]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 800449a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800449c:	4a7a      	ldr	r2, [pc, #488]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 800449e:	f043 0304 	orr.w	r3, r3, #4
 80044a2:	6713      	str	r3, [r2, #112]	; 0x70
 80044a4:	4b78      	ldr	r3, [pc, #480]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 80044a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044a8:	4a77      	ldr	r2, [pc, #476]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 80044aa:	f043 0301 	orr.w	r3, r3, #1
 80044ae:	6713      	str	r3, [r2, #112]	; 0x70
 80044b0:	e00b      	b.n	80044ca <HAL_RCC_OscConfig+0x32a>
 80044b2:	4b75      	ldr	r3, [pc, #468]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 80044b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b6:	4a74      	ldr	r2, [pc, #464]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 80044b8:	f023 0301 	bic.w	r3, r3, #1
 80044bc:	6713      	str	r3, [r2, #112]	; 0x70
 80044be:	4b72      	ldr	r3, [pc, #456]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 80044c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044c2:	4a71      	ldr	r2, [pc, #452]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 80044c4:	f023 0304 	bic.w	r3, r3, #4
 80044c8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d015      	beq.n	80044fe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044d2:	f7fe f86d 	bl	80025b0 <HAL_GetTick>
 80044d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044d8:	e00a      	b.n	80044f0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044da:	f7fe f869 	bl	80025b0 <HAL_GetTick>
 80044de:	4602      	mov	r2, r0
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d901      	bls.n	80044f0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80044ec:	2303      	movs	r3, #3
 80044ee:	e0c5      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044f0:	4b65      	ldr	r3, [pc, #404]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 80044f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044f4:	f003 0302 	and.w	r3, r3, #2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d0ee      	beq.n	80044da <HAL_RCC_OscConfig+0x33a>
 80044fc:	e014      	b.n	8004528 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044fe:	f7fe f857 	bl	80025b0 <HAL_GetTick>
 8004502:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004504:	e00a      	b.n	800451c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004506:	f7fe f853 	bl	80025b0 <HAL_GetTick>
 800450a:	4602      	mov	r2, r0
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	f241 3288 	movw	r2, #5000	; 0x1388
 8004514:	4293      	cmp	r3, r2
 8004516:	d901      	bls.n	800451c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004518:	2303      	movs	r3, #3
 800451a:	e0af      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800451c:	4b5a      	ldr	r3, [pc, #360]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 800451e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004520:	f003 0302 	and.w	r3, r3, #2
 8004524:	2b00      	cmp	r3, #0
 8004526:	d1ee      	bne.n	8004506 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004528:	7dfb      	ldrb	r3, [r7, #23]
 800452a:	2b01      	cmp	r3, #1
 800452c:	d105      	bne.n	800453a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800452e:	4b56      	ldr	r3, [pc, #344]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 8004530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004532:	4a55      	ldr	r2, [pc, #340]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 8004534:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004538:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	2b00      	cmp	r3, #0
 8004540:	f000 809b 	beq.w	800467a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004544:	4b50      	ldr	r3, [pc, #320]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f003 030c 	and.w	r3, r3, #12
 800454c:	2b08      	cmp	r3, #8
 800454e:	d05c      	beq.n	800460a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	699b      	ldr	r3, [r3, #24]
 8004554:	2b02      	cmp	r3, #2
 8004556:	d141      	bne.n	80045dc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004558:	4b4c      	ldr	r3, [pc, #304]	; (800468c <HAL_RCC_OscConfig+0x4ec>)
 800455a:	2200      	movs	r2, #0
 800455c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800455e:	f7fe f827 	bl	80025b0 <HAL_GetTick>
 8004562:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004564:	e008      	b.n	8004578 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004566:	f7fe f823 	bl	80025b0 <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	2b02      	cmp	r3, #2
 8004572:	d901      	bls.n	8004578 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e081      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004578:	4b43      	ldr	r3, [pc, #268]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d1f0      	bne.n	8004566 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	69da      	ldr	r2, [r3, #28]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a1b      	ldr	r3, [r3, #32]
 800458c:	431a      	orrs	r2, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004592:	019b      	lsls	r3, r3, #6
 8004594:	431a      	orrs	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800459a:	085b      	lsrs	r3, r3, #1
 800459c:	3b01      	subs	r3, #1
 800459e:	041b      	lsls	r3, r3, #16
 80045a0:	431a      	orrs	r2, r3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a6:	061b      	lsls	r3, r3, #24
 80045a8:	4937      	ldr	r1, [pc, #220]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045ae:	4b37      	ldr	r3, [pc, #220]	; (800468c <HAL_RCC_OscConfig+0x4ec>)
 80045b0:	2201      	movs	r2, #1
 80045b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b4:	f7fd fffc 	bl	80025b0 <HAL_GetTick>
 80045b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045ba:	e008      	b.n	80045ce <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045bc:	f7fd fff8 	bl	80025b0 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d901      	bls.n	80045ce <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e056      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045ce:	4b2e      	ldr	r3, [pc, #184]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d0f0      	beq.n	80045bc <HAL_RCC_OscConfig+0x41c>
 80045da:	e04e      	b.n	800467a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045dc:	4b2b      	ldr	r3, [pc, #172]	; (800468c <HAL_RCC_OscConfig+0x4ec>)
 80045de:	2200      	movs	r2, #0
 80045e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e2:	f7fd ffe5 	bl	80025b0 <HAL_GetTick>
 80045e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045e8:	e008      	b.n	80045fc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045ea:	f7fd ffe1 	bl	80025b0 <HAL_GetTick>
 80045ee:	4602      	mov	r2, r0
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	2b02      	cmp	r3, #2
 80045f6:	d901      	bls.n	80045fc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80045f8:	2303      	movs	r3, #3
 80045fa:	e03f      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045fc:	4b22      	ldr	r3, [pc, #136]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004604:	2b00      	cmp	r3, #0
 8004606:	d1f0      	bne.n	80045ea <HAL_RCC_OscConfig+0x44a>
 8004608:	e037      	b.n	800467a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	2b01      	cmp	r3, #1
 8004610:	d101      	bne.n	8004616 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e032      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004616:	4b1c      	ldr	r3, [pc, #112]	; (8004688 <HAL_RCC_OscConfig+0x4e8>)
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	699b      	ldr	r3, [r3, #24]
 8004620:	2b01      	cmp	r3, #1
 8004622:	d028      	beq.n	8004676 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800462e:	429a      	cmp	r2, r3
 8004630:	d121      	bne.n	8004676 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800463c:	429a      	cmp	r2, r3
 800463e:	d11a      	bne.n	8004676 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004640:	68fa      	ldr	r2, [r7, #12]
 8004642:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004646:	4013      	ands	r3, r2
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800464c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800464e:	4293      	cmp	r3, r2
 8004650:	d111      	bne.n	8004676 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800465c:	085b      	lsrs	r3, r3, #1
 800465e:	3b01      	subs	r3, #1
 8004660:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004662:	429a      	cmp	r2, r3
 8004664:	d107      	bne.n	8004676 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004670:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004672:	429a      	cmp	r2, r3
 8004674:	d001      	beq.n	800467a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e000      	b.n	800467c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800467a:	2300      	movs	r3, #0
}
 800467c:	4618      	mov	r0, r3
 800467e:	3718      	adds	r7, #24
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	40007000 	.word	0x40007000
 8004688:	40023800 	.word	0x40023800
 800468c:	42470060 	.word	0x42470060

08004690 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d101      	bne.n	80046a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e0cc      	b.n	800483e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80046a4:	4b68      	ldr	r3, [pc, #416]	; (8004848 <HAL_RCC_ClockConfig+0x1b8>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0307 	and.w	r3, r3, #7
 80046ac:	683a      	ldr	r2, [r7, #0]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d90c      	bls.n	80046cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046b2:	4b65      	ldr	r3, [pc, #404]	; (8004848 <HAL_RCC_ClockConfig+0x1b8>)
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	b2d2      	uxtb	r2, r2
 80046b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ba:	4b63      	ldr	r3, [pc, #396]	; (8004848 <HAL_RCC_ClockConfig+0x1b8>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0307 	and.w	r3, r3, #7
 80046c2:	683a      	ldr	r2, [r7, #0]
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d001      	beq.n	80046cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e0b8      	b.n	800483e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0302 	and.w	r3, r3, #2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d020      	beq.n	800471a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0304 	and.w	r3, r3, #4
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d005      	beq.n	80046f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046e4:	4b59      	ldr	r3, [pc, #356]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	4a58      	ldr	r2, [pc, #352]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 80046ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80046ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0308 	and.w	r3, r3, #8
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d005      	beq.n	8004708 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046fc:	4b53      	ldr	r3, [pc, #332]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	4a52      	ldr	r2, [pc, #328]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004702:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004706:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004708:	4b50      	ldr	r3, [pc, #320]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	494d      	ldr	r1, [pc, #308]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004716:	4313      	orrs	r3, r2
 8004718:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	2b00      	cmp	r3, #0
 8004724:	d044      	beq.n	80047b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d107      	bne.n	800473e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800472e:	4b47      	ldr	r3, [pc, #284]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d119      	bne.n	800476e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e07f      	b.n	800483e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	2b02      	cmp	r3, #2
 8004744:	d003      	beq.n	800474e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800474a:	2b03      	cmp	r3, #3
 800474c:	d107      	bne.n	800475e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800474e:	4b3f      	ldr	r3, [pc, #252]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d109      	bne.n	800476e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e06f      	b.n	800483e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800475e:	4b3b      	ldr	r3, [pc, #236]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d101      	bne.n	800476e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e067      	b.n	800483e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800476e:	4b37      	ldr	r3, [pc, #220]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f023 0203 	bic.w	r2, r3, #3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	4934      	ldr	r1, [pc, #208]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 800477c:	4313      	orrs	r3, r2
 800477e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004780:	f7fd ff16 	bl	80025b0 <HAL_GetTick>
 8004784:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004786:	e00a      	b.n	800479e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004788:	f7fd ff12 	bl	80025b0 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	f241 3288 	movw	r2, #5000	; 0x1388
 8004796:	4293      	cmp	r3, r2
 8004798:	d901      	bls.n	800479e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	e04f      	b.n	800483e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800479e:	4b2b      	ldr	r3, [pc, #172]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f003 020c 	and.w	r2, r3, #12
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d1eb      	bne.n	8004788 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047b0:	4b25      	ldr	r3, [pc, #148]	; (8004848 <HAL_RCC_ClockConfig+0x1b8>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0307 	and.w	r3, r3, #7
 80047b8:	683a      	ldr	r2, [r7, #0]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d20c      	bcs.n	80047d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047be:	4b22      	ldr	r3, [pc, #136]	; (8004848 <HAL_RCC_ClockConfig+0x1b8>)
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	b2d2      	uxtb	r2, r2
 80047c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047c6:	4b20      	ldr	r3, [pc, #128]	; (8004848 <HAL_RCC_ClockConfig+0x1b8>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0307 	and.w	r3, r3, #7
 80047ce:	683a      	ldr	r2, [r7, #0]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d001      	beq.n	80047d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e032      	b.n	800483e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0304 	and.w	r3, r3, #4
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d008      	beq.n	80047f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047e4:	4b19      	ldr	r3, [pc, #100]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	4916      	ldr	r1, [pc, #88]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0308 	and.w	r3, r3, #8
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d009      	beq.n	8004816 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004802:	4b12      	ldr	r3, [pc, #72]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	691b      	ldr	r3, [r3, #16]
 800480e:	00db      	lsls	r3, r3, #3
 8004810:	490e      	ldr	r1, [pc, #56]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 8004812:	4313      	orrs	r3, r2
 8004814:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004816:	f000 f821 	bl	800485c <HAL_RCC_GetSysClockFreq>
 800481a:	4602      	mov	r2, r0
 800481c:	4b0b      	ldr	r3, [pc, #44]	; (800484c <HAL_RCC_ClockConfig+0x1bc>)
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	091b      	lsrs	r3, r3, #4
 8004822:	f003 030f 	and.w	r3, r3, #15
 8004826:	490a      	ldr	r1, [pc, #40]	; (8004850 <HAL_RCC_ClockConfig+0x1c0>)
 8004828:	5ccb      	ldrb	r3, [r1, r3]
 800482a:	fa22 f303 	lsr.w	r3, r2, r3
 800482e:	4a09      	ldr	r2, [pc, #36]	; (8004854 <HAL_RCC_ClockConfig+0x1c4>)
 8004830:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004832:	4b09      	ldr	r3, [pc, #36]	; (8004858 <HAL_RCC_ClockConfig+0x1c8>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4618      	mov	r0, r3
 8004838:	f7fd fe76 	bl	8002528 <HAL_InitTick>

  return HAL_OK;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3710      	adds	r7, #16
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	40023c00 	.word	0x40023c00
 800484c:	40023800 	.word	0x40023800
 8004850:	08009948 	.word	0x08009948
 8004854:	20000018 	.word	0x20000018
 8004858:	2000001c 	.word	0x2000001c

0800485c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800485c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004860:	b084      	sub	sp, #16
 8004862:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004864:	2300      	movs	r3, #0
 8004866:	607b      	str	r3, [r7, #4]
 8004868:	2300      	movs	r3, #0
 800486a:	60fb      	str	r3, [r7, #12]
 800486c:	2300      	movs	r3, #0
 800486e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004870:	2300      	movs	r3, #0
 8004872:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004874:	4b67      	ldr	r3, [pc, #412]	; (8004a14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f003 030c 	and.w	r3, r3, #12
 800487c:	2b08      	cmp	r3, #8
 800487e:	d00d      	beq.n	800489c <HAL_RCC_GetSysClockFreq+0x40>
 8004880:	2b08      	cmp	r3, #8
 8004882:	f200 80bd 	bhi.w	8004a00 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004886:	2b00      	cmp	r3, #0
 8004888:	d002      	beq.n	8004890 <HAL_RCC_GetSysClockFreq+0x34>
 800488a:	2b04      	cmp	r3, #4
 800488c:	d003      	beq.n	8004896 <HAL_RCC_GetSysClockFreq+0x3a>
 800488e:	e0b7      	b.n	8004a00 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004890:	4b61      	ldr	r3, [pc, #388]	; (8004a18 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004892:	60bb      	str	r3, [r7, #8]
       break;
 8004894:	e0b7      	b.n	8004a06 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004896:	4b61      	ldr	r3, [pc, #388]	; (8004a1c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004898:	60bb      	str	r3, [r7, #8]
      break;
 800489a:	e0b4      	b.n	8004a06 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800489c:	4b5d      	ldr	r3, [pc, #372]	; (8004a14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80048a4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80048a6:	4b5b      	ldr	r3, [pc, #364]	; (8004a14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d04d      	beq.n	800494e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048b2:	4b58      	ldr	r3, [pc, #352]	; (8004a14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	099b      	lsrs	r3, r3, #6
 80048b8:	461a      	mov	r2, r3
 80048ba:	f04f 0300 	mov.w	r3, #0
 80048be:	f240 10ff 	movw	r0, #511	; 0x1ff
 80048c2:	f04f 0100 	mov.w	r1, #0
 80048c6:	ea02 0800 	and.w	r8, r2, r0
 80048ca:	ea03 0901 	and.w	r9, r3, r1
 80048ce:	4640      	mov	r0, r8
 80048d0:	4649      	mov	r1, r9
 80048d2:	f04f 0200 	mov.w	r2, #0
 80048d6:	f04f 0300 	mov.w	r3, #0
 80048da:	014b      	lsls	r3, r1, #5
 80048dc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80048e0:	0142      	lsls	r2, r0, #5
 80048e2:	4610      	mov	r0, r2
 80048e4:	4619      	mov	r1, r3
 80048e6:	ebb0 0008 	subs.w	r0, r0, r8
 80048ea:	eb61 0109 	sbc.w	r1, r1, r9
 80048ee:	f04f 0200 	mov.w	r2, #0
 80048f2:	f04f 0300 	mov.w	r3, #0
 80048f6:	018b      	lsls	r3, r1, #6
 80048f8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80048fc:	0182      	lsls	r2, r0, #6
 80048fe:	1a12      	subs	r2, r2, r0
 8004900:	eb63 0301 	sbc.w	r3, r3, r1
 8004904:	f04f 0000 	mov.w	r0, #0
 8004908:	f04f 0100 	mov.w	r1, #0
 800490c:	00d9      	lsls	r1, r3, #3
 800490e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004912:	00d0      	lsls	r0, r2, #3
 8004914:	4602      	mov	r2, r0
 8004916:	460b      	mov	r3, r1
 8004918:	eb12 0208 	adds.w	r2, r2, r8
 800491c:	eb43 0309 	adc.w	r3, r3, r9
 8004920:	f04f 0000 	mov.w	r0, #0
 8004924:	f04f 0100 	mov.w	r1, #0
 8004928:	0259      	lsls	r1, r3, #9
 800492a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800492e:	0250      	lsls	r0, r2, #9
 8004930:	4602      	mov	r2, r0
 8004932:	460b      	mov	r3, r1
 8004934:	4610      	mov	r0, r2
 8004936:	4619      	mov	r1, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	461a      	mov	r2, r3
 800493c:	f04f 0300 	mov.w	r3, #0
 8004940:	f7fc f98a 	bl	8000c58 <__aeabi_uldivmod>
 8004944:	4602      	mov	r2, r0
 8004946:	460b      	mov	r3, r1
 8004948:	4613      	mov	r3, r2
 800494a:	60fb      	str	r3, [r7, #12]
 800494c:	e04a      	b.n	80049e4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800494e:	4b31      	ldr	r3, [pc, #196]	; (8004a14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	099b      	lsrs	r3, r3, #6
 8004954:	461a      	mov	r2, r3
 8004956:	f04f 0300 	mov.w	r3, #0
 800495a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800495e:	f04f 0100 	mov.w	r1, #0
 8004962:	ea02 0400 	and.w	r4, r2, r0
 8004966:	ea03 0501 	and.w	r5, r3, r1
 800496a:	4620      	mov	r0, r4
 800496c:	4629      	mov	r1, r5
 800496e:	f04f 0200 	mov.w	r2, #0
 8004972:	f04f 0300 	mov.w	r3, #0
 8004976:	014b      	lsls	r3, r1, #5
 8004978:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800497c:	0142      	lsls	r2, r0, #5
 800497e:	4610      	mov	r0, r2
 8004980:	4619      	mov	r1, r3
 8004982:	1b00      	subs	r0, r0, r4
 8004984:	eb61 0105 	sbc.w	r1, r1, r5
 8004988:	f04f 0200 	mov.w	r2, #0
 800498c:	f04f 0300 	mov.w	r3, #0
 8004990:	018b      	lsls	r3, r1, #6
 8004992:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004996:	0182      	lsls	r2, r0, #6
 8004998:	1a12      	subs	r2, r2, r0
 800499a:	eb63 0301 	sbc.w	r3, r3, r1
 800499e:	f04f 0000 	mov.w	r0, #0
 80049a2:	f04f 0100 	mov.w	r1, #0
 80049a6:	00d9      	lsls	r1, r3, #3
 80049a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80049ac:	00d0      	lsls	r0, r2, #3
 80049ae:	4602      	mov	r2, r0
 80049b0:	460b      	mov	r3, r1
 80049b2:	1912      	adds	r2, r2, r4
 80049b4:	eb45 0303 	adc.w	r3, r5, r3
 80049b8:	f04f 0000 	mov.w	r0, #0
 80049bc:	f04f 0100 	mov.w	r1, #0
 80049c0:	0299      	lsls	r1, r3, #10
 80049c2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80049c6:	0290      	lsls	r0, r2, #10
 80049c8:	4602      	mov	r2, r0
 80049ca:	460b      	mov	r3, r1
 80049cc:	4610      	mov	r0, r2
 80049ce:	4619      	mov	r1, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	461a      	mov	r2, r3
 80049d4:	f04f 0300 	mov.w	r3, #0
 80049d8:	f7fc f93e 	bl	8000c58 <__aeabi_uldivmod>
 80049dc:	4602      	mov	r2, r0
 80049de:	460b      	mov	r3, r1
 80049e0:	4613      	mov	r3, r2
 80049e2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80049e4:	4b0b      	ldr	r3, [pc, #44]	; (8004a14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	0c1b      	lsrs	r3, r3, #16
 80049ea:	f003 0303 	and.w	r3, r3, #3
 80049ee:	3301      	adds	r3, #1
 80049f0:	005b      	lsls	r3, r3, #1
 80049f2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049fc:	60bb      	str	r3, [r7, #8]
      break;
 80049fe:	e002      	b.n	8004a06 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a00:	4b05      	ldr	r3, [pc, #20]	; (8004a18 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004a02:	60bb      	str	r3, [r7, #8]
      break;
 8004a04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a06:	68bb      	ldr	r3, [r7, #8]
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3710      	adds	r7, #16
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004a12:	bf00      	nop
 8004a14:	40023800 	.word	0x40023800
 8004a18:	00f42400 	.word	0x00f42400
 8004a1c:	007a1200 	.word	0x007a1200

08004a20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a20:	b480      	push	{r7}
 8004a22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a24:	4b03      	ldr	r3, [pc, #12]	; (8004a34 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a26:	681b      	ldr	r3, [r3, #0]
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	20000018 	.word	0x20000018

08004a38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004a3c:	f7ff fff0 	bl	8004a20 <HAL_RCC_GetHCLKFreq>
 8004a40:	4602      	mov	r2, r0
 8004a42:	4b05      	ldr	r3, [pc, #20]	; (8004a58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	0a9b      	lsrs	r3, r3, #10
 8004a48:	f003 0307 	and.w	r3, r3, #7
 8004a4c:	4903      	ldr	r1, [pc, #12]	; (8004a5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a4e:	5ccb      	ldrb	r3, [r1, r3]
 8004a50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	40023800 	.word	0x40023800
 8004a5c:	08009958 	.word	0x08009958

08004a60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004a64:	f7ff ffdc 	bl	8004a20 <HAL_RCC_GetHCLKFreq>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	4b05      	ldr	r3, [pc, #20]	; (8004a80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	0b5b      	lsrs	r3, r3, #13
 8004a70:	f003 0307 	and.w	r3, r3, #7
 8004a74:	4903      	ldr	r1, [pc, #12]	; (8004a84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a76:	5ccb      	ldrb	r3, [r1, r3]
 8004a78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	40023800 	.word	0x40023800
 8004a84:	08009958 	.word	0x08009958

08004a88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d101      	bne.n	8004a9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e041      	b.n	8004b1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d106      	bne.n	8004ab4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f7fd fbb8 	bl	8002224 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2202      	movs	r2, #2
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	3304      	adds	r3, #4
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	4610      	mov	r0, r2
 8004ac8:	f000 fcfe 	bl	80054c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b1c:	2300      	movs	r3, #0
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3708      	adds	r7, #8
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
	...

08004b28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b085      	sub	sp, #20
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d001      	beq.n	8004b40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e044      	b.n	8004bca <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2202      	movs	r2, #2
 8004b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68da      	ldr	r2, [r3, #12]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f042 0201 	orr.w	r2, r2, #1
 8004b56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a1e      	ldr	r2, [pc, #120]	; (8004bd8 <HAL_TIM_Base_Start_IT+0xb0>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d018      	beq.n	8004b94 <HAL_TIM_Base_Start_IT+0x6c>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b6a:	d013      	beq.n	8004b94 <HAL_TIM_Base_Start_IT+0x6c>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a1a      	ldr	r2, [pc, #104]	; (8004bdc <HAL_TIM_Base_Start_IT+0xb4>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d00e      	beq.n	8004b94 <HAL_TIM_Base_Start_IT+0x6c>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a19      	ldr	r2, [pc, #100]	; (8004be0 <HAL_TIM_Base_Start_IT+0xb8>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d009      	beq.n	8004b94 <HAL_TIM_Base_Start_IT+0x6c>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a17      	ldr	r2, [pc, #92]	; (8004be4 <HAL_TIM_Base_Start_IT+0xbc>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d004      	beq.n	8004b94 <HAL_TIM_Base_Start_IT+0x6c>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a16      	ldr	r2, [pc, #88]	; (8004be8 <HAL_TIM_Base_Start_IT+0xc0>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d111      	bne.n	8004bb8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	f003 0307 	and.w	r3, r3, #7
 8004b9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2b06      	cmp	r3, #6
 8004ba4:	d010      	beq.n	8004bc8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f042 0201 	orr.w	r2, r2, #1
 8004bb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bb6:	e007      	b.n	8004bc8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f042 0201 	orr.w	r2, r2, #1
 8004bc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3714      	adds	r7, #20
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	40010000 	.word	0x40010000
 8004bdc:	40000400 	.word	0x40000400
 8004be0:	40000800 	.word	0x40000800
 8004be4:	40000c00 	.word	0x40000c00
 8004be8:	40014000 	.word	0x40014000

08004bec <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d101      	bne.n	8004bfe <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e041      	b.n	8004c82 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d106      	bne.n	8004c18 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 f839 	bl	8004c8a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2202      	movs	r2, #2
 8004c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	3304      	adds	r3, #4
 8004c28:	4619      	mov	r1, r3
 8004c2a:	4610      	mov	r0, r2
 8004c2c:	f000 fc4c 	bl	80054c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2201      	movs	r2, #1
 8004c64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3708      	adds	r7, #8
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004c8a:	b480      	push	{r7}
 8004c8c:	b083      	sub	sp, #12
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004c92:	bf00      	nop
 8004c94:	370c      	adds	r7, #12
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr

08004c9e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c9e:	b580      	push	{r7, lr}
 8004ca0:	b082      	sub	sp, #8
 8004ca2:	af00      	add	r7, sp, #0
 8004ca4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d101      	bne.n	8004cb0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	e041      	b.n	8004d34 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d106      	bne.n	8004cca <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	f7fd fa8b 	bl	80021e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2202      	movs	r2, #2
 8004cce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	3304      	adds	r3, #4
 8004cda:	4619      	mov	r1, r3
 8004cdc:	4610      	mov	r0, r2
 8004cde:	f000 fbf3 	bl	80054c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2201      	movs	r2, #1
 8004cee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2201      	movs	r2, #1
 8004d06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2201      	movs	r2, #1
 8004d26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d32:	2300      	movs	r3, #0
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3708      	adds	r7, #8
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b084      	sub	sp, #16
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d109      	bne.n	8004d60 <HAL_TIM_PWM_Start+0x24>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	bf14      	ite	ne
 8004d58:	2301      	movne	r3, #1
 8004d5a:	2300      	moveq	r3, #0
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	e022      	b.n	8004da6 <HAL_TIM_PWM_Start+0x6a>
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	2b04      	cmp	r3, #4
 8004d64:	d109      	bne.n	8004d7a <HAL_TIM_PWM_Start+0x3e>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	bf14      	ite	ne
 8004d72:	2301      	movne	r3, #1
 8004d74:	2300      	moveq	r3, #0
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	e015      	b.n	8004da6 <HAL_TIM_PWM_Start+0x6a>
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	2b08      	cmp	r3, #8
 8004d7e:	d109      	bne.n	8004d94 <HAL_TIM_PWM_Start+0x58>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	bf14      	ite	ne
 8004d8c:	2301      	movne	r3, #1
 8004d8e:	2300      	moveq	r3, #0
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	e008      	b.n	8004da6 <HAL_TIM_PWM_Start+0x6a>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	bf14      	ite	ne
 8004da0:	2301      	movne	r3, #1
 8004da2:	2300      	moveq	r3, #0
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d001      	beq.n	8004dae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e068      	b.n	8004e80 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d104      	bne.n	8004dbe <HAL_TIM_PWM_Start+0x82>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2202      	movs	r2, #2
 8004db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004dbc:	e013      	b.n	8004de6 <HAL_TIM_PWM_Start+0xaa>
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	2b04      	cmp	r3, #4
 8004dc2:	d104      	bne.n	8004dce <HAL_TIM_PWM_Start+0x92>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004dcc:	e00b      	b.n	8004de6 <HAL_TIM_PWM_Start+0xaa>
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	2b08      	cmp	r3, #8
 8004dd2:	d104      	bne.n	8004dde <HAL_TIM_PWM_Start+0xa2>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ddc:	e003      	b.n	8004de6 <HAL_TIM_PWM_Start+0xaa>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2202      	movs	r2, #2
 8004de2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2201      	movs	r2, #1
 8004dec:	6839      	ldr	r1, [r7, #0]
 8004dee:	4618      	mov	r0, r3
 8004df0:	f000 fe10 	bl	8005a14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a23      	ldr	r2, [pc, #140]	; (8004e88 <HAL_TIM_PWM_Start+0x14c>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d107      	bne.n	8004e0e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e0c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a1d      	ldr	r2, [pc, #116]	; (8004e88 <HAL_TIM_PWM_Start+0x14c>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d018      	beq.n	8004e4a <HAL_TIM_PWM_Start+0x10e>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e20:	d013      	beq.n	8004e4a <HAL_TIM_PWM_Start+0x10e>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a19      	ldr	r2, [pc, #100]	; (8004e8c <HAL_TIM_PWM_Start+0x150>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d00e      	beq.n	8004e4a <HAL_TIM_PWM_Start+0x10e>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a17      	ldr	r2, [pc, #92]	; (8004e90 <HAL_TIM_PWM_Start+0x154>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d009      	beq.n	8004e4a <HAL_TIM_PWM_Start+0x10e>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a16      	ldr	r2, [pc, #88]	; (8004e94 <HAL_TIM_PWM_Start+0x158>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d004      	beq.n	8004e4a <HAL_TIM_PWM_Start+0x10e>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a14      	ldr	r2, [pc, #80]	; (8004e98 <HAL_TIM_PWM_Start+0x15c>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d111      	bne.n	8004e6e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	f003 0307 	and.w	r3, r3, #7
 8004e54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2b06      	cmp	r3, #6
 8004e5a:	d010      	beq.n	8004e7e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f042 0201 	orr.w	r2, r2, #1
 8004e6a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e6c:	e007      	b.n	8004e7e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f042 0201 	orr.w	r2, r2, #1
 8004e7c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3710      	adds	r7, #16
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	40010000 	.word	0x40010000
 8004e8c:	40000400 	.word	0x40000400
 8004e90:	40000800 	.word	0x40000800
 8004e94:	40000c00 	.word	0x40000c00
 8004e98:	40014000 	.word	0x40014000

08004e9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	f003 0302 	and.w	r3, r3, #2
 8004eae:	2b02      	cmp	r3, #2
 8004eb0:	d122      	bne.n	8004ef8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	f003 0302 	and.w	r3, r3, #2
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d11b      	bne.n	8004ef8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f06f 0202 	mvn.w	r2, #2
 8004ec8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	699b      	ldr	r3, [r3, #24]
 8004ed6:	f003 0303 	and.w	r3, r3, #3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d003      	beq.n	8004ee6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 fad3 	bl	800548a <HAL_TIM_IC_CaptureCallback>
 8004ee4:	e005      	b.n	8004ef2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 fac5 	bl	8005476 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 fad6 	bl	800549e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	691b      	ldr	r3, [r3, #16]
 8004efe:	f003 0304 	and.w	r3, r3, #4
 8004f02:	2b04      	cmp	r3, #4
 8004f04:	d122      	bne.n	8004f4c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	f003 0304 	and.w	r3, r3, #4
 8004f10:	2b04      	cmp	r3, #4
 8004f12:	d11b      	bne.n	8004f4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f06f 0204 	mvn.w	r2, #4
 8004f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2202      	movs	r2, #2
 8004f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	699b      	ldr	r3, [r3, #24]
 8004f2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d003      	beq.n	8004f3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 faa9 	bl	800548a <HAL_TIM_IC_CaptureCallback>
 8004f38:	e005      	b.n	8004f46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f000 fa9b 	bl	8005476 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f000 faac 	bl	800549e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	691b      	ldr	r3, [r3, #16]
 8004f52:	f003 0308 	and.w	r3, r3, #8
 8004f56:	2b08      	cmp	r3, #8
 8004f58:	d122      	bne.n	8004fa0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	f003 0308 	and.w	r3, r3, #8
 8004f64:	2b08      	cmp	r3, #8
 8004f66:	d11b      	bne.n	8004fa0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f06f 0208 	mvn.w	r2, #8
 8004f70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2204      	movs	r2, #4
 8004f76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	69db      	ldr	r3, [r3, #28]
 8004f7e:	f003 0303 	and.w	r3, r3, #3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d003      	beq.n	8004f8e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f000 fa7f 	bl	800548a <HAL_TIM_IC_CaptureCallback>
 8004f8c:	e005      	b.n	8004f9a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 fa71 	bl	8005476 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 fa82 	bl	800549e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	691b      	ldr	r3, [r3, #16]
 8004fa6:	f003 0310 	and.w	r3, r3, #16
 8004faa:	2b10      	cmp	r3, #16
 8004fac:	d122      	bne.n	8004ff4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	f003 0310 	and.w	r3, r3, #16
 8004fb8:	2b10      	cmp	r3, #16
 8004fba:	d11b      	bne.n	8004ff4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f06f 0210 	mvn.w	r2, #16
 8004fc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2208      	movs	r2, #8
 8004fca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	69db      	ldr	r3, [r3, #28]
 8004fd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d003      	beq.n	8004fe2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 fa55 	bl	800548a <HAL_TIM_IC_CaptureCallback>
 8004fe0:	e005      	b.n	8004fee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 fa47 	bl	8005476 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f000 fa58 	bl	800549e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d10e      	bne.n	8005020 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	f003 0301 	and.w	r3, r3, #1
 800500c:	2b01      	cmp	r3, #1
 800500e:	d107      	bne.n	8005020 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f06f 0201 	mvn.w	r2, #1
 8005018:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f7fc fd5a 	bl	8001ad4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800502a:	2b80      	cmp	r3, #128	; 0x80
 800502c:	d10e      	bne.n	800504c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005038:	2b80      	cmp	r3, #128	; 0x80
 800503a:	d107      	bne.n	800504c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005044:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f000 fdd4 	bl	8005bf4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005056:	2b40      	cmp	r3, #64	; 0x40
 8005058:	d10e      	bne.n	8005078 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005064:	2b40      	cmp	r3, #64	; 0x40
 8005066:	d107      	bne.n	8005078 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f000 fa1d 	bl	80054b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	691b      	ldr	r3, [r3, #16]
 800507e:	f003 0320 	and.w	r3, r3, #32
 8005082:	2b20      	cmp	r3, #32
 8005084:	d10e      	bne.n	80050a4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	f003 0320 	and.w	r3, r3, #32
 8005090:	2b20      	cmp	r3, #32
 8005092:	d107      	bne.n	80050a4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f06f 0220 	mvn.w	r2, #32
 800509c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f000 fd9e 	bl	8005be0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050a4:	bf00      	nop
 80050a6:	3708      	adds	r7, #8
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}

080050ac <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b086      	sub	sp, #24
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050b8:	2300      	movs	r3, #0
 80050ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d101      	bne.n	80050ca <HAL_TIM_OC_ConfigChannel+0x1e>
 80050c6:	2302      	movs	r3, #2
 80050c8:	e048      	b.n	800515c <HAL_TIM_OC_ConfigChannel+0xb0>
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2201      	movs	r2, #1
 80050ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2b0c      	cmp	r3, #12
 80050d6:	d839      	bhi.n	800514c <HAL_TIM_OC_ConfigChannel+0xa0>
 80050d8:	a201      	add	r2, pc, #4	; (adr r2, 80050e0 <HAL_TIM_OC_ConfigChannel+0x34>)
 80050da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050de:	bf00      	nop
 80050e0:	08005115 	.word	0x08005115
 80050e4:	0800514d 	.word	0x0800514d
 80050e8:	0800514d 	.word	0x0800514d
 80050ec:	0800514d 	.word	0x0800514d
 80050f0:	08005123 	.word	0x08005123
 80050f4:	0800514d 	.word	0x0800514d
 80050f8:	0800514d 	.word	0x0800514d
 80050fc:	0800514d 	.word	0x0800514d
 8005100:	08005131 	.word	0x08005131
 8005104:	0800514d 	.word	0x0800514d
 8005108:	0800514d 	.word	0x0800514d
 800510c:	0800514d 	.word	0x0800514d
 8005110:	0800513f 	.word	0x0800513f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	68b9      	ldr	r1, [r7, #8]
 800511a:	4618      	mov	r0, r3
 800511c:	f000 fa54 	bl	80055c8 <TIM_OC1_SetConfig>
      break;
 8005120:	e017      	b.n	8005152 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68b9      	ldr	r1, [r7, #8]
 8005128:	4618      	mov	r0, r3
 800512a:	f000 fab3 	bl	8005694 <TIM_OC2_SetConfig>
      break;
 800512e:	e010      	b.n	8005152 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	68b9      	ldr	r1, [r7, #8]
 8005136:	4618      	mov	r0, r3
 8005138:	f000 fb18 	bl	800576c <TIM_OC3_SetConfig>
      break;
 800513c:	e009      	b.n	8005152 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68b9      	ldr	r1, [r7, #8]
 8005144:	4618      	mov	r0, r3
 8005146:	f000 fb7b 	bl	8005840 <TIM_OC4_SetConfig>
      break;
 800514a:	e002      	b.n	8005152 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	75fb      	strb	r3, [r7, #23]
      break;
 8005150:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800515a:	7dfb      	ldrb	r3, [r7, #23]
}
 800515c:	4618      	mov	r0, r3
 800515e:	3718      	adds	r7, #24
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}

08005164 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b086      	sub	sp, #24
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005170:	2300      	movs	r3, #0
 8005172:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800517a:	2b01      	cmp	r3, #1
 800517c:	d101      	bne.n	8005182 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800517e:	2302      	movs	r3, #2
 8005180:	e0ae      	b.n	80052e0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2201      	movs	r2, #1
 8005186:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2b0c      	cmp	r3, #12
 800518e:	f200 809f 	bhi.w	80052d0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005192:	a201      	add	r2, pc, #4	; (adr r2, 8005198 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005198:	080051cd 	.word	0x080051cd
 800519c:	080052d1 	.word	0x080052d1
 80051a0:	080052d1 	.word	0x080052d1
 80051a4:	080052d1 	.word	0x080052d1
 80051a8:	0800520d 	.word	0x0800520d
 80051ac:	080052d1 	.word	0x080052d1
 80051b0:	080052d1 	.word	0x080052d1
 80051b4:	080052d1 	.word	0x080052d1
 80051b8:	0800524f 	.word	0x0800524f
 80051bc:	080052d1 	.word	0x080052d1
 80051c0:	080052d1 	.word	0x080052d1
 80051c4:	080052d1 	.word	0x080052d1
 80051c8:	0800528f 	.word	0x0800528f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68b9      	ldr	r1, [r7, #8]
 80051d2:	4618      	mov	r0, r3
 80051d4:	f000 f9f8 	bl	80055c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	699a      	ldr	r2, [r3, #24]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f042 0208 	orr.w	r2, r2, #8
 80051e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	699a      	ldr	r2, [r3, #24]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f022 0204 	bic.w	r2, r2, #4
 80051f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	6999      	ldr	r1, [r3, #24]
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	691a      	ldr	r2, [r3, #16]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	430a      	orrs	r2, r1
 8005208:	619a      	str	r2, [r3, #24]
      break;
 800520a:	e064      	b.n	80052d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	68b9      	ldr	r1, [r7, #8]
 8005212:	4618      	mov	r0, r3
 8005214:	f000 fa3e 	bl	8005694 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	699a      	ldr	r2, [r3, #24]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005226:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	699a      	ldr	r2, [r3, #24]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005236:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	6999      	ldr	r1, [r3, #24]
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	691b      	ldr	r3, [r3, #16]
 8005242:	021a      	lsls	r2, r3, #8
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	430a      	orrs	r2, r1
 800524a:	619a      	str	r2, [r3, #24]
      break;
 800524c:	e043      	b.n	80052d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68b9      	ldr	r1, [r7, #8]
 8005254:	4618      	mov	r0, r3
 8005256:	f000 fa89 	bl	800576c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	69da      	ldr	r2, [r3, #28]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f042 0208 	orr.w	r2, r2, #8
 8005268:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	69da      	ldr	r2, [r3, #28]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f022 0204 	bic.w	r2, r2, #4
 8005278:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	69d9      	ldr	r1, [r3, #28]
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	691a      	ldr	r2, [r3, #16]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	430a      	orrs	r2, r1
 800528a:	61da      	str	r2, [r3, #28]
      break;
 800528c:	e023      	b.n	80052d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	68b9      	ldr	r1, [r7, #8]
 8005294:	4618      	mov	r0, r3
 8005296:	f000 fad3 	bl	8005840 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	69da      	ldr	r2, [r3, #28]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	69da      	ldr	r2, [r3, #28]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	69d9      	ldr	r1, [r3, #28]
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	691b      	ldr	r3, [r3, #16]
 80052c4:	021a      	lsls	r2, r3, #8
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	430a      	orrs	r2, r1
 80052cc:	61da      	str	r2, [r3, #28]
      break;
 80052ce:	e002      	b.n	80052d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	75fb      	strb	r3, [r7, #23]
      break;
 80052d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2200      	movs	r2, #0
 80052da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80052de:	7dfb      	ldrb	r3, [r7, #23]
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	3718      	adds	r7, #24
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}

080052e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
 80052f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052f2:	2300      	movs	r3, #0
 80052f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d101      	bne.n	8005304 <HAL_TIM_ConfigClockSource+0x1c>
 8005300:	2302      	movs	r3, #2
 8005302:	e0b4      	b.n	800546e <HAL_TIM_ConfigClockSource+0x186>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2202      	movs	r2, #2
 8005310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005322:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800532a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68ba      	ldr	r2, [r7, #8]
 8005332:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800533c:	d03e      	beq.n	80053bc <HAL_TIM_ConfigClockSource+0xd4>
 800533e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005342:	f200 8087 	bhi.w	8005454 <HAL_TIM_ConfigClockSource+0x16c>
 8005346:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800534a:	f000 8086 	beq.w	800545a <HAL_TIM_ConfigClockSource+0x172>
 800534e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005352:	d87f      	bhi.n	8005454 <HAL_TIM_ConfigClockSource+0x16c>
 8005354:	2b70      	cmp	r3, #112	; 0x70
 8005356:	d01a      	beq.n	800538e <HAL_TIM_ConfigClockSource+0xa6>
 8005358:	2b70      	cmp	r3, #112	; 0x70
 800535a:	d87b      	bhi.n	8005454 <HAL_TIM_ConfigClockSource+0x16c>
 800535c:	2b60      	cmp	r3, #96	; 0x60
 800535e:	d050      	beq.n	8005402 <HAL_TIM_ConfigClockSource+0x11a>
 8005360:	2b60      	cmp	r3, #96	; 0x60
 8005362:	d877      	bhi.n	8005454 <HAL_TIM_ConfigClockSource+0x16c>
 8005364:	2b50      	cmp	r3, #80	; 0x50
 8005366:	d03c      	beq.n	80053e2 <HAL_TIM_ConfigClockSource+0xfa>
 8005368:	2b50      	cmp	r3, #80	; 0x50
 800536a:	d873      	bhi.n	8005454 <HAL_TIM_ConfigClockSource+0x16c>
 800536c:	2b40      	cmp	r3, #64	; 0x40
 800536e:	d058      	beq.n	8005422 <HAL_TIM_ConfigClockSource+0x13a>
 8005370:	2b40      	cmp	r3, #64	; 0x40
 8005372:	d86f      	bhi.n	8005454 <HAL_TIM_ConfigClockSource+0x16c>
 8005374:	2b30      	cmp	r3, #48	; 0x30
 8005376:	d064      	beq.n	8005442 <HAL_TIM_ConfigClockSource+0x15a>
 8005378:	2b30      	cmp	r3, #48	; 0x30
 800537a:	d86b      	bhi.n	8005454 <HAL_TIM_ConfigClockSource+0x16c>
 800537c:	2b20      	cmp	r3, #32
 800537e:	d060      	beq.n	8005442 <HAL_TIM_ConfigClockSource+0x15a>
 8005380:	2b20      	cmp	r3, #32
 8005382:	d867      	bhi.n	8005454 <HAL_TIM_ConfigClockSource+0x16c>
 8005384:	2b00      	cmp	r3, #0
 8005386:	d05c      	beq.n	8005442 <HAL_TIM_ConfigClockSource+0x15a>
 8005388:	2b10      	cmp	r3, #16
 800538a:	d05a      	beq.n	8005442 <HAL_TIM_ConfigClockSource+0x15a>
 800538c:	e062      	b.n	8005454 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6818      	ldr	r0, [r3, #0]
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	6899      	ldr	r1, [r3, #8]
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	685a      	ldr	r2, [r3, #4]
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	f000 fb19 	bl	80059d4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80053b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68ba      	ldr	r2, [r7, #8]
 80053b8:	609a      	str	r2, [r3, #8]
      break;
 80053ba:	e04f      	b.n	800545c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6818      	ldr	r0, [r3, #0]
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	6899      	ldr	r1, [r3, #8]
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	685a      	ldr	r2, [r3, #4]
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	f000 fb02 	bl	80059d4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	689a      	ldr	r2, [r3, #8]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053de:	609a      	str	r2, [r3, #8]
      break;
 80053e0:	e03c      	b.n	800545c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6818      	ldr	r0, [r3, #0]
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	6859      	ldr	r1, [r3, #4]
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	461a      	mov	r2, r3
 80053f0:	f000 fa76 	bl	80058e0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	2150      	movs	r1, #80	; 0x50
 80053fa:	4618      	mov	r0, r3
 80053fc:	f000 facf 	bl	800599e <TIM_ITRx_SetConfig>
      break;
 8005400:	e02c      	b.n	800545c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6818      	ldr	r0, [r3, #0]
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	6859      	ldr	r1, [r3, #4]
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	461a      	mov	r2, r3
 8005410:	f000 fa95 	bl	800593e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2160      	movs	r1, #96	; 0x60
 800541a:	4618      	mov	r0, r3
 800541c:	f000 fabf 	bl	800599e <TIM_ITRx_SetConfig>
      break;
 8005420:	e01c      	b.n	800545c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6818      	ldr	r0, [r3, #0]
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	6859      	ldr	r1, [r3, #4]
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	68db      	ldr	r3, [r3, #12]
 800542e:	461a      	mov	r2, r3
 8005430:	f000 fa56 	bl	80058e0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2140      	movs	r1, #64	; 0x40
 800543a:	4618      	mov	r0, r3
 800543c:	f000 faaf 	bl	800599e <TIM_ITRx_SetConfig>
      break;
 8005440:	e00c      	b.n	800545c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4619      	mov	r1, r3
 800544c:	4610      	mov	r0, r2
 800544e:	f000 faa6 	bl	800599e <TIM_ITRx_SetConfig>
      break;
 8005452:	e003      	b.n	800545c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	73fb      	strb	r3, [r7, #15]
      break;
 8005458:	e000      	b.n	800545c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800545a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800546c:	7bfb      	ldrb	r3, [r7, #15]
}
 800546e:	4618      	mov	r0, r3
 8005470:	3710      	adds	r7, #16
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}

08005476 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005476:	b480      	push	{r7}
 8005478:	b083      	sub	sp, #12
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800547e:	bf00      	nop
 8005480:	370c      	adds	r7, #12
 8005482:	46bd      	mov	sp, r7
 8005484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005488:	4770      	bx	lr

0800548a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800548a:	b480      	push	{r7}
 800548c:	b083      	sub	sp, #12
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005492:	bf00      	nop
 8005494:	370c      	adds	r7, #12
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr

0800549e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800549e:	b480      	push	{r7}
 80054a0:	b083      	sub	sp, #12
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054a6:	bf00      	nop
 80054a8:	370c      	adds	r7, #12
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr

080054b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054b2:	b480      	push	{r7}
 80054b4:	b083      	sub	sp, #12
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054ba:	bf00      	nop
 80054bc:	370c      	adds	r7, #12
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr
	...

080054c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b085      	sub	sp, #20
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	4a34      	ldr	r2, [pc, #208]	; (80055ac <TIM_Base_SetConfig+0xe4>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d00f      	beq.n	8005500 <TIM_Base_SetConfig+0x38>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054e6:	d00b      	beq.n	8005500 <TIM_Base_SetConfig+0x38>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a31      	ldr	r2, [pc, #196]	; (80055b0 <TIM_Base_SetConfig+0xe8>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d007      	beq.n	8005500 <TIM_Base_SetConfig+0x38>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	4a30      	ldr	r2, [pc, #192]	; (80055b4 <TIM_Base_SetConfig+0xec>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d003      	beq.n	8005500 <TIM_Base_SetConfig+0x38>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4a2f      	ldr	r2, [pc, #188]	; (80055b8 <TIM_Base_SetConfig+0xf0>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d108      	bne.n	8005512 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005506:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	68fa      	ldr	r2, [r7, #12]
 800550e:	4313      	orrs	r3, r2
 8005510:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4a25      	ldr	r2, [pc, #148]	; (80055ac <TIM_Base_SetConfig+0xe4>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d01b      	beq.n	8005552 <TIM_Base_SetConfig+0x8a>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005520:	d017      	beq.n	8005552 <TIM_Base_SetConfig+0x8a>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a22      	ldr	r2, [pc, #136]	; (80055b0 <TIM_Base_SetConfig+0xe8>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d013      	beq.n	8005552 <TIM_Base_SetConfig+0x8a>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4a21      	ldr	r2, [pc, #132]	; (80055b4 <TIM_Base_SetConfig+0xec>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d00f      	beq.n	8005552 <TIM_Base_SetConfig+0x8a>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a20      	ldr	r2, [pc, #128]	; (80055b8 <TIM_Base_SetConfig+0xf0>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d00b      	beq.n	8005552 <TIM_Base_SetConfig+0x8a>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a1f      	ldr	r2, [pc, #124]	; (80055bc <TIM_Base_SetConfig+0xf4>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d007      	beq.n	8005552 <TIM_Base_SetConfig+0x8a>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4a1e      	ldr	r2, [pc, #120]	; (80055c0 <TIM_Base_SetConfig+0xf8>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d003      	beq.n	8005552 <TIM_Base_SetConfig+0x8a>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a1d      	ldr	r2, [pc, #116]	; (80055c4 <TIM_Base_SetConfig+0xfc>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d108      	bne.n	8005564 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005558:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	68db      	ldr	r3, [r3, #12]
 800555e:	68fa      	ldr	r2, [r7, #12]
 8005560:	4313      	orrs	r3, r2
 8005562:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	695b      	ldr	r3, [r3, #20]
 800556e:	4313      	orrs	r3, r2
 8005570:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	689a      	ldr	r2, [r3, #8]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	4a08      	ldr	r2, [pc, #32]	; (80055ac <TIM_Base_SetConfig+0xe4>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d103      	bne.n	8005598 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	691a      	ldr	r2, [r3, #16]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	615a      	str	r2, [r3, #20]
}
 800559e:	bf00      	nop
 80055a0:	3714      	adds	r7, #20
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	40010000 	.word	0x40010000
 80055b0:	40000400 	.word	0x40000400
 80055b4:	40000800 	.word	0x40000800
 80055b8:	40000c00 	.word	0x40000c00
 80055bc:	40014000 	.word	0x40014000
 80055c0:	40014400 	.word	0x40014400
 80055c4:	40014800 	.word	0x40014800

080055c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b087      	sub	sp, #28
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6a1b      	ldr	r3, [r3, #32]
 80055d6:	f023 0201 	bic.w	r2, r3, #1
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a1b      	ldr	r3, [r3, #32]
 80055e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	699b      	ldr	r3, [r3, #24]
 80055ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f023 0303 	bic.w	r3, r3, #3
 80055fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	4313      	orrs	r3, r2
 8005608:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	f023 0302 	bic.w	r3, r3, #2
 8005610:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	697a      	ldr	r2, [r7, #20]
 8005618:	4313      	orrs	r3, r2
 800561a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	4a1c      	ldr	r2, [pc, #112]	; (8005690 <TIM_OC1_SetConfig+0xc8>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d10c      	bne.n	800563e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	f023 0308 	bic.w	r3, r3, #8
 800562a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	697a      	ldr	r2, [r7, #20]
 8005632:	4313      	orrs	r3, r2
 8005634:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	f023 0304 	bic.w	r3, r3, #4
 800563c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4a13      	ldr	r2, [pc, #76]	; (8005690 <TIM_OC1_SetConfig+0xc8>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d111      	bne.n	800566a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800564c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005654:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	695b      	ldr	r3, [r3, #20]
 800565a:	693a      	ldr	r2, [r7, #16]
 800565c:	4313      	orrs	r3, r2
 800565e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	699b      	ldr	r3, [r3, #24]
 8005664:	693a      	ldr	r2, [r7, #16]
 8005666:	4313      	orrs	r3, r2
 8005668:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	68fa      	ldr	r2, [r7, #12]
 8005674:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	685a      	ldr	r2, [r3, #4]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	697a      	ldr	r2, [r7, #20]
 8005682:	621a      	str	r2, [r3, #32]
}
 8005684:	bf00      	nop
 8005686:	371c      	adds	r7, #28
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr
 8005690:	40010000 	.word	0x40010000

08005694 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005694:	b480      	push	{r7}
 8005696:	b087      	sub	sp, #28
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
 800569c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6a1b      	ldr	r3, [r3, #32]
 80056a2:	f023 0210 	bic.w	r2, r3, #16
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
 80056ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	699b      	ldr	r3, [r3, #24]
 80056ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	021b      	lsls	r3, r3, #8
 80056d2:	68fa      	ldr	r2, [r7, #12]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	f023 0320 	bic.w	r3, r3, #32
 80056de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	011b      	lsls	r3, r3, #4
 80056e6:	697a      	ldr	r2, [r7, #20]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a1e      	ldr	r2, [pc, #120]	; (8005768 <TIM_OC2_SetConfig+0xd4>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d10d      	bne.n	8005710 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	011b      	lsls	r3, r3, #4
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	4313      	orrs	r3, r2
 8005706:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800570e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a15      	ldr	r2, [pc, #84]	; (8005768 <TIM_OC2_SetConfig+0xd4>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d113      	bne.n	8005740 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800571e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005726:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	695b      	ldr	r3, [r3, #20]
 800572c:	009b      	lsls	r3, r3, #2
 800572e:	693a      	ldr	r2, [r7, #16]
 8005730:	4313      	orrs	r3, r2
 8005732:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	699b      	ldr	r3, [r3, #24]
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	693a      	ldr	r2, [r7, #16]
 800573c:	4313      	orrs	r3, r2
 800573e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	693a      	ldr	r2, [r7, #16]
 8005744:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	68fa      	ldr	r2, [r7, #12]
 800574a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	685a      	ldr	r2, [r3, #4]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	697a      	ldr	r2, [r7, #20]
 8005758:	621a      	str	r2, [r3, #32]
}
 800575a:	bf00      	nop
 800575c:	371c      	adds	r7, #28
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr
 8005766:	bf00      	nop
 8005768:	40010000 	.word	0x40010000

0800576c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800576c:	b480      	push	{r7}
 800576e:	b087      	sub	sp, #28
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a1b      	ldr	r3, [r3, #32]
 8005786:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	69db      	ldr	r3, [r3, #28]
 8005792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800579a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f023 0303 	bic.w	r3, r3, #3
 80057a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	68fa      	ldr	r2, [r7, #12]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	021b      	lsls	r3, r3, #8
 80057bc:	697a      	ldr	r2, [r7, #20]
 80057be:	4313      	orrs	r3, r2
 80057c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4a1d      	ldr	r2, [pc, #116]	; (800583c <TIM_OC3_SetConfig+0xd0>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d10d      	bne.n	80057e6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	021b      	lsls	r3, r3, #8
 80057d8:	697a      	ldr	r2, [r7, #20]
 80057da:	4313      	orrs	r3, r2
 80057dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a14      	ldr	r2, [pc, #80]	; (800583c <TIM_OC3_SetConfig+0xd0>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d113      	bne.n	8005816 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80057fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	695b      	ldr	r3, [r3, #20]
 8005802:	011b      	lsls	r3, r3, #4
 8005804:	693a      	ldr	r2, [r7, #16]
 8005806:	4313      	orrs	r3, r2
 8005808:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	699b      	ldr	r3, [r3, #24]
 800580e:	011b      	lsls	r3, r3, #4
 8005810:	693a      	ldr	r2, [r7, #16]
 8005812:	4313      	orrs	r3, r2
 8005814:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	693a      	ldr	r2, [r7, #16]
 800581a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	685a      	ldr	r2, [r3, #4]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	621a      	str	r2, [r3, #32]
}
 8005830:	bf00      	nop
 8005832:	371c      	adds	r7, #28
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr
 800583c:	40010000 	.word	0x40010000

08005840 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005840:	b480      	push	{r7}
 8005842:	b087      	sub	sp, #28
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a1b      	ldr	r3, [r3, #32]
 800585a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	69db      	ldr	r3, [r3, #28]
 8005866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800586e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005876:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	021b      	lsls	r3, r3, #8
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	4313      	orrs	r3, r2
 8005882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800588a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	031b      	lsls	r3, r3, #12
 8005892:	693a      	ldr	r2, [r7, #16]
 8005894:	4313      	orrs	r3, r2
 8005896:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	4a10      	ldr	r2, [pc, #64]	; (80058dc <TIM_OC4_SetConfig+0x9c>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d109      	bne.n	80058b4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	695b      	ldr	r3, [r3, #20]
 80058ac:	019b      	lsls	r3, r3, #6
 80058ae:	697a      	ldr	r2, [r7, #20]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	68fa      	ldr	r2, [r7, #12]
 80058be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	685a      	ldr	r2, [r3, #4]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	693a      	ldr	r2, [r7, #16]
 80058cc:	621a      	str	r2, [r3, #32]
}
 80058ce:	bf00      	nop
 80058d0:	371c      	adds	r7, #28
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr
 80058da:	bf00      	nop
 80058dc:	40010000 	.word	0x40010000

080058e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b087      	sub	sp, #28
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6a1b      	ldr	r3, [r3, #32]
 80058f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6a1b      	ldr	r3, [r3, #32]
 80058f6:	f023 0201 	bic.w	r2, r3, #1
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	699b      	ldr	r3, [r3, #24]
 8005902:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800590a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	011b      	lsls	r3, r3, #4
 8005910:	693a      	ldr	r2, [r7, #16]
 8005912:	4313      	orrs	r3, r2
 8005914:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	f023 030a 	bic.w	r3, r3, #10
 800591c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800591e:	697a      	ldr	r2, [r7, #20]
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	4313      	orrs	r3, r2
 8005924:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	693a      	ldr	r2, [r7, #16]
 800592a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	697a      	ldr	r2, [r7, #20]
 8005930:	621a      	str	r2, [r3, #32]
}
 8005932:	bf00      	nop
 8005934:	371c      	adds	r7, #28
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr

0800593e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800593e:	b480      	push	{r7}
 8005940:	b087      	sub	sp, #28
 8005942:	af00      	add	r7, sp, #0
 8005944:	60f8      	str	r0, [r7, #12]
 8005946:	60b9      	str	r1, [r7, #8]
 8005948:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6a1b      	ldr	r3, [r3, #32]
 800594e:	f023 0210 	bic.w	r2, r3, #16
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	699b      	ldr	r3, [r3, #24]
 800595a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	6a1b      	ldr	r3, [r3, #32]
 8005960:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005968:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	031b      	lsls	r3, r3, #12
 800596e:	697a      	ldr	r2, [r7, #20]
 8005970:	4313      	orrs	r3, r2
 8005972:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005974:	693b      	ldr	r3, [r7, #16]
 8005976:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800597a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	011b      	lsls	r3, r3, #4
 8005980:	693a      	ldr	r2, [r7, #16]
 8005982:	4313      	orrs	r3, r2
 8005984:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	697a      	ldr	r2, [r7, #20]
 800598a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	621a      	str	r2, [r3, #32]
}
 8005992:	bf00      	nop
 8005994:	371c      	adds	r7, #28
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr

0800599e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800599e:	b480      	push	{r7}
 80059a0:	b085      	sub	sp, #20
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
 80059a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80059b6:	683a      	ldr	r2, [r7, #0]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	f043 0307 	orr.w	r3, r3, #7
 80059c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68fa      	ldr	r2, [r7, #12]
 80059c6:	609a      	str	r2, [r3, #8]
}
 80059c8:	bf00      	nop
 80059ca:	3714      	adds	r7, #20
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b087      	sub	sp, #28
 80059d8:	af00      	add	r7, sp, #0
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]
 80059e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	021a      	lsls	r2, r3, #8
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	431a      	orrs	r2, r3
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	697a      	ldr	r2, [r7, #20]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	697a      	ldr	r2, [r7, #20]
 8005a06:	609a      	str	r2, [r3, #8]
}
 8005a08:	bf00      	nop
 8005a0a:	371c      	adds	r7, #28
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr

08005a14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b087      	sub	sp, #28
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	60f8      	str	r0, [r7, #12]
 8005a1c:	60b9      	str	r1, [r7, #8]
 8005a1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	f003 031f 	and.w	r3, r3, #31
 8005a26:	2201      	movs	r2, #1
 8005a28:	fa02 f303 	lsl.w	r3, r2, r3
 8005a2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	6a1a      	ldr	r2, [r3, #32]
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	43db      	mvns	r3, r3
 8005a36:	401a      	ands	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6a1a      	ldr	r2, [r3, #32]
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	f003 031f 	and.w	r3, r3, #31
 8005a46:	6879      	ldr	r1, [r7, #4]
 8005a48:	fa01 f303 	lsl.w	r3, r1, r3
 8005a4c:	431a      	orrs	r2, r3
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	621a      	str	r2, [r3, #32]
}
 8005a52:	bf00      	nop
 8005a54:	371c      	adds	r7, #28
 8005a56:	46bd      	mov	sp, r7
 8005a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5c:	4770      	bx	lr
	...

08005a60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b085      	sub	sp, #20
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d101      	bne.n	8005a78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a74:	2302      	movs	r3, #2
 8005a76:	e050      	b.n	8005b1a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2202      	movs	r2, #2
 8005a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	68fa      	ldr	r2, [r7, #12]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68fa      	ldr	r2, [r7, #12]
 8005ab0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a1c      	ldr	r2, [pc, #112]	; (8005b28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d018      	beq.n	8005aee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ac4:	d013      	beq.n	8005aee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a18      	ldr	r2, [pc, #96]	; (8005b2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d00e      	beq.n	8005aee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a16      	ldr	r2, [pc, #88]	; (8005b30 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d009      	beq.n	8005aee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a15      	ldr	r2, [pc, #84]	; (8005b34 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d004      	beq.n	8005aee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a13      	ldr	r2, [pc, #76]	; (8005b38 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d10c      	bne.n	8005b08 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005af4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	68ba      	ldr	r2, [r7, #8]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68ba      	ldr	r2, [r7, #8]
 8005b06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b18:	2300      	movs	r3, #0
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3714      	adds	r7, #20
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	40010000 	.word	0x40010000
 8005b2c:	40000400 	.word	0x40000400
 8005b30:	40000800 	.word	0x40000800
 8005b34:	40000c00 	.word	0x40000c00
 8005b38:	40014000 	.word	0x40014000

08005b3c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005b46:	2300      	movs	r3, #0
 8005b48:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d101      	bne.n	8005b58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005b54:	2302      	movs	r3, #2
 8005b56:	e03d      	b.n	8005bd4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	695b      	ldr	r3, [r3, #20]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	69db      	ldr	r3, [r3, #28]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68fa      	ldr	r2, [r7, #12]
 8005bc8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005bd2:	2300      	movs	r3, #0
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3714      	adds	r7, #20
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b083      	sub	sp, #12
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005be8:	bf00      	nop
 8005bea:	370c      	adds	r7, #12
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr

08005bf4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005bfc:	bf00      	nop
 8005bfe:	370c      	adds	r7, #12
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr

08005c08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b082      	sub	sp, #8
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d101      	bne.n	8005c1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e03f      	b.n	8005c9a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d106      	bne.n	8005c34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f7fc fbac 	bl	800238c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2224      	movs	r2, #36	; 0x24
 8005c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	68da      	ldr	r2, [r3, #12]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	f000 fd1f 	bl	8006690 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	691a      	ldr	r2, [r3, #16]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	695a      	ldr	r2, [r3, #20]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	68da      	ldr	r2, [r3, #12]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2220      	movs	r2, #32
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2220      	movs	r2, #32
 8005c94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}

08005ca2 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ca2:	b480      	push	{r7}
 8005ca4:	b085      	sub	sp, #20
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	60f8      	str	r0, [r7, #12]
 8005caa:	60b9      	str	r1, [r7, #8]
 8005cac:	4613      	mov	r3, r2
 8005cae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cb6:	b2db      	uxtb	r3, r3
 8005cb8:	2b20      	cmp	r3, #32
 8005cba:	d130      	bne.n	8005d1e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d002      	beq.n	8005cc8 <HAL_UART_Transmit_IT+0x26>
 8005cc2:	88fb      	ldrh	r3, [r7, #6]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d101      	bne.n	8005ccc <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e029      	b.n	8005d20 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d101      	bne.n	8005cda <HAL_UART_Transmit_IT+0x38>
 8005cd6:	2302      	movs	r3, #2
 8005cd8:	e022      	b.n	8005d20 <HAL_UART_Transmit_IT+0x7e>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	68ba      	ldr	r2, [r7, #8]
 8005ce6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	88fa      	ldrh	r2, [r7, #6]
 8005cec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	88fa      	ldrh	r2, [r7, #6]
 8005cf2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2221      	movs	r2, #33	; 0x21
 8005cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2200      	movs	r2, #0
 8005d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	68da      	ldr	r2, [r3, #12]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005d18:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	e000      	b.n	8005d20 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005d1e:	2302      	movs	r3, #2
  }
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3714      	adds	r7, #20
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	4613      	mov	r3, r2
 8005d38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	2b20      	cmp	r3, #32
 8005d44:	d11d      	bne.n	8005d82 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d002      	beq.n	8005d52 <HAL_UART_Receive_IT+0x26>
 8005d4c:	88fb      	ldrh	r3, [r7, #6]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d101      	bne.n	8005d56 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e016      	b.n	8005d84 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d101      	bne.n	8005d64 <HAL_UART_Receive_IT+0x38>
 8005d60:	2302      	movs	r3, #2
 8005d62:	e00f      	b.n	8005d84 <HAL_UART_Receive_IT+0x58>
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005d72:	88fb      	ldrh	r3, [r7, #6]
 8005d74:	461a      	mov	r2, r3
 8005d76:	68b9      	ldr	r1, [r7, #8]
 8005d78:	68f8      	ldr	r0, [r7, #12]
 8005d7a:	f000 fab5 	bl	80062e8 <UART_Start_Receive_IT>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	e000      	b.n	8005d84 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005d82:	2302      	movs	r3, #2
  }
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3710      	adds	r7, #16
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b0ba      	sub	sp, #232	; 0xe8
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	695b      	ldr	r3, [r3, #20]
 8005dae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005db2:	2300      	movs	r3, #0
 8005db4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005db8:	2300      	movs	r3, #0
 8005dba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005dbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dc2:	f003 030f 	and.w	r3, r3, #15
 8005dc6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005dca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10f      	bne.n	8005df2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dd6:	f003 0320 	and.w	r3, r3, #32
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d009      	beq.n	8005df2 <HAL_UART_IRQHandler+0x66>
 8005dde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005de2:	f003 0320 	and.w	r3, r3, #32
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d003      	beq.n	8005df2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 fb95 	bl	800651a <UART_Receive_IT>
      return;
 8005df0:	e256      	b.n	80062a0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005df2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	f000 80de 	beq.w	8005fb8 <HAL_UART_IRQHandler+0x22c>
 8005dfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e00:	f003 0301 	and.w	r3, r3, #1
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d106      	bne.n	8005e16 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005e08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e0c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	f000 80d1 	beq.w	8005fb8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e1a:	f003 0301 	and.w	r3, r3, #1
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d00b      	beq.n	8005e3a <HAL_UART_IRQHandler+0xae>
 8005e22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d005      	beq.n	8005e3a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e32:	f043 0201 	orr.w	r2, r3, #1
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e3e:	f003 0304 	and.w	r3, r3, #4
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d00b      	beq.n	8005e5e <HAL_UART_IRQHandler+0xd2>
 8005e46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d005      	beq.n	8005e5e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e56:	f043 0202 	orr.w	r2, r3, #2
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e62:	f003 0302 	and.w	r3, r3, #2
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d00b      	beq.n	8005e82 <HAL_UART_IRQHandler+0xf6>
 8005e6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e6e:	f003 0301 	and.w	r3, r3, #1
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d005      	beq.n	8005e82 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e7a:	f043 0204 	orr.w	r2, r3, #4
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e86:	f003 0308 	and.w	r3, r3, #8
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d011      	beq.n	8005eb2 <HAL_UART_IRQHandler+0x126>
 8005e8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e92:	f003 0320 	and.w	r3, r3, #32
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d105      	bne.n	8005ea6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e9e:	f003 0301 	and.w	r3, r3, #1
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d005      	beq.n	8005eb2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eaa:	f043 0208 	orr.w	r2, r3, #8
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	f000 81ed 	beq.w	8006296 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ebc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ec0:	f003 0320 	and.w	r3, r3, #32
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d008      	beq.n	8005eda <HAL_UART_IRQHandler+0x14e>
 8005ec8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ecc:	f003 0320 	and.w	r3, r3, #32
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d002      	beq.n	8005eda <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f000 fb20 	bl	800651a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	695b      	ldr	r3, [r3, #20]
 8005ee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ee4:	2b40      	cmp	r3, #64	; 0x40
 8005ee6:	bf0c      	ite	eq
 8005ee8:	2301      	moveq	r3, #1
 8005eea:	2300      	movne	r3, #0
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ef6:	f003 0308 	and.w	r3, r3, #8
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d103      	bne.n	8005f06 <HAL_UART_IRQHandler+0x17a>
 8005efe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d04f      	beq.n	8005fa6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 fa28 	bl	800635c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	695b      	ldr	r3, [r3, #20]
 8005f12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f16:	2b40      	cmp	r3, #64	; 0x40
 8005f18:	d141      	bne.n	8005f9e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	3314      	adds	r3, #20
 8005f20:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f24:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005f28:	e853 3f00 	ldrex	r3, [r3]
 8005f2c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005f30:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005f34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	3314      	adds	r3, #20
 8005f42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005f46:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005f4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005f52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005f56:	e841 2300 	strex	r3, r2, [r1]
 8005f5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005f5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d1d9      	bne.n	8005f1a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d013      	beq.n	8005f96 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f72:	4a7d      	ldr	r2, [pc, #500]	; (8006168 <HAL_UART_IRQHandler+0x3dc>)
 8005f74:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f7fc fd54 	bl	8002a28 <HAL_DMA_Abort_IT>
 8005f80:	4603      	mov	r3, r0
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d016      	beq.n	8005fb4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f90:	4610      	mov	r0, r2
 8005f92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f94:	e00e      	b.n	8005fb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f000 f990 	bl	80062bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f9c:	e00a      	b.n	8005fb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 f98c 	bl	80062bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fa4:	e006      	b.n	8005fb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f000 f988 	bl	80062bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005fb2:	e170      	b.n	8006296 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fb4:	bf00      	nop
    return;
 8005fb6:	e16e      	b.n	8006296 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	f040 814a 	bne.w	8006256 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005fc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fc6:	f003 0310 	and.w	r3, r3, #16
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	f000 8143 	beq.w	8006256 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005fd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fd4:	f003 0310 	and.w	r3, r3, #16
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	f000 813c 	beq.w	8006256 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005fde:	2300      	movs	r3, #0
 8005fe0:	60bb      	str	r3, [r7, #8]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	60bb      	str	r3, [r7, #8]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	60bb      	str	r3, [r7, #8]
 8005ff2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	695b      	ldr	r3, [r3, #20]
 8005ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ffe:	2b40      	cmp	r3, #64	; 0x40
 8006000:	f040 80b4 	bne.w	800616c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006010:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006014:	2b00      	cmp	r3, #0
 8006016:	f000 8140 	beq.w	800629a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800601e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006022:	429a      	cmp	r2, r3
 8006024:	f080 8139 	bcs.w	800629a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800602e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006034:	69db      	ldr	r3, [r3, #28]
 8006036:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800603a:	f000 8088 	beq.w	800614e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	330c      	adds	r3, #12
 8006044:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006048:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800604c:	e853 3f00 	ldrex	r3, [r3]
 8006050:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006054:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006058:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800605c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	330c      	adds	r3, #12
 8006066:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800606a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800606e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006072:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006076:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800607a:	e841 2300 	strex	r3, r2, [r1]
 800607e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006082:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006086:	2b00      	cmp	r3, #0
 8006088:	d1d9      	bne.n	800603e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	3314      	adds	r3, #20
 8006090:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006092:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006094:	e853 3f00 	ldrex	r3, [r3]
 8006098:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800609a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800609c:	f023 0301 	bic.w	r3, r3, #1
 80060a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	3314      	adds	r3, #20
 80060aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80060ae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80060b2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80060b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80060ba:	e841 2300 	strex	r3, r2, [r1]
 80060be:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80060c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d1e1      	bne.n	800608a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	3314      	adds	r3, #20
 80060cc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80060d0:	e853 3f00 	ldrex	r3, [r3]
 80060d4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80060d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80060d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	3314      	adds	r3, #20
 80060e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80060ea:	66fa      	str	r2, [r7, #108]	; 0x6c
 80060ec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80060f0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80060f2:	e841 2300 	strex	r3, r2, [r1]
 80060f6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80060f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d1e3      	bne.n	80060c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2220      	movs	r2, #32
 8006102:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	330c      	adds	r3, #12
 8006112:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006114:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006116:	e853 3f00 	ldrex	r3, [r3]
 800611a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800611c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800611e:	f023 0310 	bic.w	r3, r3, #16
 8006122:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	330c      	adds	r3, #12
 800612c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006130:	65ba      	str	r2, [r7, #88]	; 0x58
 8006132:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006134:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006136:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006138:	e841 2300 	strex	r3, r2, [r1]
 800613c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800613e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006140:	2b00      	cmp	r3, #0
 8006142:	d1e3      	bne.n	800610c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006148:	4618      	mov	r0, r3
 800614a:	f7fc fbfd 	bl	8002948 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006156:	b29b      	uxth	r3, r3
 8006158:	1ad3      	subs	r3, r2, r3
 800615a:	b29b      	uxth	r3, r3
 800615c:	4619      	mov	r1, r3
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f000 f8b6 	bl	80062d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006164:	e099      	b.n	800629a <HAL_UART_IRQHandler+0x50e>
 8006166:	bf00      	nop
 8006168:	08006423 	.word	0x08006423
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006174:	b29b      	uxth	r3, r3
 8006176:	1ad3      	subs	r3, r2, r3
 8006178:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006180:	b29b      	uxth	r3, r3
 8006182:	2b00      	cmp	r3, #0
 8006184:	f000 808b 	beq.w	800629e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006188:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800618c:	2b00      	cmp	r3, #0
 800618e:	f000 8086 	beq.w	800629e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	330c      	adds	r3, #12
 8006198:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800619a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800619c:	e853 3f00 	ldrex	r3, [r3]
 80061a0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80061a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061a4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80061a8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	330c      	adds	r3, #12
 80061b2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80061b6:	647a      	str	r2, [r7, #68]	; 0x44
 80061b8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80061bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80061be:	e841 2300 	strex	r3, r2, [r1]
 80061c2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80061c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1e3      	bne.n	8006192 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	3314      	adds	r3, #20
 80061d0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d4:	e853 3f00 	ldrex	r3, [r3]
 80061d8:	623b      	str	r3, [r7, #32]
   return(result);
 80061da:	6a3b      	ldr	r3, [r7, #32]
 80061dc:	f023 0301 	bic.w	r3, r3, #1
 80061e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	3314      	adds	r3, #20
 80061ea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80061ee:	633a      	str	r2, [r7, #48]	; 0x30
 80061f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80061f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061f6:	e841 2300 	strex	r3, r2, [r1]
 80061fa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80061fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d1e3      	bne.n	80061ca <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2220      	movs	r2, #32
 8006206:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	330c      	adds	r3, #12
 8006216:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	e853 3f00 	ldrex	r3, [r3]
 800621e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f023 0310 	bic.w	r3, r3, #16
 8006226:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	330c      	adds	r3, #12
 8006230:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006234:	61fa      	str	r2, [r7, #28]
 8006236:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006238:	69b9      	ldr	r1, [r7, #24]
 800623a:	69fa      	ldr	r2, [r7, #28]
 800623c:	e841 2300 	strex	r3, r2, [r1]
 8006240:	617b      	str	r3, [r7, #20]
   return(result);
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d1e3      	bne.n	8006210 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006248:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800624c:	4619      	mov	r1, r3
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 f83e 	bl	80062d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006254:	e023      	b.n	800629e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800625a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800625e:	2b00      	cmp	r3, #0
 8006260:	d009      	beq.n	8006276 <HAL_UART_IRQHandler+0x4ea>
 8006262:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800626a:	2b00      	cmp	r3, #0
 800626c:	d003      	beq.n	8006276 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f000 f8eb 	bl	800644a <UART_Transmit_IT>
    return;
 8006274:	e014      	b.n	80062a0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006276:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800627a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800627e:	2b00      	cmp	r3, #0
 8006280:	d00e      	beq.n	80062a0 <HAL_UART_IRQHandler+0x514>
 8006282:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800628a:	2b00      	cmp	r3, #0
 800628c:	d008      	beq.n	80062a0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f000 f92b 	bl	80064ea <UART_EndTransmit_IT>
    return;
 8006294:	e004      	b.n	80062a0 <HAL_UART_IRQHandler+0x514>
    return;
 8006296:	bf00      	nop
 8006298:	e002      	b.n	80062a0 <HAL_UART_IRQHandler+0x514>
      return;
 800629a:	bf00      	nop
 800629c:	e000      	b.n	80062a0 <HAL_UART_IRQHandler+0x514>
      return;
 800629e:	bf00      	nop
  }
}
 80062a0:	37e8      	adds	r7, #232	; 0xe8
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}
 80062a6:	bf00      	nop

080062a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b083      	sub	sp, #12
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80062bc:	b480      	push	{r7}
 80062be:	b083      	sub	sp, #12
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80062c4:	bf00      	nop
 80062c6:	370c      	adds	r7, #12
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	460b      	mov	r3, r1
 80062da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80062dc:	bf00      	nop
 80062de:	370c      	adds	r7, #12
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr

080062e8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b085      	sub	sp, #20
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	4613      	mov	r3, r2
 80062f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	68ba      	ldr	r2, [r7, #8]
 80062fa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	88fa      	ldrh	r2, [r7, #6]
 8006300:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	88fa      	ldrh	r2, [r7, #6]
 8006306:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2200      	movs	r2, #0
 800630c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2222      	movs	r2, #34	; 0x22
 8006312:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2200      	movs	r2, #0
 800631a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	68da      	ldr	r2, [r3, #12]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800632c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	695a      	ldr	r2, [r3, #20]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f042 0201 	orr.w	r2, r2, #1
 800633c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	68da      	ldr	r2, [r3, #12]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f042 0220 	orr.w	r2, r2, #32
 800634c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800634e:	2300      	movs	r3, #0
}
 8006350:	4618      	mov	r0, r3
 8006352:	3714      	adds	r7, #20
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr

0800635c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800635c:	b480      	push	{r7}
 800635e:	b095      	sub	sp, #84	; 0x54
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	330c      	adds	r3, #12
 800636a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800636c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800636e:	e853 3f00 	ldrex	r3, [r3]
 8006372:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006376:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800637a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	330c      	adds	r3, #12
 8006382:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006384:	643a      	str	r2, [r7, #64]	; 0x40
 8006386:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006388:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800638a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800638c:	e841 2300 	strex	r3, r2, [r1]
 8006390:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006394:	2b00      	cmp	r3, #0
 8006396:	d1e5      	bne.n	8006364 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	3314      	adds	r3, #20
 800639e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a0:	6a3b      	ldr	r3, [r7, #32]
 80063a2:	e853 3f00 	ldrex	r3, [r3]
 80063a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	f023 0301 	bic.w	r3, r3, #1
 80063ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	3314      	adds	r3, #20
 80063b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80063b8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80063ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80063be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80063c0:	e841 2300 	strex	r3, r2, [r1]
 80063c4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80063c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d1e5      	bne.n	8006398 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d119      	bne.n	8006408 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	330c      	adds	r3, #12
 80063da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	e853 3f00 	ldrex	r3, [r3]
 80063e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	f023 0310 	bic.w	r3, r3, #16
 80063ea:	647b      	str	r3, [r7, #68]	; 0x44
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	330c      	adds	r3, #12
 80063f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80063f4:	61ba      	str	r2, [r7, #24]
 80063f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f8:	6979      	ldr	r1, [r7, #20]
 80063fa:	69ba      	ldr	r2, [r7, #24]
 80063fc:	e841 2300 	strex	r3, r2, [r1]
 8006400:	613b      	str	r3, [r7, #16]
   return(result);
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1e5      	bne.n	80063d4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2220      	movs	r2, #32
 800640c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006416:	bf00      	nop
 8006418:	3754      	adds	r7, #84	; 0x54
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr

08006422 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006422:	b580      	push	{r7, lr}
 8006424:	b084      	sub	sp, #16
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800642e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2200      	movs	r2, #0
 8006434:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2200      	movs	r2, #0
 800643a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800643c:	68f8      	ldr	r0, [r7, #12]
 800643e:	f7ff ff3d 	bl	80062bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006442:	bf00      	nop
 8006444:	3710      	adds	r7, #16
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}

0800644a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800644a:	b480      	push	{r7}
 800644c:	b085      	sub	sp, #20
 800644e:	af00      	add	r7, sp, #0
 8006450:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006458:	b2db      	uxtb	r3, r3
 800645a:	2b21      	cmp	r3, #33	; 0x21
 800645c:	d13e      	bne.n	80064dc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006466:	d114      	bne.n	8006492 <UART_Transmit_IT+0x48>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	691b      	ldr	r3, [r3, #16]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d110      	bne.n	8006492 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6a1b      	ldr	r3, [r3, #32]
 8006474:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	881b      	ldrh	r3, [r3, #0]
 800647a:	461a      	mov	r2, r3
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006484:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6a1b      	ldr	r3, [r3, #32]
 800648a:	1c9a      	adds	r2, r3, #2
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	621a      	str	r2, [r3, #32]
 8006490:	e008      	b.n	80064a4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6a1b      	ldr	r3, [r3, #32]
 8006496:	1c59      	adds	r1, r3, #1
 8006498:	687a      	ldr	r2, [r7, #4]
 800649a:	6211      	str	r1, [r2, #32]
 800649c:	781a      	ldrb	r2, [r3, #0]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	3b01      	subs	r3, #1
 80064ac:	b29b      	uxth	r3, r3
 80064ae:	687a      	ldr	r2, [r7, #4]
 80064b0:	4619      	mov	r1, r3
 80064b2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d10f      	bne.n	80064d8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68da      	ldr	r2, [r3, #12]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80064c6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68da      	ldr	r2, [r3, #12]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064d6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80064d8:	2300      	movs	r3, #0
 80064da:	e000      	b.n	80064de <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80064dc:	2302      	movs	r3, #2
  }
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3714      	adds	r7, #20
 80064e2:	46bd      	mov	sp, r7
 80064e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e8:	4770      	bx	lr

080064ea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064ea:	b580      	push	{r7, lr}
 80064ec:	b082      	sub	sp, #8
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	68da      	ldr	r2, [r3, #12]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006500:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2220      	movs	r2, #32
 8006506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f7ff fecc 	bl	80062a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3708      	adds	r7, #8
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}

0800651a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800651a:	b580      	push	{r7, lr}
 800651c:	b08c      	sub	sp, #48	; 0x30
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006528:	b2db      	uxtb	r3, r3
 800652a:	2b22      	cmp	r3, #34	; 0x22
 800652c:	f040 80ab 	bne.w	8006686 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006538:	d117      	bne.n	800656a <UART_Receive_IT+0x50>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	691b      	ldr	r3, [r3, #16]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d113      	bne.n	800656a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006542:	2300      	movs	r3, #0
 8006544:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800654a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	b29b      	uxth	r3, r3
 8006554:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006558:	b29a      	uxth	r2, r3
 800655a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800655c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006562:	1c9a      	adds	r2, r3, #2
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	629a      	str	r2, [r3, #40]	; 0x28
 8006568:	e026      	b.n	80065b8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800656e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006570:	2300      	movs	r3, #0
 8006572:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800657c:	d007      	beq.n	800658e <UART_Receive_IT+0x74>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d10a      	bne.n	800659c <UART_Receive_IT+0x82>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	691b      	ldr	r3, [r3, #16]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d106      	bne.n	800659c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	b2da      	uxtb	r2, r3
 8006596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006598:	701a      	strb	r2, [r3, #0]
 800659a:	e008      	b.n	80065ae <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065a8:	b2da      	uxtb	r2, r3
 80065aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065ac:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065b2:	1c5a      	adds	r2, r3, #1
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80065bc:	b29b      	uxth	r3, r3
 80065be:	3b01      	subs	r3, #1
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	4619      	mov	r1, r3
 80065c6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d15a      	bne.n	8006682 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	68da      	ldr	r2, [r3, #12]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f022 0220 	bic.w	r2, r2, #32
 80065da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68da      	ldr	r2, [r3, #12]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	695a      	ldr	r2, [r3, #20]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f022 0201 	bic.w	r2, r2, #1
 80065fa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2220      	movs	r2, #32
 8006600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006608:	2b01      	cmp	r3, #1
 800660a:	d135      	bne.n	8006678 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	330c      	adds	r3, #12
 8006618:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	e853 3f00 	ldrex	r3, [r3]
 8006620:	613b      	str	r3, [r7, #16]
   return(result);
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	f023 0310 	bic.w	r3, r3, #16
 8006628:	627b      	str	r3, [r7, #36]	; 0x24
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	330c      	adds	r3, #12
 8006630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006632:	623a      	str	r2, [r7, #32]
 8006634:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006636:	69f9      	ldr	r1, [r7, #28]
 8006638:	6a3a      	ldr	r2, [r7, #32]
 800663a:	e841 2300 	strex	r3, r2, [r1]
 800663e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006640:	69bb      	ldr	r3, [r7, #24]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1e5      	bne.n	8006612 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f003 0310 	and.w	r3, r3, #16
 8006650:	2b10      	cmp	r3, #16
 8006652:	d10a      	bne.n	800666a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006654:	2300      	movs	r3, #0
 8006656:	60fb      	str	r3, [r7, #12]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	60fb      	str	r3, [r7, #12]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	60fb      	str	r3, [r7, #12]
 8006668:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800666e:	4619      	mov	r1, r3
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f7ff fe2d 	bl	80062d0 <HAL_UARTEx_RxEventCallback>
 8006676:	e002      	b.n	800667e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f7fb f9eb 	bl	8001a54 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800667e:	2300      	movs	r3, #0
 8006680:	e002      	b.n	8006688 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006682:	2300      	movs	r3, #0
 8006684:	e000      	b.n	8006688 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006686:	2302      	movs	r3, #2
  }
}
 8006688:	4618      	mov	r0, r3
 800668a:	3730      	adds	r7, #48	; 0x30
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006694:	b09f      	sub	sp, #124	; 0x7c
 8006696:	af00      	add	r7, sp, #0
 8006698:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800669a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	691b      	ldr	r3, [r3, #16]
 80066a0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80066a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066a6:	68d9      	ldr	r1, [r3, #12]
 80066a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066aa:	681a      	ldr	r2, [r3, #0]
 80066ac:	ea40 0301 	orr.w	r3, r0, r1
 80066b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80066b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066b4:	689a      	ldr	r2, [r3, #8]
 80066b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066b8:	691b      	ldr	r3, [r3, #16]
 80066ba:	431a      	orrs	r2, r3
 80066bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066be:	695b      	ldr	r3, [r3, #20]
 80066c0:	431a      	orrs	r2, r3
 80066c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066c4:	69db      	ldr	r3, [r3, #28]
 80066c6:	4313      	orrs	r3, r2
 80066c8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80066ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80066d4:	f021 010c 	bic.w	r1, r1, #12
 80066d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80066de:	430b      	orrs	r3, r1
 80066e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	695b      	ldr	r3, [r3, #20]
 80066e8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80066ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066ee:	6999      	ldr	r1, [r3, #24]
 80066f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	ea40 0301 	orr.w	r3, r0, r1
 80066f8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	4bc5      	ldr	r3, [pc, #788]	; (8006a14 <UART_SetConfig+0x384>)
 8006700:	429a      	cmp	r2, r3
 8006702:	d004      	beq.n	800670e <UART_SetConfig+0x7e>
 8006704:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	4bc3      	ldr	r3, [pc, #780]	; (8006a18 <UART_SetConfig+0x388>)
 800670a:	429a      	cmp	r2, r3
 800670c:	d103      	bne.n	8006716 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800670e:	f7fe f9a7 	bl	8004a60 <HAL_RCC_GetPCLK2Freq>
 8006712:	6778      	str	r0, [r7, #116]	; 0x74
 8006714:	e002      	b.n	800671c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006716:	f7fe f98f 	bl	8004a38 <HAL_RCC_GetPCLK1Freq>
 800671a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800671c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800671e:	69db      	ldr	r3, [r3, #28]
 8006720:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006724:	f040 80b6 	bne.w	8006894 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006728:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800672a:	461c      	mov	r4, r3
 800672c:	f04f 0500 	mov.w	r5, #0
 8006730:	4622      	mov	r2, r4
 8006732:	462b      	mov	r3, r5
 8006734:	1891      	adds	r1, r2, r2
 8006736:	6439      	str	r1, [r7, #64]	; 0x40
 8006738:	415b      	adcs	r3, r3
 800673a:	647b      	str	r3, [r7, #68]	; 0x44
 800673c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006740:	1912      	adds	r2, r2, r4
 8006742:	eb45 0303 	adc.w	r3, r5, r3
 8006746:	f04f 0000 	mov.w	r0, #0
 800674a:	f04f 0100 	mov.w	r1, #0
 800674e:	00d9      	lsls	r1, r3, #3
 8006750:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006754:	00d0      	lsls	r0, r2, #3
 8006756:	4602      	mov	r2, r0
 8006758:	460b      	mov	r3, r1
 800675a:	1911      	adds	r1, r2, r4
 800675c:	6639      	str	r1, [r7, #96]	; 0x60
 800675e:	416b      	adcs	r3, r5
 8006760:	667b      	str	r3, [r7, #100]	; 0x64
 8006762:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	461a      	mov	r2, r3
 8006768:	f04f 0300 	mov.w	r3, #0
 800676c:	1891      	adds	r1, r2, r2
 800676e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006770:	415b      	adcs	r3, r3
 8006772:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006774:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006778:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800677c:	f7fa fa6c 	bl	8000c58 <__aeabi_uldivmod>
 8006780:	4602      	mov	r2, r0
 8006782:	460b      	mov	r3, r1
 8006784:	4ba5      	ldr	r3, [pc, #660]	; (8006a1c <UART_SetConfig+0x38c>)
 8006786:	fba3 2302 	umull	r2, r3, r3, r2
 800678a:	095b      	lsrs	r3, r3, #5
 800678c:	011e      	lsls	r6, r3, #4
 800678e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006790:	461c      	mov	r4, r3
 8006792:	f04f 0500 	mov.w	r5, #0
 8006796:	4622      	mov	r2, r4
 8006798:	462b      	mov	r3, r5
 800679a:	1891      	adds	r1, r2, r2
 800679c:	6339      	str	r1, [r7, #48]	; 0x30
 800679e:	415b      	adcs	r3, r3
 80067a0:	637b      	str	r3, [r7, #52]	; 0x34
 80067a2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80067a6:	1912      	adds	r2, r2, r4
 80067a8:	eb45 0303 	adc.w	r3, r5, r3
 80067ac:	f04f 0000 	mov.w	r0, #0
 80067b0:	f04f 0100 	mov.w	r1, #0
 80067b4:	00d9      	lsls	r1, r3, #3
 80067b6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80067ba:	00d0      	lsls	r0, r2, #3
 80067bc:	4602      	mov	r2, r0
 80067be:	460b      	mov	r3, r1
 80067c0:	1911      	adds	r1, r2, r4
 80067c2:	65b9      	str	r1, [r7, #88]	; 0x58
 80067c4:	416b      	adcs	r3, r5
 80067c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80067c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	461a      	mov	r2, r3
 80067ce:	f04f 0300 	mov.w	r3, #0
 80067d2:	1891      	adds	r1, r2, r2
 80067d4:	62b9      	str	r1, [r7, #40]	; 0x28
 80067d6:	415b      	adcs	r3, r3
 80067d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80067de:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80067e2:	f7fa fa39 	bl	8000c58 <__aeabi_uldivmod>
 80067e6:	4602      	mov	r2, r0
 80067e8:	460b      	mov	r3, r1
 80067ea:	4b8c      	ldr	r3, [pc, #560]	; (8006a1c <UART_SetConfig+0x38c>)
 80067ec:	fba3 1302 	umull	r1, r3, r3, r2
 80067f0:	095b      	lsrs	r3, r3, #5
 80067f2:	2164      	movs	r1, #100	; 0x64
 80067f4:	fb01 f303 	mul.w	r3, r1, r3
 80067f8:	1ad3      	subs	r3, r2, r3
 80067fa:	00db      	lsls	r3, r3, #3
 80067fc:	3332      	adds	r3, #50	; 0x32
 80067fe:	4a87      	ldr	r2, [pc, #540]	; (8006a1c <UART_SetConfig+0x38c>)
 8006800:	fba2 2303 	umull	r2, r3, r2, r3
 8006804:	095b      	lsrs	r3, r3, #5
 8006806:	005b      	lsls	r3, r3, #1
 8006808:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800680c:	441e      	add	r6, r3
 800680e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006810:	4618      	mov	r0, r3
 8006812:	f04f 0100 	mov.w	r1, #0
 8006816:	4602      	mov	r2, r0
 8006818:	460b      	mov	r3, r1
 800681a:	1894      	adds	r4, r2, r2
 800681c:	623c      	str	r4, [r7, #32]
 800681e:	415b      	adcs	r3, r3
 8006820:	627b      	str	r3, [r7, #36]	; 0x24
 8006822:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006826:	1812      	adds	r2, r2, r0
 8006828:	eb41 0303 	adc.w	r3, r1, r3
 800682c:	f04f 0400 	mov.w	r4, #0
 8006830:	f04f 0500 	mov.w	r5, #0
 8006834:	00dd      	lsls	r5, r3, #3
 8006836:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800683a:	00d4      	lsls	r4, r2, #3
 800683c:	4622      	mov	r2, r4
 800683e:	462b      	mov	r3, r5
 8006840:	1814      	adds	r4, r2, r0
 8006842:	653c      	str	r4, [r7, #80]	; 0x50
 8006844:	414b      	adcs	r3, r1
 8006846:	657b      	str	r3, [r7, #84]	; 0x54
 8006848:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	461a      	mov	r2, r3
 800684e:	f04f 0300 	mov.w	r3, #0
 8006852:	1891      	adds	r1, r2, r2
 8006854:	61b9      	str	r1, [r7, #24]
 8006856:	415b      	adcs	r3, r3
 8006858:	61fb      	str	r3, [r7, #28]
 800685a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800685e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006862:	f7fa f9f9 	bl	8000c58 <__aeabi_uldivmod>
 8006866:	4602      	mov	r2, r0
 8006868:	460b      	mov	r3, r1
 800686a:	4b6c      	ldr	r3, [pc, #432]	; (8006a1c <UART_SetConfig+0x38c>)
 800686c:	fba3 1302 	umull	r1, r3, r3, r2
 8006870:	095b      	lsrs	r3, r3, #5
 8006872:	2164      	movs	r1, #100	; 0x64
 8006874:	fb01 f303 	mul.w	r3, r1, r3
 8006878:	1ad3      	subs	r3, r2, r3
 800687a:	00db      	lsls	r3, r3, #3
 800687c:	3332      	adds	r3, #50	; 0x32
 800687e:	4a67      	ldr	r2, [pc, #412]	; (8006a1c <UART_SetConfig+0x38c>)
 8006880:	fba2 2303 	umull	r2, r3, r2, r3
 8006884:	095b      	lsrs	r3, r3, #5
 8006886:	f003 0207 	and.w	r2, r3, #7
 800688a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4432      	add	r2, r6
 8006890:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006892:	e0b9      	b.n	8006a08 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006894:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006896:	461c      	mov	r4, r3
 8006898:	f04f 0500 	mov.w	r5, #0
 800689c:	4622      	mov	r2, r4
 800689e:	462b      	mov	r3, r5
 80068a0:	1891      	adds	r1, r2, r2
 80068a2:	6139      	str	r1, [r7, #16]
 80068a4:	415b      	adcs	r3, r3
 80068a6:	617b      	str	r3, [r7, #20]
 80068a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80068ac:	1912      	adds	r2, r2, r4
 80068ae:	eb45 0303 	adc.w	r3, r5, r3
 80068b2:	f04f 0000 	mov.w	r0, #0
 80068b6:	f04f 0100 	mov.w	r1, #0
 80068ba:	00d9      	lsls	r1, r3, #3
 80068bc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80068c0:	00d0      	lsls	r0, r2, #3
 80068c2:	4602      	mov	r2, r0
 80068c4:	460b      	mov	r3, r1
 80068c6:	eb12 0804 	adds.w	r8, r2, r4
 80068ca:	eb43 0905 	adc.w	r9, r3, r5
 80068ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	4618      	mov	r0, r3
 80068d4:	f04f 0100 	mov.w	r1, #0
 80068d8:	f04f 0200 	mov.w	r2, #0
 80068dc:	f04f 0300 	mov.w	r3, #0
 80068e0:	008b      	lsls	r3, r1, #2
 80068e2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80068e6:	0082      	lsls	r2, r0, #2
 80068e8:	4640      	mov	r0, r8
 80068ea:	4649      	mov	r1, r9
 80068ec:	f7fa f9b4 	bl	8000c58 <__aeabi_uldivmod>
 80068f0:	4602      	mov	r2, r0
 80068f2:	460b      	mov	r3, r1
 80068f4:	4b49      	ldr	r3, [pc, #292]	; (8006a1c <UART_SetConfig+0x38c>)
 80068f6:	fba3 2302 	umull	r2, r3, r3, r2
 80068fa:	095b      	lsrs	r3, r3, #5
 80068fc:	011e      	lsls	r6, r3, #4
 80068fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006900:	4618      	mov	r0, r3
 8006902:	f04f 0100 	mov.w	r1, #0
 8006906:	4602      	mov	r2, r0
 8006908:	460b      	mov	r3, r1
 800690a:	1894      	adds	r4, r2, r2
 800690c:	60bc      	str	r4, [r7, #8]
 800690e:	415b      	adcs	r3, r3
 8006910:	60fb      	str	r3, [r7, #12]
 8006912:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006916:	1812      	adds	r2, r2, r0
 8006918:	eb41 0303 	adc.w	r3, r1, r3
 800691c:	f04f 0400 	mov.w	r4, #0
 8006920:	f04f 0500 	mov.w	r5, #0
 8006924:	00dd      	lsls	r5, r3, #3
 8006926:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800692a:	00d4      	lsls	r4, r2, #3
 800692c:	4622      	mov	r2, r4
 800692e:	462b      	mov	r3, r5
 8006930:	1814      	adds	r4, r2, r0
 8006932:	64bc      	str	r4, [r7, #72]	; 0x48
 8006934:	414b      	adcs	r3, r1
 8006936:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006938:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	4618      	mov	r0, r3
 800693e:	f04f 0100 	mov.w	r1, #0
 8006942:	f04f 0200 	mov.w	r2, #0
 8006946:	f04f 0300 	mov.w	r3, #0
 800694a:	008b      	lsls	r3, r1, #2
 800694c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006950:	0082      	lsls	r2, r0, #2
 8006952:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006956:	f7fa f97f 	bl	8000c58 <__aeabi_uldivmod>
 800695a:	4602      	mov	r2, r0
 800695c:	460b      	mov	r3, r1
 800695e:	4b2f      	ldr	r3, [pc, #188]	; (8006a1c <UART_SetConfig+0x38c>)
 8006960:	fba3 1302 	umull	r1, r3, r3, r2
 8006964:	095b      	lsrs	r3, r3, #5
 8006966:	2164      	movs	r1, #100	; 0x64
 8006968:	fb01 f303 	mul.w	r3, r1, r3
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	011b      	lsls	r3, r3, #4
 8006970:	3332      	adds	r3, #50	; 0x32
 8006972:	4a2a      	ldr	r2, [pc, #168]	; (8006a1c <UART_SetConfig+0x38c>)
 8006974:	fba2 2303 	umull	r2, r3, r2, r3
 8006978:	095b      	lsrs	r3, r3, #5
 800697a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800697e:	441e      	add	r6, r3
 8006980:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006982:	4618      	mov	r0, r3
 8006984:	f04f 0100 	mov.w	r1, #0
 8006988:	4602      	mov	r2, r0
 800698a:	460b      	mov	r3, r1
 800698c:	1894      	adds	r4, r2, r2
 800698e:	603c      	str	r4, [r7, #0]
 8006990:	415b      	adcs	r3, r3
 8006992:	607b      	str	r3, [r7, #4]
 8006994:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006998:	1812      	adds	r2, r2, r0
 800699a:	eb41 0303 	adc.w	r3, r1, r3
 800699e:	f04f 0400 	mov.w	r4, #0
 80069a2:	f04f 0500 	mov.w	r5, #0
 80069a6:	00dd      	lsls	r5, r3, #3
 80069a8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80069ac:	00d4      	lsls	r4, r2, #3
 80069ae:	4622      	mov	r2, r4
 80069b0:	462b      	mov	r3, r5
 80069b2:	eb12 0a00 	adds.w	sl, r2, r0
 80069b6:	eb43 0b01 	adc.w	fp, r3, r1
 80069ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	4618      	mov	r0, r3
 80069c0:	f04f 0100 	mov.w	r1, #0
 80069c4:	f04f 0200 	mov.w	r2, #0
 80069c8:	f04f 0300 	mov.w	r3, #0
 80069cc:	008b      	lsls	r3, r1, #2
 80069ce:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80069d2:	0082      	lsls	r2, r0, #2
 80069d4:	4650      	mov	r0, sl
 80069d6:	4659      	mov	r1, fp
 80069d8:	f7fa f93e 	bl	8000c58 <__aeabi_uldivmod>
 80069dc:	4602      	mov	r2, r0
 80069de:	460b      	mov	r3, r1
 80069e0:	4b0e      	ldr	r3, [pc, #56]	; (8006a1c <UART_SetConfig+0x38c>)
 80069e2:	fba3 1302 	umull	r1, r3, r3, r2
 80069e6:	095b      	lsrs	r3, r3, #5
 80069e8:	2164      	movs	r1, #100	; 0x64
 80069ea:	fb01 f303 	mul.w	r3, r1, r3
 80069ee:	1ad3      	subs	r3, r2, r3
 80069f0:	011b      	lsls	r3, r3, #4
 80069f2:	3332      	adds	r3, #50	; 0x32
 80069f4:	4a09      	ldr	r2, [pc, #36]	; (8006a1c <UART_SetConfig+0x38c>)
 80069f6:	fba2 2303 	umull	r2, r3, r2, r3
 80069fa:	095b      	lsrs	r3, r3, #5
 80069fc:	f003 020f 	and.w	r2, r3, #15
 8006a00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4432      	add	r2, r6
 8006a06:	609a      	str	r2, [r3, #8]
}
 8006a08:	bf00      	nop
 8006a0a:	377c      	adds	r7, #124	; 0x7c
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a12:	bf00      	nop
 8006a14:	40011000 	.word	0x40011000
 8006a18:	40011400 	.word	0x40011400
 8006a1c:	51eb851f 	.word	0x51eb851f

08006a20 <atoi>:
 8006a20:	220a      	movs	r2, #10
 8006a22:	2100      	movs	r1, #0
 8006a24:	f000 bd40 	b.w	80074a8 <strtol>

08006a28 <__errno>:
 8006a28:	4b01      	ldr	r3, [pc, #4]	; (8006a30 <__errno+0x8>)
 8006a2a:	6818      	ldr	r0, [r3, #0]
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	20000024 	.word	0x20000024

08006a34 <__libc_init_array>:
 8006a34:	b570      	push	{r4, r5, r6, lr}
 8006a36:	4d0d      	ldr	r5, [pc, #52]	; (8006a6c <__libc_init_array+0x38>)
 8006a38:	4c0d      	ldr	r4, [pc, #52]	; (8006a70 <__libc_init_array+0x3c>)
 8006a3a:	1b64      	subs	r4, r4, r5
 8006a3c:	10a4      	asrs	r4, r4, #2
 8006a3e:	2600      	movs	r6, #0
 8006a40:	42a6      	cmp	r6, r4
 8006a42:	d109      	bne.n	8006a58 <__libc_init_array+0x24>
 8006a44:	4d0b      	ldr	r5, [pc, #44]	; (8006a74 <__libc_init_array+0x40>)
 8006a46:	4c0c      	ldr	r4, [pc, #48]	; (8006a78 <__libc_init_array+0x44>)
 8006a48:	f002 ff44 	bl	80098d4 <_init>
 8006a4c:	1b64      	subs	r4, r4, r5
 8006a4e:	10a4      	asrs	r4, r4, #2
 8006a50:	2600      	movs	r6, #0
 8006a52:	42a6      	cmp	r6, r4
 8006a54:	d105      	bne.n	8006a62 <__libc_init_array+0x2e>
 8006a56:	bd70      	pop	{r4, r5, r6, pc}
 8006a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a5c:	4798      	blx	r3
 8006a5e:	3601      	adds	r6, #1
 8006a60:	e7ee      	b.n	8006a40 <__libc_init_array+0xc>
 8006a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a66:	4798      	blx	r3
 8006a68:	3601      	adds	r6, #1
 8006a6a:	e7f2      	b.n	8006a52 <__libc_init_array+0x1e>
 8006a6c:	08009d54 	.word	0x08009d54
 8006a70:	08009d54 	.word	0x08009d54
 8006a74:	08009d54 	.word	0x08009d54
 8006a78:	08009d58 	.word	0x08009d58

08006a7c <memset>:
 8006a7c:	4402      	add	r2, r0
 8006a7e:	4603      	mov	r3, r0
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d100      	bne.n	8006a86 <memset+0xa>
 8006a84:	4770      	bx	lr
 8006a86:	f803 1b01 	strb.w	r1, [r3], #1
 8006a8a:	e7f9      	b.n	8006a80 <memset+0x4>

08006a8c <__cvt>:
 8006a8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a90:	ec55 4b10 	vmov	r4, r5, d0
 8006a94:	2d00      	cmp	r5, #0
 8006a96:	460e      	mov	r6, r1
 8006a98:	4619      	mov	r1, r3
 8006a9a:	462b      	mov	r3, r5
 8006a9c:	bfbb      	ittet	lt
 8006a9e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006aa2:	461d      	movlt	r5, r3
 8006aa4:	2300      	movge	r3, #0
 8006aa6:	232d      	movlt	r3, #45	; 0x2d
 8006aa8:	700b      	strb	r3, [r1, #0]
 8006aaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006aac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006ab0:	4691      	mov	r9, r2
 8006ab2:	f023 0820 	bic.w	r8, r3, #32
 8006ab6:	bfbc      	itt	lt
 8006ab8:	4622      	movlt	r2, r4
 8006aba:	4614      	movlt	r4, r2
 8006abc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006ac0:	d005      	beq.n	8006ace <__cvt+0x42>
 8006ac2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006ac6:	d100      	bne.n	8006aca <__cvt+0x3e>
 8006ac8:	3601      	adds	r6, #1
 8006aca:	2102      	movs	r1, #2
 8006acc:	e000      	b.n	8006ad0 <__cvt+0x44>
 8006ace:	2103      	movs	r1, #3
 8006ad0:	ab03      	add	r3, sp, #12
 8006ad2:	9301      	str	r3, [sp, #4]
 8006ad4:	ab02      	add	r3, sp, #8
 8006ad6:	9300      	str	r3, [sp, #0]
 8006ad8:	ec45 4b10 	vmov	d0, r4, r5
 8006adc:	4653      	mov	r3, sl
 8006ade:	4632      	mov	r2, r6
 8006ae0:	f000 fd7a 	bl	80075d8 <_dtoa_r>
 8006ae4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006ae8:	4607      	mov	r7, r0
 8006aea:	d102      	bne.n	8006af2 <__cvt+0x66>
 8006aec:	f019 0f01 	tst.w	r9, #1
 8006af0:	d022      	beq.n	8006b38 <__cvt+0xac>
 8006af2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006af6:	eb07 0906 	add.w	r9, r7, r6
 8006afa:	d110      	bne.n	8006b1e <__cvt+0x92>
 8006afc:	783b      	ldrb	r3, [r7, #0]
 8006afe:	2b30      	cmp	r3, #48	; 0x30
 8006b00:	d10a      	bne.n	8006b18 <__cvt+0x8c>
 8006b02:	2200      	movs	r2, #0
 8006b04:	2300      	movs	r3, #0
 8006b06:	4620      	mov	r0, r4
 8006b08:	4629      	mov	r1, r5
 8006b0a:	f7f9 ffe5 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b0e:	b918      	cbnz	r0, 8006b18 <__cvt+0x8c>
 8006b10:	f1c6 0601 	rsb	r6, r6, #1
 8006b14:	f8ca 6000 	str.w	r6, [sl]
 8006b18:	f8da 3000 	ldr.w	r3, [sl]
 8006b1c:	4499      	add	r9, r3
 8006b1e:	2200      	movs	r2, #0
 8006b20:	2300      	movs	r3, #0
 8006b22:	4620      	mov	r0, r4
 8006b24:	4629      	mov	r1, r5
 8006b26:	f7f9 ffd7 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b2a:	b108      	cbz	r0, 8006b30 <__cvt+0xa4>
 8006b2c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b30:	2230      	movs	r2, #48	; 0x30
 8006b32:	9b03      	ldr	r3, [sp, #12]
 8006b34:	454b      	cmp	r3, r9
 8006b36:	d307      	bcc.n	8006b48 <__cvt+0xbc>
 8006b38:	9b03      	ldr	r3, [sp, #12]
 8006b3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b3c:	1bdb      	subs	r3, r3, r7
 8006b3e:	4638      	mov	r0, r7
 8006b40:	6013      	str	r3, [r2, #0]
 8006b42:	b004      	add	sp, #16
 8006b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b48:	1c59      	adds	r1, r3, #1
 8006b4a:	9103      	str	r1, [sp, #12]
 8006b4c:	701a      	strb	r2, [r3, #0]
 8006b4e:	e7f0      	b.n	8006b32 <__cvt+0xa6>

08006b50 <__exponent>:
 8006b50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b52:	4603      	mov	r3, r0
 8006b54:	2900      	cmp	r1, #0
 8006b56:	bfb8      	it	lt
 8006b58:	4249      	neglt	r1, r1
 8006b5a:	f803 2b02 	strb.w	r2, [r3], #2
 8006b5e:	bfb4      	ite	lt
 8006b60:	222d      	movlt	r2, #45	; 0x2d
 8006b62:	222b      	movge	r2, #43	; 0x2b
 8006b64:	2909      	cmp	r1, #9
 8006b66:	7042      	strb	r2, [r0, #1]
 8006b68:	dd2a      	ble.n	8006bc0 <__exponent+0x70>
 8006b6a:	f10d 0407 	add.w	r4, sp, #7
 8006b6e:	46a4      	mov	ip, r4
 8006b70:	270a      	movs	r7, #10
 8006b72:	46a6      	mov	lr, r4
 8006b74:	460a      	mov	r2, r1
 8006b76:	fb91 f6f7 	sdiv	r6, r1, r7
 8006b7a:	fb07 1516 	mls	r5, r7, r6, r1
 8006b7e:	3530      	adds	r5, #48	; 0x30
 8006b80:	2a63      	cmp	r2, #99	; 0x63
 8006b82:	f104 34ff 	add.w	r4, r4, #4294967295
 8006b86:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006b8a:	4631      	mov	r1, r6
 8006b8c:	dcf1      	bgt.n	8006b72 <__exponent+0x22>
 8006b8e:	3130      	adds	r1, #48	; 0x30
 8006b90:	f1ae 0502 	sub.w	r5, lr, #2
 8006b94:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006b98:	1c44      	adds	r4, r0, #1
 8006b9a:	4629      	mov	r1, r5
 8006b9c:	4561      	cmp	r1, ip
 8006b9e:	d30a      	bcc.n	8006bb6 <__exponent+0x66>
 8006ba0:	f10d 0209 	add.w	r2, sp, #9
 8006ba4:	eba2 020e 	sub.w	r2, r2, lr
 8006ba8:	4565      	cmp	r5, ip
 8006baa:	bf88      	it	hi
 8006bac:	2200      	movhi	r2, #0
 8006bae:	4413      	add	r3, r2
 8006bb0:	1a18      	subs	r0, r3, r0
 8006bb2:	b003      	add	sp, #12
 8006bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bb6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006bba:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006bbe:	e7ed      	b.n	8006b9c <__exponent+0x4c>
 8006bc0:	2330      	movs	r3, #48	; 0x30
 8006bc2:	3130      	adds	r1, #48	; 0x30
 8006bc4:	7083      	strb	r3, [r0, #2]
 8006bc6:	70c1      	strb	r1, [r0, #3]
 8006bc8:	1d03      	adds	r3, r0, #4
 8006bca:	e7f1      	b.n	8006bb0 <__exponent+0x60>

08006bcc <_printf_float>:
 8006bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd0:	ed2d 8b02 	vpush	{d8}
 8006bd4:	b08d      	sub	sp, #52	; 0x34
 8006bd6:	460c      	mov	r4, r1
 8006bd8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006bdc:	4616      	mov	r6, r2
 8006bde:	461f      	mov	r7, r3
 8006be0:	4605      	mov	r5, r0
 8006be2:	f001 fae5 	bl	80081b0 <_localeconv_r>
 8006be6:	f8d0 a000 	ldr.w	sl, [r0]
 8006bea:	4650      	mov	r0, sl
 8006bec:	f7f9 faf8 	bl	80001e0 <strlen>
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	930a      	str	r3, [sp, #40]	; 0x28
 8006bf4:	6823      	ldr	r3, [r4, #0]
 8006bf6:	9305      	str	r3, [sp, #20]
 8006bf8:	f8d8 3000 	ldr.w	r3, [r8]
 8006bfc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006c00:	3307      	adds	r3, #7
 8006c02:	f023 0307 	bic.w	r3, r3, #7
 8006c06:	f103 0208 	add.w	r2, r3, #8
 8006c0a:	f8c8 2000 	str.w	r2, [r8]
 8006c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c12:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006c16:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006c1a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006c1e:	9307      	str	r3, [sp, #28]
 8006c20:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c24:	ee08 0a10 	vmov	s16, r0
 8006c28:	4b9f      	ldr	r3, [pc, #636]	; (8006ea8 <_printf_float+0x2dc>)
 8006c2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c32:	f7f9 ff83 	bl	8000b3c <__aeabi_dcmpun>
 8006c36:	bb88      	cbnz	r0, 8006c9c <_printf_float+0xd0>
 8006c38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c3c:	4b9a      	ldr	r3, [pc, #616]	; (8006ea8 <_printf_float+0x2dc>)
 8006c3e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c42:	f7f9 ff5d 	bl	8000b00 <__aeabi_dcmple>
 8006c46:	bb48      	cbnz	r0, 8006c9c <_printf_float+0xd0>
 8006c48:	2200      	movs	r2, #0
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	4640      	mov	r0, r8
 8006c4e:	4649      	mov	r1, r9
 8006c50:	f7f9 ff4c 	bl	8000aec <__aeabi_dcmplt>
 8006c54:	b110      	cbz	r0, 8006c5c <_printf_float+0x90>
 8006c56:	232d      	movs	r3, #45	; 0x2d
 8006c58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c5c:	4b93      	ldr	r3, [pc, #588]	; (8006eac <_printf_float+0x2e0>)
 8006c5e:	4894      	ldr	r0, [pc, #592]	; (8006eb0 <_printf_float+0x2e4>)
 8006c60:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006c64:	bf94      	ite	ls
 8006c66:	4698      	movls	r8, r3
 8006c68:	4680      	movhi	r8, r0
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	6123      	str	r3, [r4, #16]
 8006c6e:	9b05      	ldr	r3, [sp, #20]
 8006c70:	f023 0204 	bic.w	r2, r3, #4
 8006c74:	6022      	str	r2, [r4, #0]
 8006c76:	f04f 0900 	mov.w	r9, #0
 8006c7a:	9700      	str	r7, [sp, #0]
 8006c7c:	4633      	mov	r3, r6
 8006c7e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006c80:	4621      	mov	r1, r4
 8006c82:	4628      	mov	r0, r5
 8006c84:	f000 f9d8 	bl	8007038 <_printf_common>
 8006c88:	3001      	adds	r0, #1
 8006c8a:	f040 8090 	bne.w	8006dae <_printf_float+0x1e2>
 8006c8e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c92:	b00d      	add	sp, #52	; 0x34
 8006c94:	ecbd 8b02 	vpop	{d8}
 8006c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c9c:	4642      	mov	r2, r8
 8006c9e:	464b      	mov	r3, r9
 8006ca0:	4640      	mov	r0, r8
 8006ca2:	4649      	mov	r1, r9
 8006ca4:	f7f9 ff4a 	bl	8000b3c <__aeabi_dcmpun>
 8006ca8:	b140      	cbz	r0, 8006cbc <_printf_float+0xf0>
 8006caa:	464b      	mov	r3, r9
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	bfbc      	itt	lt
 8006cb0:	232d      	movlt	r3, #45	; 0x2d
 8006cb2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006cb6:	487f      	ldr	r0, [pc, #508]	; (8006eb4 <_printf_float+0x2e8>)
 8006cb8:	4b7f      	ldr	r3, [pc, #508]	; (8006eb8 <_printf_float+0x2ec>)
 8006cba:	e7d1      	b.n	8006c60 <_printf_float+0x94>
 8006cbc:	6863      	ldr	r3, [r4, #4]
 8006cbe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006cc2:	9206      	str	r2, [sp, #24]
 8006cc4:	1c5a      	adds	r2, r3, #1
 8006cc6:	d13f      	bne.n	8006d48 <_printf_float+0x17c>
 8006cc8:	2306      	movs	r3, #6
 8006cca:	6063      	str	r3, [r4, #4]
 8006ccc:	9b05      	ldr	r3, [sp, #20]
 8006cce:	6861      	ldr	r1, [r4, #4]
 8006cd0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	9303      	str	r3, [sp, #12]
 8006cd8:	ab0a      	add	r3, sp, #40	; 0x28
 8006cda:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006cde:	ab09      	add	r3, sp, #36	; 0x24
 8006ce0:	ec49 8b10 	vmov	d0, r8, r9
 8006ce4:	9300      	str	r3, [sp, #0]
 8006ce6:	6022      	str	r2, [r4, #0]
 8006ce8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006cec:	4628      	mov	r0, r5
 8006cee:	f7ff fecd 	bl	8006a8c <__cvt>
 8006cf2:	9b06      	ldr	r3, [sp, #24]
 8006cf4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006cf6:	2b47      	cmp	r3, #71	; 0x47
 8006cf8:	4680      	mov	r8, r0
 8006cfa:	d108      	bne.n	8006d0e <_printf_float+0x142>
 8006cfc:	1cc8      	adds	r0, r1, #3
 8006cfe:	db02      	blt.n	8006d06 <_printf_float+0x13a>
 8006d00:	6863      	ldr	r3, [r4, #4]
 8006d02:	4299      	cmp	r1, r3
 8006d04:	dd41      	ble.n	8006d8a <_printf_float+0x1be>
 8006d06:	f1ab 0b02 	sub.w	fp, fp, #2
 8006d0a:	fa5f fb8b 	uxtb.w	fp, fp
 8006d0e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006d12:	d820      	bhi.n	8006d56 <_printf_float+0x18a>
 8006d14:	3901      	subs	r1, #1
 8006d16:	465a      	mov	r2, fp
 8006d18:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006d1c:	9109      	str	r1, [sp, #36]	; 0x24
 8006d1e:	f7ff ff17 	bl	8006b50 <__exponent>
 8006d22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d24:	1813      	adds	r3, r2, r0
 8006d26:	2a01      	cmp	r2, #1
 8006d28:	4681      	mov	r9, r0
 8006d2a:	6123      	str	r3, [r4, #16]
 8006d2c:	dc02      	bgt.n	8006d34 <_printf_float+0x168>
 8006d2e:	6822      	ldr	r2, [r4, #0]
 8006d30:	07d2      	lsls	r2, r2, #31
 8006d32:	d501      	bpl.n	8006d38 <_printf_float+0x16c>
 8006d34:	3301      	adds	r3, #1
 8006d36:	6123      	str	r3, [r4, #16]
 8006d38:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d09c      	beq.n	8006c7a <_printf_float+0xae>
 8006d40:	232d      	movs	r3, #45	; 0x2d
 8006d42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d46:	e798      	b.n	8006c7a <_printf_float+0xae>
 8006d48:	9a06      	ldr	r2, [sp, #24]
 8006d4a:	2a47      	cmp	r2, #71	; 0x47
 8006d4c:	d1be      	bne.n	8006ccc <_printf_float+0x100>
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d1bc      	bne.n	8006ccc <_printf_float+0x100>
 8006d52:	2301      	movs	r3, #1
 8006d54:	e7b9      	b.n	8006cca <_printf_float+0xfe>
 8006d56:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006d5a:	d118      	bne.n	8006d8e <_printf_float+0x1c2>
 8006d5c:	2900      	cmp	r1, #0
 8006d5e:	6863      	ldr	r3, [r4, #4]
 8006d60:	dd0b      	ble.n	8006d7a <_printf_float+0x1ae>
 8006d62:	6121      	str	r1, [r4, #16]
 8006d64:	b913      	cbnz	r3, 8006d6c <_printf_float+0x1a0>
 8006d66:	6822      	ldr	r2, [r4, #0]
 8006d68:	07d0      	lsls	r0, r2, #31
 8006d6a:	d502      	bpl.n	8006d72 <_printf_float+0x1a6>
 8006d6c:	3301      	adds	r3, #1
 8006d6e:	440b      	add	r3, r1
 8006d70:	6123      	str	r3, [r4, #16]
 8006d72:	65a1      	str	r1, [r4, #88]	; 0x58
 8006d74:	f04f 0900 	mov.w	r9, #0
 8006d78:	e7de      	b.n	8006d38 <_printf_float+0x16c>
 8006d7a:	b913      	cbnz	r3, 8006d82 <_printf_float+0x1b6>
 8006d7c:	6822      	ldr	r2, [r4, #0]
 8006d7e:	07d2      	lsls	r2, r2, #31
 8006d80:	d501      	bpl.n	8006d86 <_printf_float+0x1ba>
 8006d82:	3302      	adds	r3, #2
 8006d84:	e7f4      	b.n	8006d70 <_printf_float+0x1a4>
 8006d86:	2301      	movs	r3, #1
 8006d88:	e7f2      	b.n	8006d70 <_printf_float+0x1a4>
 8006d8a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006d8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d90:	4299      	cmp	r1, r3
 8006d92:	db05      	blt.n	8006da0 <_printf_float+0x1d4>
 8006d94:	6823      	ldr	r3, [r4, #0]
 8006d96:	6121      	str	r1, [r4, #16]
 8006d98:	07d8      	lsls	r0, r3, #31
 8006d9a:	d5ea      	bpl.n	8006d72 <_printf_float+0x1a6>
 8006d9c:	1c4b      	adds	r3, r1, #1
 8006d9e:	e7e7      	b.n	8006d70 <_printf_float+0x1a4>
 8006da0:	2900      	cmp	r1, #0
 8006da2:	bfd4      	ite	le
 8006da4:	f1c1 0202 	rsble	r2, r1, #2
 8006da8:	2201      	movgt	r2, #1
 8006daa:	4413      	add	r3, r2
 8006dac:	e7e0      	b.n	8006d70 <_printf_float+0x1a4>
 8006dae:	6823      	ldr	r3, [r4, #0]
 8006db0:	055a      	lsls	r2, r3, #21
 8006db2:	d407      	bmi.n	8006dc4 <_printf_float+0x1f8>
 8006db4:	6923      	ldr	r3, [r4, #16]
 8006db6:	4642      	mov	r2, r8
 8006db8:	4631      	mov	r1, r6
 8006dba:	4628      	mov	r0, r5
 8006dbc:	47b8      	blx	r7
 8006dbe:	3001      	adds	r0, #1
 8006dc0:	d12c      	bne.n	8006e1c <_printf_float+0x250>
 8006dc2:	e764      	b.n	8006c8e <_printf_float+0xc2>
 8006dc4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006dc8:	f240 80e0 	bls.w	8006f8c <_printf_float+0x3c0>
 8006dcc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	f7f9 fe80 	bl	8000ad8 <__aeabi_dcmpeq>
 8006dd8:	2800      	cmp	r0, #0
 8006dda:	d034      	beq.n	8006e46 <_printf_float+0x27a>
 8006ddc:	4a37      	ldr	r2, [pc, #220]	; (8006ebc <_printf_float+0x2f0>)
 8006dde:	2301      	movs	r3, #1
 8006de0:	4631      	mov	r1, r6
 8006de2:	4628      	mov	r0, r5
 8006de4:	47b8      	blx	r7
 8006de6:	3001      	adds	r0, #1
 8006de8:	f43f af51 	beq.w	8006c8e <_printf_float+0xc2>
 8006dec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006df0:	429a      	cmp	r2, r3
 8006df2:	db02      	blt.n	8006dfa <_printf_float+0x22e>
 8006df4:	6823      	ldr	r3, [r4, #0]
 8006df6:	07d8      	lsls	r0, r3, #31
 8006df8:	d510      	bpl.n	8006e1c <_printf_float+0x250>
 8006dfa:	ee18 3a10 	vmov	r3, s16
 8006dfe:	4652      	mov	r2, sl
 8006e00:	4631      	mov	r1, r6
 8006e02:	4628      	mov	r0, r5
 8006e04:	47b8      	blx	r7
 8006e06:	3001      	adds	r0, #1
 8006e08:	f43f af41 	beq.w	8006c8e <_printf_float+0xc2>
 8006e0c:	f04f 0800 	mov.w	r8, #0
 8006e10:	f104 091a 	add.w	r9, r4, #26
 8006e14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e16:	3b01      	subs	r3, #1
 8006e18:	4543      	cmp	r3, r8
 8006e1a:	dc09      	bgt.n	8006e30 <_printf_float+0x264>
 8006e1c:	6823      	ldr	r3, [r4, #0]
 8006e1e:	079b      	lsls	r3, r3, #30
 8006e20:	f100 8105 	bmi.w	800702e <_printf_float+0x462>
 8006e24:	68e0      	ldr	r0, [r4, #12]
 8006e26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e28:	4298      	cmp	r0, r3
 8006e2a:	bfb8      	it	lt
 8006e2c:	4618      	movlt	r0, r3
 8006e2e:	e730      	b.n	8006c92 <_printf_float+0xc6>
 8006e30:	2301      	movs	r3, #1
 8006e32:	464a      	mov	r2, r9
 8006e34:	4631      	mov	r1, r6
 8006e36:	4628      	mov	r0, r5
 8006e38:	47b8      	blx	r7
 8006e3a:	3001      	adds	r0, #1
 8006e3c:	f43f af27 	beq.w	8006c8e <_printf_float+0xc2>
 8006e40:	f108 0801 	add.w	r8, r8, #1
 8006e44:	e7e6      	b.n	8006e14 <_printf_float+0x248>
 8006e46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	dc39      	bgt.n	8006ec0 <_printf_float+0x2f4>
 8006e4c:	4a1b      	ldr	r2, [pc, #108]	; (8006ebc <_printf_float+0x2f0>)
 8006e4e:	2301      	movs	r3, #1
 8006e50:	4631      	mov	r1, r6
 8006e52:	4628      	mov	r0, r5
 8006e54:	47b8      	blx	r7
 8006e56:	3001      	adds	r0, #1
 8006e58:	f43f af19 	beq.w	8006c8e <_printf_float+0xc2>
 8006e5c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e60:	4313      	orrs	r3, r2
 8006e62:	d102      	bne.n	8006e6a <_printf_float+0x29e>
 8006e64:	6823      	ldr	r3, [r4, #0]
 8006e66:	07d9      	lsls	r1, r3, #31
 8006e68:	d5d8      	bpl.n	8006e1c <_printf_float+0x250>
 8006e6a:	ee18 3a10 	vmov	r3, s16
 8006e6e:	4652      	mov	r2, sl
 8006e70:	4631      	mov	r1, r6
 8006e72:	4628      	mov	r0, r5
 8006e74:	47b8      	blx	r7
 8006e76:	3001      	adds	r0, #1
 8006e78:	f43f af09 	beq.w	8006c8e <_printf_float+0xc2>
 8006e7c:	f04f 0900 	mov.w	r9, #0
 8006e80:	f104 0a1a 	add.w	sl, r4, #26
 8006e84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e86:	425b      	negs	r3, r3
 8006e88:	454b      	cmp	r3, r9
 8006e8a:	dc01      	bgt.n	8006e90 <_printf_float+0x2c4>
 8006e8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e8e:	e792      	b.n	8006db6 <_printf_float+0x1ea>
 8006e90:	2301      	movs	r3, #1
 8006e92:	4652      	mov	r2, sl
 8006e94:	4631      	mov	r1, r6
 8006e96:	4628      	mov	r0, r5
 8006e98:	47b8      	blx	r7
 8006e9a:	3001      	adds	r0, #1
 8006e9c:	f43f aef7 	beq.w	8006c8e <_printf_float+0xc2>
 8006ea0:	f109 0901 	add.w	r9, r9, #1
 8006ea4:	e7ee      	b.n	8006e84 <_printf_float+0x2b8>
 8006ea6:	bf00      	nop
 8006ea8:	7fefffff 	.word	0x7fefffff
 8006eac:	08009a70 	.word	0x08009a70
 8006eb0:	08009a74 	.word	0x08009a74
 8006eb4:	08009a7c 	.word	0x08009a7c
 8006eb8:	08009a78 	.word	0x08009a78
 8006ebc:	08009a80 	.word	0x08009a80
 8006ec0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ec2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	bfa8      	it	ge
 8006ec8:	461a      	movge	r2, r3
 8006eca:	2a00      	cmp	r2, #0
 8006ecc:	4691      	mov	r9, r2
 8006ece:	dc37      	bgt.n	8006f40 <_printf_float+0x374>
 8006ed0:	f04f 0b00 	mov.w	fp, #0
 8006ed4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ed8:	f104 021a 	add.w	r2, r4, #26
 8006edc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ede:	9305      	str	r3, [sp, #20]
 8006ee0:	eba3 0309 	sub.w	r3, r3, r9
 8006ee4:	455b      	cmp	r3, fp
 8006ee6:	dc33      	bgt.n	8006f50 <_printf_float+0x384>
 8006ee8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006eec:	429a      	cmp	r2, r3
 8006eee:	db3b      	blt.n	8006f68 <_printf_float+0x39c>
 8006ef0:	6823      	ldr	r3, [r4, #0]
 8006ef2:	07da      	lsls	r2, r3, #31
 8006ef4:	d438      	bmi.n	8006f68 <_printf_float+0x39c>
 8006ef6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ef8:	9b05      	ldr	r3, [sp, #20]
 8006efa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006efc:	1ad3      	subs	r3, r2, r3
 8006efe:	eba2 0901 	sub.w	r9, r2, r1
 8006f02:	4599      	cmp	r9, r3
 8006f04:	bfa8      	it	ge
 8006f06:	4699      	movge	r9, r3
 8006f08:	f1b9 0f00 	cmp.w	r9, #0
 8006f0c:	dc35      	bgt.n	8006f7a <_printf_float+0x3ae>
 8006f0e:	f04f 0800 	mov.w	r8, #0
 8006f12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f16:	f104 0a1a 	add.w	sl, r4, #26
 8006f1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f1e:	1a9b      	subs	r3, r3, r2
 8006f20:	eba3 0309 	sub.w	r3, r3, r9
 8006f24:	4543      	cmp	r3, r8
 8006f26:	f77f af79 	ble.w	8006e1c <_printf_float+0x250>
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	4652      	mov	r2, sl
 8006f2e:	4631      	mov	r1, r6
 8006f30:	4628      	mov	r0, r5
 8006f32:	47b8      	blx	r7
 8006f34:	3001      	adds	r0, #1
 8006f36:	f43f aeaa 	beq.w	8006c8e <_printf_float+0xc2>
 8006f3a:	f108 0801 	add.w	r8, r8, #1
 8006f3e:	e7ec      	b.n	8006f1a <_printf_float+0x34e>
 8006f40:	4613      	mov	r3, r2
 8006f42:	4631      	mov	r1, r6
 8006f44:	4642      	mov	r2, r8
 8006f46:	4628      	mov	r0, r5
 8006f48:	47b8      	blx	r7
 8006f4a:	3001      	adds	r0, #1
 8006f4c:	d1c0      	bne.n	8006ed0 <_printf_float+0x304>
 8006f4e:	e69e      	b.n	8006c8e <_printf_float+0xc2>
 8006f50:	2301      	movs	r3, #1
 8006f52:	4631      	mov	r1, r6
 8006f54:	4628      	mov	r0, r5
 8006f56:	9205      	str	r2, [sp, #20]
 8006f58:	47b8      	blx	r7
 8006f5a:	3001      	adds	r0, #1
 8006f5c:	f43f ae97 	beq.w	8006c8e <_printf_float+0xc2>
 8006f60:	9a05      	ldr	r2, [sp, #20]
 8006f62:	f10b 0b01 	add.w	fp, fp, #1
 8006f66:	e7b9      	b.n	8006edc <_printf_float+0x310>
 8006f68:	ee18 3a10 	vmov	r3, s16
 8006f6c:	4652      	mov	r2, sl
 8006f6e:	4631      	mov	r1, r6
 8006f70:	4628      	mov	r0, r5
 8006f72:	47b8      	blx	r7
 8006f74:	3001      	adds	r0, #1
 8006f76:	d1be      	bne.n	8006ef6 <_printf_float+0x32a>
 8006f78:	e689      	b.n	8006c8e <_printf_float+0xc2>
 8006f7a:	9a05      	ldr	r2, [sp, #20]
 8006f7c:	464b      	mov	r3, r9
 8006f7e:	4442      	add	r2, r8
 8006f80:	4631      	mov	r1, r6
 8006f82:	4628      	mov	r0, r5
 8006f84:	47b8      	blx	r7
 8006f86:	3001      	adds	r0, #1
 8006f88:	d1c1      	bne.n	8006f0e <_printf_float+0x342>
 8006f8a:	e680      	b.n	8006c8e <_printf_float+0xc2>
 8006f8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f8e:	2a01      	cmp	r2, #1
 8006f90:	dc01      	bgt.n	8006f96 <_printf_float+0x3ca>
 8006f92:	07db      	lsls	r3, r3, #31
 8006f94:	d538      	bpl.n	8007008 <_printf_float+0x43c>
 8006f96:	2301      	movs	r3, #1
 8006f98:	4642      	mov	r2, r8
 8006f9a:	4631      	mov	r1, r6
 8006f9c:	4628      	mov	r0, r5
 8006f9e:	47b8      	blx	r7
 8006fa0:	3001      	adds	r0, #1
 8006fa2:	f43f ae74 	beq.w	8006c8e <_printf_float+0xc2>
 8006fa6:	ee18 3a10 	vmov	r3, s16
 8006faa:	4652      	mov	r2, sl
 8006fac:	4631      	mov	r1, r6
 8006fae:	4628      	mov	r0, r5
 8006fb0:	47b8      	blx	r7
 8006fb2:	3001      	adds	r0, #1
 8006fb4:	f43f ae6b 	beq.w	8006c8e <_printf_float+0xc2>
 8006fb8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	f7f9 fd8a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fc4:	b9d8      	cbnz	r0, 8006ffe <_printf_float+0x432>
 8006fc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fc8:	f108 0201 	add.w	r2, r8, #1
 8006fcc:	3b01      	subs	r3, #1
 8006fce:	4631      	mov	r1, r6
 8006fd0:	4628      	mov	r0, r5
 8006fd2:	47b8      	blx	r7
 8006fd4:	3001      	adds	r0, #1
 8006fd6:	d10e      	bne.n	8006ff6 <_printf_float+0x42a>
 8006fd8:	e659      	b.n	8006c8e <_printf_float+0xc2>
 8006fda:	2301      	movs	r3, #1
 8006fdc:	4652      	mov	r2, sl
 8006fde:	4631      	mov	r1, r6
 8006fe0:	4628      	mov	r0, r5
 8006fe2:	47b8      	blx	r7
 8006fe4:	3001      	adds	r0, #1
 8006fe6:	f43f ae52 	beq.w	8006c8e <_printf_float+0xc2>
 8006fea:	f108 0801 	add.w	r8, r8, #1
 8006fee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ff0:	3b01      	subs	r3, #1
 8006ff2:	4543      	cmp	r3, r8
 8006ff4:	dcf1      	bgt.n	8006fda <_printf_float+0x40e>
 8006ff6:	464b      	mov	r3, r9
 8006ff8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ffc:	e6dc      	b.n	8006db8 <_printf_float+0x1ec>
 8006ffe:	f04f 0800 	mov.w	r8, #0
 8007002:	f104 0a1a 	add.w	sl, r4, #26
 8007006:	e7f2      	b.n	8006fee <_printf_float+0x422>
 8007008:	2301      	movs	r3, #1
 800700a:	4642      	mov	r2, r8
 800700c:	e7df      	b.n	8006fce <_printf_float+0x402>
 800700e:	2301      	movs	r3, #1
 8007010:	464a      	mov	r2, r9
 8007012:	4631      	mov	r1, r6
 8007014:	4628      	mov	r0, r5
 8007016:	47b8      	blx	r7
 8007018:	3001      	adds	r0, #1
 800701a:	f43f ae38 	beq.w	8006c8e <_printf_float+0xc2>
 800701e:	f108 0801 	add.w	r8, r8, #1
 8007022:	68e3      	ldr	r3, [r4, #12]
 8007024:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007026:	1a5b      	subs	r3, r3, r1
 8007028:	4543      	cmp	r3, r8
 800702a:	dcf0      	bgt.n	800700e <_printf_float+0x442>
 800702c:	e6fa      	b.n	8006e24 <_printf_float+0x258>
 800702e:	f04f 0800 	mov.w	r8, #0
 8007032:	f104 0919 	add.w	r9, r4, #25
 8007036:	e7f4      	b.n	8007022 <_printf_float+0x456>

08007038 <_printf_common>:
 8007038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800703c:	4616      	mov	r6, r2
 800703e:	4699      	mov	r9, r3
 8007040:	688a      	ldr	r2, [r1, #8]
 8007042:	690b      	ldr	r3, [r1, #16]
 8007044:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007048:	4293      	cmp	r3, r2
 800704a:	bfb8      	it	lt
 800704c:	4613      	movlt	r3, r2
 800704e:	6033      	str	r3, [r6, #0]
 8007050:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007054:	4607      	mov	r7, r0
 8007056:	460c      	mov	r4, r1
 8007058:	b10a      	cbz	r2, 800705e <_printf_common+0x26>
 800705a:	3301      	adds	r3, #1
 800705c:	6033      	str	r3, [r6, #0]
 800705e:	6823      	ldr	r3, [r4, #0]
 8007060:	0699      	lsls	r1, r3, #26
 8007062:	bf42      	ittt	mi
 8007064:	6833      	ldrmi	r3, [r6, #0]
 8007066:	3302      	addmi	r3, #2
 8007068:	6033      	strmi	r3, [r6, #0]
 800706a:	6825      	ldr	r5, [r4, #0]
 800706c:	f015 0506 	ands.w	r5, r5, #6
 8007070:	d106      	bne.n	8007080 <_printf_common+0x48>
 8007072:	f104 0a19 	add.w	sl, r4, #25
 8007076:	68e3      	ldr	r3, [r4, #12]
 8007078:	6832      	ldr	r2, [r6, #0]
 800707a:	1a9b      	subs	r3, r3, r2
 800707c:	42ab      	cmp	r3, r5
 800707e:	dc26      	bgt.n	80070ce <_printf_common+0x96>
 8007080:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007084:	1e13      	subs	r3, r2, #0
 8007086:	6822      	ldr	r2, [r4, #0]
 8007088:	bf18      	it	ne
 800708a:	2301      	movne	r3, #1
 800708c:	0692      	lsls	r2, r2, #26
 800708e:	d42b      	bmi.n	80070e8 <_printf_common+0xb0>
 8007090:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007094:	4649      	mov	r1, r9
 8007096:	4638      	mov	r0, r7
 8007098:	47c0      	blx	r8
 800709a:	3001      	adds	r0, #1
 800709c:	d01e      	beq.n	80070dc <_printf_common+0xa4>
 800709e:	6823      	ldr	r3, [r4, #0]
 80070a0:	68e5      	ldr	r5, [r4, #12]
 80070a2:	6832      	ldr	r2, [r6, #0]
 80070a4:	f003 0306 	and.w	r3, r3, #6
 80070a8:	2b04      	cmp	r3, #4
 80070aa:	bf08      	it	eq
 80070ac:	1aad      	subeq	r5, r5, r2
 80070ae:	68a3      	ldr	r3, [r4, #8]
 80070b0:	6922      	ldr	r2, [r4, #16]
 80070b2:	bf0c      	ite	eq
 80070b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070b8:	2500      	movne	r5, #0
 80070ba:	4293      	cmp	r3, r2
 80070bc:	bfc4      	itt	gt
 80070be:	1a9b      	subgt	r3, r3, r2
 80070c0:	18ed      	addgt	r5, r5, r3
 80070c2:	2600      	movs	r6, #0
 80070c4:	341a      	adds	r4, #26
 80070c6:	42b5      	cmp	r5, r6
 80070c8:	d11a      	bne.n	8007100 <_printf_common+0xc8>
 80070ca:	2000      	movs	r0, #0
 80070cc:	e008      	b.n	80070e0 <_printf_common+0xa8>
 80070ce:	2301      	movs	r3, #1
 80070d0:	4652      	mov	r2, sl
 80070d2:	4649      	mov	r1, r9
 80070d4:	4638      	mov	r0, r7
 80070d6:	47c0      	blx	r8
 80070d8:	3001      	adds	r0, #1
 80070da:	d103      	bne.n	80070e4 <_printf_common+0xac>
 80070dc:	f04f 30ff 	mov.w	r0, #4294967295
 80070e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070e4:	3501      	adds	r5, #1
 80070e6:	e7c6      	b.n	8007076 <_printf_common+0x3e>
 80070e8:	18e1      	adds	r1, r4, r3
 80070ea:	1c5a      	adds	r2, r3, #1
 80070ec:	2030      	movs	r0, #48	; 0x30
 80070ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80070f2:	4422      	add	r2, r4
 80070f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80070f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80070fc:	3302      	adds	r3, #2
 80070fe:	e7c7      	b.n	8007090 <_printf_common+0x58>
 8007100:	2301      	movs	r3, #1
 8007102:	4622      	mov	r2, r4
 8007104:	4649      	mov	r1, r9
 8007106:	4638      	mov	r0, r7
 8007108:	47c0      	blx	r8
 800710a:	3001      	adds	r0, #1
 800710c:	d0e6      	beq.n	80070dc <_printf_common+0xa4>
 800710e:	3601      	adds	r6, #1
 8007110:	e7d9      	b.n	80070c6 <_printf_common+0x8e>
	...

08007114 <_printf_i>:
 8007114:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007118:	460c      	mov	r4, r1
 800711a:	4691      	mov	r9, r2
 800711c:	7e27      	ldrb	r7, [r4, #24]
 800711e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007120:	2f78      	cmp	r7, #120	; 0x78
 8007122:	4680      	mov	r8, r0
 8007124:	469a      	mov	sl, r3
 8007126:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800712a:	d807      	bhi.n	800713c <_printf_i+0x28>
 800712c:	2f62      	cmp	r7, #98	; 0x62
 800712e:	d80a      	bhi.n	8007146 <_printf_i+0x32>
 8007130:	2f00      	cmp	r7, #0
 8007132:	f000 80d8 	beq.w	80072e6 <_printf_i+0x1d2>
 8007136:	2f58      	cmp	r7, #88	; 0x58
 8007138:	f000 80a3 	beq.w	8007282 <_printf_i+0x16e>
 800713c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007140:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007144:	e03a      	b.n	80071bc <_printf_i+0xa8>
 8007146:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800714a:	2b15      	cmp	r3, #21
 800714c:	d8f6      	bhi.n	800713c <_printf_i+0x28>
 800714e:	a001      	add	r0, pc, #4	; (adr r0, 8007154 <_printf_i+0x40>)
 8007150:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007154:	080071ad 	.word	0x080071ad
 8007158:	080071c1 	.word	0x080071c1
 800715c:	0800713d 	.word	0x0800713d
 8007160:	0800713d 	.word	0x0800713d
 8007164:	0800713d 	.word	0x0800713d
 8007168:	0800713d 	.word	0x0800713d
 800716c:	080071c1 	.word	0x080071c1
 8007170:	0800713d 	.word	0x0800713d
 8007174:	0800713d 	.word	0x0800713d
 8007178:	0800713d 	.word	0x0800713d
 800717c:	0800713d 	.word	0x0800713d
 8007180:	080072cd 	.word	0x080072cd
 8007184:	080071f1 	.word	0x080071f1
 8007188:	080072af 	.word	0x080072af
 800718c:	0800713d 	.word	0x0800713d
 8007190:	0800713d 	.word	0x0800713d
 8007194:	080072ef 	.word	0x080072ef
 8007198:	0800713d 	.word	0x0800713d
 800719c:	080071f1 	.word	0x080071f1
 80071a0:	0800713d 	.word	0x0800713d
 80071a4:	0800713d 	.word	0x0800713d
 80071a8:	080072b7 	.word	0x080072b7
 80071ac:	680b      	ldr	r3, [r1, #0]
 80071ae:	1d1a      	adds	r2, r3, #4
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	600a      	str	r2, [r1, #0]
 80071b4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80071b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80071bc:	2301      	movs	r3, #1
 80071be:	e0a3      	b.n	8007308 <_printf_i+0x1f4>
 80071c0:	6825      	ldr	r5, [r4, #0]
 80071c2:	6808      	ldr	r0, [r1, #0]
 80071c4:	062e      	lsls	r6, r5, #24
 80071c6:	f100 0304 	add.w	r3, r0, #4
 80071ca:	d50a      	bpl.n	80071e2 <_printf_i+0xce>
 80071cc:	6805      	ldr	r5, [r0, #0]
 80071ce:	600b      	str	r3, [r1, #0]
 80071d0:	2d00      	cmp	r5, #0
 80071d2:	da03      	bge.n	80071dc <_printf_i+0xc8>
 80071d4:	232d      	movs	r3, #45	; 0x2d
 80071d6:	426d      	negs	r5, r5
 80071d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071dc:	485e      	ldr	r0, [pc, #376]	; (8007358 <_printf_i+0x244>)
 80071de:	230a      	movs	r3, #10
 80071e0:	e019      	b.n	8007216 <_printf_i+0x102>
 80071e2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80071e6:	6805      	ldr	r5, [r0, #0]
 80071e8:	600b      	str	r3, [r1, #0]
 80071ea:	bf18      	it	ne
 80071ec:	b22d      	sxthne	r5, r5
 80071ee:	e7ef      	b.n	80071d0 <_printf_i+0xbc>
 80071f0:	680b      	ldr	r3, [r1, #0]
 80071f2:	6825      	ldr	r5, [r4, #0]
 80071f4:	1d18      	adds	r0, r3, #4
 80071f6:	6008      	str	r0, [r1, #0]
 80071f8:	0628      	lsls	r0, r5, #24
 80071fa:	d501      	bpl.n	8007200 <_printf_i+0xec>
 80071fc:	681d      	ldr	r5, [r3, #0]
 80071fe:	e002      	b.n	8007206 <_printf_i+0xf2>
 8007200:	0669      	lsls	r1, r5, #25
 8007202:	d5fb      	bpl.n	80071fc <_printf_i+0xe8>
 8007204:	881d      	ldrh	r5, [r3, #0]
 8007206:	4854      	ldr	r0, [pc, #336]	; (8007358 <_printf_i+0x244>)
 8007208:	2f6f      	cmp	r7, #111	; 0x6f
 800720a:	bf0c      	ite	eq
 800720c:	2308      	moveq	r3, #8
 800720e:	230a      	movne	r3, #10
 8007210:	2100      	movs	r1, #0
 8007212:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007216:	6866      	ldr	r6, [r4, #4]
 8007218:	60a6      	str	r6, [r4, #8]
 800721a:	2e00      	cmp	r6, #0
 800721c:	bfa2      	ittt	ge
 800721e:	6821      	ldrge	r1, [r4, #0]
 8007220:	f021 0104 	bicge.w	r1, r1, #4
 8007224:	6021      	strge	r1, [r4, #0]
 8007226:	b90d      	cbnz	r5, 800722c <_printf_i+0x118>
 8007228:	2e00      	cmp	r6, #0
 800722a:	d04d      	beq.n	80072c8 <_printf_i+0x1b4>
 800722c:	4616      	mov	r6, r2
 800722e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007232:	fb03 5711 	mls	r7, r3, r1, r5
 8007236:	5dc7      	ldrb	r7, [r0, r7]
 8007238:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800723c:	462f      	mov	r7, r5
 800723e:	42bb      	cmp	r3, r7
 8007240:	460d      	mov	r5, r1
 8007242:	d9f4      	bls.n	800722e <_printf_i+0x11a>
 8007244:	2b08      	cmp	r3, #8
 8007246:	d10b      	bne.n	8007260 <_printf_i+0x14c>
 8007248:	6823      	ldr	r3, [r4, #0]
 800724a:	07df      	lsls	r7, r3, #31
 800724c:	d508      	bpl.n	8007260 <_printf_i+0x14c>
 800724e:	6923      	ldr	r3, [r4, #16]
 8007250:	6861      	ldr	r1, [r4, #4]
 8007252:	4299      	cmp	r1, r3
 8007254:	bfde      	ittt	le
 8007256:	2330      	movle	r3, #48	; 0x30
 8007258:	f806 3c01 	strble.w	r3, [r6, #-1]
 800725c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007260:	1b92      	subs	r2, r2, r6
 8007262:	6122      	str	r2, [r4, #16]
 8007264:	f8cd a000 	str.w	sl, [sp]
 8007268:	464b      	mov	r3, r9
 800726a:	aa03      	add	r2, sp, #12
 800726c:	4621      	mov	r1, r4
 800726e:	4640      	mov	r0, r8
 8007270:	f7ff fee2 	bl	8007038 <_printf_common>
 8007274:	3001      	adds	r0, #1
 8007276:	d14c      	bne.n	8007312 <_printf_i+0x1fe>
 8007278:	f04f 30ff 	mov.w	r0, #4294967295
 800727c:	b004      	add	sp, #16
 800727e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007282:	4835      	ldr	r0, [pc, #212]	; (8007358 <_printf_i+0x244>)
 8007284:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007288:	6823      	ldr	r3, [r4, #0]
 800728a:	680e      	ldr	r6, [r1, #0]
 800728c:	061f      	lsls	r7, r3, #24
 800728e:	f856 5b04 	ldr.w	r5, [r6], #4
 8007292:	600e      	str	r6, [r1, #0]
 8007294:	d514      	bpl.n	80072c0 <_printf_i+0x1ac>
 8007296:	07d9      	lsls	r1, r3, #31
 8007298:	bf44      	itt	mi
 800729a:	f043 0320 	orrmi.w	r3, r3, #32
 800729e:	6023      	strmi	r3, [r4, #0]
 80072a0:	b91d      	cbnz	r5, 80072aa <_printf_i+0x196>
 80072a2:	6823      	ldr	r3, [r4, #0]
 80072a4:	f023 0320 	bic.w	r3, r3, #32
 80072a8:	6023      	str	r3, [r4, #0]
 80072aa:	2310      	movs	r3, #16
 80072ac:	e7b0      	b.n	8007210 <_printf_i+0xfc>
 80072ae:	6823      	ldr	r3, [r4, #0]
 80072b0:	f043 0320 	orr.w	r3, r3, #32
 80072b4:	6023      	str	r3, [r4, #0]
 80072b6:	2378      	movs	r3, #120	; 0x78
 80072b8:	4828      	ldr	r0, [pc, #160]	; (800735c <_printf_i+0x248>)
 80072ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80072be:	e7e3      	b.n	8007288 <_printf_i+0x174>
 80072c0:	065e      	lsls	r6, r3, #25
 80072c2:	bf48      	it	mi
 80072c4:	b2ad      	uxthmi	r5, r5
 80072c6:	e7e6      	b.n	8007296 <_printf_i+0x182>
 80072c8:	4616      	mov	r6, r2
 80072ca:	e7bb      	b.n	8007244 <_printf_i+0x130>
 80072cc:	680b      	ldr	r3, [r1, #0]
 80072ce:	6826      	ldr	r6, [r4, #0]
 80072d0:	6960      	ldr	r0, [r4, #20]
 80072d2:	1d1d      	adds	r5, r3, #4
 80072d4:	600d      	str	r5, [r1, #0]
 80072d6:	0635      	lsls	r5, r6, #24
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	d501      	bpl.n	80072e0 <_printf_i+0x1cc>
 80072dc:	6018      	str	r0, [r3, #0]
 80072de:	e002      	b.n	80072e6 <_printf_i+0x1d2>
 80072e0:	0671      	lsls	r1, r6, #25
 80072e2:	d5fb      	bpl.n	80072dc <_printf_i+0x1c8>
 80072e4:	8018      	strh	r0, [r3, #0]
 80072e6:	2300      	movs	r3, #0
 80072e8:	6123      	str	r3, [r4, #16]
 80072ea:	4616      	mov	r6, r2
 80072ec:	e7ba      	b.n	8007264 <_printf_i+0x150>
 80072ee:	680b      	ldr	r3, [r1, #0]
 80072f0:	1d1a      	adds	r2, r3, #4
 80072f2:	600a      	str	r2, [r1, #0]
 80072f4:	681e      	ldr	r6, [r3, #0]
 80072f6:	6862      	ldr	r2, [r4, #4]
 80072f8:	2100      	movs	r1, #0
 80072fa:	4630      	mov	r0, r6
 80072fc:	f7f8 ff78 	bl	80001f0 <memchr>
 8007300:	b108      	cbz	r0, 8007306 <_printf_i+0x1f2>
 8007302:	1b80      	subs	r0, r0, r6
 8007304:	6060      	str	r0, [r4, #4]
 8007306:	6863      	ldr	r3, [r4, #4]
 8007308:	6123      	str	r3, [r4, #16]
 800730a:	2300      	movs	r3, #0
 800730c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007310:	e7a8      	b.n	8007264 <_printf_i+0x150>
 8007312:	6923      	ldr	r3, [r4, #16]
 8007314:	4632      	mov	r2, r6
 8007316:	4649      	mov	r1, r9
 8007318:	4640      	mov	r0, r8
 800731a:	47d0      	blx	sl
 800731c:	3001      	adds	r0, #1
 800731e:	d0ab      	beq.n	8007278 <_printf_i+0x164>
 8007320:	6823      	ldr	r3, [r4, #0]
 8007322:	079b      	lsls	r3, r3, #30
 8007324:	d413      	bmi.n	800734e <_printf_i+0x23a>
 8007326:	68e0      	ldr	r0, [r4, #12]
 8007328:	9b03      	ldr	r3, [sp, #12]
 800732a:	4298      	cmp	r0, r3
 800732c:	bfb8      	it	lt
 800732e:	4618      	movlt	r0, r3
 8007330:	e7a4      	b.n	800727c <_printf_i+0x168>
 8007332:	2301      	movs	r3, #1
 8007334:	4632      	mov	r2, r6
 8007336:	4649      	mov	r1, r9
 8007338:	4640      	mov	r0, r8
 800733a:	47d0      	blx	sl
 800733c:	3001      	adds	r0, #1
 800733e:	d09b      	beq.n	8007278 <_printf_i+0x164>
 8007340:	3501      	adds	r5, #1
 8007342:	68e3      	ldr	r3, [r4, #12]
 8007344:	9903      	ldr	r1, [sp, #12]
 8007346:	1a5b      	subs	r3, r3, r1
 8007348:	42ab      	cmp	r3, r5
 800734a:	dcf2      	bgt.n	8007332 <_printf_i+0x21e>
 800734c:	e7eb      	b.n	8007326 <_printf_i+0x212>
 800734e:	2500      	movs	r5, #0
 8007350:	f104 0619 	add.w	r6, r4, #25
 8007354:	e7f5      	b.n	8007342 <_printf_i+0x22e>
 8007356:	bf00      	nop
 8007358:	08009a82 	.word	0x08009a82
 800735c:	08009a93 	.word	0x08009a93

08007360 <siprintf>:
 8007360:	b40e      	push	{r1, r2, r3}
 8007362:	b500      	push	{lr}
 8007364:	b09c      	sub	sp, #112	; 0x70
 8007366:	ab1d      	add	r3, sp, #116	; 0x74
 8007368:	9002      	str	r0, [sp, #8]
 800736a:	9006      	str	r0, [sp, #24]
 800736c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007370:	4809      	ldr	r0, [pc, #36]	; (8007398 <siprintf+0x38>)
 8007372:	9107      	str	r1, [sp, #28]
 8007374:	9104      	str	r1, [sp, #16]
 8007376:	4909      	ldr	r1, [pc, #36]	; (800739c <siprintf+0x3c>)
 8007378:	f853 2b04 	ldr.w	r2, [r3], #4
 800737c:	9105      	str	r1, [sp, #20]
 800737e:	6800      	ldr	r0, [r0, #0]
 8007380:	9301      	str	r3, [sp, #4]
 8007382:	a902      	add	r1, sp, #8
 8007384:	f001 fbc2 	bl	8008b0c <_svfiprintf_r>
 8007388:	9b02      	ldr	r3, [sp, #8]
 800738a:	2200      	movs	r2, #0
 800738c:	701a      	strb	r2, [r3, #0]
 800738e:	b01c      	add	sp, #112	; 0x70
 8007390:	f85d eb04 	ldr.w	lr, [sp], #4
 8007394:	b003      	add	sp, #12
 8007396:	4770      	bx	lr
 8007398:	20000024 	.word	0x20000024
 800739c:	ffff0208 	.word	0xffff0208

080073a0 <_strtol_l.isra.0>:
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073a6:	d001      	beq.n	80073ac <_strtol_l.isra.0+0xc>
 80073a8:	2b24      	cmp	r3, #36	; 0x24
 80073aa:	d906      	bls.n	80073ba <_strtol_l.isra.0+0x1a>
 80073ac:	f7ff fb3c 	bl	8006a28 <__errno>
 80073b0:	2316      	movs	r3, #22
 80073b2:	6003      	str	r3, [r0, #0]
 80073b4:	2000      	movs	r0, #0
 80073b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073ba:	4f3a      	ldr	r7, [pc, #232]	; (80074a4 <_strtol_l.isra.0+0x104>)
 80073bc:	468e      	mov	lr, r1
 80073be:	4676      	mov	r6, lr
 80073c0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80073c4:	5de5      	ldrb	r5, [r4, r7]
 80073c6:	f015 0508 	ands.w	r5, r5, #8
 80073ca:	d1f8      	bne.n	80073be <_strtol_l.isra.0+0x1e>
 80073cc:	2c2d      	cmp	r4, #45	; 0x2d
 80073ce:	d134      	bne.n	800743a <_strtol_l.isra.0+0x9a>
 80073d0:	f89e 4000 	ldrb.w	r4, [lr]
 80073d4:	f04f 0801 	mov.w	r8, #1
 80073d8:	f106 0e02 	add.w	lr, r6, #2
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d05c      	beq.n	800749a <_strtol_l.isra.0+0xfa>
 80073e0:	2b10      	cmp	r3, #16
 80073e2:	d10c      	bne.n	80073fe <_strtol_l.isra.0+0x5e>
 80073e4:	2c30      	cmp	r4, #48	; 0x30
 80073e6:	d10a      	bne.n	80073fe <_strtol_l.isra.0+0x5e>
 80073e8:	f89e 4000 	ldrb.w	r4, [lr]
 80073ec:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80073f0:	2c58      	cmp	r4, #88	; 0x58
 80073f2:	d14d      	bne.n	8007490 <_strtol_l.isra.0+0xf0>
 80073f4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80073f8:	2310      	movs	r3, #16
 80073fa:	f10e 0e02 	add.w	lr, lr, #2
 80073fe:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8007402:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007406:	2600      	movs	r6, #0
 8007408:	fbbc f9f3 	udiv	r9, ip, r3
 800740c:	4635      	mov	r5, r6
 800740e:	fb03 ca19 	mls	sl, r3, r9, ip
 8007412:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007416:	2f09      	cmp	r7, #9
 8007418:	d818      	bhi.n	800744c <_strtol_l.isra.0+0xac>
 800741a:	463c      	mov	r4, r7
 800741c:	42a3      	cmp	r3, r4
 800741e:	dd24      	ble.n	800746a <_strtol_l.isra.0+0xca>
 8007420:	2e00      	cmp	r6, #0
 8007422:	db1f      	blt.n	8007464 <_strtol_l.isra.0+0xc4>
 8007424:	45a9      	cmp	r9, r5
 8007426:	d31d      	bcc.n	8007464 <_strtol_l.isra.0+0xc4>
 8007428:	d101      	bne.n	800742e <_strtol_l.isra.0+0x8e>
 800742a:	45a2      	cmp	sl, r4
 800742c:	db1a      	blt.n	8007464 <_strtol_l.isra.0+0xc4>
 800742e:	fb05 4503 	mla	r5, r5, r3, r4
 8007432:	2601      	movs	r6, #1
 8007434:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007438:	e7eb      	b.n	8007412 <_strtol_l.isra.0+0x72>
 800743a:	2c2b      	cmp	r4, #43	; 0x2b
 800743c:	bf08      	it	eq
 800743e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8007442:	46a8      	mov	r8, r5
 8007444:	bf08      	it	eq
 8007446:	f106 0e02 	addeq.w	lr, r6, #2
 800744a:	e7c7      	b.n	80073dc <_strtol_l.isra.0+0x3c>
 800744c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007450:	2f19      	cmp	r7, #25
 8007452:	d801      	bhi.n	8007458 <_strtol_l.isra.0+0xb8>
 8007454:	3c37      	subs	r4, #55	; 0x37
 8007456:	e7e1      	b.n	800741c <_strtol_l.isra.0+0x7c>
 8007458:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800745c:	2f19      	cmp	r7, #25
 800745e:	d804      	bhi.n	800746a <_strtol_l.isra.0+0xca>
 8007460:	3c57      	subs	r4, #87	; 0x57
 8007462:	e7db      	b.n	800741c <_strtol_l.isra.0+0x7c>
 8007464:	f04f 36ff 	mov.w	r6, #4294967295
 8007468:	e7e4      	b.n	8007434 <_strtol_l.isra.0+0x94>
 800746a:	2e00      	cmp	r6, #0
 800746c:	da05      	bge.n	800747a <_strtol_l.isra.0+0xda>
 800746e:	2322      	movs	r3, #34	; 0x22
 8007470:	6003      	str	r3, [r0, #0]
 8007472:	4665      	mov	r5, ip
 8007474:	b942      	cbnz	r2, 8007488 <_strtol_l.isra.0+0xe8>
 8007476:	4628      	mov	r0, r5
 8007478:	e79d      	b.n	80073b6 <_strtol_l.isra.0+0x16>
 800747a:	f1b8 0f00 	cmp.w	r8, #0
 800747e:	d000      	beq.n	8007482 <_strtol_l.isra.0+0xe2>
 8007480:	426d      	negs	r5, r5
 8007482:	2a00      	cmp	r2, #0
 8007484:	d0f7      	beq.n	8007476 <_strtol_l.isra.0+0xd6>
 8007486:	b10e      	cbz	r6, 800748c <_strtol_l.isra.0+0xec>
 8007488:	f10e 31ff 	add.w	r1, lr, #4294967295
 800748c:	6011      	str	r1, [r2, #0]
 800748e:	e7f2      	b.n	8007476 <_strtol_l.isra.0+0xd6>
 8007490:	2430      	movs	r4, #48	; 0x30
 8007492:	2b00      	cmp	r3, #0
 8007494:	d1b3      	bne.n	80073fe <_strtol_l.isra.0+0x5e>
 8007496:	2308      	movs	r3, #8
 8007498:	e7b1      	b.n	80073fe <_strtol_l.isra.0+0x5e>
 800749a:	2c30      	cmp	r4, #48	; 0x30
 800749c:	d0a4      	beq.n	80073e8 <_strtol_l.isra.0+0x48>
 800749e:	230a      	movs	r3, #10
 80074a0:	e7ad      	b.n	80073fe <_strtol_l.isra.0+0x5e>
 80074a2:	bf00      	nop
 80074a4:	08009969 	.word	0x08009969

080074a8 <strtol>:
 80074a8:	4613      	mov	r3, r2
 80074aa:	460a      	mov	r2, r1
 80074ac:	4601      	mov	r1, r0
 80074ae:	4802      	ldr	r0, [pc, #8]	; (80074b8 <strtol+0x10>)
 80074b0:	6800      	ldr	r0, [r0, #0]
 80074b2:	f7ff bf75 	b.w	80073a0 <_strtol_l.isra.0>
 80074b6:	bf00      	nop
 80074b8:	20000024 	.word	0x20000024

080074bc <quorem>:
 80074bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074c0:	6903      	ldr	r3, [r0, #16]
 80074c2:	690c      	ldr	r4, [r1, #16]
 80074c4:	42a3      	cmp	r3, r4
 80074c6:	4607      	mov	r7, r0
 80074c8:	f2c0 8081 	blt.w	80075ce <quorem+0x112>
 80074cc:	3c01      	subs	r4, #1
 80074ce:	f101 0814 	add.w	r8, r1, #20
 80074d2:	f100 0514 	add.w	r5, r0, #20
 80074d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074da:	9301      	str	r3, [sp, #4]
 80074dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80074e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074e4:	3301      	adds	r3, #1
 80074e6:	429a      	cmp	r2, r3
 80074e8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80074ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80074f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80074f4:	d331      	bcc.n	800755a <quorem+0x9e>
 80074f6:	f04f 0e00 	mov.w	lr, #0
 80074fa:	4640      	mov	r0, r8
 80074fc:	46ac      	mov	ip, r5
 80074fe:	46f2      	mov	sl, lr
 8007500:	f850 2b04 	ldr.w	r2, [r0], #4
 8007504:	b293      	uxth	r3, r2
 8007506:	fb06 e303 	mla	r3, r6, r3, lr
 800750a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800750e:	b29b      	uxth	r3, r3
 8007510:	ebaa 0303 	sub.w	r3, sl, r3
 8007514:	0c12      	lsrs	r2, r2, #16
 8007516:	f8dc a000 	ldr.w	sl, [ip]
 800751a:	fb06 e202 	mla	r2, r6, r2, lr
 800751e:	fa13 f38a 	uxtah	r3, r3, sl
 8007522:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007526:	fa1f fa82 	uxth.w	sl, r2
 800752a:	f8dc 2000 	ldr.w	r2, [ip]
 800752e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007532:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007536:	b29b      	uxth	r3, r3
 8007538:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800753c:	4581      	cmp	r9, r0
 800753e:	f84c 3b04 	str.w	r3, [ip], #4
 8007542:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007546:	d2db      	bcs.n	8007500 <quorem+0x44>
 8007548:	f855 300b 	ldr.w	r3, [r5, fp]
 800754c:	b92b      	cbnz	r3, 800755a <quorem+0x9e>
 800754e:	9b01      	ldr	r3, [sp, #4]
 8007550:	3b04      	subs	r3, #4
 8007552:	429d      	cmp	r5, r3
 8007554:	461a      	mov	r2, r3
 8007556:	d32e      	bcc.n	80075b6 <quorem+0xfa>
 8007558:	613c      	str	r4, [r7, #16]
 800755a:	4638      	mov	r0, r7
 800755c:	f001 f8c0 	bl	80086e0 <__mcmp>
 8007560:	2800      	cmp	r0, #0
 8007562:	db24      	blt.n	80075ae <quorem+0xf2>
 8007564:	3601      	adds	r6, #1
 8007566:	4628      	mov	r0, r5
 8007568:	f04f 0c00 	mov.w	ip, #0
 800756c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007570:	f8d0 e000 	ldr.w	lr, [r0]
 8007574:	b293      	uxth	r3, r2
 8007576:	ebac 0303 	sub.w	r3, ip, r3
 800757a:	0c12      	lsrs	r2, r2, #16
 800757c:	fa13 f38e 	uxtah	r3, r3, lr
 8007580:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007584:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007588:	b29b      	uxth	r3, r3
 800758a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800758e:	45c1      	cmp	r9, r8
 8007590:	f840 3b04 	str.w	r3, [r0], #4
 8007594:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007598:	d2e8      	bcs.n	800756c <quorem+0xb0>
 800759a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800759e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075a2:	b922      	cbnz	r2, 80075ae <quorem+0xf2>
 80075a4:	3b04      	subs	r3, #4
 80075a6:	429d      	cmp	r5, r3
 80075a8:	461a      	mov	r2, r3
 80075aa:	d30a      	bcc.n	80075c2 <quorem+0x106>
 80075ac:	613c      	str	r4, [r7, #16]
 80075ae:	4630      	mov	r0, r6
 80075b0:	b003      	add	sp, #12
 80075b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b6:	6812      	ldr	r2, [r2, #0]
 80075b8:	3b04      	subs	r3, #4
 80075ba:	2a00      	cmp	r2, #0
 80075bc:	d1cc      	bne.n	8007558 <quorem+0x9c>
 80075be:	3c01      	subs	r4, #1
 80075c0:	e7c7      	b.n	8007552 <quorem+0x96>
 80075c2:	6812      	ldr	r2, [r2, #0]
 80075c4:	3b04      	subs	r3, #4
 80075c6:	2a00      	cmp	r2, #0
 80075c8:	d1f0      	bne.n	80075ac <quorem+0xf0>
 80075ca:	3c01      	subs	r4, #1
 80075cc:	e7eb      	b.n	80075a6 <quorem+0xea>
 80075ce:	2000      	movs	r0, #0
 80075d0:	e7ee      	b.n	80075b0 <quorem+0xf4>
 80075d2:	0000      	movs	r0, r0
 80075d4:	0000      	movs	r0, r0
	...

080075d8 <_dtoa_r>:
 80075d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075dc:	ed2d 8b02 	vpush	{d8}
 80075e0:	ec57 6b10 	vmov	r6, r7, d0
 80075e4:	b095      	sub	sp, #84	; 0x54
 80075e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80075e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80075ec:	9105      	str	r1, [sp, #20]
 80075ee:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80075f2:	4604      	mov	r4, r0
 80075f4:	9209      	str	r2, [sp, #36]	; 0x24
 80075f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80075f8:	b975      	cbnz	r5, 8007618 <_dtoa_r+0x40>
 80075fa:	2010      	movs	r0, #16
 80075fc:	f000 fddc 	bl	80081b8 <malloc>
 8007600:	4602      	mov	r2, r0
 8007602:	6260      	str	r0, [r4, #36]	; 0x24
 8007604:	b920      	cbnz	r0, 8007610 <_dtoa_r+0x38>
 8007606:	4bb2      	ldr	r3, [pc, #712]	; (80078d0 <_dtoa_r+0x2f8>)
 8007608:	21ea      	movs	r1, #234	; 0xea
 800760a:	48b2      	ldr	r0, [pc, #712]	; (80078d4 <_dtoa_r+0x2fc>)
 800760c:	f001 fb8e 	bl	8008d2c <__assert_func>
 8007610:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007614:	6005      	str	r5, [r0, #0]
 8007616:	60c5      	str	r5, [r0, #12]
 8007618:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800761a:	6819      	ldr	r1, [r3, #0]
 800761c:	b151      	cbz	r1, 8007634 <_dtoa_r+0x5c>
 800761e:	685a      	ldr	r2, [r3, #4]
 8007620:	604a      	str	r2, [r1, #4]
 8007622:	2301      	movs	r3, #1
 8007624:	4093      	lsls	r3, r2
 8007626:	608b      	str	r3, [r1, #8]
 8007628:	4620      	mov	r0, r4
 800762a:	f000 fe1b 	bl	8008264 <_Bfree>
 800762e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007630:	2200      	movs	r2, #0
 8007632:	601a      	str	r2, [r3, #0]
 8007634:	1e3b      	subs	r3, r7, #0
 8007636:	bfb9      	ittee	lt
 8007638:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800763c:	9303      	strlt	r3, [sp, #12]
 800763e:	2300      	movge	r3, #0
 8007640:	f8c8 3000 	strge.w	r3, [r8]
 8007644:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007648:	4ba3      	ldr	r3, [pc, #652]	; (80078d8 <_dtoa_r+0x300>)
 800764a:	bfbc      	itt	lt
 800764c:	2201      	movlt	r2, #1
 800764e:	f8c8 2000 	strlt.w	r2, [r8]
 8007652:	ea33 0309 	bics.w	r3, r3, r9
 8007656:	d11b      	bne.n	8007690 <_dtoa_r+0xb8>
 8007658:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800765a:	f242 730f 	movw	r3, #9999	; 0x270f
 800765e:	6013      	str	r3, [r2, #0]
 8007660:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007664:	4333      	orrs	r3, r6
 8007666:	f000 857a 	beq.w	800815e <_dtoa_r+0xb86>
 800766a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800766c:	b963      	cbnz	r3, 8007688 <_dtoa_r+0xb0>
 800766e:	4b9b      	ldr	r3, [pc, #620]	; (80078dc <_dtoa_r+0x304>)
 8007670:	e024      	b.n	80076bc <_dtoa_r+0xe4>
 8007672:	4b9b      	ldr	r3, [pc, #620]	; (80078e0 <_dtoa_r+0x308>)
 8007674:	9300      	str	r3, [sp, #0]
 8007676:	3308      	adds	r3, #8
 8007678:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800767a:	6013      	str	r3, [r2, #0]
 800767c:	9800      	ldr	r0, [sp, #0]
 800767e:	b015      	add	sp, #84	; 0x54
 8007680:	ecbd 8b02 	vpop	{d8}
 8007684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007688:	4b94      	ldr	r3, [pc, #592]	; (80078dc <_dtoa_r+0x304>)
 800768a:	9300      	str	r3, [sp, #0]
 800768c:	3303      	adds	r3, #3
 800768e:	e7f3      	b.n	8007678 <_dtoa_r+0xa0>
 8007690:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007694:	2200      	movs	r2, #0
 8007696:	ec51 0b17 	vmov	r0, r1, d7
 800769a:	2300      	movs	r3, #0
 800769c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80076a0:	f7f9 fa1a 	bl	8000ad8 <__aeabi_dcmpeq>
 80076a4:	4680      	mov	r8, r0
 80076a6:	b158      	cbz	r0, 80076c0 <_dtoa_r+0xe8>
 80076a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80076aa:	2301      	movs	r3, #1
 80076ac:	6013      	str	r3, [r2, #0]
 80076ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	f000 8551 	beq.w	8008158 <_dtoa_r+0xb80>
 80076b6:	488b      	ldr	r0, [pc, #556]	; (80078e4 <_dtoa_r+0x30c>)
 80076b8:	6018      	str	r0, [r3, #0]
 80076ba:	1e43      	subs	r3, r0, #1
 80076bc:	9300      	str	r3, [sp, #0]
 80076be:	e7dd      	b.n	800767c <_dtoa_r+0xa4>
 80076c0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80076c4:	aa12      	add	r2, sp, #72	; 0x48
 80076c6:	a913      	add	r1, sp, #76	; 0x4c
 80076c8:	4620      	mov	r0, r4
 80076ca:	f001 f8ad 	bl	8008828 <__d2b>
 80076ce:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80076d2:	4683      	mov	fp, r0
 80076d4:	2d00      	cmp	r5, #0
 80076d6:	d07c      	beq.n	80077d2 <_dtoa_r+0x1fa>
 80076d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076da:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80076de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076e2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80076e6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80076ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80076ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80076f2:	4b7d      	ldr	r3, [pc, #500]	; (80078e8 <_dtoa_r+0x310>)
 80076f4:	2200      	movs	r2, #0
 80076f6:	4630      	mov	r0, r6
 80076f8:	4639      	mov	r1, r7
 80076fa:	f7f8 fdcd 	bl	8000298 <__aeabi_dsub>
 80076fe:	a36e      	add	r3, pc, #440	; (adr r3, 80078b8 <_dtoa_r+0x2e0>)
 8007700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007704:	f7f8 ff80 	bl	8000608 <__aeabi_dmul>
 8007708:	a36d      	add	r3, pc, #436	; (adr r3, 80078c0 <_dtoa_r+0x2e8>)
 800770a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800770e:	f7f8 fdc5 	bl	800029c <__adddf3>
 8007712:	4606      	mov	r6, r0
 8007714:	4628      	mov	r0, r5
 8007716:	460f      	mov	r7, r1
 8007718:	f7f8 ff0c 	bl	8000534 <__aeabi_i2d>
 800771c:	a36a      	add	r3, pc, #424	; (adr r3, 80078c8 <_dtoa_r+0x2f0>)
 800771e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007722:	f7f8 ff71 	bl	8000608 <__aeabi_dmul>
 8007726:	4602      	mov	r2, r0
 8007728:	460b      	mov	r3, r1
 800772a:	4630      	mov	r0, r6
 800772c:	4639      	mov	r1, r7
 800772e:	f7f8 fdb5 	bl	800029c <__adddf3>
 8007732:	4606      	mov	r6, r0
 8007734:	460f      	mov	r7, r1
 8007736:	f7f9 fa17 	bl	8000b68 <__aeabi_d2iz>
 800773a:	2200      	movs	r2, #0
 800773c:	4682      	mov	sl, r0
 800773e:	2300      	movs	r3, #0
 8007740:	4630      	mov	r0, r6
 8007742:	4639      	mov	r1, r7
 8007744:	f7f9 f9d2 	bl	8000aec <__aeabi_dcmplt>
 8007748:	b148      	cbz	r0, 800775e <_dtoa_r+0x186>
 800774a:	4650      	mov	r0, sl
 800774c:	f7f8 fef2 	bl	8000534 <__aeabi_i2d>
 8007750:	4632      	mov	r2, r6
 8007752:	463b      	mov	r3, r7
 8007754:	f7f9 f9c0 	bl	8000ad8 <__aeabi_dcmpeq>
 8007758:	b908      	cbnz	r0, 800775e <_dtoa_r+0x186>
 800775a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800775e:	f1ba 0f16 	cmp.w	sl, #22
 8007762:	d854      	bhi.n	800780e <_dtoa_r+0x236>
 8007764:	4b61      	ldr	r3, [pc, #388]	; (80078ec <_dtoa_r+0x314>)
 8007766:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800776a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800776e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007772:	f7f9 f9bb 	bl	8000aec <__aeabi_dcmplt>
 8007776:	2800      	cmp	r0, #0
 8007778:	d04b      	beq.n	8007812 <_dtoa_r+0x23a>
 800777a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800777e:	2300      	movs	r3, #0
 8007780:	930e      	str	r3, [sp, #56]	; 0x38
 8007782:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007784:	1b5d      	subs	r5, r3, r5
 8007786:	1e6b      	subs	r3, r5, #1
 8007788:	9304      	str	r3, [sp, #16]
 800778a:	bf43      	ittte	mi
 800778c:	2300      	movmi	r3, #0
 800778e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007792:	9304      	strmi	r3, [sp, #16]
 8007794:	f04f 0800 	movpl.w	r8, #0
 8007798:	f1ba 0f00 	cmp.w	sl, #0
 800779c:	db3b      	blt.n	8007816 <_dtoa_r+0x23e>
 800779e:	9b04      	ldr	r3, [sp, #16]
 80077a0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80077a4:	4453      	add	r3, sl
 80077a6:	9304      	str	r3, [sp, #16]
 80077a8:	2300      	movs	r3, #0
 80077aa:	9306      	str	r3, [sp, #24]
 80077ac:	9b05      	ldr	r3, [sp, #20]
 80077ae:	2b09      	cmp	r3, #9
 80077b0:	d869      	bhi.n	8007886 <_dtoa_r+0x2ae>
 80077b2:	2b05      	cmp	r3, #5
 80077b4:	bfc4      	itt	gt
 80077b6:	3b04      	subgt	r3, #4
 80077b8:	9305      	strgt	r3, [sp, #20]
 80077ba:	9b05      	ldr	r3, [sp, #20]
 80077bc:	f1a3 0302 	sub.w	r3, r3, #2
 80077c0:	bfcc      	ite	gt
 80077c2:	2500      	movgt	r5, #0
 80077c4:	2501      	movle	r5, #1
 80077c6:	2b03      	cmp	r3, #3
 80077c8:	d869      	bhi.n	800789e <_dtoa_r+0x2c6>
 80077ca:	e8df f003 	tbb	[pc, r3]
 80077ce:	4e2c      	.short	0x4e2c
 80077d0:	5a4c      	.short	0x5a4c
 80077d2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80077d6:	441d      	add	r5, r3
 80077d8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80077dc:	2b20      	cmp	r3, #32
 80077de:	bfc1      	itttt	gt
 80077e0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80077e4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80077e8:	fa09 f303 	lslgt.w	r3, r9, r3
 80077ec:	fa26 f000 	lsrgt.w	r0, r6, r0
 80077f0:	bfda      	itte	le
 80077f2:	f1c3 0320 	rsble	r3, r3, #32
 80077f6:	fa06 f003 	lslle.w	r0, r6, r3
 80077fa:	4318      	orrgt	r0, r3
 80077fc:	f7f8 fe8a 	bl	8000514 <__aeabi_ui2d>
 8007800:	2301      	movs	r3, #1
 8007802:	4606      	mov	r6, r0
 8007804:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007808:	3d01      	subs	r5, #1
 800780a:	9310      	str	r3, [sp, #64]	; 0x40
 800780c:	e771      	b.n	80076f2 <_dtoa_r+0x11a>
 800780e:	2301      	movs	r3, #1
 8007810:	e7b6      	b.n	8007780 <_dtoa_r+0x1a8>
 8007812:	900e      	str	r0, [sp, #56]	; 0x38
 8007814:	e7b5      	b.n	8007782 <_dtoa_r+0x1aa>
 8007816:	f1ca 0300 	rsb	r3, sl, #0
 800781a:	9306      	str	r3, [sp, #24]
 800781c:	2300      	movs	r3, #0
 800781e:	eba8 080a 	sub.w	r8, r8, sl
 8007822:	930d      	str	r3, [sp, #52]	; 0x34
 8007824:	e7c2      	b.n	80077ac <_dtoa_r+0x1d4>
 8007826:	2300      	movs	r3, #0
 8007828:	9308      	str	r3, [sp, #32]
 800782a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800782c:	2b00      	cmp	r3, #0
 800782e:	dc39      	bgt.n	80078a4 <_dtoa_r+0x2cc>
 8007830:	f04f 0901 	mov.w	r9, #1
 8007834:	f8cd 9004 	str.w	r9, [sp, #4]
 8007838:	464b      	mov	r3, r9
 800783a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800783e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007840:	2200      	movs	r2, #0
 8007842:	6042      	str	r2, [r0, #4]
 8007844:	2204      	movs	r2, #4
 8007846:	f102 0614 	add.w	r6, r2, #20
 800784a:	429e      	cmp	r6, r3
 800784c:	6841      	ldr	r1, [r0, #4]
 800784e:	d92f      	bls.n	80078b0 <_dtoa_r+0x2d8>
 8007850:	4620      	mov	r0, r4
 8007852:	f000 fcc7 	bl	80081e4 <_Balloc>
 8007856:	9000      	str	r0, [sp, #0]
 8007858:	2800      	cmp	r0, #0
 800785a:	d14b      	bne.n	80078f4 <_dtoa_r+0x31c>
 800785c:	4b24      	ldr	r3, [pc, #144]	; (80078f0 <_dtoa_r+0x318>)
 800785e:	4602      	mov	r2, r0
 8007860:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007864:	e6d1      	b.n	800760a <_dtoa_r+0x32>
 8007866:	2301      	movs	r3, #1
 8007868:	e7de      	b.n	8007828 <_dtoa_r+0x250>
 800786a:	2300      	movs	r3, #0
 800786c:	9308      	str	r3, [sp, #32]
 800786e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007870:	eb0a 0903 	add.w	r9, sl, r3
 8007874:	f109 0301 	add.w	r3, r9, #1
 8007878:	2b01      	cmp	r3, #1
 800787a:	9301      	str	r3, [sp, #4]
 800787c:	bfb8      	it	lt
 800787e:	2301      	movlt	r3, #1
 8007880:	e7dd      	b.n	800783e <_dtoa_r+0x266>
 8007882:	2301      	movs	r3, #1
 8007884:	e7f2      	b.n	800786c <_dtoa_r+0x294>
 8007886:	2501      	movs	r5, #1
 8007888:	2300      	movs	r3, #0
 800788a:	9305      	str	r3, [sp, #20]
 800788c:	9508      	str	r5, [sp, #32]
 800788e:	f04f 39ff 	mov.w	r9, #4294967295
 8007892:	2200      	movs	r2, #0
 8007894:	f8cd 9004 	str.w	r9, [sp, #4]
 8007898:	2312      	movs	r3, #18
 800789a:	9209      	str	r2, [sp, #36]	; 0x24
 800789c:	e7cf      	b.n	800783e <_dtoa_r+0x266>
 800789e:	2301      	movs	r3, #1
 80078a0:	9308      	str	r3, [sp, #32]
 80078a2:	e7f4      	b.n	800788e <_dtoa_r+0x2b6>
 80078a4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80078a8:	f8cd 9004 	str.w	r9, [sp, #4]
 80078ac:	464b      	mov	r3, r9
 80078ae:	e7c6      	b.n	800783e <_dtoa_r+0x266>
 80078b0:	3101      	adds	r1, #1
 80078b2:	6041      	str	r1, [r0, #4]
 80078b4:	0052      	lsls	r2, r2, #1
 80078b6:	e7c6      	b.n	8007846 <_dtoa_r+0x26e>
 80078b8:	636f4361 	.word	0x636f4361
 80078bc:	3fd287a7 	.word	0x3fd287a7
 80078c0:	8b60c8b3 	.word	0x8b60c8b3
 80078c4:	3fc68a28 	.word	0x3fc68a28
 80078c8:	509f79fb 	.word	0x509f79fb
 80078cc:	3fd34413 	.word	0x3fd34413
 80078d0:	08009ab1 	.word	0x08009ab1
 80078d4:	08009ac8 	.word	0x08009ac8
 80078d8:	7ff00000 	.word	0x7ff00000
 80078dc:	08009aad 	.word	0x08009aad
 80078e0:	08009aa4 	.word	0x08009aa4
 80078e4:	08009a81 	.word	0x08009a81
 80078e8:	3ff80000 	.word	0x3ff80000
 80078ec:	08009bc0 	.word	0x08009bc0
 80078f0:	08009b27 	.word	0x08009b27
 80078f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078f6:	9a00      	ldr	r2, [sp, #0]
 80078f8:	601a      	str	r2, [r3, #0]
 80078fa:	9b01      	ldr	r3, [sp, #4]
 80078fc:	2b0e      	cmp	r3, #14
 80078fe:	f200 80ad 	bhi.w	8007a5c <_dtoa_r+0x484>
 8007902:	2d00      	cmp	r5, #0
 8007904:	f000 80aa 	beq.w	8007a5c <_dtoa_r+0x484>
 8007908:	f1ba 0f00 	cmp.w	sl, #0
 800790c:	dd36      	ble.n	800797c <_dtoa_r+0x3a4>
 800790e:	4ac3      	ldr	r2, [pc, #780]	; (8007c1c <_dtoa_r+0x644>)
 8007910:	f00a 030f 	and.w	r3, sl, #15
 8007914:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007918:	ed93 7b00 	vldr	d7, [r3]
 800791c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007920:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007924:	eeb0 8a47 	vmov.f32	s16, s14
 8007928:	eef0 8a67 	vmov.f32	s17, s15
 800792c:	d016      	beq.n	800795c <_dtoa_r+0x384>
 800792e:	4bbc      	ldr	r3, [pc, #752]	; (8007c20 <_dtoa_r+0x648>)
 8007930:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007934:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007938:	f7f8 ff90 	bl	800085c <__aeabi_ddiv>
 800793c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007940:	f007 070f 	and.w	r7, r7, #15
 8007944:	2503      	movs	r5, #3
 8007946:	4eb6      	ldr	r6, [pc, #728]	; (8007c20 <_dtoa_r+0x648>)
 8007948:	b957      	cbnz	r7, 8007960 <_dtoa_r+0x388>
 800794a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800794e:	ec53 2b18 	vmov	r2, r3, d8
 8007952:	f7f8 ff83 	bl	800085c <__aeabi_ddiv>
 8007956:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800795a:	e029      	b.n	80079b0 <_dtoa_r+0x3d8>
 800795c:	2502      	movs	r5, #2
 800795e:	e7f2      	b.n	8007946 <_dtoa_r+0x36e>
 8007960:	07f9      	lsls	r1, r7, #31
 8007962:	d508      	bpl.n	8007976 <_dtoa_r+0x39e>
 8007964:	ec51 0b18 	vmov	r0, r1, d8
 8007968:	e9d6 2300 	ldrd	r2, r3, [r6]
 800796c:	f7f8 fe4c 	bl	8000608 <__aeabi_dmul>
 8007970:	ec41 0b18 	vmov	d8, r0, r1
 8007974:	3501      	adds	r5, #1
 8007976:	107f      	asrs	r7, r7, #1
 8007978:	3608      	adds	r6, #8
 800797a:	e7e5      	b.n	8007948 <_dtoa_r+0x370>
 800797c:	f000 80a6 	beq.w	8007acc <_dtoa_r+0x4f4>
 8007980:	f1ca 0600 	rsb	r6, sl, #0
 8007984:	4ba5      	ldr	r3, [pc, #660]	; (8007c1c <_dtoa_r+0x644>)
 8007986:	4fa6      	ldr	r7, [pc, #664]	; (8007c20 <_dtoa_r+0x648>)
 8007988:	f006 020f 	and.w	r2, r6, #15
 800798c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007994:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007998:	f7f8 fe36 	bl	8000608 <__aeabi_dmul>
 800799c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079a0:	1136      	asrs	r6, r6, #4
 80079a2:	2300      	movs	r3, #0
 80079a4:	2502      	movs	r5, #2
 80079a6:	2e00      	cmp	r6, #0
 80079a8:	f040 8085 	bne.w	8007ab6 <_dtoa_r+0x4de>
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d1d2      	bne.n	8007956 <_dtoa_r+0x37e>
 80079b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	f000 808c 	beq.w	8007ad0 <_dtoa_r+0x4f8>
 80079b8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80079bc:	4b99      	ldr	r3, [pc, #612]	; (8007c24 <_dtoa_r+0x64c>)
 80079be:	2200      	movs	r2, #0
 80079c0:	4630      	mov	r0, r6
 80079c2:	4639      	mov	r1, r7
 80079c4:	f7f9 f892 	bl	8000aec <__aeabi_dcmplt>
 80079c8:	2800      	cmp	r0, #0
 80079ca:	f000 8081 	beq.w	8007ad0 <_dtoa_r+0x4f8>
 80079ce:	9b01      	ldr	r3, [sp, #4]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d07d      	beq.n	8007ad0 <_dtoa_r+0x4f8>
 80079d4:	f1b9 0f00 	cmp.w	r9, #0
 80079d8:	dd3c      	ble.n	8007a54 <_dtoa_r+0x47c>
 80079da:	f10a 33ff 	add.w	r3, sl, #4294967295
 80079de:	9307      	str	r3, [sp, #28]
 80079e0:	2200      	movs	r2, #0
 80079e2:	4b91      	ldr	r3, [pc, #580]	; (8007c28 <_dtoa_r+0x650>)
 80079e4:	4630      	mov	r0, r6
 80079e6:	4639      	mov	r1, r7
 80079e8:	f7f8 fe0e 	bl	8000608 <__aeabi_dmul>
 80079ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079f0:	3501      	adds	r5, #1
 80079f2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80079f6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80079fa:	4628      	mov	r0, r5
 80079fc:	f7f8 fd9a 	bl	8000534 <__aeabi_i2d>
 8007a00:	4632      	mov	r2, r6
 8007a02:	463b      	mov	r3, r7
 8007a04:	f7f8 fe00 	bl	8000608 <__aeabi_dmul>
 8007a08:	4b88      	ldr	r3, [pc, #544]	; (8007c2c <_dtoa_r+0x654>)
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	f7f8 fc46 	bl	800029c <__adddf3>
 8007a10:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007a14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a18:	9303      	str	r3, [sp, #12]
 8007a1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d15c      	bne.n	8007ada <_dtoa_r+0x502>
 8007a20:	4b83      	ldr	r3, [pc, #524]	; (8007c30 <_dtoa_r+0x658>)
 8007a22:	2200      	movs	r2, #0
 8007a24:	4630      	mov	r0, r6
 8007a26:	4639      	mov	r1, r7
 8007a28:	f7f8 fc36 	bl	8000298 <__aeabi_dsub>
 8007a2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a30:	4606      	mov	r6, r0
 8007a32:	460f      	mov	r7, r1
 8007a34:	f7f9 f878 	bl	8000b28 <__aeabi_dcmpgt>
 8007a38:	2800      	cmp	r0, #0
 8007a3a:	f040 8296 	bne.w	8007f6a <_dtoa_r+0x992>
 8007a3e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007a42:	4630      	mov	r0, r6
 8007a44:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a48:	4639      	mov	r1, r7
 8007a4a:	f7f9 f84f 	bl	8000aec <__aeabi_dcmplt>
 8007a4e:	2800      	cmp	r0, #0
 8007a50:	f040 8288 	bne.w	8007f64 <_dtoa_r+0x98c>
 8007a54:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007a58:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007a5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	f2c0 8158 	blt.w	8007d14 <_dtoa_r+0x73c>
 8007a64:	f1ba 0f0e 	cmp.w	sl, #14
 8007a68:	f300 8154 	bgt.w	8007d14 <_dtoa_r+0x73c>
 8007a6c:	4b6b      	ldr	r3, [pc, #428]	; (8007c1c <_dtoa_r+0x644>)
 8007a6e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007a72:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007a76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	f280 80e3 	bge.w	8007c44 <_dtoa_r+0x66c>
 8007a7e:	9b01      	ldr	r3, [sp, #4]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f300 80df 	bgt.w	8007c44 <_dtoa_r+0x66c>
 8007a86:	f040 826d 	bne.w	8007f64 <_dtoa_r+0x98c>
 8007a8a:	4b69      	ldr	r3, [pc, #420]	; (8007c30 <_dtoa_r+0x658>)
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	4640      	mov	r0, r8
 8007a90:	4649      	mov	r1, r9
 8007a92:	f7f8 fdb9 	bl	8000608 <__aeabi_dmul>
 8007a96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a9a:	f7f9 f83b 	bl	8000b14 <__aeabi_dcmpge>
 8007a9e:	9e01      	ldr	r6, [sp, #4]
 8007aa0:	4637      	mov	r7, r6
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	f040 8243 	bne.w	8007f2e <_dtoa_r+0x956>
 8007aa8:	9d00      	ldr	r5, [sp, #0]
 8007aaa:	2331      	movs	r3, #49	; 0x31
 8007aac:	f805 3b01 	strb.w	r3, [r5], #1
 8007ab0:	f10a 0a01 	add.w	sl, sl, #1
 8007ab4:	e23f      	b.n	8007f36 <_dtoa_r+0x95e>
 8007ab6:	07f2      	lsls	r2, r6, #31
 8007ab8:	d505      	bpl.n	8007ac6 <_dtoa_r+0x4ee>
 8007aba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007abe:	f7f8 fda3 	bl	8000608 <__aeabi_dmul>
 8007ac2:	3501      	adds	r5, #1
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	1076      	asrs	r6, r6, #1
 8007ac8:	3708      	adds	r7, #8
 8007aca:	e76c      	b.n	80079a6 <_dtoa_r+0x3ce>
 8007acc:	2502      	movs	r5, #2
 8007ace:	e76f      	b.n	80079b0 <_dtoa_r+0x3d8>
 8007ad0:	9b01      	ldr	r3, [sp, #4]
 8007ad2:	f8cd a01c 	str.w	sl, [sp, #28]
 8007ad6:	930c      	str	r3, [sp, #48]	; 0x30
 8007ad8:	e78d      	b.n	80079f6 <_dtoa_r+0x41e>
 8007ada:	9900      	ldr	r1, [sp, #0]
 8007adc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007ade:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ae0:	4b4e      	ldr	r3, [pc, #312]	; (8007c1c <_dtoa_r+0x644>)
 8007ae2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007ae6:	4401      	add	r1, r0
 8007ae8:	9102      	str	r1, [sp, #8]
 8007aea:	9908      	ldr	r1, [sp, #32]
 8007aec:	eeb0 8a47 	vmov.f32	s16, s14
 8007af0:	eef0 8a67 	vmov.f32	s17, s15
 8007af4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007af8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007afc:	2900      	cmp	r1, #0
 8007afe:	d045      	beq.n	8007b8c <_dtoa_r+0x5b4>
 8007b00:	494c      	ldr	r1, [pc, #304]	; (8007c34 <_dtoa_r+0x65c>)
 8007b02:	2000      	movs	r0, #0
 8007b04:	f7f8 feaa 	bl	800085c <__aeabi_ddiv>
 8007b08:	ec53 2b18 	vmov	r2, r3, d8
 8007b0c:	f7f8 fbc4 	bl	8000298 <__aeabi_dsub>
 8007b10:	9d00      	ldr	r5, [sp, #0]
 8007b12:	ec41 0b18 	vmov	d8, r0, r1
 8007b16:	4639      	mov	r1, r7
 8007b18:	4630      	mov	r0, r6
 8007b1a:	f7f9 f825 	bl	8000b68 <__aeabi_d2iz>
 8007b1e:	900c      	str	r0, [sp, #48]	; 0x30
 8007b20:	f7f8 fd08 	bl	8000534 <__aeabi_i2d>
 8007b24:	4602      	mov	r2, r0
 8007b26:	460b      	mov	r3, r1
 8007b28:	4630      	mov	r0, r6
 8007b2a:	4639      	mov	r1, r7
 8007b2c:	f7f8 fbb4 	bl	8000298 <__aeabi_dsub>
 8007b30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b32:	3330      	adds	r3, #48	; 0x30
 8007b34:	f805 3b01 	strb.w	r3, [r5], #1
 8007b38:	ec53 2b18 	vmov	r2, r3, d8
 8007b3c:	4606      	mov	r6, r0
 8007b3e:	460f      	mov	r7, r1
 8007b40:	f7f8 ffd4 	bl	8000aec <__aeabi_dcmplt>
 8007b44:	2800      	cmp	r0, #0
 8007b46:	d165      	bne.n	8007c14 <_dtoa_r+0x63c>
 8007b48:	4632      	mov	r2, r6
 8007b4a:	463b      	mov	r3, r7
 8007b4c:	4935      	ldr	r1, [pc, #212]	; (8007c24 <_dtoa_r+0x64c>)
 8007b4e:	2000      	movs	r0, #0
 8007b50:	f7f8 fba2 	bl	8000298 <__aeabi_dsub>
 8007b54:	ec53 2b18 	vmov	r2, r3, d8
 8007b58:	f7f8 ffc8 	bl	8000aec <__aeabi_dcmplt>
 8007b5c:	2800      	cmp	r0, #0
 8007b5e:	f040 80b9 	bne.w	8007cd4 <_dtoa_r+0x6fc>
 8007b62:	9b02      	ldr	r3, [sp, #8]
 8007b64:	429d      	cmp	r5, r3
 8007b66:	f43f af75 	beq.w	8007a54 <_dtoa_r+0x47c>
 8007b6a:	4b2f      	ldr	r3, [pc, #188]	; (8007c28 <_dtoa_r+0x650>)
 8007b6c:	ec51 0b18 	vmov	r0, r1, d8
 8007b70:	2200      	movs	r2, #0
 8007b72:	f7f8 fd49 	bl	8000608 <__aeabi_dmul>
 8007b76:	4b2c      	ldr	r3, [pc, #176]	; (8007c28 <_dtoa_r+0x650>)
 8007b78:	ec41 0b18 	vmov	d8, r0, r1
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	4630      	mov	r0, r6
 8007b80:	4639      	mov	r1, r7
 8007b82:	f7f8 fd41 	bl	8000608 <__aeabi_dmul>
 8007b86:	4606      	mov	r6, r0
 8007b88:	460f      	mov	r7, r1
 8007b8a:	e7c4      	b.n	8007b16 <_dtoa_r+0x53e>
 8007b8c:	ec51 0b17 	vmov	r0, r1, d7
 8007b90:	f7f8 fd3a 	bl	8000608 <__aeabi_dmul>
 8007b94:	9b02      	ldr	r3, [sp, #8]
 8007b96:	9d00      	ldr	r5, [sp, #0]
 8007b98:	930c      	str	r3, [sp, #48]	; 0x30
 8007b9a:	ec41 0b18 	vmov	d8, r0, r1
 8007b9e:	4639      	mov	r1, r7
 8007ba0:	4630      	mov	r0, r6
 8007ba2:	f7f8 ffe1 	bl	8000b68 <__aeabi_d2iz>
 8007ba6:	9011      	str	r0, [sp, #68]	; 0x44
 8007ba8:	f7f8 fcc4 	bl	8000534 <__aeabi_i2d>
 8007bac:	4602      	mov	r2, r0
 8007bae:	460b      	mov	r3, r1
 8007bb0:	4630      	mov	r0, r6
 8007bb2:	4639      	mov	r1, r7
 8007bb4:	f7f8 fb70 	bl	8000298 <__aeabi_dsub>
 8007bb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007bba:	3330      	adds	r3, #48	; 0x30
 8007bbc:	f805 3b01 	strb.w	r3, [r5], #1
 8007bc0:	9b02      	ldr	r3, [sp, #8]
 8007bc2:	429d      	cmp	r5, r3
 8007bc4:	4606      	mov	r6, r0
 8007bc6:	460f      	mov	r7, r1
 8007bc8:	f04f 0200 	mov.w	r2, #0
 8007bcc:	d134      	bne.n	8007c38 <_dtoa_r+0x660>
 8007bce:	4b19      	ldr	r3, [pc, #100]	; (8007c34 <_dtoa_r+0x65c>)
 8007bd0:	ec51 0b18 	vmov	r0, r1, d8
 8007bd4:	f7f8 fb62 	bl	800029c <__adddf3>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	460b      	mov	r3, r1
 8007bdc:	4630      	mov	r0, r6
 8007bde:	4639      	mov	r1, r7
 8007be0:	f7f8 ffa2 	bl	8000b28 <__aeabi_dcmpgt>
 8007be4:	2800      	cmp	r0, #0
 8007be6:	d175      	bne.n	8007cd4 <_dtoa_r+0x6fc>
 8007be8:	ec53 2b18 	vmov	r2, r3, d8
 8007bec:	4911      	ldr	r1, [pc, #68]	; (8007c34 <_dtoa_r+0x65c>)
 8007bee:	2000      	movs	r0, #0
 8007bf0:	f7f8 fb52 	bl	8000298 <__aeabi_dsub>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	460b      	mov	r3, r1
 8007bf8:	4630      	mov	r0, r6
 8007bfa:	4639      	mov	r1, r7
 8007bfc:	f7f8 ff76 	bl	8000aec <__aeabi_dcmplt>
 8007c00:	2800      	cmp	r0, #0
 8007c02:	f43f af27 	beq.w	8007a54 <_dtoa_r+0x47c>
 8007c06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007c08:	1e6b      	subs	r3, r5, #1
 8007c0a:	930c      	str	r3, [sp, #48]	; 0x30
 8007c0c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007c10:	2b30      	cmp	r3, #48	; 0x30
 8007c12:	d0f8      	beq.n	8007c06 <_dtoa_r+0x62e>
 8007c14:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007c18:	e04a      	b.n	8007cb0 <_dtoa_r+0x6d8>
 8007c1a:	bf00      	nop
 8007c1c:	08009bc0 	.word	0x08009bc0
 8007c20:	08009b98 	.word	0x08009b98
 8007c24:	3ff00000 	.word	0x3ff00000
 8007c28:	40240000 	.word	0x40240000
 8007c2c:	401c0000 	.word	0x401c0000
 8007c30:	40140000 	.word	0x40140000
 8007c34:	3fe00000 	.word	0x3fe00000
 8007c38:	4baf      	ldr	r3, [pc, #700]	; (8007ef8 <_dtoa_r+0x920>)
 8007c3a:	f7f8 fce5 	bl	8000608 <__aeabi_dmul>
 8007c3e:	4606      	mov	r6, r0
 8007c40:	460f      	mov	r7, r1
 8007c42:	e7ac      	b.n	8007b9e <_dtoa_r+0x5c6>
 8007c44:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007c48:	9d00      	ldr	r5, [sp, #0]
 8007c4a:	4642      	mov	r2, r8
 8007c4c:	464b      	mov	r3, r9
 8007c4e:	4630      	mov	r0, r6
 8007c50:	4639      	mov	r1, r7
 8007c52:	f7f8 fe03 	bl	800085c <__aeabi_ddiv>
 8007c56:	f7f8 ff87 	bl	8000b68 <__aeabi_d2iz>
 8007c5a:	9002      	str	r0, [sp, #8]
 8007c5c:	f7f8 fc6a 	bl	8000534 <__aeabi_i2d>
 8007c60:	4642      	mov	r2, r8
 8007c62:	464b      	mov	r3, r9
 8007c64:	f7f8 fcd0 	bl	8000608 <__aeabi_dmul>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	4630      	mov	r0, r6
 8007c6e:	4639      	mov	r1, r7
 8007c70:	f7f8 fb12 	bl	8000298 <__aeabi_dsub>
 8007c74:	9e02      	ldr	r6, [sp, #8]
 8007c76:	9f01      	ldr	r7, [sp, #4]
 8007c78:	3630      	adds	r6, #48	; 0x30
 8007c7a:	f805 6b01 	strb.w	r6, [r5], #1
 8007c7e:	9e00      	ldr	r6, [sp, #0]
 8007c80:	1bae      	subs	r6, r5, r6
 8007c82:	42b7      	cmp	r7, r6
 8007c84:	4602      	mov	r2, r0
 8007c86:	460b      	mov	r3, r1
 8007c88:	d137      	bne.n	8007cfa <_dtoa_r+0x722>
 8007c8a:	f7f8 fb07 	bl	800029c <__adddf3>
 8007c8e:	4642      	mov	r2, r8
 8007c90:	464b      	mov	r3, r9
 8007c92:	4606      	mov	r6, r0
 8007c94:	460f      	mov	r7, r1
 8007c96:	f7f8 ff47 	bl	8000b28 <__aeabi_dcmpgt>
 8007c9a:	b9c8      	cbnz	r0, 8007cd0 <_dtoa_r+0x6f8>
 8007c9c:	4642      	mov	r2, r8
 8007c9e:	464b      	mov	r3, r9
 8007ca0:	4630      	mov	r0, r6
 8007ca2:	4639      	mov	r1, r7
 8007ca4:	f7f8 ff18 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ca8:	b110      	cbz	r0, 8007cb0 <_dtoa_r+0x6d8>
 8007caa:	9b02      	ldr	r3, [sp, #8]
 8007cac:	07d9      	lsls	r1, r3, #31
 8007cae:	d40f      	bmi.n	8007cd0 <_dtoa_r+0x6f8>
 8007cb0:	4620      	mov	r0, r4
 8007cb2:	4659      	mov	r1, fp
 8007cb4:	f000 fad6 	bl	8008264 <_Bfree>
 8007cb8:	2300      	movs	r3, #0
 8007cba:	702b      	strb	r3, [r5, #0]
 8007cbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007cbe:	f10a 0001 	add.w	r0, sl, #1
 8007cc2:	6018      	str	r0, [r3, #0]
 8007cc4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	f43f acd8 	beq.w	800767c <_dtoa_r+0xa4>
 8007ccc:	601d      	str	r5, [r3, #0]
 8007cce:	e4d5      	b.n	800767c <_dtoa_r+0xa4>
 8007cd0:	f8cd a01c 	str.w	sl, [sp, #28]
 8007cd4:	462b      	mov	r3, r5
 8007cd6:	461d      	mov	r5, r3
 8007cd8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cdc:	2a39      	cmp	r2, #57	; 0x39
 8007cde:	d108      	bne.n	8007cf2 <_dtoa_r+0x71a>
 8007ce0:	9a00      	ldr	r2, [sp, #0]
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	d1f7      	bne.n	8007cd6 <_dtoa_r+0x6fe>
 8007ce6:	9a07      	ldr	r2, [sp, #28]
 8007ce8:	9900      	ldr	r1, [sp, #0]
 8007cea:	3201      	adds	r2, #1
 8007cec:	9207      	str	r2, [sp, #28]
 8007cee:	2230      	movs	r2, #48	; 0x30
 8007cf0:	700a      	strb	r2, [r1, #0]
 8007cf2:	781a      	ldrb	r2, [r3, #0]
 8007cf4:	3201      	adds	r2, #1
 8007cf6:	701a      	strb	r2, [r3, #0]
 8007cf8:	e78c      	b.n	8007c14 <_dtoa_r+0x63c>
 8007cfa:	4b7f      	ldr	r3, [pc, #508]	; (8007ef8 <_dtoa_r+0x920>)
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	f7f8 fc83 	bl	8000608 <__aeabi_dmul>
 8007d02:	2200      	movs	r2, #0
 8007d04:	2300      	movs	r3, #0
 8007d06:	4606      	mov	r6, r0
 8007d08:	460f      	mov	r7, r1
 8007d0a:	f7f8 fee5 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d0e:	2800      	cmp	r0, #0
 8007d10:	d09b      	beq.n	8007c4a <_dtoa_r+0x672>
 8007d12:	e7cd      	b.n	8007cb0 <_dtoa_r+0x6d8>
 8007d14:	9a08      	ldr	r2, [sp, #32]
 8007d16:	2a00      	cmp	r2, #0
 8007d18:	f000 80c4 	beq.w	8007ea4 <_dtoa_r+0x8cc>
 8007d1c:	9a05      	ldr	r2, [sp, #20]
 8007d1e:	2a01      	cmp	r2, #1
 8007d20:	f300 80a8 	bgt.w	8007e74 <_dtoa_r+0x89c>
 8007d24:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007d26:	2a00      	cmp	r2, #0
 8007d28:	f000 80a0 	beq.w	8007e6c <_dtoa_r+0x894>
 8007d2c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007d30:	9e06      	ldr	r6, [sp, #24]
 8007d32:	4645      	mov	r5, r8
 8007d34:	9a04      	ldr	r2, [sp, #16]
 8007d36:	2101      	movs	r1, #1
 8007d38:	441a      	add	r2, r3
 8007d3a:	4620      	mov	r0, r4
 8007d3c:	4498      	add	r8, r3
 8007d3e:	9204      	str	r2, [sp, #16]
 8007d40:	f000 fb4c 	bl	80083dc <__i2b>
 8007d44:	4607      	mov	r7, r0
 8007d46:	2d00      	cmp	r5, #0
 8007d48:	dd0b      	ble.n	8007d62 <_dtoa_r+0x78a>
 8007d4a:	9b04      	ldr	r3, [sp, #16]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	dd08      	ble.n	8007d62 <_dtoa_r+0x78a>
 8007d50:	42ab      	cmp	r3, r5
 8007d52:	9a04      	ldr	r2, [sp, #16]
 8007d54:	bfa8      	it	ge
 8007d56:	462b      	movge	r3, r5
 8007d58:	eba8 0803 	sub.w	r8, r8, r3
 8007d5c:	1aed      	subs	r5, r5, r3
 8007d5e:	1ad3      	subs	r3, r2, r3
 8007d60:	9304      	str	r3, [sp, #16]
 8007d62:	9b06      	ldr	r3, [sp, #24]
 8007d64:	b1fb      	cbz	r3, 8007da6 <_dtoa_r+0x7ce>
 8007d66:	9b08      	ldr	r3, [sp, #32]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	f000 809f 	beq.w	8007eac <_dtoa_r+0x8d4>
 8007d6e:	2e00      	cmp	r6, #0
 8007d70:	dd11      	ble.n	8007d96 <_dtoa_r+0x7be>
 8007d72:	4639      	mov	r1, r7
 8007d74:	4632      	mov	r2, r6
 8007d76:	4620      	mov	r0, r4
 8007d78:	f000 fbec 	bl	8008554 <__pow5mult>
 8007d7c:	465a      	mov	r2, fp
 8007d7e:	4601      	mov	r1, r0
 8007d80:	4607      	mov	r7, r0
 8007d82:	4620      	mov	r0, r4
 8007d84:	f000 fb40 	bl	8008408 <__multiply>
 8007d88:	4659      	mov	r1, fp
 8007d8a:	9007      	str	r0, [sp, #28]
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	f000 fa69 	bl	8008264 <_Bfree>
 8007d92:	9b07      	ldr	r3, [sp, #28]
 8007d94:	469b      	mov	fp, r3
 8007d96:	9b06      	ldr	r3, [sp, #24]
 8007d98:	1b9a      	subs	r2, r3, r6
 8007d9a:	d004      	beq.n	8007da6 <_dtoa_r+0x7ce>
 8007d9c:	4659      	mov	r1, fp
 8007d9e:	4620      	mov	r0, r4
 8007da0:	f000 fbd8 	bl	8008554 <__pow5mult>
 8007da4:	4683      	mov	fp, r0
 8007da6:	2101      	movs	r1, #1
 8007da8:	4620      	mov	r0, r4
 8007daa:	f000 fb17 	bl	80083dc <__i2b>
 8007dae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	4606      	mov	r6, r0
 8007db4:	dd7c      	ble.n	8007eb0 <_dtoa_r+0x8d8>
 8007db6:	461a      	mov	r2, r3
 8007db8:	4601      	mov	r1, r0
 8007dba:	4620      	mov	r0, r4
 8007dbc:	f000 fbca 	bl	8008554 <__pow5mult>
 8007dc0:	9b05      	ldr	r3, [sp, #20]
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	4606      	mov	r6, r0
 8007dc6:	dd76      	ble.n	8007eb6 <_dtoa_r+0x8de>
 8007dc8:	2300      	movs	r3, #0
 8007dca:	9306      	str	r3, [sp, #24]
 8007dcc:	6933      	ldr	r3, [r6, #16]
 8007dce:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007dd2:	6918      	ldr	r0, [r3, #16]
 8007dd4:	f000 fab2 	bl	800833c <__hi0bits>
 8007dd8:	f1c0 0020 	rsb	r0, r0, #32
 8007ddc:	9b04      	ldr	r3, [sp, #16]
 8007dde:	4418      	add	r0, r3
 8007de0:	f010 001f 	ands.w	r0, r0, #31
 8007de4:	f000 8086 	beq.w	8007ef4 <_dtoa_r+0x91c>
 8007de8:	f1c0 0320 	rsb	r3, r0, #32
 8007dec:	2b04      	cmp	r3, #4
 8007dee:	dd7f      	ble.n	8007ef0 <_dtoa_r+0x918>
 8007df0:	f1c0 001c 	rsb	r0, r0, #28
 8007df4:	9b04      	ldr	r3, [sp, #16]
 8007df6:	4403      	add	r3, r0
 8007df8:	4480      	add	r8, r0
 8007dfa:	4405      	add	r5, r0
 8007dfc:	9304      	str	r3, [sp, #16]
 8007dfe:	f1b8 0f00 	cmp.w	r8, #0
 8007e02:	dd05      	ble.n	8007e10 <_dtoa_r+0x838>
 8007e04:	4659      	mov	r1, fp
 8007e06:	4642      	mov	r2, r8
 8007e08:	4620      	mov	r0, r4
 8007e0a:	f000 fbfd 	bl	8008608 <__lshift>
 8007e0e:	4683      	mov	fp, r0
 8007e10:	9b04      	ldr	r3, [sp, #16]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	dd05      	ble.n	8007e22 <_dtoa_r+0x84a>
 8007e16:	4631      	mov	r1, r6
 8007e18:	461a      	mov	r2, r3
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	f000 fbf4 	bl	8008608 <__lshift>
 8007e20:	4606      	mov	r6, r0
 8007e22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d069      	beq.n	8007efc <_dtoa_r+0x924>
 8007e28:	4631      	mov	r1, r6
 8007e2a:	4658      	mov	r0, fp
 8007e2c:	f000 fc58 	bl	80086e0 <__mcmp>
 8007e30:	2800      	cmp	r0, #0
 8007e32:	da63      	bge.n	8007efc <_dtoa_r+0x924>
 8007e34:	2300      	movs	r3, #0
 8007e36:	4659      	mov	r1, fp
 8007e38:	220a      	movs	r2, #10
 8007e3a:	4620      	mov	r0, r4
 8007e3c:	f000 fa34 	bl	80082a8 <__multadd>
 8007e40:	9b08      	ldr	r3, [sp, #32]
 8007e42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e46:	4683      	mov	fp, r0
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	f000 818f 	beq.w	800816c <_dtoa_r+0xb94>
 8007e4e:	4639      	mov	r1, r7
 8007e50:	2300      	movs	r3, #0
 8007e52:	220a      	movs	r2, #10
 8007e54:	4620      	mov	r0, r4
 8007e56:	f000 fa27 	bl	80082a8 <__multadd>
 8007e5a:	f1b9 0f00 	cmp.w	r9, #0
 8007e5e:	4607      	mov	r7, r0
 8007e60:	f300 808e 	bgt.w	8007f80 <_dtoa_r+0x9a8>
 8007e64:	9b05      	ldr	r3, [sp, #20]
 8007e66:	2b02      	cmp	r3, #2
 8007e68:	dc50      	bgt.n	8007f0c <_dtoa_r+0x934>
 8007e6a:	e089      	b.n	8007f80 <_dtoa_r+0x9a8>
 8007e6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e6e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007e72:	e75d      	b.n	8007d30 <_dtoa_r+0x758>
 8007e74:	9b01      	ldr	r3, [sp, #4]
 8007e76:	1e5e      	subs	r6, r3, #1
 8007e78:	9b06      	ldr	r3, [sp, #24]
 8007e7a:	42b3      	cmp	r3, r6
 8007e7c:	bfbf      	itttt	lt
 8007e7e:	9b06      	ldrlt	r3, [sp, #24]
 8007e80:	9606      	strlt	r6, [sp, #24]
 8007e82:	1af2      	sublt	r2, r6, r3
 8007e84:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007e86:	bfb6      	itet	lt
 8007e88:	189b      	addlt	r3, r3, r2
 8007e8a:	1b9e      	subge	r6, r3, r6
 8007e8c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007e8e:	9b01      	ldr	r3, [sp, #4]
 8007e90:	bfb8      	it	lt
 8007e92:	2600      	movlt	r6, #0
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	bfb5      	itete	lt
 8007e98:	eba8 0503 	sublt.w	r5, r8, r3
 8007e9c:	9b01      	ldrge	r3, [sp, #4]
 8007e9e:	2300      	movlt	r3, #0
 8007ea0:	4645      	movge	r5, r8
 8007ea2:	e747      	b.n	8007d34 <_dtoa_r+0x75c>
 8007ea4:	9e06      	ldr	r6, [sp, #24]
 8007ea6:	9f08      	ldr	r7, [sp, #32]
 8007ea8:	4645      	mov	r5, r8
 8007eaa:	e74c      	b.n	8007d46 <_dtoa_r+0x76e>
 8007eac:	9a06      	ldr	r2, [sp, #24]
 8007eae:	e775      	b.n	8007d9c <_dtoa_r+0x7c4>
 8007eb0:	9b05      	ldr	r3, [sp, #20]
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	dc18      	bgt.n	8007ee8 <_dtoa_r+0x910>
 8007eb6:	9b02      	ldr	r3, [sp, #8]
 8007eb8:	b9b3      	cbnz	r3, 8007ee8 <_dtoa_r+0x910>
 8007eba:	9b03      	ldr	r3, [sp, #12]
 8007ebc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ec0:	b9a3      	cbnz	r3, 8007eec <_dtoa_r+0x914>
 8007ec2:	9b03      	ldr	r3, [sp, #12]
 8007ec4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ec8:	0d1b      	lsrs	r3, r3, #20
 8007eca:	051b      	lsls	r3, r3, #20
 8007ecc:	b12b      	cbz	r3, 8007eda <_dtoa_r+0x902>
 8007ece:	9b04      	ldr	r3, [sp, #16]
 8007ed0:	3301      	adds	r3, #1
 8007ed2:	9304      	str	r3, [sp, #16]
 8007ed4:	f108 0801 	add.w	r8, r8, #1
 8007ed8:	2301      	movs	r3, #1
 8007eda:	9306      	str	r3, [sp, #24]
 8007edc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	f47f af74 	bne.w	8007dcc <_dtoa_r+0x7f4>
 8007ee4:	2001      	movs	r0, #1
 8007ee6:	e779      	b.n	8007ddc <_dtoa_r+0x804>
 8007ee8:	2300      	movs	r3, #0
 8007eea:	e7f6      	b.n	8007eda <_dtoa_r+0x902>
 8007eec:	9b02      	ldr	r3, [sp, #8]
 8007eee:	e7f4      	b.n	8007eda <_dtoa_r+0x902>
 8007ef0:	d085      	beq.n	8007dfe <_dtoa_r+0x826>
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	301c      	adds	r0, #28
 8007ef6:	e77d      	b.n	8007df4 <_dtoa_r+0x81c>
 8007ef8:	40240000 	.word	0x40240000
 8007efc:	9b01      	ldr	r3, [sp, #4]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	dc38      	bgt.n	8007f74 <_dtoa_r+0x99c>
 8007f02:	9b05      	ldr	r3, [sp, #20]
 8007f04:	2b02      	cmp	r3, #2
 8007f06:	dd35      	ble.n	8007f74 <_dtoa_r+0x99c>
 8007f08:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007f0c:	f1b9 0f00 	cmp.w	r9, #0
 8007f10:	d10d      	bne.n	8007f2e <_dtoa_r+0x956>
 8007f12:	4631      	mov	r1, r6
 8007f14:	464b      	mov	r3, r9
 8007f16:	2205      	movs	r2, #5
 8007f18:	4620      	mov	r0, r4
 8007f1a:	f000 f9c5 	bl	80082a8 <__multadd>
 8007f1e:	4601      	mov	r1, r0
 8007f20:	4606      	mov	r6, r0
 8007f22:	4658      	mov	r0, fp
 8007f24:	f000 fbdc 	bl	80086e0 <__mcmp>
 8007f28:	2800      	cmp	r0, #0
 8007f2a:	f73f adbd 	bgt.w	8007aa8 <_dtoa_r+0x4d0>
 8007f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f30:	9d00      	ldr	r5, [sp, #0]
 8007f32:	ea6f 0a03 	mvn.w	sl, r3
 8007f36:	f04f 0800 	mov.w	r8, #0
 8007f3a:	4631      	mov	r1, r6
 8007f3c:	4620      	mov	r0, r4
 8007f3e:	f000 f991 	bl	8008264 <_Bfree>
 8007f42:	2f00      	cmp	r7, #0
 8007f44:	f43f aeb4 	beq.w	8007cb0 <_dtoa_r+0x6d8>
 8007f48:	f1b8 0f00 	cmp.w	r8, #0
 8007f4c:	d005      	beq.n	8007f5a <_dtoa_r+0x982>
 8007f4e:	45b8      	cmp	r8, r7
 8007f50:	d003      	beq.n	8007f5a <_dtoa_r+0x982>
 8007f52:	4641      	mov	r1, r8
 8007f54:	4620      	mov	r0, r4
 8007f56:	f000 f985 	bl	8008264 <_Bfree>
 8007f5a:	4639      	mov	r1, r7
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	f000 f981 	bl	8008264 <_Bfree>
 8007f62:	e6a5      	b.n	8007cb0 <_dtoa_r+0x6d8>
 8007f64:	2600      	movs	r6, #0
 8007f66:	4637      	mov	r7, r6
 8007f68:	e7e1      	b.n	8007f2e <_dtoa_r+0x956>
 8007f6a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007f6c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007f70:	4637      	mov	r7, r6
 8007f72:	e599      	b.n	8007aa8 <_dtoa_r+0x4d0>
 8007f74:	9b08      	ldr	r3, [sp, #32]
 8007f76:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	f000 80fd 	beq.w	800817a <_dtoa_r+0xba2>
 8007f80:	2d00      	cmp	r5, #0
 8007f82:	dd05      	ble.n	8007f90 <_dtoa_r+0x9b8>
 8007f84:	4639      	mov	r1, r7
 8007f86:	462a      	mov	r2, r5
 8007f88:	4620      	mov	r0, r4
 8007f8a:	f000 fb3d 	bl	8008608 <__lshift>
 8007f8e:	4607      	mov	r7, r0
 8007f90:	9b06      	ldr	r3, [sp, #24]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d05c      	beq.n	8008050 <_dtoa_r+0xa78>
 8007f96:	6879      	ldr	r1, [r7, #4]
 8007f98:	4620      	mov	r0, r4
 8007f9a:	f000 f923 	bl	80081e4 <_Balloc>
 8007f9e:	4605      	mov	r5, r0
 8007fa0:	b928      	cbnz	r0, 8007fae <_dtoa_r+0x9d6>
 8007fa2:	4b80      	ldr	r3, [pc, #512]	; (80081a4 <_dtoa_r+0xbcc>)
 8007fa4:	4602      	mov	r2, r0
 8007fa6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007faa:	f7ff bb2e 	b.w	800760a <_dtoa_r+0x32>
 8007fae:	693a      	ldr	r2, [r7, #16]
 8007fb0:	3202      	adds	r2, #2
 8007fb2:	0092      	lsls	r2, r2, #2
 8007fb4:	f107 010c 	add.w	r1, r7, #12
 8007fb8:	300c      	adds	r0, #12
 8007fba:	f000 f905 	bl	80081c8 <memcpy>
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	4629      	mov	r1, r5
 8007fc2:	4620      	mov	r0, r4
 8007fc4:	f000 fb20 	bl	8008608 <__lshift>
 8007fc8:	9b00      	ldr	r3, [sp, #0]
 8007fca:	3301      	adds	r3, #1
 8007fcc:	9301      	str	r3, [sp, #4]
 8007fce:	9b00      	ldr	r3, [sp, #0]
 8007fd0:	444b      	add	r3, r9
 8007fd2:	9307      	str	r3, [sp, #28]
 8007fd4:	9b02      	ldr	r3, [sp, #8]
 8007fd6:	f003 0301 	and.w	r3, r3, #1
 8007fda:	46b8      	mov	r8, r7
 8007fdc:	9306      	str	r3, [sp, #24]
 8007fde:	4607      	mov	r7, r0
 8007fe0:	9b01      	ldr	r3, [sp, #4]
 8007fe2:	4631      	mov	r1, r6
 8007fe4:	3b01      	subs	r3, #1
 8007fe6:	4658      	mov	r0, fp
 8007fe8:	9302      	str	r3, [sp, #8]
 8007fea:	f7ff fa67 	bl	80074bc <quorem>
 8007fee:	4603      	mov	r3, r0
 8007ff0:	3330      	adds	r3, #48	; 0x30
 8007ff2:	9004      	str	r0, [sp, #16]
 8007ff4:	4641      	mov	r1, r8
 8007ff6:	4658      	mov	r0, fp
 8007ff8:	9308      	str	r3, [sp, #32]
 8007ffa:	f000 fb71 	bl	80086e0 <__mcmp>
 8007ffe:	463a      	mov	r2, r7
 8008000:	4681      	mov	r9, r0
 8008002:	4631      	mov	r1, r6
 8008004:	4620      	mov	r0, r4
 8008006:	f000 fb87 	bl	8008718 <__mdiff>
 800800a:	68c2      	ldr	r2, [r0, #12]
 800800c:	9b08      	ldr	r3, [sp, #32]
 800800e:	4605      	mov	r5, r0
 8008010:	bb02      	cbnz	r2, 8008054 <_dtoa_r+0xa7c>
 8008012:	4601      	mov	r1, r0
 8008014:	4658      	mov	r0, fp
 8008016:	f000 fb63 	bl	80086e0 <__mcmp>
 800801a:	9b08      	ldr	r3, [sp, #32]
 800801c:	4602      	mov	r2, r0
 800801e:	4629      	mov	r1, r5
 8008020:	4620      	mov	r0, r4
 8008022:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008026:	f000 f91d 	bl	8008264 <_Bfree>
 800802a:	9b05      	ldr	r3, [sp, #20]
 800802c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800802e:	9d01      	ldr	r5, [sp, #4]
 8008030:	ea43 0102 	orr.w	r1, r3, r2
 8008034:	9b06      	ldr	r3, [sp, #24]
 8008036:	430b      	orrs	r3, r1
 8008038:	9b08      	ldr	r3, [sp, #32]
 800803a:	d10d      	bne.n	8008058 <_dtoa_r+0xa80>
 800803c:	2b39      	cmp	r3, #57	; 0x39
 800803e:	d029      	beq.n	8008094 <_dtoa_r+0xabc>
 8008040:	f1b9 0f00 	cmp.w	r9, #0
 8008044:	dd01      	ble.n	800804a <_dtoa_r+0xa72>
 8008046:	9b04      	ldr	r3, [sp, #16]
 8008048:	3331      	adds	r3, #49	; 0x31
 800804a:	9a02      	ldr	r2, [sp, #8]
 800804c:	7013      	strb	r3, [r2, #0]
 800804e:	e774      	b.n	8007f3a <_dtoa_r+0x962>
 8008050:	4638      	mov	r0, r7
 8008052:	e7b9      	b.n	8007fc8 <_dtoa_r+0x9f0>
 8008054:	2201      	movs	r2, #1
 8008056:	e7e2      	b.n	800801e <_dtoa_r+0xa46>
 8008058:	f1b9 0f00 	cmp.w	r9, #0
 800805c:	db06      	blt.n	800806c <_dtoa_r+0xa94>
 800805e:	9905      	ldr	r1, [sp, #20]
 8008060:	ea41 0909 	orr.w	r9, r1, r9
 8008064:	9906      	ldr	r1, [sp, #24]
 8008066:	ea59 0101 	orrs.w	r1, r9, r1
 800806a:	d120      	bne.n	80080ae <_dtoa_r+0xad6>
 800806c:	2a00      	cmp	r2, #0
 800806e:	ddec      	ble.n	800804a <_dtoa_r+0xa72>
 8008070:	4659      	mov	r1, fp
 8008072:	2201      	movs	r2, #1
 8008074:	4620      	mov	r0, r4
 8008076:	9301      	str	r3, [sp, #4]
 8008078:	f000 fac6 	bl	8008608 <__lshift>
 800807c:	4631      	mov	r1, r6
 800807e:	4683      	mov	fp, r0
 8008080:	f000 fb2e 	bl	80086e0 <__mcmp>
 8008084:	2800      	cmp	r0, #0
 8008086:	9b01      	ldr	r3, [sp, #4]
 8008088:	dc02      	bgt.n	8008090 <_dtoa_r+0xab8>
 800808a:	d1de      	bne.n	800804a <_dtoa_r+0xa72>
 800808c:	07da      	lsls	r2, r3, #31
 800808e:	d5dc      	bpl.n	800804a <_dtoa_r+0xa72>
 8008090:	2b39      	cmp	r3, #57	; 0x39
 8008092:	d1d8      	bne.n	8008046 <_dtoa_r+0xa6e>
 8008094:	9a02      	ldr	r2, [sp, #8]
 8008096:	2339      	movs	r3, #57	; 0x39
 8008098:	7013      	strb	r3, [r2, #0]
 800809a:	462b      	mov	r3, r5
 800809c:	461d      	mov	r5, r3
 800809e:	3b01      	subs	r3, #1
 80080a0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80080a4:	2a39      	cmp	r2, #57	; 0x39
 80080a6:	d050      	beq.n	800814a <_dtoa_r+0xb72>
 80080a8:	3201      	adds	r2, #1
 80080aa:	701a      	strb	r2, [r3, #0]
 80080ac:	e745      	b.n	8007f3a <_dtoa_r+0x962>
 80080ae:	2a00      	cmp	r2, #0
 80080b0:	dd03      	ble.n	80080ba <_dtoa_r+0xae2>
 80080b2:	2b39      	cmp	r3, #57	; 0x39
 80080b4:	d0ee      	beq.n	8008094 <_dtoa_r+0xabc>
 80080b6:	3301      	adds	r3, #1
 80080b8:	e7c7      	b.n	800804a <_dtoa_r+0xa72>
 80080ba:	9a01      	ldr	r2, [sp, #4]
 80080bc:	9907      	ldr	r1, [sp, #28]
 80080be:	f802 3c01 	strb.w	r3, [r2, #-1]
 80080c2:	428a      	cmp	r2, r1
 80080c4:	d02a      	beq.n	800811c <_dtoa_r+0xb44>
 80080c6:	4659      	mov	r1, fp
 80080c8:	2300      	movs	r3, #0
 80080ca:	220a      	movs	r2, #10
 80080cc:	4620      	mov	r0, r4
 80080ce:	f000 f8eb 	bl	80082a8 <__multadd>
 80080d2:	45b8      	cmp	r8, r7
 80080d4:	4683      	mov	fp, r0
 80080d6:	f04f 0300 	mov.w	r3, #0
 80080da:	f04f 020a 	mov.w	r2, #10
 80080de:	4641      	mov	r1, r8
 80080e0:	4620      	mov	r0, r4
 80080e2:	d107      	bne.n	80080f4 <_dtoa_r+0xb1c>
 80080e4:	f000 f8e0 	bl	80082a8 <__multadd>
 80080e8:	4680      	mov	r8, r0
 80080ea:	4607      	mov	r7, r0
 80080ec:	9b01      	ldr	r3, [sp, #4]
 80080ee:	3301      	adds	r3, #1
 80080f0:	9301      	str	r3, [sp, #4]
 80080f2:	e775      	b.n	8007fe0 <_dtoa_r+0xa08>
 80080f4:	f000 f8d8 	bl	80082a8 <__multadd>
 80080f8:	4639      	mov	r1, r7
 80080fa:	4680      	mov	r8, r0
 80080fc:	2300      	movs	r3, #0
 80080fe:	220a      	movs	r2, #10
 8008100:	4620      	mov	r0, r4
 8008102:	f000 f8d1 	bl	80082a8 <__multadd>
 8008106:	4607      	mov	r7, r0
 8008108:	e7f0      	b.n	80080ec <_dtoa_r+0xb14>
 800810a:	f1b9 0f00 	cmp.w	r9, #0
 800810e:	9a00      	ldr	r2, [sp, #0]
 8008110:	bfcc      	ite	gt
 8008112:	464d      	movgt	r5, r9
 8008114:	2501      	movle	r5, #1
 8008116:	4415      	add	r5, r2
 8008118:	f04f 0800 	mov.w	r8, #0
 800811c:	4659      	mov	r1, fp
 800811e:	2201      	movs	r2, #1
 8008120:	4620      	mov	r0, r4
 8008122:	9301      	str	r3, [sp, #4]
 8008124:	f000 fa70 	bl	8008608 <__lshift>
 8008128:	4631      	mov	r1, r6
 800812a:	4683      	mov	fp, r0
 800812c:	f000 fad8 	bl	80086e0 <__mcmp>
 8008130:	2800      	cmp	r0, #0
 8008132:	dcb2      	bgt.n	800809a <_dtoa_r+0xac2>
 8008134:	d102      	bne.n	800813c <_dtoa_r+0xb64>
 8008136:	9b01      	ldr	r3, [sp, #4]
 8008138:	07db      	lsls	r3, r3, #31
 800813a:	d4ae      	bmi.n	800809a <_dtoa_r+0xac2>
 800813c:	462b      	mov	r3, r5
 800813e:	461d      	mov	r5, r3
 8008140:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008144:	2a30      	cmp	r2, #48	; 0x30
 8008146:	d0fa      	beq.n	800813e <_dtoa_r+0xb66>
 8008148:	e6f7      	b.n	8007f3a <_dtoa_r+0x962>
 800814a:	9a00      	ldr	r2, [sp, #0]
 800814c:	429a      	cmp	r2, r3
 800814e:	d1a5      	bne.n	800809c <_dtoa_r+0xac4>
 8008150:	f10a 0a01 	add.w	sl, sl, #1
 8008154:	2331      	movs	r3, #49	; 0x31
 8008156:	e779      	b.n	800804c <_dtoa_r+0xa74>
 8008158:	4b13      	ldr	r3, [pc, #76]	; (80081a8 <_dtoa_r+0xbd0>)
 800815a:	f7ff baaf 	b.w	80076bc <_dtoa_r+0xe4>
 800815e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008160:	2b00      	cmp	r3, #0
 8008162:	f47f aa86 	bne.w	8007672 <_dtoa_r+0x9a>
 8008166:	4b11      	ldr	r3, [pc, #68]	; (80081ac <_dtoa_r+0xbd4>)
 8008168:	f7ff baa8 	b.w	80076bc <_dtoa_r+0xe4>
 800816c:	f1b9 0f00 	cmp.w	r9, #0
 8008170:	dc03      	bgt.n	800817a <_dtoa_r+0xba2>
 8008172:	9b05      	ldr	r3, [sp, #20]
 8008174:	2b02      	cmp	r3, #2
 8008176:	f73f aec9 	bgt.w	8007f0c <_dtoa_r+0x934>
 800817a:	9d00      	ldr	r5, [sp, #0]
 800817c:	4631      	mov	r1, r6
 800817e:	4658      	mov	r0, fp
 8008180:	f7ff f99c 	bl	80074bc <quorem>
 8008184:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008188:	f805 3b01 	strb.w	r3, [r5], #1
 800818c:	9a00      	ldr	r2, [sp, #0]
 800818e:	1aaa      	subs	r2, r5, r2
 8008190:	4591      	cmp	r9, r2
 8008192:	ddba      	ble.n	800810a <_dtoa_r+0xb32>
 8008194:	4659      	mov	r1, fp
 8008196:	2300      	movs	r3, #0
 8008198:	220a      	movs	r2, #10
 800819a:	4620      	mov	r0, r4
 800819c:	f000 f884 	bl	80082a8 <__multadd>
 80081a0:	4683      	mov	fp, r0
 80081a2:	e7eb      	b.n	800817c <_dtoa_r+0xba4>
 80081a4:	08009b27 	.word	0x08009b27
 80081a8:	08009a80 	.word	0x08009a80
 80081ac:	08009aa4 	.word	0x08009aa4

080081b0 <_localeconv_r>:
 80081b0:	4800      	ldr	r0, [pc, #0]	; (80081b4 <_localeconv_r+0x4>)
 80081b2:	4770      	bx	lr
 80081b4:	20000178 	.word	0x20000178

080081b8 <malloc>:
 80081b8:	4b02      	ldr	r3, [pc, #8]	; (80081c4 <malloc+0xc>)
 80081ba:	4601      	mov	r1, r0
 80081bc:	6818      	ldr	r0, [r3, #0]
 80081be:	f000 bbef 	b.w	80089a0 <_malloc_r>
 80081c2:	bf00      	nop
 80081c4:	20000024 	.word	0x20000024

080081c8 <memcpy>:
 80081c8:	440a      	add	r2, r1
 80081ca:	4291      	cmp	r1, r2
 80081cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80081d0:	d100      	bne.n	80081d4 <memcpy+0xc>
 80081d2:	4770      	bx	lr
 80081d4:	b510      	push	{r4, lr}
 80081d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081de:	4291      	cmp	r1, r2
 80081e0:	d1f9      	bne.n	80081d6 <memcpy+0xe>
 80081e2:	bd10      	pop	{r4, pc}

080081e4 <_Balloc>:
 80081e4:	b570      	push	{r4, r5, r6, lr}
 80081e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80081e8:	4604      	mov	r4, r0
 80081ea:	460d      	mov	r5, r1
 80081ec:	b976      	cbnz	r6, 800820c <_Balloc+0x28>
 80081ee:	2010      	movs	r0, #16
 80081f0:	f7ff ffe2 	bl	80081b8 <malloc>
 80081f4:	4602      	mov	r2, r0
 80081f6:	6260      	str	r0, [r4, #36]	; 0x24
 80081f8:	b920      	cbnz	r0, 8008204 <_Balloc+0x20>
 80081fa:	4b18      	ldr	r3, [pc, #96]	; (800825c <_Balloc+0x78>)
 80081fc:	4818      	ldr	r0, [pc, #96]	; (8008260 <_Balloc+0x7c>)
 80081fe:	2166      	movs	r1, #102	; 0x66
 8008200:	f000 fd94 	bl	8008d2c <__assert_func>
 8008204:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008208:	6006      	str	r6, [r0, #0]
 800820a:	60c6      	str	r6, [r0, #12]
 800820c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800820e:	68f3      	ldr	r3, [r6, #12]
 8008210:	b183      	cbz	r3, 8008234 <_Balloc+0x50>
 8008212:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008214:	68db      	ldr	r3, [r3, #12]
 8008216:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800821a:	b9b8      	cbnz	r0, 800824c <_Balloc+0x68>
 800821c:	2101      	movs	r1, #1
 800821e:	fa01 f605 	lsl.w	r6, r1, r5
 8008222:	1d72      	adds	r2, r6, #5
 8008224:	0092      	lsls	r2, r2, #2
 8008226:	4620      	mov	r0, r4
 8008228:	f000 fb5a 	bl	80088e0 <_calloc_r>
 800822c:	b160      	cbz	r0, 8008248 <_Balloc+0x64>
 800822e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008232:	e00e      	b.n	8008252 <_Balloc+0x6e>
 8008234:	2221      	movs	r2, #33	; 0x21
 8008236:	2104      	movs	r1, #4
 8008238:	4620      	mov	r0, r4
 800823a:	f000 fb51 	bl	80088e0 <_calloc_r>
 800823e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008240:	60f0      	str	r0, [r6, #12]
 8008242:	68db      	ldr	r3, [r3, #12]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d1e4      	bne.n	8008212 <_Balloc+0x2e>
 8008248:	2000      	movs	r0, #0
 800824a:	bd70      	pop	{r4, r5, r6, pc}
 800824c:	6802      	ldr	r2, [r0, #0]
 800824e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008252:	2300      	movs	r3, #0
 8008254:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008258:	e7f7      	b.n	800824a <_Balloc+0x66>
 800825a:	bf00      	nop
 800825c:	08009ab1 	.word	0x08009ab1
 8008260:	08009b38 	.word	0x08009b38

08008264 <_Bfree>:
 8008264:	b570      	push	{r4, r5, r6, lr}
 8008266:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008268:	4605      	mov	r5, r0
 800826a:	460c      	mov	r4, r1
 800826c:	b976      	cbnz	r6, 800828c <_Bfree+0x28>
 800826e:	2010      	movs	r0, #16
 8008270:	f7ff ffa2 	bl	80081b8 <malloc>
 8008274:	4602      	mov	r2, r0
 8008276:	6268      	str	r0, [r5, #36]	; 0x24
 8008278:	b920      	cbnz	r0, 8008284 <_Bfree+0x20>
 800827a:	4b09      	ldr	r3, [pc, #36]	; (80082a0 <_Bfree+0x3c>)
 800827c:	4809      	ldr	r0, [pc, #36]	; (80082a4 <_Bfree+0x40>)
 800827e:	218a      	movs	r1, #138	; 0x8a
 8008280:	f000 fd54 	bl	8008d2c <__assert_func>
 8008284:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008288:	6006      	str	r6, [r0, #0]
 800828a:	60c6      	str	r6, [r0, #12]
 800828c:	b13c      	cbz	r4, 800829e <_Bfree+0x3a>
 800828e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008290:	6862      	ldr	r2, [r4, #4]
 8008292:	68db      	ldr	r3, [r3, #12]
 8008294:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008298:	6021      	str	r1, [r4, #0]
 800829a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800829e:	bd70      	pop	{r4, r5, r6, pc}
 80082a0:	08009ab1 	.word	0x08009ab1
 80082a4:	08009b38 	.word	0x08009b38

080082a8 <__multadd>:
 80082a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082ac:	690e      	ldr	r6, [r1, #16]
 80082ae:	4607      	mov	r7, r0
 80082b0:	4698      	mov	r8, r3
 80082b2:	460c      	mov	r4, r1
 80082b4:	f101 0014 	add.w	r0, r1, #20
 80082b8:	2300      	movs	r3, #0
 80082ba:	6805      	ldr	r5, [r0, #0]
 80082bc:	b2a9      	uxth	r1, r5
 80082be:	fb02 8101 	mla	r1, r2, r1, r8
 80082c2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80082c6:	0c2d      	lsrs	r5, r5, #16
 80082c8:	fb02 c505 	mla	r5, r2, r5, ip
 80082cc:	b289      	uxth	r1, r1
 80082ce:	3301      	adds	r3, #1
 80082d0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80082d4:	429e      	cmp	r6, r3
 80082d6:	f840 1b04 	str.w	r1, [r0], #4
 80082da:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80082de:	dcec      	bgt.n	80082ba <__multadd+0x12>
 80082e0:	f1b8 0f00 	cmp.w	r8, #0
 80082e4:	d022      	beq.n	800832c <__multadd+0x84>
 80082e6:	68a3      	ldr	r3, [r4, #8]
 80082e8:	42b3      	cmp	r3, r6
 80082ea:	dc19      	bgt.n	8008320 <__multadd+0x78>
 80082ec:	6861      	ldr	r1, [r4, #4]
 80082ee:	4638      	mov	r0, r7
 80082f0:	3101      	adds	r1, #1
 80082f2:	f7ff ff77 	bl	80081e4 <_Balloc>
 80082f6:	4605      	mov	r5, r0
 80082f8:	b928      	cbnz	r0, 8008306 <__multadd+0x5e>
 80082fa:	4602      	mov	r2, r0
 80082fc:	4b0d      	ldr	r3, [pc, #52]	; (8008334 <__multadd+0x8c>)
 80082fe:	480e      	ldr	r0, [pc, #56]	; (8008338 <__multadd+0x90>)
 8008300:	21b5      	movs	r1, #181	; 0xb5
 8008302:	f000 fd13 	bl	8008d2c <__assert_func>
 8008306:	6922      	ldr	r2, [r4, #16]
 8008308:	3202      	adds	r2, #2
 800830a:	f104 010c 	add.w	r1, r4, #12
 800830e:	0092      	lsls	r2, r2, #2
 8008310:	300c      	adds	r0, #12
 8008312:	f7ff ff59 	bl	80081c8 <memcpy>
 8008316:	4621      	mov	r1, r4
 8008318:	4638      	mov	r0, r7
 800831a:	f7ff ffa3 	bl	8008264 <_Bfree>
 800831e:	462c      	mov	r4, r5
 8008320:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008324:	3601      	adds	r6, #1
 8008326:	f8c3 8014 	str.w	r8, [r3, #20]
 800832a:	6126      	str	r6, [r4, #16]
 800832c:	4620      	mov	r0, r4
 800832e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008332:	bf00      	nop
 8008334:	08009b27 	.word	0x08009b27
 8008338:	08009b38 	.word	0x08009b38

0800833c <__hi0bits>:
 800833c:	0c03      	lsrs	r3, r0, #16
 800833e:	041b      	lsls	r3, r3, #16
 8008340:	b9d3      	cbnz	r3, 8008378 <__hi0bits+0x3c>
 8008342:	0400      	lsls	r0, r0, #16
 8008344:	2310      	movs	r3, #16
 8008346:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800834a:	bf04      	itt	eq
 800834c:	0200      	lsleq	r0, r0, #8
 800834e:	3308      	addeq	r3, #8
 8008350:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008354:	bf04      	itt	eq
 8008356:	0100      	lsleq	r0, r0, #4
 8008358:	3304      	addeq	r3, #4
 800835a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800835e:	bf04      	itt	eq
 8008360:	0080      	lsleq	r0, r0, #2
 8008362:	3302      	addeq	r3, #2
 8008364:	2800      	cmp	r0, #0
 8008366:	db05      	blt.n	8008374 <__hi0bits+0x38>
 8008368:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800836c:	f103 0301 	add.w	r3, r3, #1
 8008370:	bf08      	it	eq
 8008372:	2320      	moveq	r3, #32
 8008374:	4618      	mov	r0, r3
 8008376:	4770      	bx	lr
 8008378:	2300      	movs	r3, #0
 800837a:	e7e4      	b.n	8008346 <__hi0bits+0xa>

0800837c <__lo0bits>:
 800837c:	6803      	ldr	r3, [r0, #0]
 800837e:	f013 0207 	ands.w	r2, r3, #7
 8008382:	4601      	mov	r1, r0
 8008384:	d00b      	beq.n	800839e <__lo0bits+0x22>
 8008386:	07da      	lsls	r2, r3, #31
 8008388:	d424      	bmi.n	80083d4 <__lo0bits+0x58>
 800838a:	0798      	lsls	r0, r3, #30
 800838c:	bf49      	itett	mi
 800838e:	085b      	lsrmi	r3, r3, #1
 8008390:	089b      	lsrpl	r3, r3, #2
 8008392:	2001      	movmi	r0, #1
 8008394:	600b      	strmi	r3, [r1, #0]
 8008396:	bf5c      	itt	pl
 8008398:	600b      	strpl	r3, [r1, #0]
 800839a:	2002      	movpl	r0, #2
 800839c:	4770      	bx	lr
 800839e:	b298      	uxth	r0, r3
 80083a0:	b9b0      	cbnz	r0, 80083d0 <__lo0bits+0x54>
 80083a2:	0c1b      	lsrs	r3, r3, #16
 80083a4:	2010      	movs	r0, #16
 80083a6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80083aa:	bf04      	itt	eq
 80083ac:	0a1b      	lsreq	r3, r3, #8
 80083ae:	3008      	addeq	r0, #8
 80083b0:	071a      	lsls	r2, r3, #28
 80083b2:	bf04      	itt	eq
 80083b4:	091b      	lsreq	r3, r3, #4
 80083b6:	3004      	addeq	r0, #4
 80083b8:	079a      	lsls	r2, r3, #30
 80083ba:	bf04      	itt	eq
 80083bc:	089b      	lsreq	r3, r3, #2
 80083be:	3002      	addeq	r0, #2
 80083c0:	07da      	lsls	r2, r3, #31
 80083c2:	d403      	bmi.n	80083cc <__lo0bits+0x50>
 80083c4:	085b      	lsrs	r3, r3, #1
 80083c6:	f100 0001 	add.w	r0, r0, #1
 80083ca:	d005      	beq.n	80083d8 <__lo0bits+0x5c>
 80083cc:	600b      	str	r3, [r1, #0]
 80083ce:	4770      	bx	lr
 80083d0:	4610      	mov	r0, r2
 80083d2:	e7e8      	b.n	80083a6 <__lo0bits+0x2a>
 80083d4:	2000      	movs	r0, #0
 80083d6:	4770      	bx	lr
 80083d8:	2020      	movs	r0, #32
 80083da:	4770      	bx	lr

080083dc <__i2b>:
 80083dc:	b510      	push	{r4, lr}
 80083de:	460c      	mov	r4, r1
 80083e0:	2101      	movs	r1, #1
 80083e2:	f7ff feff 	bl	80081e4 <_Balloc>
 80083e6:	4602      	mov	r2, r0
 80083e8:	b928      	cbnz	r0, 80083f6 <__i2b+0x1a>
 80083ea:	4b05      	ldr	r3, [pc, #20]	; (8008400 <__i2b+0x24>)
 80083ec:	4805      	ldr	r0, [pc, #20]	; (8008404 <__i2b+0x28>)
 80083ee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80083f2:	f000 fc9b 	bl	8008d2c <__assert_func>
 80083f6:	2301      	movs	r3, #1
 80083f8:	6144      	str	r4, [r0, #20]
 80083fa:	6103      	str	r3, [r0, #16]
 80083fc:	bd10      	pop	{r4, pc}
 80083fe:	bf00      	nop
 8008400:	08009b27 	.word	0x08009b27
 8008404:	08009b38 	.word	0x08009b38

08008408 <__multiply>:
 8008408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800840c:	4614      	mov	r4, r2
 800840e:	690a      	ldr	r2, [r1, #16]
 8008410:	6923      	ldr	r3, [r4, #16]
 8008412:	429a      	cmp	r2, r3
 8008414:	bfb8      	it	lt
 8008416:	460b      	movlt	r3, r1
 8008418:	460d      	mov	r5, r1
 800841a:	bfbc      	itt	lt
 800841c:	4625      	movlt	r5, r4
 800841e:	461c      	movlt	r4, r3
 8008420:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008424:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008428:	68ab      	ldr	r3, [r5, #8]
 800842a:	6869      	ldr	r1, [r5, #4]
 800842c:	eb0a 0709 	add.w	r7, sl, r9
 8008430:	42bb      	cmp	r3, r7
 8008432:	b085      	sub	sp, #20
 8008434:	bfb8      	it	lt
 8008436:	3101      	addlt	r1, #1
 8008438:	f7ff fed4 	bl	80081e4 <_Balloc>
 800843c:	b930      	cbnz	r0, 800844c <__multiply+0x44>
 800843e:	4602      	mov	r2, r0
 8008440:	4b42      	ldr	r3, [pc, #264]	; (800854c <__multiply+0x144>)
 8008442:	4843      	ldr	r0, [pc, #268]	; (8008550 <__multiply+0x148>)
 8008444:	f240 115d 	movw	r1, #349	; 0x15d
 8008448:	f000 fc70 	bl	8008d2c <__assert_func>
 800844c:	f100 0614 	add.w	r6, r0, #20
 8008450:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008454:	4633      	mov	r3, r6
 8008456:	2200      	movs	r2, #0
 8008458:	4543      	cmp	r3, r8
 800845a:	d31e      	bcc.n	800849a <__multiply+0x92>
 800845c:	f105 0c14 	add.w	ip, r5, #20
 8008460:	f104 0314 	add.w	r3, r4, #20
 8008464:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008468:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800846c:	9202      	str	r2, [sp, #8]
 800846e:	ebac 0205 	sub.w	r2, ip, r5
 8008472:	3a15      	subs	r2, #21
 8008474:	f022 0203 	bic.w	r2, r2, #3
 8008478:	3204      	adds	r2, #4
 800847a:	f105 0115 	add.w	r1, r5, #21
 800847e:	458c      	cmp	ip, r1
 8008480:	bf38      	it	cc
 8008482:	2204      	movcc	r2, #4
 8008484:	9201      	str	r2, [sp, #4]
 8008486:	9a02      	ldr	r2, [sp, #8]
 8008488:	9303      	str	r3, [sp, #12]
 800848a:	429a      	cmp	r2, r3
 800848c:	d808      	bhi.n	80084a0 <__multiply+0x98>
 800848e:	2f00      	cmp	r7, #0
 8008490:	dc55      	bgt.n	800853e <__multiply+0x136>
 8008492:	6107      	str	r7, [r0, #16]
 8008494:	b005      	add	sp, #20
 8008496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800849a:	f843 2b04 	str.w	r2, [r3], #4
 800849e:	e7db      	b.n	8008458 <__multiply+0x50>
 80084a0:	f8b3 a000 	ldrh.w	sl, [r3]
 80084a4:	f1ba 0f00 	cmp.w	sl, #0
 80084a8:	d020      	beq.n	80084ec <__multiply+0xe4>
 80084aa:	f105 0e14 	add.w	lr, r5, #20
 80084ae:	46b1      	mov	r9, r6
 80084b0:	2200      	movs	r2, #0
 80084b2:	f85e 4b04 	ldr.w	r4, [lr], #4
 80084b6:	f8d9 b000 	ldr.w	fp, [r9]
 80084ba:	b2a1      	uxth	r1, r4
 80084bc:	fa1f fb8b 	uxth.w	fp, fp
 80084c0:	fb0a b101 	mla	r1, sl, r1, fp
 80084c4:	4411      	add	r1, r2
 80084c6:	f8d9 2000 	ldr.w	r2, [r9]
 80084ca:	0c24      	lsrs	r4, r4, #16
 80084cc:	0c12      	lsrs	r2, r2, #16
 80084ce:	fb0a 2404 	mla	r4, sl, r4, r2
 80084d2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80084d6:	b289      	uxth	r1, r1
 80084d8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80084dc:	45f4      	cmp	ip, lr
 80084de:	f849 1b04 	str.w	r1, [r9], #4
 80084e2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80084e6:	d8e4      	bhi.n	80084b2 <__multiply+0xaa>
 80084e8:	9901      	ldr	r1, [sp, #4]
 80084ea:	5072      	str	r2, [r6, r1]
 80084ec:	9a03      	ldr	r2, [sp, #12]
 80084ee:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80084f2:	3304      	adds	r3, #4
 80084f4:	f1b9 0f00 	cmp.w	r9, #0
 80084f8:	d01f      	beq.n	800853a <__multiply+0x132>
 80084fa:	6834      	ldr	r4, [r6, #0]
 80084fc:	f105 0114 	add.w	r1, r5, #20
 8008500:	46b6      	mov	lr, r6
 8008502:	f04f 0a00 	mov.w	sl, #0
 8008506:	880a      	ldrh	r2, [r1, #0]
 8008508:	f8be b002 	ldrh.w	fp, [lr, #2]
 800850c:	fb09 b202 	mla	r2, r9, r2, fp
 8008510:	4492      	add	sl, r2
 8008512:	b2a4      	uxth	r4, r4
 8008514:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008518:	f84e 4b04 	str.w	r4, [lr], #4
 800851c:	f851 4b04 	ldr.w	r4, [r1], #4
 8008520:	f8be 2000 	ldrh.w	r2, [lr]
 8008524:	0c24      	lsrs	r4, r4, #16
 8008526:	fb09 2404 	mla	r4, r9, r4, r2
 800852a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800852e:	458c      	cmp	ip, r1
 8008530:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008534:	d8e7      	bhi.n	8008506 <__multiply+0xfe>
 8008536:	9a01      	ldr	r2, [sp, #4]
 8008538:	50b4      	str	r4, [r6, r2]
 800853a:	3604      	adds	r6, #4
 800853c:	e7a3      	b.n	8008486 <__multiply+0x7e>
 800853e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008542:	2b00      	cmp	r3, #0
 8008544:	d1a5      	bne.n	8008492 <__multiply+0x8a>
 8008546:	3f01      	subs	r7, #1
 8008548:	e7a1      	b.n	800848e <__multiply+0x86>
 800854a:	bf00      	nop
 800854c:	08009b27 	.word	0x08009b27
 8008550:	08009b38 	.word	0x08009b38

08008554 <__pow5mult>:
 8008554:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008558:	4615      	mov	r5, r2
 800855a:	f012 0203 	ands.w	r2, r2, #3
 800855e:	4606      	mov	r6, r0
 8008560:	460f      	mov	r7, r1
 8008562:	d007      	beq.n	8008574 <__pow5mult+0x20>
 8008564:	4c25      	ldr	r4, [pc, #148]	; (80085fc <__pow5mult+0xa8>)
 8008566:	3a01      	subs	r2, #1
 8008568:	2300      	movs	r3, #0
 800856a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800856e:	f7ff fe9b 	bl	80082a8 <__multadd>
 8008572:	4607      	mov	r7, r0
 8008574:	10ad      	asrs	r5, r5, #2
 8008576:	d03d      	beq.n	80085f4 <__pow5mult+0xa0>
 8008578:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800857a:	b97c      	cbnz	r4, 800859c <__pow5mult+0x48>
 800857c:	2010      	movs	r0, #16
 800857e:	f7ff fe1b 	bl	80081b8 <malloc>
 8008582:	4602      	mov	r2, r0
 8008584:	6270      	str	r0, [r6, #36]	; 0x24
 8008586:	b928      	cbnz	r0, 8008594 <__pow5mult+0x40>
 8008588:	4b1d      	ldr	r3, [pc, #116]	; (8008600 <__pow5mult+0xac>)
 800858a:	481e      	ldr	r0, [pc, #120]	; (8008604 <__pow5mult+0xb0>)
 800858c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008590:	f000 fbcc 	bl	8008d2c <__assert_func>
 8008594:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008598:	6004      	str	r4, [r0, #0]
 800859a:	60c4      	str	r4, [r0, #12]
 800859c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80085a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80085a4:	b94c      	cbnz	r4, 80085ba <__pow5mult+0x66>
 80085a6:	f240 2171 	movw	r1, #625	; 0x271
 80085aa:	4630      	mov	r0, r6
 80085ac:	f7ff ff16 	bl	80083dc <__i2b>
 80085b0:	2300      	movs	r3, #0
 80085b2:	f8c8 0008 	str.w	r0, [r8, #8]
 80085b6:	4604      	mov	r4, r0
 80085b8:	6003      	str	r3, [r0, #0]
 80085ba:	f04f 0900 	mov.w	r9, #0
 80085be:	07eb      	lsls	r3, r5, #31
 80085c0:	d50a      	bpl.n	80085d8 <__pow5mult+0x84>
 80085c2:	4639      	mov	r1, r7
 80085c4:	4622      	mov	r2, r4
 80085c6:	4630      	mov	r0, r6
 80085c8:	f7ff ff1e 	bl	8008408 <__multiply>
 80085cc:	4639      	mov	r1, r7
 80085ce:	4680      	mov	r8, r0
 80085d0:	4630      	mov	r0, r6
 80085d2:	f7ff fe47 	bl	8008264 <_Bfree>
 80085d6:	4647      	mov	r7, r8
 80085d8:	106d      	asrs	r5, r5, #1
 80085da:	d00b      	beq.n	80085f4 <__pow5mult+0xa0>
 80085dc:	6820      	ldr	r0, [r4, #0]
 80085de:	b938      	cbnz	r0, 80085f0 <__pow5mult+0x9c>
 80085e0:	4622      	mov	r2, r4
 80085e2:	4621      	mov	r1, r4
 80085e4:	4630      	mov	r0, r6
 80085e6:	f7ff ff0f 	bl	8008408 <__multiply>
 80085ea:	6020      	str	r0, [r4, #0]
 80085ec:	f8c0 9000 	str.w	r9, [r0]
 80085f0:	4604      	mov	r4, r0
 80085f2:	e7e4      	b.n	80085be <__pow5mult+0x6a>
 80085f4:	4638      	mov	r0, r7
 80085f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085fa:	bf00      	nop
 80085fc:	08009c88 	.word	0x08009c88
 8008600:	08009ab1 	.word	0x08009ab1
 8008604:	08009b38 	.word	0x08009b38

08008608 <__lshift>:
 8008608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800860c:	460c      	mov	r4, r1
 800860e:	6849      	ldr	r1, [r1, #4]
 8008610:	6923      	ldr	r3, [r4, #16]
 8008612:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008616:	68a3      	ldr	r3, [r4, #8]
 8008618:	4607      	mov	r7, r0
 800861a:	4691      	mov	r9, r2
 800861c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008620:	f108 0601 	add.w	r6, r8, #1
 8008624:	42b3      	cmp	r3, r6
 8008626:	db0b      	blt.n	8008640 <__lshift+0x38>
 8008628:	4638      	mov	r0, r7
 800862a:	f7ff fddb 	bl	80081e4 <_Balloc>
 800862e:	4605      	mov	r5, r0
 8008630:	b948      	cbnz	r0, 8008646 <__lshift+0x3e>
 8008632:	4602      	mov	r2, r0
 8008634:	4b28      	ldr	r3, [pc, #160]	; (80086d8 <__lshift+0xd0>)
 8008636:	4829      	ldr	r0, [pc, #164]	; (80086dc <__lshift+0xd4>)
 8008638:	f240 11d9 	movw	r1, #473	; 0x1d9
 800863c:	f000 fb76 	bl	8008d2c <__assert_func>
 8008640:	3101      	adds	r1, #1
 8008642:	005b      	lsls	r3, r3, #1
 8008644:	e7ee      	b.n	8008624 <__lshift+0x1c>
 8008646:	2300      	movs	r3, #0
 8008648:	f100 0114 	add.w	r1, r0, #20
 800864c:	f100 0210 	add.w	r2, r0, #16
 8008650:	4618      	mov	r0, r3
 8008652:	4553      	cmp	r3, sl
 8008654:	db33      	blt.n	80086be <__lshift+0xb6>
 8008656:	6920      	ldr	r0, [r4, #16]
 8008658:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800865c:	f104 0314 	add.w	r3, r4, #20
 8008660:	f019 091f 	ands.w	r9, r9, #31
 8008664:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008668:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800866c:	d02b      	beq.n	80086c6 <__lshift+0xbe>
 800866e:	f1c9 0e20 	rsb	lr, r9, #32
 8008672:	468a      	mov	sl, r1
 8008674:	2200      	movs	r2, #0
 8008676:	6818      	ldr	r0, [r3, #0]
 8008678:	fa00 f009 	lsl.w	r0, r0, r9
 800867c:	4302      	orrs	r2, r0
 800867e:	f84a 2b04 	str.w	r2, [sl], #4
 8008682:	f853 2b04 	ldr.w	r2, [r3], #4
 8008686:	459c      	cmp	ip, r3
 8008688:	fa22 f20e 	lsr.w	r2, r2, lr
 800868c:	d8f3      	bhi.n	8008676 <__lshift+0x6e>
 800868e:	ebac 0304 	sub.w	r3, ip, r4
 8008692:	3b15      	subs	r3, #21
 8008694:	f023 0303 	bic.w	r3, r3, #3
 8008698:	3304      	adds	r3, #4
 800869a:	f104 0015 	add.w	r0, r4, #21
 800869e:	4584      	cmp	ip, r0
 80086a0:	bf38      	it	cc
 80086a2:	2304      	movcc	r3, #4
 80086a4:	50ca      	str	r2, [r1, r3]
 80086a6:	b10a      	cbz	r2, 80086ac <__lshift+0xa4>
 80086a8:	f108 0602 	add.w	r6, r8, #2
 80086ac:	3e01      	subs	r6, #1
 80086ae:	4638      	mov	r0, r7
 80086b0:	612e      	str	r6, [r5, #16]
 80086b2:	4621      	mov	r1, r4
 80086b4:	f7ff fdd6 	bl	8008264 <_Bfree>
 80086b8:	4628      	mov	r0, r5
 80086ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086be:	f842 0f04 	str.w	r0, [r2, #4]!
 80086c2:	3301      	adds	r3, #1
 80086c4:	e7c5      	b.n	8008652 <__lshift+0x4a>
 80086c6:	3904      	subs	r1, #4
 80086c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80086cc:	f841 2f04 	str.w	r2, [r1, #4]!
 80086d0:	459c      	cmp	ip, r3
 80086d2:	d8f9      	bhi.n	80086c8 <__lshift+0xc0>
 80086d4:	e7ea      	b.n	80086ac <__lshift+0xa4>
 80086d6:	bf00      	nop
 80086d8:	08009b27 	.word	0x08009b27
 80086dc:	08009b38 	.word	0x08009b38

080086e0 <__mcmp>:
 80086e0:	b530      	push	{r4, r5, lr}
 80086e2:	6902      	ldr	r2, [r0, #16]
 80086e4:	690c      	ldr	r4, [r1, #16]
 80086e6:	1b12      	subs	r2, r2, r4
 80086e8:	d10e      	bne.n	8008708 <__mcmp+0x28>
 80086ea:	f100 0314 	add.w	r3, r0, #20
 80086ee:	3114      	adds	r1, #20
 80086f0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80086f4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80086f8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80086fc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008700:	42a5      	cmp	r5, r4
 8008702:	d003      	beq.n	800870c <__mcmp+0x2c>
 8008704:	d305      	bcc.n	8008712 <__mcmp+0x32>
 8008706:	2201      	movs	r2, #1
 8008708:	4610      	mov	r0, r2
 800870a:	bd30      	pop	{r4, r5, pc}
 800870c:	4283      	cmp	r3, r0
 800870e:	d3f3      	bcc.n	80086f8 <__mcmp+0x18>
 8008710:	e7fa      	b.n	8008708 <__mcmp+0x28>
 8008712:	f04f 32ff 	mov.w	r2, #4294967295
 8008716:	e7f7      	b.n	8008708 <__mcmp+0x28>

08008718 <__mdiff>:
 8008718:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800871c:	460c      	mov	r4, r1
 800871e:	4606      	mov	r6, r0
 8008720:	4611      	mov	r1, r2
 8008722:	4620      	mov	r0, r4
 8008724:	4617      	mov	r7, r2
 8008726:	f7ff ffdb 	bl	80086e0 <__mcmp>
 800872a:	1e05      	subs	r5, r0, #0
 800872c:	d110      	bne.n	8008750 <__mdiff+0x38>
 800872e:	4629      	mov	r1, r5
 8008730:	4630      	mov	r0, r6
 8008732:	f7ff fd57 	bl	80081e4 <_Balloc>
 8008736:	b930      	cbnz	r0, 8008746 <__mdiff+0x2e>
 8008738:	4b39      	ldr	r3, [pc, #228]	; (8008820 <__mdiff+0x108>)
 800873a:	4602      	mov	r2, r0
 800873c:	f240 2132 	movw	r1, #562	; 0x232
 8008740:	4838      	ldr	r0, [pc, #224]	; (8008824 <__mdiff+0x10c>)
 8008742:	f000 faf3 	bl	8008d2c <__assert_func>
 8008746:	2301      	movs	r3, #1
 8008748:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800874c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008750:	bfa4      	itt	ge
 8008752:	463b      	movge	r3, r7
 8008754:	4627      	movge	r7, r4
 8008756:	4630      	mov	r0, r6
 8008758:	6879      	ldr	r1, [r7, #4]
 800875a:	bfa6      	itte	ge
 800875c:	461c      	movge	r4, r3
 800875e:	2500      	movge	r5, #0
 8008760:	2501      	movlt	r5, #1
 8008762:	f7ff fd3f 	bl	80081e4 <_Balloc>
 8008766:	b920      	cbnz	r0, 8008772 <__mdiff+0x5a>
 8008768:	4b2d      	ldr	r3, [pc, #180]	; (8008820 <__mdiff+0x108>)
 800876a:	4602      	mov	r2, r0
 800876c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008770:	e7e6      	b.n	8008740 <__mdiff+0x28>
 8008772:	693e      	ldr	r6, [r7, #16]
 8008774:	60c5      	str	r5, [r0, #12]
 8008776:	6925      	ldr	r5, [r4, #16]
 8008778:	f107 0114 	add.w	r1, r7, #20
 800877c:	f104 0914 	add.w	r9, r4, #20
 8008780:	f100 0e14 	add.w	lr, r0, #20
 8008784:	f107 0210 	add.w	r2, r7, #16
 8008788:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800878c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008790:	46f2      	mov	sl, lr
 8008792:	2700      	movs	r7, #0
 8008794:	f859 3b04 	ldr.w	r3, [r9], #4
 8008798:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800879c:	fa1f f883 	uxth.w	r8, r3
 80087a0:	fa17 f78b 	uxtah	r7, r7, fp
 80087a4:	0c1b      	lsrs	r3, r3, #16
 80087a6:	eba7 0808 	sub.w	r8, r7, r8
 80087aa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80087ae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80087b2:	fa1f f888 	uxth.w	r8, r8
 80087b6:	141f      	asrs	r7, r3, #16
 80087b8:	454d      	cmp	r5, r9
 80087ba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80087be:	f84a 3b04 	str.w	r3, [sl], #4
 80087c2:	d8e7      	bhi.n	8008794 <__mdiff+0x7c>
 80087c4:	1b2b      	subs	r3, r5, r4
 80087c6:	3b15      	subs	r3, #21
 80087c8:	f023 0303 	bic.w	r3, r3, #3
 80087cc:	3304      	adds	r3, #4
 80087ce:	3415      	adds	r4, #21
 80087d0:	42a5      	cmp	r5, r4
 80087d2:	bf38      	it	cc
 80087d4:	2304      	movcc	r3, #4
 80087d6:	4419      	add	r1, r3
 80087d8:	4473      	add	r3, lr
 80087da:	469e      	mov	lr, r3
 80087dc:	460d      	mov	r5, r1
 80087de:	4565      	cmp	r5, ip
 80087e0:	d30e      	bcc.n	8008800 <__mdiff+0xe8>
 80087e2:	f10c 0203 	add.w	r2, ip, #3
 80087e6:	1a52      	subs	r2, r2, r1
 80087e8:	f022 0203 	bic.w	r2, r2, #3
 80087ec:	3903      	subs	r1, #3
 80087ee:	458c      	cmp	ip, r1
 80087f0:	bf38      	it	cc
 80087f2:	2200      	movcc	r2, #0
 80087f4:	441a      	add	r2, r3
 80087f6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80087fa:	b17b      	cbz	r3, 800881c <__mdiff+0x104>
 80087fc:	6106      	str	r6, [r0, #16]
 80087fe:	e7a5      	b.n	800874c <__mdiff+0x34>
 8008800:	f855 8b04 	ldr.w	r8, [r5], #4
 8008804:	fa17 f488 	uxtah	r4, r7, r8
 8008808:	1422      	asrs	r2, r4, #16
 800880a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800880e:	b2a4      	uxth	r4, r4
 8008810:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008814:	f84e 4b04 	str.w	r4, [lr], #4
 8008818:	1417      	asrs	r7, r2, #16
 800881a:	e7e0      	b.n	80087de <__mdiff+0xc6>
 800881c:	3e01      	subs	r6, #1
 800881e:	e7ea      	b.n	80087f6 <__mdiff+0xde>
 8008820:	08009b27 	.word	0x08009b27
 8008824:	08009b38 	.word	0x08009b38

08008828 <__d2b>:
 8008828:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800882c:	4689      	mov	r9, r1
 800882e:	2101      	movs	r1, #1
 8008830:	ec57 6b10 	vmov	r6, r7, d0
 8008834:	4690      	mov	r8, r2
 8008836:	f7ff fcd5 	bl	80081e4 <_Balloc>
 800883a:	4604      	mov	r4, r0
 800883c:	b930      	cbnz	r0, 800884c <__d2b+0x24>
 800883e:	4602      	mov	r2, r0
 8008840:	4b25      	ldr	r3, [pc, #148]	; (80088d8 <__d2b+0xb0>)
 8008842:	4826      	ldr	r0, [pc, #152]	; (80088dc <__d2b+0xb4>)
 8008844:	f240 310a 	movw	r1, #778	; 0x30a
 8008848:	f000 fa70 	bl	8008d2c <__assert_func>
 800884c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008850:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008854:	bb35      	cbnz	r5, 80088a4 <__d2b+0x7c>
 8008856:	2e00      	cmp	r6, #0
 8008858:	9301      	str	r3, [sp, #4]
 800885a:	d028      	beq.n	80088ae <__d2b+0x86>
 800885c:	4668      	mov	r0, sp
 800885e:	9600      	str	r6, [sp, #0]
 8008860:	f7ff fd8c 	bl	800837c <__lo0bits>
 8008864:	9900      	ldr	r1, [sp, #0]
 8008866:	b300      	cbz	r0, 80088aa <__d2b+0x82>
 8008868:	9a01      	ldr	r2, [sp, #4]
 800886a:	f1c0 0320 	rsb	r3, r0, #32
 800886e:	fa02 f303 	lsl.w	r3, r2, r3
 8008872:	430b      	orrs	r3, r1
 8008874:	40c2      	lsrs	r2, r0
 8008876:	6163      	str	r3, [r4, #20]
 8008878:	9201      	str	r2, [sp, #4]
 800887a:	9b01      	ldr	r3, [sp, #4]
 800887c:	61a3      	str	r3, [r4, #24]
 800887e:	2b00      	cmp	r3, #0
 8008880:	bf14      	ite	ne
 8008882:	2202      	movne	r2, #2
 8008884:	2201      	moveq	r2, #1
 8008886:	6122      	str	r2, [r4, #16]
 8008888:	b1d5      	cbz	r5, 80088c0 <__d2b+0x98>
 800888a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800888e:	4405      	add	r5, r0
 8008890:	f8c9 5000 	str.w	r5, [r9]
 8008894:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008898:	f8c8 0000 	str.w	r0, [r8]
 800889c:	4620      	mov	r0, r4
 800889e:	b003      	add	sp, #12
 80088a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088a8:	e7d5      	b.n	8008856 <__d2b+0x2e>
 80088aa:	6161      	str	r1, [r4, #20]
 80088ac:	e7e5      	b.n	800887a <__d2b+0x52>
 80088ae:	a801      	add	r0, sp, #4
 80088b0:	f7ff fd64 	bl	800837c <__lo0bits>
 80088b4:	9b01      	ldr	r3, [sp, #4]
 80088b6:	6163      	str	r3, [r4, #20]
 80088b8:	2201      	movs	r2, #1
 80088ba:	6122      	str	r2, [r4, #16]
 80088bc:	3020      	adds	r0, #32
 80088be:	e7e3      	b.n	8008888 <__d2b+0x60>
 80088c0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80088c4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80088c8:	f8c9 0000 	str.w	r0, [r9]
 80088cc:	6918      	ldr	r0, [r3, #16]
 80088ce:	f7ff fd35 	bl	800833c <__hi0bits>
 80088d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80088d6:	e7df      	b.n	8008898 <__d2b+0x70>
 80088d8:	08009b27 	.word	0x08009b27
 80088dc:	08009b38 	.word	0x08009b38

080088e0 <_calloc_r>:
 80088e0:	b513      	push	{r0, r1, r4, lr}
 80088e2:	434a      	muls	r2, r1
 80088e4:	4611      	mov	r1, r2
 80088e6:	9201      	str	r2, [sp, #4]
 80088e8:	f000 f85a 	bl	80089a0 <_malloc_r>
 80088ec:	4604      	mov	r4, r0
 80088ee:	b118      	cbz	r0, 80088f8 <_calloc_r+0x18>
 80088f0:	9a01      	ldr	r2, [sp, #4]
 80088f2:	2100      	movs	r1, #0
 80088f4:	f7fe f8c2 	bl	8006a7c <memset>
 80088f8:	4620      	mov	r0, r4
 80088fa:	b002      	add	sp, #8
 80088fc:	bd10      	pop	{r4, pc}
	...

08008900 <_free_r>:
 8008900:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008902:	2900      	cmp	r1, #0
 8008904:	d048      	beq.n	8008998 <_free_r+0x98>
 8008906:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800890a:	9001      	str	r0, [sp, #4]
 800890c:	2b00      	cmp	r3, #0
 800890e:	f1a1 0404 	sub.w	r4, r1, #4
 8008912:	bfb8      	it	lt
 8008914:	18e4      	addlt	r4, r4, r3
 8008916:	f000 fa65 	bl	8008de4 <__malloc_lock>
 800891a:	4a20      	ldr	r2, [pc, #128]	; (800899c <_free_r+0x9c>)
 800891c:	9801      	ldr	r0, [sp, #4]
 800891e:	6813      	ldr	r3, [r2, #0]
 8008920:	4615      	mov	r5, r2
 8008922:	b933      	cbnz	r3, 8008932 <_free_r+0x32>
 8008924:	6063      	str	r3, [r4, #4]
 8008926:	6014      	str	r4, [r2, #0]
 8008928:	b003      	add	sp, #12
 800892a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800892e:	f000 ba5f 	b.w	8008df0 <__malloc_unlock>
 8008932:	42a3      	cmp	r3, r4
 8008934:	d90b      	bls.n	800894e <_free_r+0x4e>
 8008936:	6821      	ldr	r1, [r4, #0]
 8008938:	1862      	adds	r2, r4, r1
 800893a:	4293      	cmp	r3, r2
 800893c:	bf04      	itt	eq
 800893e:	681a      	ldreq	r2, [r3, #0]
 8008940:	685b      	ldreq	r3, [r3, #4]
 8008942:	6063      	str	r3, [r4, #4]
 8008944:	bf04      	itt	eq
 8008946:	1852      	addeq	r2, r2, r1
 8008948:	6022      	streq	r2, [r4, #0]
 800894a:	602c      	str	r4, [r5, #0]
 800894c:	e7ec      	b.n	8008928 <_free_r+0x28>
 800894e:	461a      	mov	r2, r3
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	b10b      	cbz	r3, 8008958 <_free_r+0x58>
 8008954:	42a3      	cmp	r3, r4
 8008956:	d9fa      	bls.n	800894e <_free_r+0x4e>
 8008958:	6811      	ldr	r1, [r2, #0]
 800895a:	1855      	adds	r5, r2, r1
 800895c:	42a5      	cmp	r5, r4
 800895e:	d10b      	bne.n	8008978 <_free_r+0x78>
 8008960:	6824      	ldr	r4, [r4, #0]
 8008962:	4421      	add	r1, r4
 8008964:	1854      	adds	r4, r2, r1
 8008966:	42a3      	cmp	r3, r4
 8008968:	6011      	str	r1, [r2, #0]
 800896a:	d1dd      	bne.n	8008928 <_free_r+0x28>
 800896c:	681c      	ldr	r4, [r3, #0]
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	6053      	str	r3, [r2, #4]
 8008972:	4421      	add	r1, r4
 8008974:	6011      	str	r1, [r2, #0]
 8008976:	e7d7      	b.n	8008928 <_free_r+0x28>
 8008978:	d902      	bls.n	8008980 <_free_r+0x80>
 800897a:	230c      	movs	r3, #12
 800897c:	6003      	str	r3, [r0, #0]
 800897e:	e7d3      	b.n	8008928 <_free_r+0x28>
 8008980:	6825      	ldr	r5, [r4, #0]
 8008982:	1961      	adds	r1, r4, r5
 8008984:	428b      	cmp	r3, r1
 8008986:	bf04      	itt	eq
 8008988:	6819      	ldreq	r1, [r3, #0]
 800898a:	685b      	ldreq	r3, [r3, #4]
 800898c:	6063      	str	r3, [r4, #4]
 800898e:	bf04      	itt	eq
 8008990:	1949      	addeq	r1, r1, r5
 8008992:	6021      	streq	r1, [r4, #0]
 8008994:	6054      	str	r4, [r2, #4]
 8008996:	e7c7      	b.n	8008928 <_free_r+0x28>
 8008998:	b003      	add	sp, #12
 800899a:	bd30      	pop	{r4, r5, pc}
 800899c:	2000021c 	.word	0x2000021c

080089a0 <_malloc_r>:
 80089a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089a2:	1ccd      	adds	r5, r1, #3
 80089a4:	f025 0503 	bic.w	r5, r5, #3
 80089a8:	3508      	adds	r5, #8
 80089aa:	2d0c      	cmp	r5, #12
 80089ac:	bf38      	it	cc
 80089ae:	250c      	movcc	r5, #12
 80089b0:	2d00      	cmp	r5, #0
 80089b2:	4606      	mov	r6, r0
 80089b4:	db01      	blt.n	80089ba <_malloc_r+0x1a>
 80089b6:	42a9      	cmp	r1, r5
 80089b8:	d903      	bls.n	80089c2 <_malloc_r+0x22>
 80089ba:	230c      	movs	r3, #12
 80089bc:	6033      	str	r3, [r6, #0]
 80089be:	2000      	movs	r0, #0
 80089c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089c2:	f000 fa0f 	bl	8008de4 <__malloc_lock>
 80089c6:	4921      	ldr	r1, [pc, #132]	; (8008a4c <_malloc_r+0xac>)
 80089c8:	680a      	ldr	r2, [r1, #0]
 80089ca:	4614      	mov	r4, r2
 80089cc:	b99c      	cbnz	r4, 80089f6 <_malloc_r+0x56>
 80089ce:	4f20      	ldr	r7, [pc, #128]	; (8008a50 <_malloc_r+0xb0>)
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	b923      	cbnz	r3, 80089de <_malloc_r+0x3e>
 80089d4:	4621      	mov	r1, r4
 80089d6:	4630      	mov	r0, r6
 80089d8:	f000 f998 	bl	8008d0c <_sbrk_r>
 80089dc:	6038      	str	r0, [r7, #0]
 80089de:	4629      	mov	r1, r5
 80089e0:	4630      	mov	r0, r6
 80089e2:	f000 f993 	bl	8008d0c <_sbrk_r>
 80089e6:	1c43      	adds	r3, r0, #1
 80089e8:	d123      	bne.n	8008a32 <_malloc_r+0x92>
 80089ea:	230c      	movs	r3, #12
 80089ec:	6033      	str	r3, [r6, #0]
 80089ee:	4630      	mov	r0, r6
 80089f0:	f000 f9fe 	bl	8008df0 <__malloc_unlock>
 80089f4:	e7e3      	b.n	80089be <_malloc_r+0x1e>
 80089f6:	6823      	ldr	r3, [r4, #0]
 80089f8:	1b5b      	subs	r3, r3, r5
 80089fa:	d417      	bmi.n	8008a2c <_malloc_r+0x8c>
 80089fc:	2b0b      	cmp	r3, #11
 80089fe:	d903      	bls.n	8008a08 <_malloc_r+0x68>
 8008a00:	6023      	str	r3, [r4, #0]
 8008a02:	441c      	add	r4, r3
 8008a04:	6025      	str	r5, [r4, #0]
 8008a06:	e004      	b.n	8008a12 <_malloc_r+0x72>
 8008a08:	6863      	ldr	r3, [r4, #4]
 8008a0a:	42a2      	cmp	r2, r4
 8008a0c:	bf0c      	ite	eq
 8008a0e:	600b      	streq	r3, [r1, #0]
 8008a10:	6053      	strne	r3, [r2, #4]
 8008a12:	4630      	mov	r0, r6
 8008a14:	f000 f9ec 	bl	8008df0 <__malloc_unlock>
 8008a18:	f104 000b 	add.w	r0, r4, #11
 8008a1c:	1d23      	adds	r3, r4, #4
 8008a1e:	f020 0007 	bic.w	r0, r0, #7
 8008a22:	1ac2      	subs	r2, r0, r3
 8008a24:	d0cc      	beq.n	80089c0 <_malloc_r+0x20>
 8008a26:	1a1b      	subs	r3, r3, r0
 8008a28:	50a3      	str	r3, [r4, r2]
 8008a2a:	e7c9      	b.n	80089c0 <_malloc_r+0x20>
 8008a2c:	4622      	mov	r2, r4
 8008a2e:	6864      	ldr	r4, [r4, #4]
 8008a30:	e7cc      	b.n	80089cc <_malloc_r+0x2c>
 8008a32:	1cc4      	adds	r4, r0, #3
 8008a34:	f024 0403 	bic.w	r4, r4, #3
 8008a38:	42a0      	cmp	r0, r4
 8008a3a:	d0e3      	beq.n	8008a04 <_malloc_r+0x64>
 8008a3c:	1a21      	subs	r1, r4, r0
 8008a3e:	4630      	mov	r0, r6
 8008a40:	f000 f964 	bl	8008d0c <_sbrk_r>
 8008a44:	3001      	adds	r0, #1
 8008a46:	d1dd      	bne.n	8008a04 <_malloc_r+0x64>
 8008a48:	e7cf      	b.n	80089ea <_malloc_r+0x4a>
 8008a4a:	bf00      	nop
 8008a4c:	2000021c 	.word	0x2000021c
 8008a50:	20000220 	.word	0x20000220

08008a54 <__ssputs_r>:
 8008a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a58:	688e      	ldr	r6, [r1, #8]
 8008a5a:	429e      	cmp	r6, r3
 8008a5c:	4682      	mov	sl, r0
 8008a5e:	460c      	mov	r4, r1
 8008a60:	4690      	mov	r8, r2
 8008a62:	461f      	mov	r7, r3
 8008a64:	d838      	bhi.n	8008ad8 <__ssputs_r+0x84>
 8008a66:	898a      	ldrh	r2, [r1, #12]
 8008a68:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a6c:	d032      	beq.n	8008ad4 <__ssputs_r+0x80>
 8008a6e:	6825      	ldr	r5, [r4, #0]
 8008a70:	6909      	ldr	r1, [r1, #16]
 8008a72:	eba5 0901 	sub.w	r9, r5, r1
 8008a76:	6965      	ldr	r5, [r4, #20]
 8008a78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a7c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a80:	3301      	adds	r3, #1
 8008a82:	444b      	add	r3, r9
 8008a84:	106d      	asrs	r5, r5, #1
 8008a86:	429d      	cmp	r5, r3
 8008a88:	bf38      	it	cc
 8008a8a:	461d      	movcc	r5, r3
 8008a8c:	0553      	lsls	r3, r2, #21
 8008a8e:	d531      	bpl.n	8008af4 <__ssputs_r+0xa0>
 8008a90:	4629      	mov	r1, r5
 8008a92:	f7ff ff85 	bl	80089a0 <_malloc_r>
 8008a96:	4606      	mov	r6, r0
 8008a98:	b950      	cbnz	r0, 8008ab0 <__ssputs_r+0x5c>
 8008a9a:	230c      	movs	r3, #12
 8008a9c:	f8ca 3000 	str.w	r3, [sl]
 8008aa0:	89a3      	ldrh	r3, [r4, #12]
 8008aa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008aa6:	81a3      	strh	r3, [r4, #12]
 8008aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8008aac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ab0:	6921      	ldr	r1, [r4, #16]
 8008ab2:	464a      	mov	r2, r9
 8008ab4:	f7ff fb88 	bl	80081c8 <memcpy>
 8008ab8:	89a3      	ldrh	r3, [r4, #12]
 8008aba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008abe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ac2:	81a3      	strh	r3, [r4, #12]
 8008ac4:	6126      	str	r6, [r4, #16]
 8008ac6:	6165      	str	r5, [r4, #20]
 8008ac8:	444e      	add	r6, r9
 8008aca:	eba5 0509 	sub.w	r5, r5, r9
 8008ace:	6026      	str	r6, [r4, #0]
 8008ad0:	60a5      	str	r5, [r4, #8]
 8008ad2:	463e      	mov	r6, r7
 8008ad4:	42be      	cmp	r6, r7
 8008ad6:	d900      	bls.n	8008ada <__ssputs_r+0x86>
 8008ad8:	463e      	mov	r6, r7
 8008ada:	4632      	mov	r2, r6
 8008adc:	6820      	ldr	r0, [r4, #0]
 8008ade:	4641      	mov	r1, r8
 8008ae0:	f000 f966 	bl	8008db0 <memmove>
 8008ae4:	68a3      	ldr	r3, [r4, #8]
 8008ae6:	6822      	ldr	r2, [r4, #0]
 8008ae8:	1b9b      	subs	r3, r3, r6
 8008aea:	4432      	add	r2, r6
 8008aec:	60a3      	str	r3, [r4, #8]
 8008aee:	6022      	str	r2, [r4, #0]
 8008af0:	2000      	movs	r0, #0
 8008af2:	e7db      	b.n	8008aac <__ssputs_r+0x58>
 8008af4:	462a      	mov	r2, r5
 8008af6:	f000 f981 	bl	8008dfc <_realloc_r>
 8008afa:	4606      	mov	r6, r0
 8008afc:	2800      	cmp	r0, #0
 8008afe:	d1e1      	bne.n	8008ac4 <__ssputs_r+0x70>
 8008b00:	6921      	ldr	r1, [r4, #16]
 8008b02:	4650      	mov	r0, sl
 8008b04:	f7ff fefc 	bl	8008900 <_free_r>
 8008b08:	e7c7      	b.n	8008a9a <__ssputs_r+0x46>
	...

08008b0c <_svfiprintf_r>:
 8008b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b10:	4698      	mov	r8, r3
 8008b12:	898b      	ldrh	r3, [r1, #12]
 8008b14:	061b      	lsls	r3, r3, #24
 8008b16:	b09d      	sub	sp, #116	; 0x74
 8008b18:	4607      	mov	r7, r0
 8008b1a:	460d      	mov	r5, r1
 8008b1c:	4614      	mov	r4, r2
 8008b1e:	d50e      	bpl.n	8008b3e <_svfiprintf_r+0x32>
 8008b20:	690b      	ldr	r3, [r1, #16]
 8008b22:	b963      	cbnz	r3, 8008b3e <_svfiprintf_r+0x32>
 8008b24:	2140      	movs	r1, #64	; 0x40
 8008b26:	f7ff ff3b 	bl	80089a0 <_malloc_r>
 8008b2a:	6028      	str	r0, [r5, #0]
 8008b2c:	6128      	str	r0, [r5, #16]
 8008b2e:	b920      	cbnz	r0, 8008b3a <_svfiprintf_r+0x2e>
 8008b30:	230c      	movs	r3, #12
 8008b32:	603b      	str	r3, [r7, #0]
 8008b34:	f04f 30ff 	mov.w	r0, #4294967295
 8008b38:	e0d1      	b.n	8008cde <_svfiprintf_r+0x1d2>
 8008b3a:	2340      	movs	r3, #64	; 0x40
 8008b3c:	616b      	str	r3, [r5, #20]
 8008b3e:	2300      	movs	r3, #0
 8008b40:	9309      	str	r3, [sp, #36]	; 0x24
 8008b42:	2320      	movs	r3, #32
 8008b44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b48:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b4c:	2330      	movs	r3, #48	; 0x30
 8008b4e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008cf8 <_svfiprintf_r+0x1ec>
 8008b52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b56:	f04f 0901 	mov.w	r9, #1
 8008b5a:	4623      	mov	r3, r4
 8008b5c:	469a      	mov	sl, r3
 8008b5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b62:	b10a      	cbz	r2, 8008b68 <_svfiprintf_r+0x5c>
 8008b64:	2a25      	cmp	r2, #37	; 0x25
 8008b66:	d1f9      	bne.n	8008b5c <_svfiprintf_r+0x50>
 8008b68:	ebba 0b04 	subs.w	fp, sl, r4
 8008b6c:	d00b      	beq.n	8008b86 <_svfiprintf_r+0x7a>
 8008b6e:	465b      	mov	r3, fp
 8008b70:	4622      	mov	r2, r4
 8008b72:	4629      	mov	r1, r5
 8008b74:	4638      	mov	r0, r7
 8008b76:	f7ff ff6d 	bl	8008a54 <__ssputs_r>
 8008b7a:	3001      	adds	r0, #1
 8008b7c:	f000 80aa 	beq.w	8008cd4 <_svfiprintf_r+0x1c8>
 8008b80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b82:	445a      	add	r2, fp
 8008b84:	9209      	str	r2, [sp, #36]	; 0x24
 8008b86:	f89a 3000 	ldrb.w	r3, [sl]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	f000 80a2 	beq.w	8008cd4 <_svfiprintf_r+0x1c8>
 8008b90:	2300      	movs	r3, #0
 8008b92:	f04f 32ff 	mov.w	r2, #4294967295
 8008b96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b9a:	f10a 0a01 	add.w	sl, sl, #1
 8008b9e:	9304      	str	r3, [sp, #16]
 8008ba0:	9307      	str	r3, [sp, #28]
 8008ba2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ba6:	931a      	str	r3, [sp, #104]	; 0x68
 8008ba8:	4654      	mov	r4, sl
 8008baa:	2205      	movs	r2, #5
 8008bac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bb0:	4851      	ldr	r0, [pc, #324]	; (8008cf8 <_svfiprintf_r+0x1ec>)
 8008bb2:	f7f7 fb1d 	bl	80001f0 <memchr>
 8008bb6:	9a04      	ldr	r2, [sp, #16]
 8008bb8:	b9d8      	cbnz	r0, 8008bf2 <_svfiprintf_r+0xe6>
 8008bba:	06d0      	lsls	r0, r2, #27
 8008bbc:	bf44      	itt	mi
 8008bbe:	2320      	movmi	r3, #32
 8008bc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bc4:	0711      	lsls	r1, r2, #28
 8008bc6:	bf44      	itt	mi
 8008bc8:	232b      	movmi	r3, #43	; 0x2b
 8008bca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bce:	f89a 3000 	ldrb.w	r3, [sl]
 8008bd2:	2b2a      	cmp	r3, #42	; 0x2a
 8008bd4:	d015      	beq.n	8008c02 <_svfiprintf_r+0xf6>
 8008bd6:	9a07      	ldr	r2, [sp, #28]
 8008bd8:	4654      	mov	r4, sl
 8008bda:	2000      	movs	r0, #0
 8008bdc:	f04f 0c0a 	mov.w	ip, #10
 8008be0:	4621      	mov	r1, r4
 8008be2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008be6:	3b30      	subs	r3, #48	; 0x30
 8008be8:	2b09      	cmp	r3, #9
 8008bea:	d94e      	bls.n	8008c8a <_svfiprintf_r+0x17e>
 8008bec:	b1b0      	cbz	r0, 8008c1c <_svfiprintf_r+0x110>
 8008bee:	9207      	str	r2, [sp, #28]
 8008bf0:	e014      	b.n	8008c1c <_svfiprintf_r+0x110>
 8008bf2:	eba0 0308 	sub.w	r3, r0, r8
 8008bf6:	fa09 f303 	lsl.w	r3, r9, r3
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	9304      	str	r3, [sp, #16]
 8008bfe:	46a2      	mov	sl, r4
 8008c00:	e7d2      	b.n	8008ba8 <_svfiprintf_r+0x9c>
 8008c02:	9b03      	ldr	r3, [sp, #12]
 8008c04:	1d19      	adds	r1, r3, #4
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	9103      	str	r1, [sp, #12]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	bfbb      	ittet	lt
 8008c0e:	425b      	neglt	r3, r3
 8008c10:	f042 0202 	orrlt.w	r2, r2, #2
 8008c14:	9307      	strge	r3, [sp, #28]
 8008c16:	9307      	strlt	r3, [sp, #28]
 8008c18:	bfb8      	it	lt
 8008c1a:	9204      	strlt	r2, [sp, #16]
 8008c1c:	7823      	ldrb	r3, [r4, #0]
 8008c1e:	2b2e      	cmp	r3, #46	; 0x2e
 8008c20:	d10c      	bne.n	8008c3c <_svfiprintf_r+0x130>
 8008c22:	7863      	ldrb	r3, [r4, #1]
 8008c24:	2b2a      	cmp	r3, #42	; 0x2a
 8008c26:	d135      	bne.n	8008c94 <_svfiprintf_r+0x188>
 8008c28:	9b03      	ldr	r3, [sp, #12]
 8008c2a:	1d1a      	adds	r2, r3, #4
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	9203      	str	r2, [sp, #12]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	bfb8      	it	lt
 8008c34:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c38:	3402      	adds	r4, #2
 8008c3a:	9305      	str	r3, [sp, #20]
 8008c3c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008d08 <_svfiprintf_r+0x1fc>
 8008c40:	7821      	ldrb	r1, [r4, #0]
 8008c42:	2203      	movs	r2, #3
 8008c44:	4650      	mov	r0, sl
 8008c46:	f7f7 fad3 	bl	80001f0 <memchr>
 8008c4a:	b140      	cbz	r0, 8008c5e <_svfiprintf_r+0x152>
 8008c4c:	2340      	movs	r3, #64	; 0x40
 8008c4e:	eba0 000a 	sub.w	r0, r0, sl
 8008c52:	fa03 f000 	lsl.w	r0, r3, r0
 8008c56:	9b04      	ldr	r3, [sp, #16]
 8008c58:	4303      	orrs	r3, r0
 8008c5a:	3401      	adds	r4, #1
 8008c5c:	9304      	str	r3, [sp, #16]
 8008c5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c62:	4826      	ldr	r0, [pc, #152]	; (8008cfc <_svfiprintf_r+0x1f0>)
 8008c64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c68:	2206      	movs	r2, #6
 8008c6a:	f7f7 fac1 	bl	80001f0 <memchr>
 8008c6e:	2800      	cmp	r0, #0
 8008c70:	d038      	beq.n	8008ce4 <_svfiprintf_r+0x1d8>
 8008c72:	4b23      	ldr	r3, [pc, #140]	; (8008d00 <_svfiprintf_r+0x1f4>)
 8008c74:	bb1b      	cbnz	r3, 8008cbe <_svfiprintf_r+0x1b2>
 8008c76:	9b03      	ldr	r3, [sp, #12]
 8008c78:	3307      	adds	r3, #7
 8008c7a:	f023 0307 	bic.w	r3, r3, #7
 8008c7e:	3308      	adds	r3, #8
 8008c80:	9303      	str	r3, [sp, #12]
 8008c82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c84:	4433      	add	r3, r6
 8008c86:	9309      	str	r3, [sp, #36]	; 0x24
 8008c88:	e767      	b.n	8008b5a <_svfiprintf_r+0x4e>
 8008c8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c8e:	460c      	mov	r4, r1
 8008c90:	2001      	movs	r0, #1
 8008c92:	e7a5      	b.n	8008be0 <_svfiprintf_r+0xd4>
 8008c94:	2300      	movs	r3, #0
 8008c96:	3401      	adds	r4, #1
 8008c98:	9305      	str	r3, [sp, #20]
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	f04f 0c0a 	mov.w	ip, #10
 8008ca0:	4620      	mov	r0, r4
 8008ca2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ca6:	3a30      	subs	r2, #48	; 0x30
 8008ca8:	2a09      	cmp	r2, #9
 8008caa:	d903      	bls.n	8008cb4 <_svfiprintf_r+0x1a8>
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d0c5      	beq.n	8008c3c <_svfiprintf_r+0x130>
 8008cb0:	9105      	str	r1, [sp, #20]
 8008cb2:	e7c3      	b.n	8008c3c <_svfiprintf_r+0x130>
 8008cb4:	fb0c 2101 	mla	r1, ip, r1, r2
 8008cb8:	4604      	mov	r4, r0
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e7f0      	b.n	8008ca0 <_svfiprintf_r+0x194>
 8008cbe:	ab03      	add	r3, sp, #12
 8008cc0:	9300      	str	r3, [sp, #0]
 8008cc2:	462a      	mov	r2, r5
 8008cc4:	4b0f      	ldr	r3, [pc, #60]	; (8008d04 <_svfiprintf_r+0x1f8>)
 8008cc6:	a904      	add	r1, sp, #16
 8008cc8:	4638      	mov	r0, r7
 8008cca:	f7fd ff7f 	bl	8006bcc <_printf_float>
 8008cce:	1c42      	adds	r2, r0, #1
 8008cd0:	4606      	mov	r6, r0
 8008cd2:	d1d6      	bne.n	8008c82 <_svfiprintf_r+0x176>
 8008cd4:	89ab      	ldrh	r3, [r5, #12]
 8008cd6:	065b      	lsls	r3, r3, #25
 8008cd8:	f53f af2c 	bmi.w	8008b34 <_svfiprintf_r+0x28>
 8008cdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cde:	b01d      	add	sp, #116	; 0x74
 8008ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce4:	ab03      	add	r3, sp, #12
 8008ce6:	9300      	str	r3, [sp, #0]
 8008ce8:	462a      	mov	r2, r5
 8008cea:	4b06      	ldr	r3, [pc, #24]	; (8008d04 <_svfiprintf_r+0x1f8>)
 8008cec:	a904      	add	r1, sp, #16
 8008cee:	4638      	mov	r0, r7
 8008cf0:	f7fe fa10 	bl	8007114 <_printf_i>
 8008cf4:	e7eb      	b.n	8008cce <_svfiprintf_r+0x1c2>
 8008cf6:	bf00      	nop
 8008cf8:	08009c94 	.word	0x08009c94
 8008cfc:	08009c9e 	.word	0x08009c9e
 8008d00:	08006bcd 	.word	0x08006bcd
 8008d04:	08008a55 	.word	0x08008a55
 8008d08:	08009c9a 	.word	0x08009c9a

08008d0c <_sbrk_r>:
 8008d0c:	b538      	push	{r3, r4, r5, lr}
 8008d0e:	4d06      	ldr	r5, [pc, #24]	; (8008d28 <_sbrk_r+0x1c>)
 8008d10:	2300      	movs	r3, #0
 8008d12:	4604      	mov	r4, r0
 8008d14:	4608      	mov	r0, r1
 8008d16:	602b      	str	r3, [r5, #0]
 8008d18:	f7f9 f91e 	bl	8001f58 <_sbrk>
 8008d1c:	1c43      	adds	r3, r0, #1
 8008d1e:	d102      	bne.n	8008d26 <_sbrk_r+0x1a>
 8008d20:	682b      	ldr	r3, [r5, #0]
 8008d22:	b103      	cbz	r3, 8008d26 <_sbrk_r+0x1a>
 8008d24:	6023      	str	r3, [r4, #0]
 8008d26:	bd38      	pop	{r3, r4, r5, pc}
 8008d28:	2000043c 	.word	0x2000043c

08008d2c <__assert_func>:
 8008d2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d2e:	4614      	mov	r4, r2
 8008d30:	461a      	mov	r2, r3
 8008d32:	4b09      	ldr	r3, [pc, #36]	; (8008d58 <__assert_func+0x2c>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	4605      	mov	r5, r0
 8008d38:	68d8      	ldr	r0, [r3, #12]
 8008d3a:	b14c      	cbz	r4, 8008d50 <__assert_func+0x24>
 8008d3c:	4b07      	ldr	r3, [pc, #28]	; (8008d5c <__assert_func+0x30>)
 8008d3e:	9100      	str	r1, [sp, #0]
 8008d40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d44:	4906      	ldr	r1, [pc, #24]	; (8008d60 <__assert_func+0x34>)
 8008d46:	462b      	mov	r3, r5
 8008d48:	f000 f80e 	bl	8008d68 <fiprintf>
 8008d4c:	f000 faa4 	bl	8009298 <abort>
 8008d50:	4b04      	ldr	r3, [pc, #16]	; (8008d64 <__assert_func+0x38>)
 8008d52:	461c      	mov	r4, r3
 8008d54:	e7f3      	b.n	8008d3e <__assert_func+0x12>
 8008d56:	bf00      	nop
 8008d58:	20000024 	.word	0x20000024
 8008d5c:	08009ca5 	.word	0x08009ca5
 8008d60:	08009cb2 	.word	0x08009cb2
 8008d64:	08009ce0 	.word	0x08009ce0

08008d68 <fiprintf>:
 8008d68:	b40e      	push	{r1, r2, r3}
 8008d6a:	b503      	push	{r0, r1, lr}
 8008d6c:	4601      	mov	r1, r0
 8008d6e:	ab03      	add	r3, sp, #12
 8008d70:	4805      	ldr	r0, [pc, #20]	; (8008d88 <fiprintf+0x20>)
 8008d72:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d76:	6800      	ldr	r0, [r0, #0]
 8008d78:	9301      	str	r3, [sp, #4]
 8008d7a:	f000 f88f 	bl	8008e9c <_vfiprintf_r>
 8008d7e:	b002      	add	sp, #8
 8008d80:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d84:	b003      	add	sp, #12
 8008d86:	4770      	bx	lr
 8008d88:	20000024 	.word	0x20000024

08008d8c <__ascii_mbtowc>:
 8008d8c:	b082      	sub	sp, #8
 8008d8e:	b901      	cbnz	r1, 8008d92 <__ascii_mbtowc+0x6>
 8008d90:	a901      	add	r1, sp, #4
 8008d92:	b142      	cbz	r2, 8008da6 <__ascii_mbtowc+0x1a>
 8008d94:	b14b      	cbz	r3, 8008daa <__ascii_mbtowc+0x1e>
 8008d96:	7813      	ldrb	r3, [r2, #0]
 8008d98:	600b      	str	r3, [r1, #0]
 8008d9a:	7812      	ldrb	r2, [r2, #0]
 8008d9c:	1e10      	subs	r0, r2, #0
 8008d9e:	bf18      	it	ne
 8008da0:	2001      	movne	r0, #1
 8008da2:	b002      	add	sp, #8
 8008da4:	4770      	bx	lr
 8008da6:	4610      	mov	r0, r2
 8008da8:	e7fb      	b.n	8008da2 <__ascii_mbtowc+0x16>
 8008daa:	f06f 0001 	mvn.w	r0, #1
 8008dae:	e7f8      	b.n	8008da2 <__ascii_mbtowc+0x16>

08008db0 <memmove>:
 8008db0:	4288      	cmp	r0, r1
 8008db2:	b510      	push	{r4, lr}
 8008db4:	eb01 0402 	add.w	r4, r1, r2
 8008db8:	d902      	bls.n	8008dc0 <memmove+0x10>
 8008dba:	4284      	cmp	r4, r0
 8008dbc:	4623      	mov	r3, r4
 8008dbe:	d807      	bhi.n	8008dd0 <memmove+0x20>
 8008dc0:	1e43      	subs	r3, r0, #1
 8008dc2:	42a1      	cmp	r1, r4
 8008dc4:	d008      	beq.n	8008dd8 <memmove+0x28>
 8008dc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008dca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008dce:	e7f8      	b.n	8008dc2 <memmove+0x12>
 8008dd0:	4402      	add	r2, r0
 8008dd2:	4601      	mov	r1, r0
 8008dd4:	428a      	cmp	r2, r1
 8008dd6:	d100      	bne.n	8008dda <memmove+0x2a>
 8008dd8:	bd10      	pop	{r4, pc}
 8008dda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008dde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008de2:	e7f7      	b.n	8008dd4 <memmove+0x24>

08008de4 <__malloc_lock>:
 8008de4:	4801      	ldr	r0, [pc, #4]	; (8008dec <__malloc_lock+0x8>)
 8008de6:	f000 bc17 	b.w	8009618 <__retarget_lock_acquire_recursive>
 8008dea:	bf00      	nop
 8008dec:	20000444 	.word	0x20000444

08008df0 <__malloc_unlock>:
 8008df0:	4801      	ldr	r0, [pc, #4]	; (8008df8 <__malloc_unlock+0x8>)
 8008df2:	f000 bc12 	b.w	800961a <__retarget_lock_release_recursive>
 8008df6:	bf00      	nop
 8008df8:	20000444 	.word	0x20000444

08008dfc <_realloc_r>:
 8008dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dfe:	4607      	mov	r7, r0
 8008e00:	4614      	mov	r4, r2
 8008e02:	460e      	mov	r6, r1
 8008e04:	b921      	cbnz	r1, 8008e10 <_realloc_r+0x14>
 8008e06:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008e0a:	4611      	mov	r1, r2
 8008e0c:	f7ff bdc8 	b.w	80089a0 <_malloc_r>
 8008e10:	b922      	cbnz	r2, 8008e1c <_realloc_r+0x20>
 8008e12:	f7ff fd75 	bl	8008900 <_free_r>
 8008e16:	4625      	mov	r5, r4
 8008e18:	4628      	mov	r0, r5
 8008e1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e1c:	f000 fc62 	bl	80096e4 <_malloc_usable_size_r>
 8008e20:	42a0      	cmp	r0, r4
 8008e22:	d20f      	bcs.n	8008e44 <_realloc_r+0x48>
 8008e24:	4621      	mov	r1, r4
 8008e26:	4638      	mov	r0, r7
 8008e28:	f7ff fdba 	bl	80089a0 <_malloc_r>
 8008e2c:	4605      	mov	r5, r0
 8008e2e:	2800      	cmp	r0, #0
 8008e30:	d0f2      	beq.n	8008e18 <_realloc_r+0x1c>
 8008e32:	4631      	mov	r1, r6
 8008e34:	4622      	mov	r2, r4
 8008e36:	f7ff f9c7 	bl	80081c8 <memcpy>
 8008e3a:	4631      	mov	r1, r6
 8008e3c:	4638      	mov	r0, r7
 8008e3e:	f7ff fd5f 	bl	8008900 <_free_r>
 8008e42:	e7e9      	b.n	8008e18 <_realloc_r+0x1c>
 8008e44:	4635      	mov	r5, r6
 8008e46:	e7e7      	b.n	8008e18 <_realloc_r+0x1c>

08008e48 <__sfputc_r>:
 8008e48:	6893      	ldr	r3, [r2, #8]
 8008e4a:	3b01      	subs	r3, #1
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	b410      	push	{r4}
 8008e50:	6093      	str	r3, [r2, #8]
 8008e52:	da08      	bge.n	8008e66 <__sfputc_r+0x1e>
 8008e54:	6994      	ldr	r4, [r2, #24]
 8008e56:	42a3      	cmp	r3, r4
 8008e58:	db01      	blt.n	8008e5e <__sfputc_r+0x16>
 8008e5a:	290a      	cmp	r1, #10
 8008e5c:	d103      	bne.n	8008e66 <__sfputc_r+0x1e>
 8008e5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e62:	f000 b94b 	b.w	80090fc <__swbuf_r>
 8008e66:	6813      	ldr	r3, [r2, #0]
 8008e68:	1c58      	adds	r0, r3, #1
 8008e6a:	6010      	str	r0, [r2, #0]
 8008e6c:	7019      	strb	r1, [r3, #0]
 8008e6e:	4608      	mov	r0, r1
 8008e70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e74:	4770      	bx	lr

08008e76 <__sfputs_r>:
 8008e76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e78:	4606      	mov	r6, r0
 8008e7a:	460f      	mov	r7, r1
 8008e7c:	4614      	mov	r4, r2
 8008e7e:	18d5      	adds	r5, r2, r3
 8008e80:	42ac      	cmp	r4, r5
 8008e82:	d101      	bne.n	8008e88 <__sfputs_r+0x12>
 8008e84:	2000      	movs	r0, #0
 8008e86:	e007      	b.n	8008e98 <__sfputs_r+0x22>
 8008e88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e8c:	463a      	mov	r2, r7
 8008e8e:	4630      	mov	r0, r6
 8008e90:	f7ff ffda 	bl	8008e48 <__sfputc_r>
 8008e94:	1c43      	adds	r3, r0, #1
 8008e96:	d1f3      	bne.n	8008e80 <__sfputs_r+0xa>
 8008e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008e9c <_vfiprintf_r>:
 8008e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ea0:	460d      	mov	r5, r1
 8008ea2:	b09d      	sub	sp, #116	; 0x74
 8008ea4:	4614      	mov	r4, r2
 8008ea6:	4698      	mov	r8, r3
 8008ea8:	4606      	mov	r6, r0
 8008eaa:	b118      	cbz	r0, 8008eb4 <_vfiprintf_r+0x18>
 8008eac:	6983      	ldr	r3, [r0, #24]
 8008eae:	b90b      	cbnz	r3, 8008eb4 <_vfiprintf_r+0x18>
 8008eb0:	f000 fb14 	bl	80094dc <__sinit>
 8008eb4:	4b89      	ldr	r3, [pc, #548]	; (80090dc <_vfiprintf_r+0x240>)
 8008eb6:	429d      	cmp	r5, r3
 8008eb8:	d11b      	bne.n	8008ef2 <_vfiprintf_r+0x56>
 8008eba:	6875      	ldr	r5, [r6, #4]
 8008ebc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ebe:	07d9      	lsls	r1, r3, #31
 8008ec0:	d405      	bmi.n	8008ece <_vfiprintf_r+0x32>
 8008ec2:	89ab      	ldrh	r3, [r5, #12]
 8008ec4:	059a      	lsls	r2, r3, #22
 8008ec6:	d402      	bmi.n	8008ece <_vfiprintf_r+0x32>
 8008ec8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008eca:	f000 fba5 	bl	8009618 <__retarget_lock_acquire_recursive>
 8008ece:	89ab      	ldrh	r3, [r5, #12]
 8008ed0:	071b      	lsls	r3, r3, #28
 8008ed2:	d501      	bpl.n	8008ed8 <_vfiprintf_r+0x3c>
 8008ed4:	692b      	ldr	r3, [r5, #16]
 8008ed6:	b9eb      	cbnz	r3, 8008f14 <_vfiprintf_r+0x78>
 8008ed8:	4629      	mov	r1, r5
 8008eda:	4630      	mov	r0, r6
 8008edc:	f000 f96e 	bl	80091bc <__swsetup_r>
 8008ee0:	b1c0      	cbz	r0, 8008f14 <_vfiprintf_r+0x78>
 8008ee2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ee4:	07dc      	lsls	r4, r3, #31
 8008ee6:	d50e      	bpl.n	8008f06 <_vfiprintf_r+0x6a>
 8008ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8008eec:	b01d      	add	sp, #116	; 0x74
 8008eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ef2:	4b7b      	ldr	r3, [pc, #492]	; (80090e0 <_vfiprintf_r+0x244>)
 8008ef4:	429d      	cmp	r5, r3
 8008ef6:	d101      	bne.n	8008efc <_vfiprintf_r+0x60>
 8008ef8:	68b5      	ldr	r5, [r6, #8]
 8008efa:	e7df      	b.n	8008ebc <_vfiprintf_r+0x20>
 8008efc:	4b79      	ldr	r3, [pc, #484]	; (80090e4 <_vfiprintf_r+0x248>)
 8008efe:	429d      	cmp	r5, r3
 8008f00:	bf08      	it	eq
 8008f02:	68f5      	ldreq	r5, [r6, #12]
 8008f04:	e7da      	b.n	8008ebc <_vfiprintf_r+0x20>
 8008f06:	89ab      	ldrh	r3, [r5, #12]
 8008f08:	0598      	lsls	r0, r3, #22
 8008f0a:	d4ed      	bmi.n	8008ee8 <_vfiprintf_r+0x4c>
 8008f0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f0e:	f000 fb84 	bl	800961a <__retarget_lock_release_recursive>
 8008f12:	e7e9      	b.n	8008ee8 <_vfiprintf_r+0x4c>
 8008f14:	2300      	movs	r3, #0
 8008f16:	9309      	str	r3, [sp, #36]	; 0x24
 8008f18:	2320      	movs	r3, #32
 8008f1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f22:	2330      	movs	r3, #48	; 0x30
 8008f24:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80090e8 <_vfiprintf_r+0x24c>
 8008f28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f2c:	f04f 0901 	mov.w	r9, #1
 8008f30:	4623      	mov	r3, r4
 8008f32:	469a      	mov	sl, r3
 8008f34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f38:	b10a      	cbz	r2, 8008f3e <_vfiprintf_r+0xa2>
 8008f3a:	2a25      	cmp	r2, #37	; 0x25
 8008f3c:	d1f9      	bne.n	8008f32 <_vfiprintf_r+0x96>
 8008f3e:	ebba 0b04 	subs.w	fp, sl, r4
 8008f42:	d00b      	beq.n	8008f5c <_vfiprintf_r+0xc0>
 8008f44:	465b      	mov	r3, fp
 8008f46:	4622      	mov	r2, r4
 8008f48:	4629      	mov	r1, r5
 8008f4a:	4630      	mov	r0, r6
 8008f4c:	f7ff ff93 	bl	8008e76 <__sfputs_r>
 8008f50:	3001      	adds	r0, #1
 8008f52:	f000 80aa 	beq.w	80090aa <_vfiprintf_r+0x20e>
 8008f56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f58:	445a      	add	r2, fp
 8008f5a:	9209      	str	r2, [sp, #36]	; 0x24
 8008f5c:	f89a 3000 	ldrb.w	r3, [sl]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	f000 80a2 	beq.w	80090aa <_vfiprintf_r+0x20e>
 8008f66:	2300      	movs	r3, #0
 8008f68:	f04f 32ff 	mov.w	r2, #4294967295
 8008f6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f70:	f10a 0a01 	add.w	sl, sl, #1
 8008f74:	9304      	str	r3, [sp, #16]
 8008f76:	9307      	str	r3, [sp, #28]
 8008f78:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008f7c:	931a      	str	r3, [sp, #104]	; 0x68
 8008f7e:	4654      	mov	r4, sl
 8008f80:	2205      	movs	r2, #5
 8008f82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f86:	4858      	ldr	r0, [pc, #352]	; (80090e8 <_vfiprintf_r+0x24c>)
 8008f88:	f7f7 f932 	bl	80001f0 <memchr>
 8008f8c:	9a04      	ldr	r2, [sp, #16]
 8008f8e:	b9d8      	cbnz	r0, 8008fc8 <_vfiprintf_r+0x12c>
 8008f90:	06d1      	lsls	r1, r2, #27
 8008f92:	bf44      	itt	mi
 8008f94:	2320      	movmi	r3, #32
 8008f96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f9a:	0713      	lsls	r3, r2, #28
 8008f9c:	bf44      	itt	mi
 8008f9e:	232b      	movmi	r3, #43	; 0x2b
 8008fa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fa4:	f89a 3000 	ldrb.w	r3, [sl]
 8008fa8:	2b2a      	cmp	r3, #42	; 0x2a
 8008faa:	d015      	beq.n	8008fd8 <_vfiprintf_r+0x13c>
 8008fac:	9a07      	ldr	r2, [sp, #28]
 8008fae:	4654      	mov	r4, sl
 8008fb0:	2000      	movs	r0, #0
 8008fb2:	f04f 0c0a 	mov.w	ip, #10
 8008fb6:	4621      	mov	r1, r4
 8008fb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fbc:	3b30      	subs	r3, #48	; 0x30
 8008fbe:	2b09      	cmp	r3, #9
 8008fc0:	d94e      	bls.n	8009060 <_vfiprintf_r+0x1c4>
 8008fc2:	b1b0      	cbz	r0, 8008ff2 <_vfiprintf_r+0x156>
 8008fc4:	9207      	str	r2, [sp, #28]
 8008fc6:	e014      	b.n	8008ff2 <_vfiprintf_r+0x156>
 8008fc8:	eba0 0308 	sub.w	r3, r0, r8
 8008fcc:	fa09 f303 	lsl.w	r3, r9, r3
 8008fd0:	4313      	orrs	r3, r2
 8008fd2:	9304      	str	r3, [sp, #16]
 8008fd4:	46a2      	mov	sl, r4
 8008fd6:	e7d2      	b.n	8008f7e <_vfiprintf_r+0xe2>
 8008fd8:	9b03      	ldr	r3, [sp, #12]
 8008fda:	1d19      	adds	r1, r3, #4
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	9103      	str	r1, [sp, #12]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	bfbb      	ittet	lt
 8008fe4:	425b      	neglt	r3, r3
 8008fe6:	f042 0202 	orrlt.w	r2, r2, #2
 8008fea:	9307      	strge	r3, [sp, #28]
 8008fec:	9307      	strlt	r3, [sp, #28]
 8008fee:	bfb8      	it	lt
 8008ff0:	9204      	strlt	r2, [sp, #16]
 8008ff2:	7823      	ldrb	r3, [r4, #0]
 8008ff4:	2b2e      	cmp	r3, #46	; 0x2e
 8008ff6:	d10c      	bne.n	8009012 <_vfiprintf_r+0x176>
 8008ff8:	7863      	ldrb	r3, [r4, #1]
 8008ffa:	2b2a      	cmp	r3, #42	; 0x2a
 8008ffc:	d135      	bne.n	800906a <_vfiprintf_r+0x1ce>
 8008ffe:	9b03      	ldr	r3, [sp, #12]
 8009000:	1d1a      	adds	r2, r3, #4
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	9203      	str	r2, [sp, #12]
 8009006:	2b00      	cmp	r3, #0
 8009008:	bfb8      	it	lt
 800900a:	f04f 33ff 	movlt.w	r3, #4294967295
 800900e:	3402      	adds	r4, #2
 8009010:	9305      	str	r3, [sp, #20]
 8009012:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80090f8 <_vfiprintf_r+0x25c>
 8009016:	7821      	ldrb	r1, [r4, #0]
 8009018:	2203      	movs	r2, #3
 800901a:	4650      	mov	r0, sl
 800901c:	f7f7 f8e8 	bl	80001f0 <memchr>
 8009020:	b140      	cbz	r0, 8009034 <_vfiprintf_r+0x198>
 8009022:	2340      	movs	r3, #64	; 0x40
 8009024:	eba0 000a 	sub.w	r0, r0, sl
 8009028:	fa03 f000 	lsl.w	r0, r3, r0
 800902c:	9b04      	ldr	r3, [sp, #16]
 800902e:	4303      	orrs	r3, r0
 8009030:	3401      	adds	r4, #1
 8009032:	9304      	str	r3, [sp, #16]
 8009034:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009038:	482c      	ldr	r0, [pc, #176]	; (80090ec <_vfiprintf_r+0x250>)
 800903a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800903e:	2206      	movs	r2, #6
 8009040:	f7f7 f8d6 	bl	80001f0 <memchr>
 8009044:	2800      	cmp	r0, #0
 8009046:	d03f      	beq.n	80090c8 <_vfiprintf_r+0x22c>
 8009048:	4b29      	ldr	r3, [pc, #164]	; (80090f0 <_vfiprintf_r+0x254>)
 800904a:	bb1b      	cbnz	r3, 8009094 <_vfiprintf_r+0x1f8>
 800904c:	9b03      	ldr	r3, [sp, #12]
 800904e:	3307      	adds	r3, #7
 8009050:	f023 0307 	bic.w	r3, r3, #7
 8009054:	3308      	adds	r3, #8
 8009056:	9303      	str	r3, [sp, #12]
 8009058:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800905a:	443b      	add	r3, r7
 800905c:	9309      	str	r3, [sp, #36]	; 0x24
 800905e:	e767      	b.n	8008f30 <_vfiprintf_r+0x94>
 8009060:	fb0c 3202 	mla	r2, ip, r2, r3
 8009064:	460c      	mov	r4, r1
 8009066:	2001      	movs	r0, #1
 8009068:	e7a5      	b.n	8008fb6 <_vfiprintf_r+0x11a>
 800906a:	2300      	movs	r3, #0
 800906c:	3401      	adds	r4, #1
 800906e:	9305      	str	r3, [sp, #20]
 8009070:	4619      	mov	r1, r3
 8009072:	f04f 0c0a 	mov.w	ip, #10
 8009076:	4620      	mov	r0, r4
 8009078:	f810 2b01 	ldrb.w	r2, [r0], #1
 800907c:	3a30      	subs	r2, #48	; 0x30
 800907e:	2a09      	cmp	r2, #9
 8009080:	d903      	bls.n	800908a <_vfiprintf_r+0x1ee>
 8009082:	2b00      	cmp	r3, #0
 8009084:	d0c5      	beq.n	8009012 <_vfiprintf_r+0x176>
 8009086:	9105      	str	r1, [sp, #20]
 8009088:	e7c3      	b.n	8009012 <_vfiprintf_r+0x176>
 800908a:	fb0c 2101 	mla	r1, ip, r1, r2
 800908e:	4604      	mov	r4, r0
 8009090:	2301      	movs	r3, #1
 8009092:	e7f0      	b.n	8009076 <_vfiprintf_r+0x1da>
 8009094:	ab03      	add	r3, sp, #12
 8009096:	9300      	str	r3, [sp, #0]
 8009098:	462a      	mov	r2, r5
 800909a:	4b16      	ldr	r3, [pc, #88]	; (80090f4 <_vfiprintf_r+0x258>)
 800909c:	a904      	add	r1, sp, #16
 800909e:	4630      	mov	r0, r6
 80090a0:	f7fd fd94 	bl	8006bcc <_printf_float>
 80090a4:	4607      	mov	r7, r0
 80090a6:	1c78      	adds	r0, r7, #1
 80090a8:	d1d6      	bne.n	8009058 <_vfiprintf_r+0x1bc>
 80090aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80090ac:	07d9      	lsls	r1, r3, #31
 80090ae:	d405      	bmi.n	80090bc <_vfiprintf_r+0x220>
 80090b0:	89ab      	ldrh	r3, [r5, #12]
 80090b2:	059a      	lsls	r2, r3, #22
 80090b4:	d402      	bmi.n	80090bc <_vfiprintf_r+0x220>
 80090b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090b8:	f000 faaf 	bl	800961a <__retarget_lock_release_recursive>
 80090bc:	89ab      	ldrh	r3, [r5, #12]
 80090be:	065b      	lsls	r3, r3, #25
 80090c0:	f53f af12 	bmi.w	8008ee8 <_vfiprintf_r+0x4c>
 80090c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80090c6:	e711      	b.n	8008eec <_vfiprintf_r+0x50>
 80090c8:	ab03      	add	r3, sp, #12
 80090ca:	9300      	str	r3, [sp, #0]
 80090cc:	462a      	mov	r2, r5
 80090ce:	4b09      	ldr	r3, [pc, #36]	; (80090f4 <_vfiprintf_r+0x258>)
 80090d0:	a904      	add	r1, sp, #16
 80090d2:	4630      	mov	r0, r6
 80090d4:	f7fe f81e 	bl	8007114 <_printf_i>
 80090d8:	e7e4      	b.n	80090a4 <_vfiprintf_r+0x208>
 80090da:	bf00      	nop
 80090dc:	08009d0c 	.word	0x08009d0c
 80090e0:	08009d2c 	.word	0x08009d2c
 80090e4:	08009cec 	.word	0x08009cec
 80090e8:	08009c94 	.word	0x08009c94
 80090ec:	08009c9e 	.word	0x08009c9e
 80090f0:	08006bcd 	.word	0x08006bcd
 80090f4:	08008e77 	.word	0x08008e77
 80090f8:	08009c9a 	.word	0x08009c9a

080090fc <__swbuf_r>:
 80090fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090fe:	460e      	mov	r6, r1
 8009100:	4614      	mov	r4, r2
 8009102:	4605      	mov	r5, r0
 8009104:	b118      	cbz	r0, 800910e <__swbuf_r+0x12>
 8009106:	6983      	ldr	r3, [r0, #24]
 8009108:	b90b      	cbnz	r3, 800910e <__swbuf_r+0x12>
 800910a:	f000 f9e7 	bl	80094dc <__sinit>
 800910e:	4b21      	ldr	r3, [pc, #132]	; (8009194 <__swbuf_r+0x98>)
 8009110:	429c      	cmp	r4, r3
 8009112:	d12b      	bne.n	800916c <__swbuf_r+0x70>
 8009114:	686c      	ldr	r4, [r5, #4]
 8009116:	69a3      	ldr	r3, [r4, #24]
 8009118:	60a3      	str	r3, [r4, #8]
 800911a:	89a3      	ldrh	r3, [r4, #12]
 800911c:	071a      	lsls	r2, r3, #28
 800911e:	d52f      	bpl.n	8009180 <__swbuf_r+0x84>
 8009120:	6923      	ldr	r3, [r4, #16]
 8009122:	b36b      	cbz	r3, 8009180 <__swbuf_r+0x84>
 8009124:	6923      	ldr	r3, [r4, #16]
 8009126:	6820      	ldr	r0, [r4, #0]
 8009128:	1ac0      	subs	r0, r0, r3
 800912a:	6963      	ldr	r3, [r4, #20]
 800912c:	b2f6      	uxtb	r6, r6
 800912e:	4283      	cmp	r3, r0
 8009130:	4637      	mov	r7, r6
 8009132:	dc04      	bgt.n	800913e <__swbuf_r+0x42>
 8009134:	4621      	mov	r1, r4
 8009136:	4628      	mov	r0, r5
 8009138:	f000 f93c 	bl	80093b4 <_fflush_r>
 800913c:	bb30      	cbnz	r0, 800918c <__swbuf_r+0x90>
 800913e:	68a3      	ldr	r3, [r4, #8]
 8009140:	3b01      	subs	r3, #1
 8009142:	60a3      	str	r3, [r4, #8]
 8009144:	6823      	ldr	r3, [r4, #0]
 8009146:	1c5a      	adds	r2, r3, #1
 8009148:	6022      	str	r2, [r4, #0]
 800914a:	701e      	strb	r6, [r3, #0]
 800914c:	6963      	ldr	r3, [r4, #20]
 800914e:	3001      	adds	r0, #1
 8009150:	4283      	cmp	r3, r0
 8009152:	d004      	beq.n	800915e <__swbuf_r+0x62>
 8009154:	89a3      	ldrh	r3, [r4, #12]
 8009156:	07db      	lsls	r3, r3, #31
 8009158:	d506      	bpl.n	8009168 <__swbuf_r+0x6c>
 800915a:	2e0a      	cmp	r6, #10
 800915c:	d104      	bne.n	8009168 <__swbuf_r+0x6c>
 800915e:	4621      	mov	r1, r4
 8009160:	4628      	mov	r0, r5
 8009162:	f000 f927 	bl	80093b4 <_fflush_r>
 8009166:	b988      	cbnz	r0, 800918c <__swbuf_r+0x90>
 8009168:	4638      	mov	r0, r7
 800916a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800916c:	4b0a      	ldr	r3, [pc, #40]	; (8009198 <__swbuf_r+0x9c>)
 800916e:	429c      	cmp	r4, r3
 8009170:	d101      	bne.n	8009176 <__swbuf_r+0x7a>
 8009172:	68ac      	ldr	r4, [r5, #8]
 8009174:	e7cf      	b.n	8009116 <__swbuf_r+0x1a>
 8009176:	4b09      	ldr	r3, [pc, #36]	; (800919c <__swbuf_r+0xa0>)
 8009178:	429c      	cmp	r4, r3
 800917a:	bf08      	it	eq
 800917c:	68ec      	ldreq	r4, [r5, #12]
 800917e:	e7ca      	b.n	8009116 <__swbuf_r+0x1a>
 8009180:	4621      	mov	r1, r4
 8009182:	4628      	mov	r0, r5
 8009184:	f000 f81a 	bl	80091bc <__swsetup_r>
 8009188:	2800      	cmp	r0, #0
 800918a:	d0cb      	beq.n	8009124 <__swbuf_r+0x28>
 800918c:	f04f 37ff 	mov.w	r7, #4294967295
 8009190:	e7ea      	b.n	8009168 <__swbuf_r+0x6c>
 8009192:	bf00      	nop
 8009194:	08009d0c 	.word	0x08009d0c
 8009198:	08009d2c 	.word	0x08009d2c
 800919c:	08009cec 	.word	0x08009cec

080091a0 <__ascii_wctomb>:
 80091a0:	b149      	cbz	r1, 80091b6 <__ascii_wctomb+0x16>
 80091a2:	2aff      	cmp	r2, #255	; 0xff
 80091a4:	bf85      	ittet	hi
 80091a6:	238a      	movhi	r3, #138	; 0x8a
 80091a8:	6003      	strhi	r3, [r0, #0]
 80091aa:	700a      	strbls	r2, [r1, #0]
 80091ac:	f04f 30ff 	movhi.w	r0, #4294967295
 80091b0:	bf98      	it	ls
 80091b2:	2001      	movls	r0, #1
 80091b4:	4770      	bx	lr
 80091b6:	4608      	mov	r0, r1
 80091b8:	4770      	bx	lr
	...

080091bc <__swsetup_r>:
 80091bc:	4b32      	ldr	r3, [pc, #200]	; (8009288 <__swsetup_r+0xcc>)
 80091be:	b570      	push	{r4, r5, r6, lr}
 80091c0:	681d      	ldr	r5, [r3, #0]
 80091c2:	4606      	mov	r6, r0
 80091c4:	460c      	mov	r4, r1
 80091c6:	b125      	cbz	r5, 80091d2 <__swsetup_r+0x16>
 80091c8:	69ab      	ldr	r3, [r5, #24]
 80091ca:	b913      	cbnz	r3, 80091d2 <__swsetup_r+0x16>
 80091cc:	4628      	mov	r0, r5
 80091ce:	f000 f985 	bl	80094dc <__sinit>
 80091d2:	4b2e      	ldr	r3, [pc, #184]	; (800928c <__swsetup_r+0xd0>)
 80091d4:	429c      	cmp	r4, r3
 80091d6:	d10f      	bne.n	80091f8 <__swsetup_r+0x3c>
 80091d8:	686c      	ldr	r4, [r5, #4]
 80091da:	89a3      	ldrh	r3, [r4, #12]
 80091dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091e0:	0719      	lsls	r1, r3, #28
 80091e2:	d42c      	bmi.n	800923e <__swsetup_r+0x82>
 80091e4:	06dd      	lsls	r5, r3, #27
 80091e6:	d411      	bmi.n	800920c <__swsetup_r+0x50>
 80091e8:	2309      	movs	r3, #9
 80091ea:	6033      	str	r3, [r6, #0]
 80091ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80091f0:	81a3      	strh	r3, [r4, #12]
 80091f2:	f04f 30ff 	mov.w	r0, #4294967295
 80091f6:	e03e      	b.n	8009276 <__swsetup_r+0xba>
 80091f8:	4b25      	ldr	r3, [pc, #148]	; (8009290 <__swsetup_r+0xd4>)
 80091fa:	429c      	cmp	r4, r3
 80091fc:	d101      	bne.n	8009202 <__swsetup_r+0x46>
 80091fe:	68ac      	ldr	r4, [r5, #8]
 8009200:	e7eb      	b.n	80091da <__swsetup_r+0x1e>
 8009202:	4b24      	ldr	r3, [pc, #144]	; (8009294 <__swsetup_r+0xd8>)
 8009204:	429c      	cmp	r4, r3
 8009206:	bf08      	it	eq
 8009208:	68ec      	ldreq	r4, [r5, #12]
 800920a:	e7e6      	b.n	80091da <__swsetup_r+0x1e>
 800920c:	0758      	lsls	r0, r3, #29
 800920e:	d512      	bpl.n	8009236 <__swsetup_r+0x7a>
 8009210:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009212:	b141      	cbz	r1, 8009226 <__swsetup_r+0x6a>
 8009214:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009218:	4299      	cmp	r1, r3
 800921a:	d002      	beq.n	8009222 <__swsetup_r+0x66>
 800921c:	4630      	mov	r0, r6
 800921e:	f7ff fb6f 	bl	8008900 <_free_r>
 8009222:	2300      	movs	r3, #0
 8009224:	6363      	str	r3, [r4, #52]	; 0x34
 8009226:	89a3      	ldrh	r3, [r4, #12]
 8009228:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800922c:	81a3      	strh	r3, [r4, #12]
 800922e:	2300      	movs	r3, #0
 8009230:	6063      	str	r3, [r4, #4]
 8009232:	6923      	ldr	r3, [r4, #16]
 8009234:	6023      	str	r3, [r4, #0]
 8009236:	89a3      	ldrh	r3, [r4, #12]
 8009238:	f043 0308 	orr.w	r3, r3, #8
 800923c:	81a3      	strh	r3, [r4, #12]
 800923e:	6923      	ldr	r3, [r4, #16]
 8009240:	b94b      	cbnz	r3, 8009256 <__swsetup_r+0x9a>
 8009242:	89a3      	ldrh	r3, [r4, #12]
 8009244:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009248:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800924c:	d003      	beq.n	8009256 <__swsetup_r+0x9a>
 800924e:	4621      	mov	r1, r4
 8009250:	4630      	mov	r0, r6
 8009252:	f000 fa07 	bl	8009664 <__smakebuf_r>
 8009256:	89a0      	ldrh	r0, [r4, #12]
 8009258:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800925c:	f010 0301 	ands.w	r3, r0, #1
 8009260:	d00a      	beq.n	8009278 <__swsetup_r+0xbc>
 8009262:	2300      	movs	r3, #0
 8009264:	60a3      	str	r3, [r4, #8]
 8009266:	6963      	ldr	r3, [r4, #20]
 8009268:	425b      	negs	r3, r3
 800926a:	61a3      	str	r3, [r4, #24]
 800926c:	6923      	ldr	r3, [r4, #16]
 800926e:	b943      	cbnz	r3, 8009282 <__swsetup_r+0xc6>
 8009270:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009274:	d1ba      	bne.n	80091ec <__swsetup_r+0x30>
 8009276:	bd70      	pop	{r4, r5, r6, pc}
 8009278:	0781      	lsls	r1, r0, #30
 800927a:	bf58      	it	pl
 800927c:	6963      	ldrpl	r3, [r4, #20]
 800927e:	60a3      	str	r3, [r4, #8]
 8009280:	e7f4      	b.n	800926c <__swsetup_r+0xb0>
 8009282:	2000      	movs	r0, #0
 8009284:	e7f7      	b.n	8009276 <__swsetup_r+0xba>
 8009286:	bf00      	nop
 8009288:	20000024 	.word	0x20000024
 800928c:	08009d0c 	.word	0x08009d0c
 8009290:	08009d2c 	.word	0x08009d2c
 8009294:	08009cec 	.word	0x08009cec

08009298 <abort>:
 8009298:	b508      	push	{r3, lr}
 800929a:	2006      	movs	r0, #6
 800929c:	f000 fa52 	bl	8009744 <raise>
 80092a0:	2001      	movs	r0, #1
 80092a2:	f7f8 fde1 	bl	8001e68 <_exit>
	...

080092a8 <__sflush_r>:
 80092a8:	898a      	ldrh	r2, [r1, #12]
 80092aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092ae:	4605      	mov	r5, r0
 80092b0:	0710      	lsls	r0, r2, #28
 80092b2:	460c      	mov	r4, r1
 80092b4:	d458      	bmi.n	8009368 <__sflush_r+0xc0>
 80092b6:	684b      	ldr	r3, [r1, #4]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	dc05      	bgt.n	80092c8 <__sflush_r+0x20>
 80092bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80092be:	2b00      	cmp	r3, #0
 80092c0:	dc02      	bgt.n	80092c8 <__sflush_r+0x20>
 80092c2:	2000      	movs	r0, #0
 80092c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092ca:	2e00      	cmp	r6, #0
 80092cc:	d0f9      	beq.n	80092c2 <__sflush_r+0x1a>
 80092ce:	2300      	movs	r3, #0
 80092d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80092d4:	682f      	ldr	r7, [r5, #0]
 80092d6:	602b      	str	r3, [r5, #0]
 80092d8:	d032      	beq.n	8009340 <__sflush_r+0x98>
 80092da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80092dc:	89a3      	ldrh	r3, [r4, #12]
 80092de:	075a      	lsls	r2, r3, #29
 80092e0:	d505      	bpl.n	80092ee <__sflush_r+0x46>
 80092e2:	6863      	ldr	r3, [r4, #4]
 80092e4:	1ac0      	subs	r0, r0, r3
 80092e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80092e8:	b10b      	cbz	r3, 80092ee <__sflush_r+0x46>
 80092ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80092ec:	1ac0      	subs	r0, r0, r3
 80092ee:	2300      	movs	r3, #0
 80092f0:	4602      	mov	r2, r0
 80092f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092f4:	6a21      	ldr	r1, [r4, #32]
 80092f6:	4628      	mov	r0, r5
 80092f8:	47b0      	blx	r6
 80092fa:	1c43      	adds	r3, r0, #1
 80092fc:	89a3      	ldrh	r3, [r4, #12]
 80092fe:	d106      	bne.n	800930e <__sflush_r+0x66>
 8009300:	6829      	ldr	r1, [r5, #0]
 8009302:	291d      	cmp	r1, #29
 8009304:	d82c      	bhi.n	8009360 <__sflush_r+0xb8>
 8009306:	4a2a      	ldr	r2, [pc, #168]	; (80093b0 <__sflush_r+0x108>)
 8009308:	40ca      	lsrs	r2, r1
 800930a:	07d6      	lsls	r6, r2, #31
 800930c:	d528      	bpl.n	8009360 <__sflush_r+0xb8>
 800930e:	2200      	movs	r2, #0
 8009310:	6062      	str	r2, [r4, #4]
 8009312:	04d9      	lsls	r1, r3, #19
 8009314:	6922      	ldr	r2, [r4, #16]
 8009316:	6022      	str	r2, [r4, #0]
 8009318:	d504      	bpl.n	8009324 <__sflush_r+0x7c>
 800931a:	1c42      	adds	r2, r0, #1
 800931c:	d101      	bne.n	8009322 <__sflush_r+0x7a>
 800931e:	682b      	ldr	r3, [r5, #0]
 8009320:	b903      	cbnz	r3, 8009324 <__sflush_r+0x7c>
 8009322:	6560      	str	r0, [r4, #84]	; 0x54
 8009324:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009326:	602f      	str	r7, [r5, #0]
 8009328:	2900      	cmp	r1, #0
 800932a:	d0ca      	beq.n	80092c2 <__sflush_r+0x1a>
 800932c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009330:	4299      	cmp	r1, r3
 8009332:	d002      	beq.n	800933a <__sflush_r+0x92>
 8009334:	4628      	mov	r0, r5
 8009336:	f7ff fae3 	bl	8008900 <_free_r>
 800933a:	2000      	movs	r0, #0
 800933c:	6360      	str	r0, [r4, #52]	; 0x34
 800933e:	e7c1      	b.n	80092c4 <__sflush_r+0x1c>
 8009340:	6a21      	ldr	r1, [r4, #32]
 8009342:	2301      	movs	r3, #1
 8009344:	4628      	mov	r0, r5
 8009346:	47b0      	blx	r6
 8009348:	1c41      	adds	r1, r0, #1
 800934a:	d1c7      	bne.n	80092dc <__sflush_r+0x34>
 800934c:	682b      	ldr	r3, [r5, #0]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d0c4      	beq.n	80092dc <__sflush_r+0x34>
 8009352:	2b1d      	cmp	r3, #29
 8009354:	d001      	beq.n	800935a <__sflush_r+0xb2>
 8009356:	2b16      	cmp	r3, #22
 8009358:	d101      	bne.n	800935e <__sflush_r+0xb6>
 800935a:	602f      	str	r7, [r5, #0]
 800935c:	e7b1      	b.n	80092c2 <__sflush_r+0x1a>
 800935e:	89a3      	ldrh	r3, [r4, #12]
 8009360:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009364:	81a3      	strh	r3, [r4, #12]
 8009366:	e7ad      	b.n	80092c4 <__sflush_r+0x1c>
 8009368:	690f      	ldr	r7, [r1, #16]
 800936a:	2f00      	cmp	r7, #0
 800936c:	d0a9      	beq.n	80092c2 <__sflush_r+0x1a>
 800936e:	0793      	lsls	r3, r2, #30
 8009370:	680e      	ldr	r6, [r1, #0]
 8009372:	bf08      	it	eq
 8009374:	694b      	ldreq	r3, [r1, #20]
 8009376:	600f      	str	r7, [r1, #0]
 8009378:	bf18      	it	ne
 800937a:	2300      	movne	r3, #0
 800937c:	eba6 0807 	sub.w	r8, r6, r7
 8009380:	608b      	str	r3, [r1, #8]
 8009382:	f1b8 0f00 	cmp.w	r8, #0
 8009386:	dd9c      	ble.n	80092c2 <__sflush_r+0x1a>
 8009388:	6a21      	ldr	r1, [r4, #32]
 800938a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800938c:	4643      	mov	r3, r8
 800938e:	463a      	mov	r2, r7
 8009390:	4628      	mov	r0, r5
 8009392:	47b0      	blx	r6
 8009394:	2800      	cmp	r0, #0
 8009396:	dc06      	bgt.n	80093a6 <__sflush_r+0xfe>
 8009398:	89a3      	ldrh	r3, [r4, #12]
 800939a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800939e:	81a3      	strh	r3, [r4, #12]
 80093a0:	f04f 30ff 	mov.w	r0, #4294967295
 80093a4:	e78e      	b.n	80092c4 <__sflush_r+0x1c>
 80093a6:	4407      	add	r7, r0
 80093a8:	eba8 0800 	sub.w	r8, r8, r0
 80093ac:	e7e9      	b.n	8009382 <__sflush_r+0xda>
 80093ae:	bf00      	nop
 80093b0:	20400001 	.word	0x20400001

080093b4 <_fflush_r>:
 80093b4:	b538      	push	{r3, r4, r5, lr}
 80093b6:	690b      	ldr	r3, [r1, #16]
 80093b8:	4605      	mov	r5, r0
 80093ba:	460c      	mov	r4, r1
 80093bc:	b913      	cbnz	r3, 80093c4 <_fflush_r+0x10>
 80093be:	2500      	movs	r5, #0
 80093c0:	4628      	mov	r0, r5
 80093c2:	bd38      	pop	{r3, r4, r5, pc}
 80093c4:	b118      	cbz	r0, 80093ce <_fflush_r+0x1a>
 80093c6:	6983      	ldr	r3, [r0, #24]
 80093c8:	b90b      	cbnz	r3, 80093ce <_fflush_r+0x1a>
 80093ca:	f000 f887 	bl	80094dc <__sinit>
 80093ce:	4b14      	ldr	r3, [pc, #80]	; (8009420 <_fflush_r+0x6c>)
 80093d0:	429c      	cmp	r4, r3
 80093d2:	d11b      	bne.n	800940c <_fflush_r+0x58>
 80093d4:	686c      	ldr	r4, [r5, #4]
 80093d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d0ef      	beq.n	80093be <_fflush_r+0xa>
 80093de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80093e0:	07d0      	lsls	r0, r2, #31
 80093e2:	d404      	bmi.n	80093ee <_fflush_r+0x3a>
 80093e4:	0599      	lsls	r1, r3, #22
 80093e6:	d402      	bmi.n	80093ee <_fflush_r+0x3a>
 80093e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093ea:	f000 f915 	bl	8009618 <__retarget_lock_acquire_recursive>
 80093ee:	4628      	mov	r0, r5
 80093f0:	4621      	mov	r1, r4
 80093f2:	f7ff ff59 	bl	80092a8 <__sflush_r>
 80093f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093f8:	07da      	lsls	r2, r3, #31
 80093fa:	4605      	mov	r5, r0
 80093fc:	d4e0      	bmi.n	80093c0 <_fflush_r+0xc>
 80093fe:	89a3      	ldrh	r3, [r4, #12]
 8009400:	059b      	lsls	r3, r3, #22
 8009402:	d4dd      	bmi.n	80093c0 <_fflush_r+0xc>
 8009404:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009406:	f000 f908 	bl	800961a <__retarget_lock_release_recursive>
 800940a:	e7d9      	b.n	80093c0 <_fflush_r+0xc>
 800940c:	4b05      	ldr	r3, [pc, #20]	; (8009424 <_fflush_r+0x70>)
 800940e:	429c      	cmp	r4, r3
 8009410:	d101      	bne.n	8009416 <_fflush_r+0x62>
 8009412:	68ac      	ldr	r4, [r5, #8]
 8009414:	e7df      	b.n	80093d6 <_fflush_r+0x22>
 8009416:	4b04      	ldr	r3, [pc, #16]	; (8009428 <_fflush_r+0x74>)
 8009418:	429c      	cmp	r4, r3
 800941a:	bf08      	it	eq
 800941c:	68ec      	ldreq	r4, [r5, #12]
 800941e:	e7da      	b.n	80093d6 <_fflush_r+0x22>
 8009420:	08009d0c 	.word	0x08009d0c
 8009424:	08009d2c 	.word	0x08009d2c
 8009428:	08009cec 	.word	0x08009cec

0800942c <std>:
 800942c:	2300      	movs	r3, #0
 800942e:	b510      	push	{r4, lr}
 8009430:	4604      	mov	r4, r0
 8009432:	e9c0 3300 	strd	r3, r3, [r0]
 8009436:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800943a:	6083      	str	r3, [r0, #8]
 800943c:	8181      	strh	r1, [r0, #12]
 800943e:	6643      	str	r3, [r0, #100]	; 0x64
 8009440:	81c2      	strh	r2, [r0, #14]
 8009442:	6183      	str	r3, [r0, #24]
 8009444:	4619      	mov	r1, r3
 8009446:	2208      	movs	r2, #8
 8009448:	305c      	adds	r0, #92	; 0x5c
 800944a:	f7fd fb17 	bl	8006a7c <memset>
 800944e:	4b05      	ldr	r3, [pc, #20]	; (8009464 <std+0x38>)
 8009450:	6263      	str	r3, [r4, #36]	; 0x24
 8009452:	4b05      	ldr	r3, [pc, #20]	; (8009468 <std+0x3c>)
 8009454:	62a3      	str	r3, [r4, #40]	; 0x28
 8009456:	4b05      	ldr	r3, [pc, #20]	; (800946c <std+0x40>)
 8009458:	62e3      	str	r3, [r4, #44]	; 0x2c
 800945a:	4b05      	ldr	r3, [pc, #20]	; (8009470 <std+0x44>)
 800945c:	6224      	str	r4, [r4, #32]
 800945e:	6323      	str	r3, [r4, #48]	; 0x30
 8009460:	bd10      	pop	{r4, pc}
 8009462:	bf00      	nop
 8009464:	0800977d 	.word	0x0800977d
 8009468:	0800979f 	.word	0x0800979f
 800946c:	080097d7 	.word	0x080097d7
 8009470:	080097fb 	.word	0x080097fb

08009474 <_cleanup_r>:
 8009474:	4901      	ldr	r1, [pc, #4]	; (800947c <_cleanup_r+0x8>)
 8009476:	f000 b8af 	b.w	80095d8 <_fwalk_reent>
 800947a:	bf00      	nop
 800947c:	080093b5 	.word	0x080093b5

08009480 <__sfmoreglue>:
 8009480:	b570      	push	{r4, r5, r6, lr}
 8009482:	1e4a      	subs	r2, r1, #1
 8009484:	2568      	movs	r5, #104	; 0x68
 8009486:	4355      	muls	r5, r2
 8009488:	460e      	mov	r6, r1
 800948a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800948e:	f7ff fa87 	bl	80089a0 <_malloc_r>
 8009492:	4604      	mov	r4, r0
 8009494:	b140      	cbz	r0, 80094a8 <__sfmoreglue+0x28>
 8009496:	2100      	movs	r1, #0
 8009498:	e9c0 1600 	strd	r1, r6, [r0]
 800949c:	300c      	adds	r0, #12
 800949e:	60a0      	str	r0, [r4, #8]
 80094a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80094a4:	f7fd faea 	bl	8006a7c <memset>
 80094a8:	4620      	mov	r0, r4
 80094aa:	bd70      	pop	{r4, r5, r6, pc}

080094ac <__sfp_lock_acquire>:
 80094ac:	4801      	ldr	r0, [pc, #4]	; (80094b4 <__sfp_lock_acquire+0x8>)
 80094ae:	f000 b8b3 	b.w	8009618 <__retarget_lock_acquire_recursive>
 80094b2:	bf00      	nop
 80094b4:	20000448 	.word	0x20000448

080094b8 <__sfp_lock_release>:
 80094b8:	4801      	ldr	r0, [pc, #4]	; (80094c0 <__sfp_lock_release+0x8>)
 80094ba:	f000 b8ae 	b.w	800961a <__retarget_lock_release_recursive>
 80094be:	bf00      	nop
 80094c0:	20000448 	.word	0x20000448

080094c4 <__sinit_lock_acquire>:
 80094c4:	4801      	ldr	r0, [pc, #4]	; (80094cc <__sinit_lock_acquire+0x8>)
 80094c6:	f000 b8a7 	b.w	8009618 <__retarget_lock_acquire_recursive>
 80094ca:	bf00      	nop
 80094cc:	20000443 	.word	0x20000443

080094d0 <__sinit_lock_release>:
 80094d0:	4801      	ldr	r0, [pc, #4]	; (80094d8 <__sinit_lock_release+0x8>)
 80094d2:	f000 b8a2 	b.w	800961a <__retarget_lock_release_recursive>
 80094d6:	bf00      	nop
 80094d8:	20000443 	.word	0x20000443

080094dc <__sinit>:
 80094dc:	b510      	push	{r4, lr}
 80094de:	4604      	mov	r4, r0
 80094e0:	f7ff fff0 	bl	80094c4 <__sinit_lock_acquire>
 80094e4:	69a3      	ldr	r3, [r4, #24]
 80094e6:	b11b      	cbz	r3, 80094f0 <__sinit+0x14>
 80094e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094ec:	f7ff bff0 	b.w	80094d0 <__sinit_lock_release>
 80094f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80094f4:	6523      	str	r3, [r4, #80]	; 0x50
 80094f6:	4b13      	ldr	r3, [pc, #76]	; (8009544 <__sinit+0x68>)
 80094f8:	4a13      	ldr	r2, [pc, #76]	; (8009548 <__sinit+0x6c>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	62a2      	str	r2, [r4, #40]	; 0x28
 80094fe:	42a3      	cmp	r3, r4
 8009500:	bf04      	itt	eq
 8009502:	2301      	moveq	r3, #1
 8009504:	61a3      	streq	r3, [r4, #24]
 8009506:	4620      	mov	r0, r4
 8009508:	f000 f820 	bl	800954c <__sfp>
 800950c:	6060      	str	r0, [r4, #4]
 800950e:	4620      	mov	r0, r4
 8009510:	f000 f81c 	bl	800954c <__sfp>
 8009514:	60a0      	str	r0, [r4, #8]
 8009516:	4620      	mov	r0, r4
 8009518:	f000 f818 	bl	800954c <__sfp>
 800951c:	2200      	movs	r2, #0
 800951e:	60e0      	str	r0, [r4, #12]
 8009520:	2104      	movs	r1, #4
 8009522:	6860      	ldr	r0, [r4, #4]
 8009524:	f7ff ff82 	bl	800942c <std>
 8009528:	68a0      	ldr	r0, [r4, #8]
 800952a:	2201      	movs	r2, #1
 800952c:	2109      	movs	r1, #9
 800952e:	f7ff ff7d 	bl	800942c <std>
 8009532:	68e0      	ldr	r0, [r4, #12]
 8009534:	2202      	movs	r2, #2
 8009536:	2112      	movs	r1, #18
 8009538:	f7ff ff78 	bl	800942c <std>
 800953c:	2301      	movs	r3, #1
 800953e:	61a3      	str	r3, [r4, #24]
 8009540:	e7d2      	b.n	80094e8 <__sinit+0xc>
 8009542:	bf00      	nop
 8009544:	08009a6c 	.word	0x08009a6c
 8009548:	08009475 	.word	0x08009475

0800954c <__sfp>:
 800954c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800954e:	4607      	mov	r7, r0
 8009550:	f7ff ffac 	bl	80094ac <__sfp_lock_acquire>
 8009554:	4b1e      	ldr	r3, [pc, #120]	; (80095d0 <__sfp+0x84>)
 8009556:	681e      	ldr	r6, [r3, #0]
 8009558:	69b3      	ldr	r3, [r6, #24]
 800955a:	b913      	cbnz	r3, 8009562 <__sfp+0x16>
 800955c:	4630      	mov	r0, r6
 800955e:	f7ff ffbd 	bl	80094dc <__sinit>
 8009562:	3648      	adds	r6, #72	; 0x48
 8009564:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009568:	3b01      	subs	r3, #1
 800956a:	d503      	bpl.n	8009574 <__sfp+0x28>
 800956c:	6833      	ldr	r3, [r6, #0]
 800956e:	b30b      	cbz	r3, 80095b4 <__sfp+0x68>
 8009570:	6836      	ldr	r6, [r6, #0]
 8009572:	e7f7      	b.n	8009564 <__sfp+0x18>
 8009574:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009578:	b9d5      	cbnz	r5, 80095b0 <__sfp+0x64>
 800957a:	4b16      	ldr	r3, [pc, #88]	; (80095d4 <__sfp+0x88>)
 800957c:	60e3      	str	r3, [r4, #12]
 800957e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009582:	6665      	str	r5, [r4, #100]	; 0x64
 8009584:	f000 f847 	bl	8009616 <__retarget_lock_init_recursive>
 8009588:	f7ff ff96 	bl	80094b8 <__sfp_lock_release>
 800958c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009590:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009594:	6025      	str	r5, [r4, #0]
 8009596:	61a5      	str	r5, [r4, #24]
 8009598:	2208      	movs	r2, #8
 800959a:	4629      	mov	r1, r5
 800959c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80095a0:	f7fd fa6c 	bl	8006a7c <memset>
 80095a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80095a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80095ac:	4620      	mov	r0, r4
 80095ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095b0:	3468      	adds	r4, #104	; 0x68
 80095b2:	e7d9      	b.n	8009568 <__sfp+0x1c>
 80095b4:	2104      	movs	r1, #4
 80095b6:	4638      	mov	r0, r7
 80095b8:	f7ff ff62 	bl	8009480 <__sfmoreglue>
 80095bc:	4604      	mov	r4, r0
 80095be:	6030      	str	r0, [r6, #0]
 80095c0:	2800      	cmp	r0, #0
 80095c2:	d1d5      	bne.n	8009570 <__sfp+0x24>
 80095c4:	f7ff ff78 	bl	80094b8 <__sfp_lock_release>
 80095c8:	230c      	movs	r3, #12
 80095ca:	603b      	str	r3, [r7, #0]
 80095cc:	e7ee      	b.n	80095ac <__sfp+0x60>
 80095ce:	bf00      	nop
 80095d0:	08009a6c 	.word	0x08009a6c
 80095d4:	ffff0001 	.word	0xffff0001

080095d8 <_fwalk_reent>:
 80095d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095dc:	4606      	mov	r6, r0
 80095de:	4688      	mov	r8, r1
 80095e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80095e4:	2700      	movs	r7, #0
 80095e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80095ea:	f1b9 0901 	subs.w	r9, r9, #1
 80095ee:	d505      	bpl.n	80095fc <_fwalk_reent+0x24>
 80095f0:	6824      	ldr	r4, [r4, #0]
 80095f2:	2c00      	cmp	r4, #0
 80095f4:	d1f7      	bne.n	80095e6 <_fwalk_reent+0xe>
 80095f6:	4638      	mov	r0, r7
 80095f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095fc:	89ab      	ldrh	r3, [r5, #12]
 80095fe:	2b01      	cmp	r3, #1
 8009600:	d907      	bls.n	8009612 <_fwalk_reent+0x3a>
 8009602:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009606:	3301      	adds	r3, #1
 8009608:	d003      	beq.n	8009612 <_fwalk_reent+0x3a>
 800960a:	4629      	mov	r1, r5
 800960c:	4630      	mov	r0, r6
 800960e:	47c0      	blx	r8
 8009610:	4307      	orrs	r7, r0
 8009612:	3568      	adds	r5, #104	; 0x68
 8009614:	e7e9      	b.n	80095ea <_fwalk_reent+0x12>

08009616 <__retarget_lock_init_recursive>:
 8009616:	4770      	bx	lr

08009618 <__retarget_lock_acquire_recursive>:
 8009618:	4770      	bx	lr

0800961a <__retarget_lock_release_recursive>:
 800961a:	4770      	bx	lr

0800961c <__swhatbuf_r>:
 800961c:	b570      	push	{r4, r5, r6, lr}
 800961e:	460e      	mov	r6, r1
 8009620:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009624:	2900      	cmp	r1, #0
 8009626:	b096      	sub	sp, #88	; 0x58
 8009628:	4614      	mov	r4, r2
 800962a:	461d      	mov	r5, r3
 800962c:	da07      	bge.n	800963e <__swhatbuf_r+0x22>
 800962e:	2300      	movs	r3, #0
 8009630:	602b      	str	r3, [r5, #0]
 8009632:	89b3      	ldrh	r3, [r6, #12]
 8009634:	061a      	lsls	r2, r3, #24
 8009636:	d410      	bmi.n	800965a <__swhatbuf_r+0x3e>
 8009638:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800963c:	e00e      	b.n	800965c <__swhatbuf_r+0x40>
 800963e:	466a      	mov	r2, sp
 8009640:	f000 f902 	bl	8009848 <_fstat_r>
 8009644:	2800      	cmp	r0, #0
 8009646:	dbf2      	blt.n	800962e <__swhatbuf_r+0x12>
 8009648:	9a01      	ldr	r2, [sp, #4]
 800964a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800964e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009652:	425a      	negs	r2, r3
 8009654:	415a      	adcs	r2, r3
 8009656:	602a      	str	r2, [r5, #0]
 8009658:	e7ee      	b.n	8009638 <__swhatbuf_r+0x1c>
 800965a:	2340      	movs	r3, #64	; 0x40
 800965c:	2000      	movs	r0, #0
 800965e:	6023      	str	r3, [r4, #0]
 8009660:	b016      	add	sp, #88	; 0x58
 8009662:	bd70      	pop	{r4, r5, r6, pc}

08009664 <__smakebuf_r>:
 8009664:	898b      	ldrh	r3, [r1, #12]
 8009666:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009668:	079d      	lsls	r5, r3, #30
 800966a:	4606      	mov	r6, r0
 800966c:	460c      	mov	r4, r1
 800966e:	d507      	bpl.n	8009680 <__smakebuf_r+0x1c>
 8009670:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009674:	6023      	str	r3, [r4, #0]
 8009676:	6123      	str	r3, [r4, #16]
 8009678:	2301      	movs	r3, #1
 800967a:	6163      	str	r3, [r4, #20]
 800967c:	b002      	add	sp, #8
 800967e:	bd70      	pop	{r4, r5, r6, pc}
 8009680:	ab01      	add	r3, sp, #4
 8009682:	466a      	mov	r2, sp
 8009684:	f7ff ffca 	bl	800961c <__swhatbuf_r>
 8009688:	9900      	ldr	r1, [sp, #0]
 800968a:	4605      	mov	r5, r0
 800968c:	4630      	mov	r0, r6
 800968e:	f7ff f987 	bl	80089a0 <_malloc_r>
 8009692:	b948      	cbnz	r0, 80096a8 <__smakebuf_r+0x44>
 8009694:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009698:	059a      	lsls	r2, r3, #22
 800969a:	d4ef      	bmi.n	800967c <__smakebuf_r+0x18>
 800969c:	f023 0303 	bic.w	r3, r3, #3
 80096a0:	f043 0302 	orr.w	r3, r3, #2
 80096a4:	81a3      	strh	r3, [r4, #12]
 80096a6:	e7e3      	b.n	8009670 <__smakebuf_r+0xc>
 80096a8:	4b0d      	ldr	r3, [pc, #52]	; (80096e0 <__smakebuf_r+0x7c>)
 80096aa:	62b3      	str	r3, [r6, #40]	; 0x28
 80096ac:	89a3      	ldrh	r3, [r4, #12]
 80096ae:	6020      	str	r0, [r4, #0]
 80096b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096b4:	81a3      	strh	r3, [r4, #12]
 80096b6:	9b00      	ldr	r3, [sp, #0]
 80096b8:	6163      	str	r3, [r4, #20]
 80096ba:	9b01      	ldr	r3, [sp, #4]
 80096bc:	6120      	str	r0, [r4, #16]
 80096be:	b15b      	cbz	r3, 80096d8 <__smakebuf_r+0x74>
 80096c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096c4:	4630      	mov	r0, r6
 80096c6:	f000 f8d1 	bl	800986c <_isatty_r>
 80096ca:	b128      	cbz	r0, 80096d8 <__smakebuf_r+0x74>
 80096cc:	89a3      	ldrh	r3, [r4, #12]
 80096ce:	f023 0303 	bic.w	r3, r3, #3
 80096d2:	f043 0301 	orr.w	r3, r3, #1
 80096d6:	81a3      	strh	r3, [r4, #12]
 80096d8:	89a0      	ldrh	r0, [r4, #12]
 80096da:	4305      	orrs	r5, r0
 80096dc:	81a5      	strh	r5, [r4, #12]
 80096de:	e7cd      	b.n	800967c <__smakebuf_r+0x18>
 80096e0:	08009475 	.word	0x08009475

080096e4 <_malloc_usable_size_r>:
 80096e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096e8:	1f18      	subs	r0, r3, #4
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	bfbc      	itt	lt
 80096ee:	580b      	ldrlt	r3, [r1, r0]
 80096f0:	18c0      	addlt	r0, r0, r3
 80096f2:	4770      	bx	lr

080096f4 <_raise_r>:
 80096f4:	291f      	cmp	r1, #31
 80096f6:	b538      	push	{r3, r4, r5, lr}
 80096f8:	4604      	mov	r4, r0
 80096fa:	460d      	mov	r5, r1
 80096fc:	d904      	bls.n	8009708 <_raise_r+0x14>
 80096fe:	2316      	movs	r3, #22
 8009700:	6003      	str	r3, [r0, #0]
 8009702:	f04f 30ff 	mov.w	r0, #4294967295
 8009706:	bd38      	pop	{r3, r4, r5, pc}
 8009708:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800970a:	b112      	cbz	r2, 8009712 <_raise_r+0x1e>
 800970c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009710:	b94b      	cbnz	r3, 8009726 <_raise_r+0x32>
 8009712:	4620      	mov	r0, r4
 8009714:	f000 f830 	bl	8009778 <_getpid_r>
 8009718:	462a      	mov	r2, r5
 800971a:	4601      	mov	r1, r0
 800971c:	4620      	mov	r0, r4
 800971e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009722:	f000 b817 	b.w	8009754 <_kill_r>
 8009726:	2b01      	cmp	r3, #1
 8009728:	d00a      	beq.n	8009740 <_raise_r+0x4c>
 800972a:	1c59      	adds	r1, r3, #1
 800972c:	d103      	bne.n	8009736 <_raise_r+0x42>
 800972e:	2316      	movs	r3, #22
 8009730:	6003      	str	r3, [r0, #0]
 8009732:	2001      	movs	r0, #1
 8009734:	e7e7      	b.n	8009706 <_raise_r+0x12>
 8009736:	2400      	movs	r4, #0
 8009738:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800973c:	4628      	mov	r0, r5
 800973e:	4798      	blx	r3
 8009740:	2000      	movs	r0, #0
 8009742:	e7e0      	b.n	8009706 <_raise_r+0x12>

08009744 <raise>:
 8009744:	4b02      	ldr	r3, [pc, #8]	; (8009750 <raise+0xc>)
 8009746:	4601      	mov	r1, r0
 8009748:	6818      	ldr	r0, [r3, #0]
 800974a:	f7ff bfd3 	b.w	80096f4 <_raise_r>
 800974e:	bf00      	nop
 8009750:	20000024 	.word	0x20000024

08009754 <_kill_r>:
 8009754:	b538      	push	{r3, r4, r5, lr}
 8009756:	4d07      	ldr	r5, [pc, #28]	; (8009774 <_kill_r+0x20>)
 8009758:	2300      	movs	r3, #0
 800975a:	4604      	mov	r4, r0
 800975c:	4608      	mov	r0, r1
 800975e:	4611      	mov	r1, r2
 8009760:	602b      	str	r3, [r5, #0]
 8009762:	f7f8 fb71 	bl	8001e48 <_kill>
 8009766:	1c43      	adds	r3, r0, #1
 8009768:	d102      	bne.n	8009770 <_kill_r+0x1c>
 800976a:	682b      	ldr	r3, [r5, #0]
 800976c:	b103      	cbz	r3, 8009770 <_kill_r+0x1c>
 800976e:	6023      	str	r3, [r4, #0]
 8009770:	bd38      	pop	{r3, r4, r5, pc}
 8009772:	bf00      	nop
 8009774:	2000043c 	.word	0x2000043c

08009778 <_getpid_r>:
 8009778:	f7f8 bb5e 	b.w	8001e38 <_getpid>

0800977c <__sread>:
 800977c:	b510      	push	{r4, lr}
 800977e:	460c      	mov	r4, r1
 8009780:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009784:	f000 f894 	bl	80098b0 <_read_r>
 8009788:	2800      	cmp	r0, #0
 800978a:	bfab      	itete	ge
 800978c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800978e:	89a3      	ldrhlt	r3, [r4, #12]
 8009790:	181b      	addge	r3, r3, r0
 8009792:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009796:	bfac      	ite	ge
 8009798:	6563      	strge	r3, [r4, #84]	; 0x54
 800979a:	81a3      	strhlt	r3, [r4, #12]
 800979c:	bd10      	pop	{r4, pc}

0800979e <__swrite>:
 800979e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097a2:	461f      	mov	r7, r3
 80097a4:	898b      	ldrh	r3, [r1, #12]
 80097a6:	05db      	lsls	r3, r3, #23
 80097a8:	4605      	mov	r5, r0
 80097aa:	460c      	mov	r4, r1
 80097ac:	4616      	mov	r6, r2
 80097ae:	d505      	bpl.n	80097bc <__swrite+0x1e>
 80097b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097b4:	2302      	movs	r3, #2
 80097b6:	2200      	movs	r2, #0
 80097b8:	f000 f868 	bl	800988c <_lseek_r>
 80097bc:	89a3      	ldrh	r3, [r4, #12]
 80097be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80097c6:	81a3      	strh	r3, [r4, #12]
 80097c8:	4632      	mov	r2, r6
 80097ca:	463b      	mov	r3, r7
 80097cc:	4628      	mov	r0, r5
 80097ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097d2:	f000 b817 	b.w	8009804 <_write_r>

080097d6 <__sseek>:
 80097d6:	b510      	push	{r4, lr}
 80097d8:	460c      	mov	r4, r1
 80097da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097de:	f000 f855 	bl	800988c <_lseek_r>
 80097e2:	1c43      	adds	r3, r0, #1
 80097e4:	89a3      	ldrh	r3, [r4, #12]
 80097e6:	bf15      	itete	ne
 80097e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80097ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80097ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80097f2:	81a3      	strheq	r3, [r4, #12]
 80097f4:	bf18      	it	ne
 80097f6:	81a3      	strhne	r3, [r4, #12]
 80097f8:	bd10      	pop	{r4, pc}

080097fa <__sclose>:
 80097fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097fe:	f000 b813 	b.w	8009828 <_close_r>
	...

08009804 <_write_r>:
 8009804:	b538      	push	{r3, r4, r5, lr}
 8009806:	4d07      	ldr	r5, [pc, #28]	; (8009824 <_write_r+0x20>)
 8009808:	4604      	mov	r4, r0
 800980a:	4608      	mov	r0, r1
 800980c:	4611      	mov	r1, r2
 800980e:	2200      	movs	r2, #0
 8009810:	602a      	str	r2, [r5, #0]
 8009812:	461a      	mov	r2, r3
 8009814:	f7f8 fb4f 	bl	8001eb6 <_write>
 8009818:	1c43      	adds	r3, r0, #1
 800981a:	d102      	bne.n	8009822 <_write_r+0x1e>
 800981c:	682b      	ldr	r3, [r5, #0]
 800981e:	b103      	cbz	r3, 8009822 <_write_r+0x1e>
 8009820:	6023      	str	r3, [r4, #0]
 8009822:	bd38      	pop	{r3, r4, r5, pc}
 8009824:	2000043c 	.word	0x2000043c

08009828 <_close_r>:
 8009828:	b538      	push	{r3, r4, r5, lr}
 800982a:	4d06      	ldr	r5, [pc, #24]	; (8009844 <_close_r+0x1c>)
 800982c:	2300      	movs	r3, #0
 800982e:	4604      	mov	r4, r0
 8009830:	4608      	mov	r0, r1
 8009832:	602b      	str	r3, [r5, #0]
 8009834:	f7f8 fb5b 	bl	8001eee <_close>
 8009838:	1c43      	adds	r3, r0, #1
 800983a:	d102      	bne.n	8009842 <_close_r+0x1a>
 800983c:	682b      	ldr	r3, [r5, #0]
 800983e:	b103      	cbz	r3, 8009842 <_close_r+0x1a>
 8009840:	6023      	str	r3, [r4, #0]
 8009842:	bd38      	pop	{r3, r4, r5, pc}
 8009844:	2000043c 	.word	0x2000043c

08009848 <_fstat_r>:
 8009848:	b538      	push	{r3, r4, r5, lr}
 800984a:	4d07      	ldr	r5, [pc, #28]	; (8009868 <_fstat_r+0x20>)
 800984c:	2300      	movs	r3, #0
 800984e:	4604      	mov	r4, r0
 8009850:	4608      	mov	r0, r1
 8009852:	4611      	mov	r1, r2
 8009854:	602b      	str	r3, [r5, #0]
 8009856:	f7f8 fb56 	bl	8001f06 <_fstat>
 800985a:	1c43      	adds	r3, r0, #1
 800985c:	d102      	bne.n	8009864 <_fstat_r+0x1c>
 800985e:	682b      	ldr	r3, [r5, #0]
 8009860:	b103      	cbz	r3, 8009864 <_fstat_r+0x1c>
 8009862:	6023      	str	r3, [r4, #0]
 8009864:	bd38      	pop	{r3, r4, r5, pc}
 8009866:	bf00      	nop
 8009868:	2000043c 	.word	0x2000043c

0800986c <_isatty_r>:
 800986c:	b538      	push	{r3, r4, r5, lr}
 800986e:	4d06      	ldr	r5, [pc, #24]	; (8009888 <_isatty_r+0x1c>)
 8009870:	2300      	movs	r3, #0
 8009872:	4604      	mov	r4, r0
 8009874:	4608      	mov	r0, r1
 8009876:	602b      	str	r3, [r5, #0]
 8009878:	f7f8 fb55 	bl	8001f26 <_isatty>
 800987c:	1c43      	adds	r3, r0, #1
 800987e:	d102      	bne.n	8009886 <_isatty_r+0x1a>
 8009880:	682b      	ldr	r3, [r5, #0]
 8009882:	b103      	cbz	r3, 8009886 <_isatty_r+0x1a>
 8009884:	6023      	str	r3, [r4, #0]
 8009886:	bd38      	pop	{r3, r4, r5, pc}
 8009888:	2000043c 	.word	0x2000043c

0800988c <_lseek_r>:
 800988c:	b538      	push	{r3, r4, r5, lr}
 800988e:	4d07      	ldr	r5, [pc, #28]	; (80098ac <_lseek_r+0x20>)
 8009890:	4604      	mov	r4, r0
 8009892:	4608      	mov	r0, r1
 8009894:	4611      	mov	r1, r2
 8009896:	2200      	movs	r2, #0
 8009898:	602a      	str	r2, [r5, #0]
 800989a:	461a      	mov	r2, r3
 800989c:	f7f8 fb4e 	bl	8001f3c <_lseek>
 80098a0:	1c43      	adds	r3, r0, #1
 80098a2:	d102      	bne.n	80098aa <_lseek_r+0x1e>
 80098a4:	682b      	ldr	r3, [r5, #0]
 80098a6:	b103      	cbz	r3, 80098aa <_lseek_r+0x1e>
 80098a8:	6023      	str	r3, [r4, #0]
 80098aa:	bd38      	pop	{r3, r4, r5, pc}
 80098ac:	2000043c 	.word	0x2000043c

080098b0 <_read_r>:
 80098b0:	b538      	push	{r3, r4, r5, lr}
 80098b2:	4d07      	ldr	r5, [pc, #28]	; (80098d0 <_read_r+0x20>)
 80098b4:	4604      	mov	r4, r0
 80098b6:	4608      	mov	r0, r1
 80098b8:	4611      	mov	r1, r2
 80098ba:	2200      	movs	r2, #0
 80098bc:	602a      	str	r2, [r5, #0]
 80098be:	461a      	mov	r2, r3
 80098c0:	f7f8 fadc 	bl	8001e7c <_read>
 80098c4:	1c43      	adds	r3, r0, #1
 80098c6:	d102      	bne.n	80098ce <_read_r+0x1e>
 80098c8:	682b      	ldr	r3, [r5, #0]
 80098ca:	b103      	cbz	r3, 80098ce <_read_r+0x1e>
 80098cc:	6023      	str	r3, [r4, #0]
 80098ce:	bd38      	pop	{r3, r4, r5, pc}
 80098d0:	2000043c 	.word	0x2000043c

080098d4 <_init>:
 80098d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098d6:	bf00      	nop
 80098d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098da:	bc08      	pop	{r3}
 80098dc:	469e      	mov	lr, r3
 80098de:	4770      	bx	lr

080098e0 <_fini>:
 80098e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098e2:	bf00      	nop
 80098e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098e6:	bc08      	pop	{r3}
 80098e8:	469e      	mov	lr, r3
 80098ea:	4770      	bx	lr
