/* Generated by Yosys 0.13+3 (git sha1 61324cf55, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1642201854658/work=/usr/local/src/conda/yosys-0.13_4_g61324cf55 -fdebug-prefix-map=/home/joe/opt/symbiflow/xc7/conda/envs/xc7=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

(* hdlname = "\\nand_gate" *)
(* top =  1  *)
(* src = "/home/joe/dev/nand2tetris-verilog/components/nand_gate.v:1.1-7.10" *)
module nand_gate(input_1, input_2, and_result);
  (* src = "/home/joe/opt/symbiflow/xc7/install/share/symbiflow/techmaps/xc7_vpr/techmap/cells_map.v:1940.5-1944.4|/home/joe/opt/symbiflow/xc7/install/share/symbiflow/techmaps/xc7_vpr/techmap/cells_map.v:1963.8-1963.9" *)
  wire _0_;
  (* force_downto = 32'd1 *)
  (* src = "/home/joe/opt/symbiflow/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1_;
  (* src = "/home/joe/dev/nand2tetris-verilog/components/nand_gate.v:3.26-3.36" *)
  output and_result;
  (* src = "/home/joe/dev/nand2tetris-verilog/components/nand_gate.v:4.10-4.18" *)
  wire and_temp;
  (* src = "/home/joe/dev/nand2tetris-verilog/components/nand_gate.v:1.25-1.32" *)
  input input_1;
  (* src = "/home/joe/dev/nand2tetris-verilog/components/nand_gate.v:2.25-2.32" *)
  input input_2;
  assign and_temp = 4'h7 >> (* module_not_derived = 32'd1 *) (* src = "/home/joe/opt/symbiflow/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30|/home/joe/opt/symbiflow/xc7/install/share/symbiflow/techmaps/xc7_vpr/techmap/cells_map.v:220.5-223.4" *) _1_;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/joe/opt/symbiflow/xc7/install/share/symbiflow/techmaps/xc7_vpr/techmap/cells_map.v:1940.5-1944.4|/home/joe/opt/symbiflow/xc7/install/share/symbiflow/techmaps/xc7_vpr/techmap/cells_map.v:1969.11-1972.6" *)
  T_INV _3_ (
    .TI(1'h1),
    .TO(_0_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/joe/opt/symbiflow/xc7/install/share/symbiflow/techmaps/xc7_vpr/techmap/cells_map.v:1940.5-1944.4|/home/joe/opt/symbiflow/xc7/install/share/symbiflow/techmaps/xc7_vpr/techmap/cells_map.v:2083.5-2087.4" *)
  OBUFT_VPR #(
    .DRIVE(32'sd12),
    .IOSTANDARD("LVCMOS33"),
    .IO_LOC_PAIRS("and_result:U16"),
    .LVCMOS12_DRIVE_I12(1'h0),
    .LVCMOS12_DRIVE_I4(1'h0),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST(1'h0),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW(1'h1),
    .LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN(1'h0),
    .LVCMOS12_LVCMOS25_DRIVE_I8(1'h0),
    .LVCMOS15_DRIVE_I12(1'h0),
    .LVCMOS15_DRIVE_I8(1'h0),
    .LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4(1'h0),
    .LVCMOS15_SSTL15_DRIVE_I16_I_FIXED(1'h0),
    .LVCMOS18_DRIVE_I12_I8(1'h0),
    .LVCMOS18_DRIVE_I16(1'h0),
    .LVCMOS18_DRIVE_I24(1'h0),
    .LVCMOS25_DRIVE_I12(1'h0),
    .LVCMOS25_DRIVE_I16(1'h0),
    .LVCMOS33_DRIVE_I16(1'h0),
    .LVCMOS33_LVTTL_DRIVE_I12_I16(1'h1),
    .LVCMOS33_LVTTL_DRIVE_I12_I8(1'h0),
    .LVCMOS33_LVTTL_DRIVE_I4(1'h0),
    .LVTTL_DRIVE_I24(1'h0),
    .PULLTYPE("NONE"),
    .PULLTYPE_KEEPER(1'h0),
    .PULLTYPE_NONE(1'h1),
    .PULLTYPE_PULLDOWN(1'h0),
    .PULLTYPE_PULLUP(1'h0),
    .SLEW("SLOW"),
    .SSTL135_DRIVE_I_FIXED(1'h0),
    .SSTL135_SSTL15_SLEW_FAST(1'h0)
  ) _4_ (
    .I(and_temp),
    .O(and_result),
    .T(_0_)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/joe/opt/symbiflow/xc7/install/share/symbiflow/techmaps/xc7_vpr/techmap/cells_map.v:1916.5-1919.4" *)
  IBUF_VPR #(
    .IBUF_LOW_PWR(32'sd0),
    .IN_TERM_UNTUNED_SPLIT_40(1'h0),
    .IN_TERM_UNTUNED_SPLIT_50(1'h0),
    .IN_TERM_UNTUNED_SPLIT_60(1'h0),
    .IOSTANDARD("LVCMOS33"),
    .IO_LOC_PAIRS("input_1:V16"),
    .LVCMOS12_LVCMOS15_LVCMOS18_IN(1'h0),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY(1'h1),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST(1'h1),
    .LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN(1'h0),
    .LVCMOS25_LVCMOS33_LVTTL_IN(1'h1),
    .PULLTYPE("NONE"),
    .PULLTYPE_KEEPER(1'h0),
    .PULLTYPE_NONE(1'h1),
    .PULLTYPE_PULLDOWN(1'h0),
    .PULLTYPE_PULLUP(1'h0),
    .SSTL135_SSTL15_IN(1'h0)
  ) _5_ (
    .I(input_1),
    .O(_1_[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/joe/opt/symbiflow/xc7/install/share/symbiflow/techmaps/xc7_vpr/techmap/cells_map.v:1916.5-1919.4" *)
  IBUF_VPR #(
    .IBUF_LOW_PWR(32'sd0),
    .IN_TERM_UNTUNED_SPLIT_40(1'h0),
    .IN_TERM_UNTUNED_SPLIT_50(1'h0),
    .IN_TERM_UNTUNED_SPLIT_60(1'h0),
    .IOSTANDARD("LVCMOS33"),
    .IO_LOC_PAIRS("input_2:V17"),
    .LVCMOS12_LVCMOS15_LVCMOS18_IN(1'h0),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY(1'h1),
    .LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST(1'h1),
    .LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN(1'h0),
    .LVCMOS25_LVCMOS33_LVTTL_IN(1'h1),
    .PULLTYPE("NONE"),
    .PULLTYPE_KEEPER(1'h0),
    .PULLTYPE_NONE(1'h1),
    .PULLTYPE_PULLDOWN(1'h0),
    .PULLTYPE_PULLUP(1'h0),
    .SSTL135_SSTL15_IN(1'h0)
  ) _6_ (
    .I(input_2),
    .O(_1_[1])
  );
endmodule
