open Base

module Buffer = Caml.Buffer

let ( lsr ) = Int.shift_right_logical
let ( lsl ) = Int.shift_left
let ( lor ) = Int.bit_or
let ( land ) = Int.bit_and
